

================================================================
== Vivado HLS Report for 'lstm_kernel'
================================================================
* Date:           Fri Sep  6 17:03:45 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lstm_kernel
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.693|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2258|  3964|  2258|  3964|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   140|   140|         7|          -|          -|    20|    no    |
        |- Loop 2     |  3660|  3660|       183|          -|          -|    20|    no    |
        | + Loop 2.1  |   180|   180|         9|          -|          -|    20|    no    |
        |- Loop 3     |   160|   160|         8|          -|          -|    20|    no    |
        |- Loop 4     |    46|    46|        17|         10|          1|     4|    yes   |
        |- Loop 5     |  1620|  1620|        41|         20|          1|    80|    yes   |
        |- Loop 6     |    80|    80|        20|         20|          1|     4|    yes   |
        |- Loop 7     |   437|   437|        96|         18|          1|    20|    yes   |
        |- Loop 8     |    25|    25|         7|          1|          1|    20|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 17
  * Pipeline-1: initiation interval (II) = 20, depth = 41
  * Pipeline-2: initiation interval (II) = 20, depth = 20
  * Pipeline-3: initiation interval (II) = 18, depth = 96
  * Pipeline-4: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 261
* Pipeline : 5
  Pipeline-0 : II = 10, D = 17, States = { 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
  Pipeline-1 : II = 20, D = 41, States = { 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-2 : II = 20, D = 20, States = { 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 }
  Pipeline-3 : II = 18, D = 96, States = { 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 152 154 155 156 148 149 150 151 173 175 153 174 176 177 157 158 159 160 161 162 163 164 165 166 167 178 179 180 181 182 183 184 168 169 170 171 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 172 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 185 186 187 188 189 190 191 }
  Pipeline-4 : II = 1, D = 7, States = { 196 197 198 199 200 201 202 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 204 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 64 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 47 
64 --> 65 
65 --> 106 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 65 
106 --> 107 
107 --> 127 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 107 
127 --> 128 
128 --> 192 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 152 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 173 
152 --> 154 
153 --> 174 
154 --> 155 
155 --> 156 
156 --> 148 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 178 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 230 
172 --> 245 
173 --> 175 
174 --> 176 
175 --> 153 
176 --> 177 
177 --> 157 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 168 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 128 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 203 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 196 
203 --> 
204 --> 205 211 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 204 
211 --> 212 222 
212 --> 213 
213 --> 214 211 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 213 
222 --> 223 203 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 222 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 172 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 185 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode) nounwind, !map !7"   --->   Operation 230 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %init) nounwind, !map !13"   --->   Operation 231 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %sampleinput) nounwind, !map !17"   --->   Operation 232 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %max_v) nounwind, !map !21"   --->   Operation 233 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %min_v) nounwind, !map !25"   --->   Operation 234 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1800 x i16]* %weight) nounwind, !map !29"   --->   Operation 235 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %lstm_out) nounwind, !map !35"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @lstm_kernel_str) nounwind"   --->   Operation 237 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%min_v_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %min_v) nounwind"   --->   Operation 238 'read' 'min_v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%max_v_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %max_v) nounwind"   --->   Operation 239 'read' 'max_v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sampleinput_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %sampleinput) nounwind"   --->   Operation 240 'read' 'sampleinput_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%init_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init) nounwind"   --->   Operation 241 'read' 'init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mode_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %mode) nounwind"   --->   Operation 242 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%lstm_state = alloca [80 x i16], align 2" [lstm_kernel.c:297]   --->   Operation 243 'alloca' 'lstm_state' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1800 x i16]* %weight, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lstm_kernel.c:280]   --->   Operation 244 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1800 x i16]* %weight, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lstm_kernel.c:281]   --->   Operation 245 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset([20 x i16]* @h_state, i32 1, [1 x i8]* @p_str1) nounwind" [lstm_kernel.c:285]   --->   Operation 246 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset([20 x i16]* @c_state, i32 1, [1 x i8]* @p_str1) nounwind" [lstm_kernel.c:286]   --->   Operation 247 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %mode_read, label %.preheader10.preheader, label %4" [lstm_kernel.c:300]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %init_read, label %.preheader5.0, label %.loopexit" [lstm_kernel.c:327]   --->   Operation 249 'br' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 0), align 16" [lstm_kernel.c:331]   --->   Operation 250 'store' <Predicate = (!mode_read & init_read)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_1 : Operation 251 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 1), align 2" [lstm_kernel.c:331]   --->   Operation 251 'store' <Predicate = (!mode_read & init_read)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_1 : Operation 252 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 0), align 16" [lstm_kernel.c:336]   --->   Operation 252 'store' <Predicate = (!mode_read & init_read)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_1 : Operation 253 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 1), align 2" [lstm_kernel.c:336]   --->   Operation 253 'store' <Predicate = (!mode_read & init_read)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_1 : Operation 254 [1/1] (0.75ns)   --->   "br label %.preheader10" [lstm_kernel.c:302]   --->   Operation 254 'br' <Predicate = (mode_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 255 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 2), align 4" [lstm_kernel.c:331]   --->   Operation 255 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_2 : Operation 256 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 3), align 2" [lstm_kernel.c:331]   --->   Operation 256 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_2 : Operation 257 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 2), align 4" [lstm_kernel.c:336]   --->   Operation 257 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_2 : Operation 258 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 3), align 2" [lstm_kernel.c:336]   --->   Operation 258 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 259 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 4), align 8" [lstm_kernel.c:331]   --->   Operation 259 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_3 : Operation 260 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 5), align 2" [lstm_kernel.c:331]   --->   Operation 260 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_3 : Operation 261 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 4), align 8" [lstm_kernel.c:336]   --->   Operation 261 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_3 : Operation 262 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 5), align 2" [lstm_kernel.c:336]   --->   Operation 262 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 263 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 6), align 4" [lstm_kernel.c:331]   --->   Operation 263 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_4 : Operation 264 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 7), align 2" [lstm_kernel.c:331]   --->   Operation 264 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_4 : Operation 265 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 6), align 4" [lstm_kernel.c:336]   --->   Operation 265 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_4 : Operation 266 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 7), align 2" [lstm_kernel.c:336]   --->   Operation 266 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 267 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 8), align 16" [lstm_kernel.c:331]   --->   Operation 267 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_5 : Operation 268 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 9), align 2" [lstm_kernel.c:331]   --->   Operation 268 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_5 : Operation 269 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 8), align 16" [lstm_kernel.c:336]   --->   Operation 269 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_5 : Operation 270 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 9), align 2" [lstm_kernel.c:336]   --->   Operation 270 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 271 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 10), align 4" [lstm_kernel.c:331]   --->   Operation 271 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_6 : Operation 272 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 11), align 2" [lstm_kernel.c:331]   --->   Operation 272 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_6 : Operation 273 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 10), align 4" [lstm_kernel.c:336]   --->   Operation 273 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_6 : Operation 274 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 11), align 2" [lstm_kernel.c:336]   --->   Operation 274 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 7 <SV = 6> <Delay = 0.79>
ST_7 : Operation 275 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 12), align 8" [lstm_kernel.c:331]   --->   Operation 275 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_7 : Operation 276 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 13), align 2" [lstm_kernel.c:331]   --->   Operation 276 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_7 : Operation 277 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 12), align 8" [lstm_kernel.c:336]   --->   Operation 277 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_7 : Operation 278 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 13), align 2" [lstm_kernel.c:336]   --->   Operation 278 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 8 <SV = 7> <Delay = 0.79>
ST_8 : Operation 279 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 14), align 4" [lstm_kernel.c:331]   --->   Operation 279 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_8 : Operation 280 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 15), align 2" [lstm_kernel.c:331]   --->   Operation 280 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_8 : Operation 281 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 14), align 4" [lstm_kernel.c:336]   --->   Operation 281 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_8 : Operation 282 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 15), align 2" [lstm_kernel.c:336]   --->   Operation 282 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 9 <SV = 8> <Delay = 0.79>
ST_9 : Operation 283 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 16), align 16" [lstm_kernel.c:331]   --->   Operation 283 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_9 : Operation 284 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 17), align 2" [lstm_kernel.c:331]   --->   Operation 284 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_9 : Operation 285 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 16), align 16" [lstm_kernel.c:336]   --->   Operation 285 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_9 : Operation 286 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 17), align 2" [lstm_kernel.c:336]   --->   Operation 286 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 10 <SV = 9> <Delay = 1.01>
ST_10 : Operation 287 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 18), align 4" [lstm_kernel.c:331]   --->   Operation 287 'store' <Predicate = (init_read)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_10 : Operation 288 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 19), align 2" [lstm_kernel.c:331]   --->   Operation 288 'store' <Predicate = (init_read)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_10 : Operation 289 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 18), align 4" [lstm_kernel.c:336]   --->   Operation 289 'store' <Predicate = (init_read)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_10 : Operation 290 [1/1] (0.79ns)   --->   "store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 19), align 2" [lstm_kernel.c:336]   --->   Operation 290 'store' <Predicate = (init_read)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 291 'br' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i16 %min_v_read to i32" [lstm_kernel.c:341]   --->   Operation 292 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (1.01ns)   --->   "%sub_ln341 = sub i16 %sampleinput_read, %min_v_read" [lstm_kernel.c:341]   --->   Operation 293 'sub' 'sub_ln341' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i16 %max_v_read to i32" [lstm_kernel.c:342]   --->   Operation 294 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (1.01ns)   --->   "%sub_ln342 = sub nsw i32 %zext_ln342, %zext_ln341" [lstm_kernel.c:342]   --->   Operation 295 'sub' 'sub_ln342' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.69>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%mult_sampleinput = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %sub_ln341, i16 0)" [lstm_kernel.c:341]   --->   Operation 296 'bitconcatenate' 'mult_sampleinput' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [36/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 297 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.69>
ST_12 : Operation 298 [35/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 298 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.69>
ST_13 : Operation 299 [34/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 299 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.69>
ST_14 : Operation 300 [33/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 300 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.69>
ST_15 : Operation 301 [32/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 301 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.69>
ST_16 : Operation 302 [31/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 302 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.69>
ST_17 : Operation 303 [30/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 303 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.69>
ST_18 : Operation 304 [29/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 304 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.69>
ST_19 : Operation 305 [28/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 305 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.69>
ST_20 : Operation 306 [27/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 306 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.69>
ST_21 : Operation 307 [26/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 307 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.69>
ST_22 : Operation 308 [25/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 308 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.69>
ST_23 : Operation 309 [24/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 309 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.69>
ST_24 : Operation 310 [23/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 310 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.69>
ST_25 : Operation 311 [22/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 311 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.69>
ST_26 : Operation 312 [21/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 312 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.69>
ST_27 : Operation 313 [20/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 313 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.69>
ST_28 : Operation 314 [19/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 314 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.69>
ST_29 : Operation 315 [18/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 315 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.69>
ST_30 : Operation 316 [17/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 316 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.69>
ST_31 : Operation 317 [16/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 317 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.69>
ST_32 : Operation 318 [15/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 318 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.69>
ST_33 : Operation 319 [14/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 319 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.69>
ST_34 : Operation 320 [13/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 320 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.69>
ST_35 : Operation 321 [12/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 321 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.69>
ST_36 : Operation 322 [11/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 322 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.69>
ST_37 : Operation 323 [10/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 323 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.69>
ST_38 : Operation 324 [9/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 324 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.69>
ST_39 : Operation 325 [8/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 325 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.69>
ST_40 : Operation 326 [7/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 326 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.69>
ST_41 : Operation 327 [6/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 327 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.69>
ST_42 : Operation 328 [5/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 328 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.69>
ST_43 : Operation 329 [4/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 329 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.69>
ST_44 : Operation 330 [3/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 330 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.69>
ST_45 : Operation 331 [2/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 331 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.69>
ST_46 : Operation 332 [1/36] (1.69ns)   --->   "%udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342" [lstm_kernel.c:342]   --->   Operation 332 'udiv' 'udiv_ln342' <Predicate = true> <Delay = 1.69> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 1.69> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 333 [1/1] (0.00ns)   --->   "%norm_sampleinput = trunc i32 %udiv_ln342 to i16" [lstm_kernel.c:342]   --->   Operation 333 'trunc' 'norm_sampleinput' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i16 %norm_sampleinput to i28" [lstm_kernel.c:344]   --->   Operation 334 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 335 [1/1] (0.75ns)   --->   "br label %5" [lstm_kernel.c:344]   --->   Operation 335 'br' <Predicate = true> <Delay = 0.75>

State 47 <SV = 46> <Delay = 0.89>
ST_47 : Operation 336 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %.loopexit ], [ %i_4, %hls_label_2 ]"   --->   Operation 336 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 337 [1/1] (0.69ns)   --->   "%icmp_ln344 = icmp eq i3 %i_1, -4" [lstm_kernel.c:344]   --->   Operation 337 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 338 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 338 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 339 [1/1] (0.74ns)   --->   "%i_4 = add i3 %i_1, 1" [lstm_kernel.c:344]   --->   Operation 339 'add' 'i_4' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 340 [1/1] (0.00ns)   --->   "br i1 %icmp_ln344, label %.preheader2.preheader, label %hls_label_2" [lstm_kernel.c:344]   --->   Operation 340 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i_1, i4 0)" [lstm_kernel.c:348]   --->   Operation 341 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_47 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln348_4 = zext i7 %tmp_5 to i8" [lstm_kernel.c:348]   --->   Operation 342 'zext' 'zext_ln348_4' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_47 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1, i2 0)" [lstm_kernel.c:348]   --->   Operation 343 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_47 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln348_5 = zext i5 %tmp_6 to i8" [lstm_kernel.c:348]   --->   Operation 344 'zext' 'zext_ln348_5' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_47 : Operation 345 [1/1] (0.89ns)   --->   "%add_ln348 = add i8 %zext_ln348_4, %zext_ln348_5" [lstm_kernel.c:348]   --->   Operation 345 'add' 'add_ln348' <Predicate = (!icmp_ln344)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.35>
ST_48 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln348_6 = zext i8 %add_ln348 to i64" [lstm_kernel.c:348]   --->   Operation 346 'zext' 'zext_ln348_6' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_48 : Operation 347 [1/1] (0.00ns)   --->   "%weight_l_addr_12 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_6" [lstm_kernel.c:348]   --->   Operation 347 'getelementptr' 'weight_l_addr_12' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_48 : Operation 348 [1/1] (0.00ns)   --->   "%or_ln348 = or i8 %add_ln348, 1" [lstm_kernel.c:348]   --->   Operation 348 'or' 'or_ln348' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_48 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln348_7 = zext i8 %or_ln348 to i64" [lstm_kernel.c:348]   --->   Operation 349 'zext' 'zext_ln348_7' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_48 : Operation 350 [1/1] (0.00ns)   --->   "%weight_l_addr_13 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_7" [lstm_kernel.c:348]   --->   Operation 350 'getelementptr' 'weight_l_addr_13' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_48 : Operation 351 [3/3] (1.35ns)   --->   "%weight_l_load = load i16* %weight_l_addr_12, align 8" [lstm_kernel.c:348]   --->   Operation 351 'load' 'weight_l_load' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_48 : Operation 352 [3/3] (1.35ns)   --->   "%weight_l_load_1 = load i16* %weight_l_addr_13, align 2" [lstm_kernel.c:348]   --->   Operation 352 'load' 'weight_l_load_1' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 49 <SV = 48> <Delay = 1.35>
ST_49 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln348_1 = or i8 %add_ln348, 2" [lstm_kernel.c:348]   --->   Operation 353 'or' 'or_ln348_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_49 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln348_8 = zext i8 %or_ln348_1 to i64" [lstm_kernel.c:348]   --->   Operation 354 'zext' 'zext_ln348_8' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_49 : Operation 355 [1/1] (0.00ns)   --->   "%weight_l_addr_14 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_8" [lstm_kernel.c:348]   --->   Operation 355 'getelementptr' 'weight_l_addr_14' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_49 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln348_2 = or i8 %add_ln348, 3" [lstm_kernel.c:348]   --->   Operation 356 'or' 'or_ln348_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_49 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln348_9 = zext i8 %or_ln348_2 to i64" [lstm_kernel.c:348]   --->   Operation 357 'zext' 'zext_ln348_9' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_49 : Operation 358 [1/1] (0.00ns)   --->   "%weight_l_addr_15 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_9" [lstm_kernel.c:348]   --->   Operation 358 'getelementptr' 'weight_l_addr_15' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_49 : Operation 359 [1/1] (0.90ns)   --->   "%add_ln348_1 = add i8 %add_ln348, 4" [lstm_kernel.c:348]   --->   Operation 359 'add' 'add_ln348_1' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 360 [1/1] (0.90ns)   --->   "%add_ln348_2 = add i8 %add_ln348, 5" [lstm_kernel.c:348]   --->   Operation 360 'add' 'add_ln348_2' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 361 [2/3] (1.35ns)   --->   "%weight_l_load = load i16* %weight_l_addr_12, align 8" [lstm_kernel.c:348]   --->   Operation 361 'load' 'weight_l_load' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_49 : Operation 362 [2/3] (1.35ns)   --->   "%weight_l_load_1 = load i16* %weight_l_addr_13, align 2" [lstm_kernel.c:348]   --->   Operation 362 'load' 'weight_l_load_1' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_49 : Operation 363 [3/3] (1.35ns)   --->   "%weight_l_load_2 = load i16* %weight_l_addr_14, align 4" [lstm_kernel.c:348]   --->   Operation 363 'load' 'weight_l_load_2' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_49 : Operation 364 [3/3] (1.35ns)   --->   "%weight_l_load_3 = load i16* %weight_l_addr_15, align 2" [lstm_kernel.c:348]   --->   Operation 364 'load' 'weight_l_load_3' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 50 <SV = 49> <Delay = 1.35>
ST_50 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln348_10 = zext i8 %add_ln348_1 to i64" [lstm_kernel.c:348]   --->   Operation 365 'zext' 'zext_ln348_10' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_50 : Operation 366 [1/1] (0.00ns)   --->   "%weight_l_addr_16 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_10" [lstm_kernel.c:348]   --->   Operation 366 'getelementptr' 'weight_l_addr_16' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_50 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln348_11 = zext i8 %add_ln348_2 to i64" [lstm_kernel.c:348]   --->   Operation 367 'zext' 'zext_ln348_11' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_50 : Operation 368 [1/1] (0.00ns)   --->   "%weight_l_addr_17 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_11" [lstm_kernel.c:348]   --->   Operation 368 'getelementptr' 'weight_l_addr_17' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_50 : Operation 369 [1/1] (0.90ns)   --->   "%add_ln348_3 = add i8 %add_ln348, 6" [lstm_kernel.c:348]   --->   Operation 369 'add' 'add_ln348_3' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 370 [1/1] (0.90ns)   --->   "%add_ln348_4 = add i8 %add_ln348, 7" [lstm_kernel.c:348]   --->   Operation 370 'add' 'add_ln348_4' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 371 [1/3] (1.35ns)   --->   "%weight_l_load = load i16* %weight_l_addr_12, align 8" [lstm_kernel.c:348]   --->   Operation 371 'load' 'weight_l_load' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_50 : Operation 372 [1/3] (1.35ns)   --->   "%weight_l_load_1 = load i16* %weight_l_addr_13, align 2" [lstm_kernel.c:348]   --->   Operation 372 'load' 'weight_l_load_1' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_50 : Operation 373 [2/3] (1.35ns)   --->   "%weight_l_load_2 = load i16* %weight_l_addr_14, align 4" [lstm_kernel.c:348]   --->   Operation 373 'load' 'weight_l_load_2' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_50 : Operation 374 [2/3] (1.35ns)   --->   "%weight_l_load_3 = load i16* %weight_l_addr_15, align 2" [lstm_kernel.c:348]   --->   Operation 374 'load' 'weight_l_load_3' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_50 : Operation 375 [3/3] (1.35ns)   --->   "%weight_l_load_4 = load i16* %weight_l_addr_16, align 8" [lstm_kernel.c:348]   --->   Operation 375 'load' 'weight_l_load_4' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_50 : Operation 376 [3/3] (1.35ns)   --->   "%weight_l_load_5 = load i16* %weight_l_addr_17, align 2" [lstm_kernel.c:348]   --->   Operation 376 'load' 'weight_l_load_5' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 51 <SV = 50> <Delay = 1.41>
ST_51 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln348_12 = zext i8 %add_ln348_3 to i64" [lstm_kernel.c:348]   --->   Operation 377 'zext' 'zext_ln348_12' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_51 : Operation 378 [1/1] (0.00ns)   --->   "%weight_l_addr_18 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_12" [lstm_kernel.c:348]   --->   Operation 378 'getelementptr' 'weight_l_addr_18' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_51 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln348_13 = zext i8 %add_ln348_4 to i64" [lstm_kernel.c:348]   --->   Operation 379 'zext' 'zext_ln348_13' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_51 : Operation 380 [1/1] (0.00ns)   --->   "%weight_l_addr_19 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_13" [lstm_kernel.c:348]   --->   Operation 380 'getelementptr' 'weight_l_addr_19' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_51 : Operation 381 [1/1] (0.90ns)   --->   "%add_ln348_5 = add i8 %add_ln348, 8" [lstm_kernel.c:348]   --->   Operation 381 'add' 'add_ln348_5' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 382 [1/1] (0.90ns)   --->   "%add_ln348_6 = add i8 %add_ln348, 9" [lstm_kernel.c:348]   --->   Operation 382 'add' 'add_ln348_6' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln348 = sext i16 %weight_l_load to i28" [lstm_kernel.c:348]   --->   Operation 383 'sext' 'sext_ln348' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_51 : Operation 384 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348 = mul i28 %zext_ln344, %sext_ln348" [lstm_kernel.c:348]   --->   Operation 384 'mul' 'mul_ln348' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln348_1 = sext i16 %weight_l_load_1 to i28" [lstm_kernel.c:348]   --->   Operation 385 'sext' 'sext_ln348_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_51 : Operation 386 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_1 = mul i28 %zext_ln344, %sext_ln348_1" [lstm_kernel.c:348]   --->   Operation 386 'mul' 'mul_ln348_1' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 387 [1/3] (1.35ns)   --->   "%weight_l_load_2 = load i16* %weight_l_addr_14, align 4" [lstm_kernel.c:348]   --->   Operation 387 'load' 'weight_l_load_2' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_51 : Operation 388 [1/3] (1.35ns)   --->   "%weight_l_load_3 = load i16* %weight_l_addr_15, align 2" [lstm_kernel.c:348]   --->   Operation 388 'load' 'weight_l_load_3' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_51 : Operation 389 [2/3] (1.35ns)   --->   "%weight_l_load_4 = load i16* %weight_l_addr_16, align 8" [lstm_kernel.c:348]   --->   Operation 389 'load' 'weight_l_load_4' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_51 : Operation 390 [2/3] (1.35ns)   --->   "%weight_l_load_5 = load i16* %weight_l_addr_17, align 2" [lstm_kernel.c:348]   --->   Operation 390 'load' 'weight_l_load_5' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_51 : Operation 391 [3/3] (1.35ns)   --->   "%weight_l_load_6 = load i16* %weight_l_addr_18, align 4" [lstm_kernel.c:348]   --->   Operation 391 'load' 'weight_l_load_6' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_51 : Operation 392 [3/3] (1.35ns)   --->   "%weight_l_load_7 = load i16* %weight_l_addr_19, align 2" [lstm_kernel.c:348]   --->   Operation 392 'load' 'weight_l_load_7' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 52 <SV = 51> <Delay = 1.41>
ST_52 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln348_14 = zext i8 %add_ln348_5 to i64" [lstm_kernel.c:348]   --->   Operation 393 'zext' 'zext_ln348_14' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_52 : Operation 394 [1/1] (0.00ns)   --->   "%weight_l_addr_20 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_14" [lstm_kernel.c:348]   --->   Operation 394 'getelementptr' 'weight_l_addr_20' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_52 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln348_15 = zext i8 %add_ln348_6 to i64" [lstm_kernel.c:348]   --->   Operation 395 'zext' 'zext_ln348_15' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_52 : Operation 396 [1/1] (0.00ns)   --->   "%weight_l_addr_21 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_15" [lstm_kernel.c:348]   --->   Operation 396 'getelementptr' 'weight_l_addr_21' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_52 : Operation 397 [1/1] (0.90ns)   --->   "%add_ln348_7 = add i8 %add_ln348, 10" [lstm_kernel.c:348]   --->   Operation 397 'add' 'add_ln348_7' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 398 [1/1] (0.90ns)   --->   "%add_ln348_8 = add i8 %add_ln348, 11" [lstm_kernel.c:348]   --->   Operation 398 'add' 'add_ln348_8' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 399 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348 = mul i28 %zext_ln344, %sext_ln348" [lstm_kernel.c:348]   --->   Operation 399 'mul' 'mul_ln348' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 400 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_1 = mul i28 %zext_ln344, %sext_ln348_1" [lstm_kernel.c:348]   --->   Operation 400 'mul' 'mul_ln348_1' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln348_2 = sext i16 %weight_l_load_2 to i28" [lstm_kernel.c:348]   --->   Operation 401 'sext' 'sext_ln348_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_52 : Operation 402 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_2 = mul i28 %zext_ln344, %sext_ln348_2" [lstm_kernel.c:348]   --->   Operation 402 'mul' 'mul_ln348_2' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln348_3 = sext i16 %weight_l_load_3 to i28" [lstm_kernel.c:348]   --->   Operation 403 'sext' 'sext_ln348_3' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_52 : Operation 404 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_3 = mul i28 %zext_ln344, %sext_ln348_3" [lstm_kernel.c:348]   --->   Operation 404 'mul' 'mul_ln348_3' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 405 [1/3] (1.35ns)   --->   "%weight_l_load_4 = load i16* %weight_l_addr_16, align 8" [lstm_kernel.c:348]   --->   Operation 405 'load' 'weight_l_load_4' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_52 : Operation 406 [1/3] (1.35ns)   --->   "%weight_l_load_5 = load i16* %weight_l_addr_17, align 2" [lstm_kernel.c:348]   --->   Operation 406 'load' 'weight_l_load_5' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_52 : Operation 407 [2/3] (1.35ns)   --->   "%weight_l_load_6 = load i16* %weight_l_addr_18, align 4" [lstm_kernel.c:348]   --->   Operation 407 'load' 'weight_l_load_6' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_52 : Operation 408 [2/3] (1.35ns)   --->   "%weight_l_load_7 = load i16* %weight_l_addr_19, align 2" [lstm_kernel.c:348]   --->   Operation 408 'load' 'weight_l_load_7' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_52 : Operation 409 [3/3] (1.35ns)   --->   "%weight_l_load_8 = load i16* %weight_l_addr_20, align 8" [lstm_kernel.c:348]   --->   Operation 409 'load' 'weight_l_load_8' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_52 : Operation 410 [3/3] (1.35ns)   --->   "%weight_l_load_9 = load i16* %weight_l_addr_21, align 2" [lstm_kernel.c:348]   --->   Operation 410 'load' 'weight_l_load_9' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 53 <SV = 52> <Delay = 1.41>
ST_53 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln348_16 = zext i8 %add_ln348_7 to i64" [lstm_kernel.c:348]   --->   Operation 411 'zext' 'zext_ln348_16' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_53 : Operation 412 [1/1] (0.00ns)   --->   "%weight_l_addr_22 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_16" [lstm_kernel.c:348]   --->   Operation 412 'getelementptr' 'weight_l_addr_22' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_53 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln348_17 = zext i8 %add_ln348_8 to i64" [lstm_kernel.c:348]   --->   Operation 413 'zext' 'zext_ln348_17' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_53 : Operation 414 [1/1] (0.00ns)   --->   "%weight_l_addr_23 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_17" [lstm_kernel.c:348]   --->   Operation 414 'getelementptr' 'weight_l_addr_23' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_53 : Operation 415 [1/1] (0.90ns)   --->   "%add_ln348_9 = add i8 %add_ln348, 12" [lstm_kernel.c:348]   --->   Operation 415 'add' 'add_ln348_9' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 416 [1/1] (0.90ns)   --->   "%add_ln348_10 = add i8 %add_ln348, 13" [lstm_kernel.c:348]   --->   Operation 416 'add' 'add_ln348_10' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 417 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348 = mul i28 %zext_ln344, %sext_ln348" [lstm_kernel.c:348]   --->   Operation 417 'mul' 'mul_ln348' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 418 'partselect' 'trunc_ln' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_53 : Operation 419 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_1 = mul i28 %zext_ln344, %sext_ln348_1" [lstm_kernel.c:348]   --->   Operation 419 'mul' 'mul_ln348_1' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln348_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_1, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 420 'partselect' 'trunc_ln348_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_53 : Operation 421 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_2 = mul i28 %zext_ln344, %sext_ln348_2" [lstm_kernel.c:348]   --->   Operation 421 'mul' 'mul_ln348_2' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 422 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_3 = mul i28 %zext_ln344, %sext_ln348_3" [lstm_kernel.c:348]   --->   Operation 422 'mul' 'mul_ln348_3' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln348_4 = sext i16 %weight_l_load_4 to i28" [lstm_kernel.c:348]   --->   Operation 423 'sext' 'sext_ln348_4' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_53 : Operation 424 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_4 = mul i28 %zext_ln344, %sext_ln348_4" [lstm_kernel.c:348]   --->   Operation 424 'mul' 'mul_ln348_4' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln348_5 = sext i16 %weight_l_load_5 to i28" [lstm_kernel.c:348]   --->   Operation 425 'sext' 'sext_ln348_5' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_53 : Operation 426 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_5 = mul i28 %zext_ln344, %sext_ln348_5" [lstm_kernel.c:348]   --->   Operation 426 'mul' 'mul_ln348_5' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 427 [1/3] (1.35ns)   --->   "%weight_l_load_6 = load i16* %weight_l_addr_18, align 4" [lstm_kernel.c:348]   --->   Operation 427 'load' 'weight_l_load_6' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_53 : Operation 428 [1/3] (1.35ns)   --->   "%weight_l_load_7 = load i16* %weight_l_addr_19, align 2" [lstm_kernel.c:348]   --->   Operation 428 'load' 'weight_l_load_7' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_53 : Operation 429 [2/3] (1.35ns)   --->   "%weight_l_load_8 = load i16* %weight_l_addr_20, align 8" [lstm_kernel.c:348]   --->   Operation 429 'load' 'weight_l_load_8' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_53 : Operation 430 [2/3] (1.35ns)   --->   "%weight_l_load_9 = load i16* %weight_l_addr_21, align 2" [lstm_kernel.c:348]   --->   Operation 430 'load' 'weight_l_load_9' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_53 : Operation 431 [3/3] (1.35ns)   --->   "%weight_l_load_10 = load i16* %weight_l_addr_22, align 4" [lstm_kernel.c:348]   --->   Operation 431 'load' 'weight_l_load_10' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_53 : Operation 432 [3/3] (1.35ns)   --->   "%weight_l_load_11 = load i16* %weight_l_addr_23, align 2" [lstm_kernel.c:348]   --->   Operation 432 'load' 'weight_l_load_11' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 54 <SV = 53> <Delay = 1.55>
ST_54 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln348 = zext i3 %i_1 to i64" [lstm_kernel.c:348]   --->   Operation 433 'zext' 'zext_ln348' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln348_18 = zext i8 %add_ln348_9 to i64" [lstm_kernel.c:348]   --->   Operation 434 'zext' 'zext_ln348_18' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 435 [1/1] (0.00ns)   --->   "%weight_l_addr_24 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_18" [lstm_kernel.c:348]   --->   Operation 435 'getelementptr' 'weight_l_addr_24' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln348_19 = zext i8 %add_ln348_10 to i64" [lstm_kernel.c:348]   --->   Operation 436 'zext' 'zext_ln348_19' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 437 [1/1] (0.00ns)   --->   "%weight_l_addr_25 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_19" [lstm_kernel.c:348]   --->   Operation 437 'getelementptr' 'weight_l_addr_25' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 438 [1/1] (0.90ns)   --->   "%add_ln348_11 = add i8 %add_ln348, 14" [lstm_kernel.c:348]   --->   Operation 438 'add' 'add_ln348_11' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 439 [1/1] (0.90ns)   --->   "%add_ln348_12 = add i8 %add_ln348, 15" [lstm_kernel.c:348]   --->   Operation 439 'add' 'add_ln348_12' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 440 [1/1] (0.00ns)   --->   "%lstm_state_addr = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348" [lstm_kernel.c:348]   --->   Operation 440 'getelementptr' 'lstm_state_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 441 [1/1] (0.19ns)   --->   "%xor_ln348 = xor i3 %i_1, -4" [lstm_kernel.c:348]   --->   Operation 441 'xor' 'xor_ln348' <Predicate = (!icmp_ln344)> <Delay = 0.19> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln348_26 = zext i3 %xor_ln348 to i64" [lstm_kernel.c:348]   --->   Operation 442 'zext' 'zext_ln348_26' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 443 [1/1] (0.00ns)   --->   "%lstm_state_addr_2 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_26" [lstm_kernel.c:348]   --->   Operation 443 'getelementptr' 'lstm_state_addr_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 444 [1/1] (1.35ns)   --->   "store i16 %trunc_ln, i16* %lstm_state_addr, align 2" [lstm_kernel.c:348]   --->   Operation 444 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_54 : Operation 445 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_1, i16* %lstm_state_addr_2, align 2" [lstm_kernel.c:348]   --->   Operation 445 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_54 : Operation 446 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_2 = mul i28 %zext_ln344, %sext_ln348_2" [lstm_kernel.c:348]   --->   Operation 446 'mul' 'mul_ln348_2' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln348_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_2, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 447 'partselect' 'trunc_ln348_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 448 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_3 = mul i28 %zext_ln344, %sext_ln348_3" [lstm_kernel.c:348]   --->   Operation 448 'mul' 'mul_ln348_3' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln348_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_3, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 449 'partselect' 'trunc_ln348_3' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 450 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_4 = mul i28 %zext_ln344, %sext_ln348_4" [lstm_kernel.c:348]   --->   Operation 450 'mul' 'mul_ln348_4' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 451 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_5 = mul i28 %zext_ln344, %sext_ln348_5" [lstm_kernel.c:348]   --->   Operation 451 'mul' 'mul_ln348_5' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln348_6 = sext i16 %weight_l_load_6 to i28" [lstm_kernel.c:348]   --->   Operation 452 'sext' 'sext_ln348_6' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 453 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_6 = mul i28 %zext_ln344, %sext_ln348_6" [lstm_kernel.c:348]   --->   Operation 453 'mul' 'mul_ln348_6' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln348_7 = sext i16 %weight_l_load_7 to i28" [lstm_kernel.c:348]   --->   Operation 454 'sext' 'sext_ln348_7' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_54 : Operation 455 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_7 = mul i28 %zext_ln344, %sext_ln348_7" [lstm_kernel.c:348]   --->   Operation 455 'mul' 'mul_ln348_7' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 456 [1/3] (1.35ns)   --->   "%weight_l_load_8 = load i16* %weight_l_addr_20, align 8" [lstm_kernel.c:348]   --->   Operation 456 'load' 'weight_l_load_8' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_54 : Operation 457 [1/3] (1.35ns)   --->   "%weight_l_load_9 = load i16* %weight_l_addr_21, align 2" [lstm_kernel.c:348]   --->   Operation 457 'load' 'weight_l_load_9' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_54 : Operation 458 [2/3] (1.35ns)   --->   "%weight_l_load_10 = load i16* %weight_l_addr_22, align 4" [lstm_kernel.c:348]   --->   Operation 458 'load' 'weight_l_load_10' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_54 : Operation 459 [2/3] (1.35ns)   --->   "%weight_l_load_11 = load i16* %weight_l_addr_23, align 2" [lstm_kernel.c:348]   --->   Operation 459 'load' 'weight_l_load_11' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_54 : Operation 460 [3/3] (1.35ns)   --->   "%weight_l_load_12 = load i16* %weight_l_addr_24, align 8" [lstm_kernel.c:348]   --->   Operation 460 'load' 'weight_l_load_12' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_54 : Operation 461 [3/3] (1.35ns)   --->   "%weight_l_load_13 = load i16* %weight_l_addr_25, align 2" [lstm_kernel.c:348]   --->   Operation 461 'load' 'weight_l_load_13' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 55 <SV = 54> <Delay = 1.41>
ST_55 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln348_3 = zext i3 %i_1 to i5" [lstm_kernel.c:348]   --->   Operation 462 'zext' 'zext_ln348_3' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln348_20 = zext i8 %add_ln348_11 to i64" [lstm_kernel.c:348]   --->   Operation 463 'zext' 'zext_ln348_20' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 464 [1/1] (0.00ns)   --->   "%weight_l_addr_26 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_20" [lstm_kernel.c:348]   --->   Operation 464 'getelementptr' 'weight_l_addr_26' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln348_21 = zext i8 %add_ln348_12 to i64" [lstm_kernel.c:348]   --->   Operation 465 'zext' 'zext_ln348_21' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 466 [1/1] (0.00ns)   --->   "%weight_l_addr_27 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_21" [lstm_kernel.c:348]   --->   Operation 466 'getelementptr' 'weight_l_addr_27' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 467 [1/1] (0.90ns)   --->   "%add_ln348_13 = add i8 %add_ln348, 16" [lstm_kernel.c:348]   --->   Operation 467 'add' 'add_ln348_13' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 468 [1/1] (0.90ns)   --->   "%add_ln348_14 = add i8 %add_ln348, 17" [lstm_kernel.c:348]   --->   Operation 468 'add' 'add_ln348_14' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %i_1)" [lstm_kernel.c:348]   --->   Operation 469 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 470 [1/1] (0.00ns)   --->   "%lstm_state_addr_3 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_7" [lstm_kernel.c:348]   --->   Operation 470 'getelementptr' 'lstm_state_addr_3' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln348_20 = sext i3 %xor_ln348 to i4" [lstm_kernel.c:348]   --->   Operation 471 'sext' 'sext_ln348_20' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln348_27 = zext i4 %sext_ln348_20 to i64" [lstm_kernel.c:348]   --->   Operation 472 'zext' 'zext_ln348_27' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 473 [1/1] (0.00ns)   --->   "%lstm_state_addr_20 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_27" [lstm_kernel.c:348]   --->   Operation 473 'getelementptr' 'lstm_state_addr_20' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 474 [1/1] (0.87ns)   --->   "%add_ln348_17 = add i5 %zext_ln348_3, -12" [lstm_kernel.c:348]   --->   Operation 474 'add' 'add_ln348_17' <Predicate = (!icmp_ln344)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 475 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_2, i16* %lstm_state_addr_3, align 2" [lstm_kernel.c:348]   --->   Operation 475 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_55 : Operation 476 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_3, i16* %lstm_state_addr_20, align 2" [lstm_kernel.c:348]   --->   Operation 476 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_55 : Operation 477 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_4 = mul i28 %zext_ln344, %sext_ln348_4" [lstm_kernel.c:348]   --->   Operation 477 'mul' 'mul_ln348_4' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln348_4 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_4, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 478 'partselect' 'trunc_ln348_4' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 479 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_5 = mul i28 %zext_ln344, %sext_ln348_5" [lstm_kernel.c:348]   --->   Operation 479 'mul' 'mul_ln348_5' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln348_5 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_5, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 480 'partselect' 'trunc_ln348_5' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 481 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_6 = mul i28 %zext_ln344, %sext_ln348_6" [lstm_kernel.c:348]   --->   Operation 481 'mul' 'mul_ln348_6' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 482 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_7 = mul i28 %zext_ln344, %sext_ln348_7" [lstm_kernel.c:348]   --->   Operation 482 'mul' 'mul_ln348_7' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln348_8 = sext i16 %weight_l_load_8 to i28" [lstm_kernel.c:348]   --->   Operation 483 'sext' 'sext_ln348_8' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 484 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_8 = mul i28 %zext_ln344, %sext_ln348_8" [lstm_kernel.c:348]   --->   Operation 484 'mul' 'mul_ln348_8' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln348_9 = sext i16 %weight_l_load_9 to i28" [lstm_kernel.c:348]   --->   Operation 485 'sext' 'sext_ln348_9' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_55 : Operation 486 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_9 = mul i28 %zext_ln344, %sext_ln348_9" [lstm_kernel.c:348]   --->   Operation 486 'mul' 'mul_ln348_9' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 487 [1/3] (1.35ns)   --->   "%weight_l_load_10 = load i16* %weight_l_addr_22, align 4" [lstm_kernel.c:348]   --->   Operation 487 'load' 'weight_l_load_10' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_55 : Operation 488 [1/3] (1.35ns)   --->   "%weight_l_load_11 = load i16* %weight_l_addr_23, align 2" [lstm_kernel.c:348]   --->   Operation 488 'load' 'weight_l_load_11' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_55 : Operation 489 [2/3] (1.35ns)   --->   "%weight_l_load_12 = load i16* %weight_l_addr_24, align 8" [lstm_kernel.c:348]   --->   Operation 489 'load' 'weight_l_load_12' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_55 : Operation 490 [2/3] (1.35ns)   --->   "%weight_l_load_13 = load i16* %weight_l_addr_25, align 2" [lstm_kernel.c:348]   --->   Operation 490 'load' 'weight_l_load_13' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_55 : Operation 491 [3/3] (1.35ns)   --->   "%weight_l_load_14 = load i16* %weight_l_addr_26, align 4" [lstm_kernel.c:348]   --->   Operation 491 'load' 'weight_l_load_14' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_55 : Operation 492 [3/3] (1.35ns)   --->   "%weight_l_load_15 = load i16* %weight_l_addr_27, align 2" [lstm_kernel.c:348]   --->   Operation 492 'load' 'weight_l_load_15' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 56 <SV = 55> <Delay = 1.41>
ST_56 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln348_22 = zext i8 %add_ln348_13 to i64" [lstm_kernel.c:348]   --->   Operation 493 'zext' 'zext_ln348_22' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 494 [1/1] (0.00ns)   --->   "%weight_l_addr_28 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_22" [lstm_kernel.c:348]   --->   Operation 494 'getelementptr' 'weight_l_addr_28' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln348_23 = zext i8 %add_ln348_14 to i64" [lstm_kernel.c:348]   --->   Operation 495 'zext' 'zext_ln348_23' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 496 [1/1] (0.00ns)   --->   "%weight_l_addr_29 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_23" [lstm_kernel.c:348]   --->   Operation 496 'getelementptr' 'weight_l_addr_29' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 497 [1/1] (0.90ns)   --->   "%add_ln348_15 = add i8 %add_ln348, 18" [lstm_kernel.c:348]   --->   Operation 497 'add' 'add_ln348_15' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 498 [1/1] (0.90ns)   --->   "%add_ln348_16 = add i8 %add_ln348, 19" [lstm_kernel.c:348]   --->   Operation 498 'add' 'add_ln348_16' <Predicate = (!icmp_ln344)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 2, i3 %i_1)" [lstm_kernel.c:348]   --->   Operation 499 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 500 [1/1] (0.00ns)   --->   "%lstm_state_addr_21 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_8" [lstm_kernel.c:348]   --->   Operation 500 'getelementptr' 'lstm_state_addr_21' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln348_28 = zext i5 %add_ln348_17 to i64" [lstm_kernel.c:348]   --->   Operation 501 'zext' 'zext_ln348_28' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 502 [1/1] (0.00ns)   --->   "%lstm_state_addr_22 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_28" [lstm_kernel.c:348]   --->   Operation 502 'getelementptr' 'lstm_state_addr_22' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 503 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_4, i16* %lstm_state_addr_21, align 2" [lstm_kernel.c:348]   --->   Operation 503 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_56 : Operation 504 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_5, i16* %lstm_state_addr_22, align 2" [lstm_kernel.c:348]   --->   Operation 504 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_56 : Operation 505 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_6 = mul i28 %zext_ln344, %sext_ln348_6" [lstm_kernel.c:348]   --->   Operation 505 'mul' 'mul_ln348_6' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln348_6 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_6, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 506 'partselect' 'trunc_ln348_6' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 507 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_7 = mul i28 %zext_ln344, %sext_ln348_7" [lstm_kernel.c:348]   --->   Operation 507 'mul' 'mul_ln348_7' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln348_7 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_7, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 508 'partselect' 'trunc_ln348_7' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 509 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_8 = mul i28 %zext_ln344, %sext_ln348_8" [lstm_kernel.c:348]   --->   Operation 509 'mul' 'mul_ln348_8' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 510 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_9 = mul i28 %zext_ln344, %sext_ln348_9" [lstm_kernel.c:348]   --->   Operation 510 'mul' 'mul_ln348_9' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln348_10 = sext i16 %weight_l_load_10 to i28" [lstm_kernel.c:348]   --->   Operation 511 'sext' 'sext_ln348_10' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 512 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_10 = mul i28 %zext_ln344, %sext_ln348_10" [lstm_kernel.c:348]   --->   Operation 512 'mul' 'mul_ln348_10' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln348_11 = sext i16 %weight_l_load_11 to i28" [lstm_kernel.c:348]   --->   Operation 513 'sext' 'sext_ln348_11' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_56 : Operation 514 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_11 = mul i28 %zext_ln344, %sext_ln348_11" [lstm_kernel.c:348]   --->   Operation 514 'mul' 'mul_ln348_11' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 515 [1/3] (1.35ns)   --->   "%weight_l_load_12 = load i16* %weight_l_addr_24, align 8" [lstm_kernel.c:348]   --->   Operation 515 'load' 'weight_l_load_12' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_56 : Operation 516 [1/3] (1.35ns)   --->   "%weight_l_load_13 = load i16* %weight_l_addr_25, align 2" [lstm_kernel.c:348]   --->   Operation 516 'load' 'weight_l_load_13' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_56 : Operation 517 [2/3] (1.35ns)   --->   "%weight_l_load_14 = load i16* %weight_l_addr_26, align 4" [lstm_kernel.c:348]   --->   Operation 517 'load' 'weight_l_load_14' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_56 : Operation 518 [2/3] (1.35ns)   --->   "%weight_l_load_15 = load i16* %weight_l_addr_27, align 2" [lstm_kernel.c:348]   --->   Operation 518 'load' 'weight_l_load_15' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_56 : Operation 519 [3/3] (1.35ns)   --->   "%weight_l_load_16 = load i16* %weight_l_addr_28, align 8" [lstm_kernel.c:348]   --->   Operation 519 'load' 'weight_l_load_16' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_56 : Operation 520 [3/3] (1.35ns)   --->   "%weight_l_load_17 = load i16* %weight_l_addr_29, align 2" [lstm_kernel.c:348]   --->   Operation 520 'load' 'weight_l_load_17' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 57 <SV = 56> <Delay = 1.41>
ST_57 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln348_2 = zext i3 %i_1 to i6" [lstm_kernel.c:348]   --->   Operation 521 'zext' 'zext_ln348_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln348_24 = zext i8 %add_ln348_15 to i64" [lstm_kernel.c:348]   --->   Operation 522 'zext' 'zext_ln348_24' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 523 [1/1] (0.00ns)   --->   "%weight_l_addr_30 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_24" [lstm_kernel.c:348]   --->   Operation 523 'getelementptr' 'weight_l_addr_30' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln348_25 = zext i8 %add_ln348_16 to i64" [lstm_kernel.c:348]   --->   Operation 524 'zext' 'zext_ln348_25' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 525 [1/1] (0.00ns)   --->   "%weight_l_addr_31 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_25" [lstm_kernel.c:348]   --->   Operation 525 'getelementptr' 'weight_l_addr_31' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %i_1)" [lstm_kernel.c:348]   --->   Operation 526 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 527 [1/1] (0.00ns)   --->   "%lstm_state_addr_23 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_9" [lstm_kernel.c:348]   --->   Operation 527 'getelementptr' 'lstm_state_addr_23' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln348_21 = sext i3 %xor_ln348 to i5" [lstm_kernel.c:348]   --->   Operation 528 'sext' 'sext_ln348_21' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln348_29 = zext i5 %sext_ln348_21 to i64" [lstm_kernel.c:348]   --->   Operation 529 'zext' 'zext_ln348_29' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 530 [1/1] (0.00ns)   --->   "%lstm_state_addr_7 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_29" [lstm_kernel.c:348]   --->   Operation 530 'getelementptr' 'lstm_state_addr_7' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 531 [1/1] (0.88ns)   --->   "%add_ln348_18 = add i6 %zext_ln348_2, -28" [lstm_kernel.c:348]   --->   Operation 531 'add' 'add_ln348_18' <Predicate = (!icmp_ln344)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 532 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_6, i16* %lstm_state_addr_23, align 2" [lstm_kernel.c:348]   --->   Operation 532 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_57 : Operation 533 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_7, i16* %lstm_state_addr_7, align 2" [lstm_kernel.c:348]   --->   Operation 533 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_57 : Operation 534 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_8 = mul i28 %zext_ln344, %sext_ln348_8" [lstm_kernel.c:348]   --->   Operation 534 'mul' 'mul_ln348_8' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln348_8 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_8, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 535 'partselect' 'trunc_ln348_8' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 536 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_9 = mul i28 %zext_ln344, %sext_ln348_9" [lstm_kernel.c:348]   --->   Operation 536 'mul' 'mul_ln348_9' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln348_9 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_9, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 537 'partselect' 'trunc_ln348_9' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 538 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_10 = mul i28 %zext_ln344, %sext_ln348_10" [lstm_kernel.c:348]   --->   Operation 538 'mul' 'mul_ln348_10' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 539 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_11 = mul i28 %zext_ln344, %sext_ln348_11" [lstm_kernel.c:348]   --->   Operation 539 'mul' 'mul_ln348_11' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln348_12 = sext i16 %weight_l_load_12 to i28" [lstm_kernel.c:348]   --->   Operation 540 'sext' 'sext_ln348_12' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 541 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_12 = mul i28 %zext_ln344, %sext_ln348_12" [lstm_kernel.c:348]   --->   Operation 541 'mul' 'mul_ln348_12' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln348_13 = sext i16 %weight_l_load_13 to i28" [lstm_kernel.c:348]   --->   Operation 542 'sext' 'sext_ln348_13' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_57 : Operation 543 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_13 = mul i28 %zext_ln344, %sext_ln348_13" [lstm_kernel.c:348]   --->   Operation 543 'mul' 'mul_ln348_13' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 544 [1/3] (1.35ns)   --->   "%weight_l_load_14 = load i16* %weight_l_addr_26, align 4" [lstm_kernel.c:348]   --->   Operation 544 'load' 'weight_l_load_14' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_57 : Operation 545 [1/3] (1.35ns)   --->   "%weight_l_load_15 = load i16* %weight_l_addr_27, align 2" [lstm_kernel.c:348]   --->   Operation 545 'load' 'weight_l_load_15' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_57 : Operation 546 [2/3] (1.35ns)   --->   "%weight_l_load_16 = load i16* %weight_l_addr_28, align 8" [lstm_kernel.c:348]   --->   Operation 546 'load' 'weight_l_load_16' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_57 : Operation 547 [2/3] (1.35ns)   --->   "%weight_l_load_17 = load i16* %weight_l_addr_29, align 2" [lstm_kernel.c:348]   --->   Operation 547 'load' 'weight_l_load_17' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_57 : Operation 548 [3/3] (1.35ns)   --->   "%weight_l_load_18 = load i16* %weight_l_addr_30, align 4" [lstm_kernel.c:348]   --->   Operation 548 'load' 'weight_l_load_18' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_57 : Operation 549 [3/3] (1.35ns)   --->   "%weight_l_load_19 = load i16* %weight_l_addr_31, align 2" [lstm_kernel.c:348]   --->   Operation 549 'load' 'weight_l_load_19' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 58 <SV = 57> <Delay = 1.41>
ST_58 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 4, i3 %i_1)" [lstm_kernel.c:348]   --->   Operation 550 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_58 : Operation 551 [1/1] (0.00ns)   --->   "%lstm_state_addr_8 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_s" [lstm_kernel.c:348]   --->   Operation 551 'getelementptr' 'lstm_state_addr_8' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_58 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln348_30 = zext i6 %add_ln348_18 to i64" [lstm_kernel.c:348]   --->   Operation 552 'zext' 'zext_ln348_30' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_58 : Operation 553 [1/1] (0.00ns)   --->   "%lstm_state_addr_9 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_30" [lstm_kernel.c:348]   --->   Operation 553 'getelementptr' 'lstm_state_addr_9' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_58 : Operation 554 [1/1] (0.88ns)   --->   "%add_ln348_19 = add i6 %zext_ln348_2, -20" [lstm_kernel.c:348]   --->   Operation 554 'add' 'add_ln348_19' <Predicate = (!icmp_ln344)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 555 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_8, i16* %lstm_state_addr_8, align 2" [lstm_kernel.c:348]   --->   Operation 555 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_58 : Operation 556 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_9, i16* %lstm_state_addr_9, align 2" [lstm_kernel.c:348]   --->   Operation 556 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_58 : Operation 557 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_10 = mul i28 %zext_ln344, %sext_ln348_10" [lstm_kernel.c:348]   --->   Operation 557 'mul' 'mul_ln348_10' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln348_s = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_10, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 558 'partselect' 'trunc_ln348_s' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_58 : Operation 559 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_11 = mul i28 %zext_ln344, %sext_ln348_11" [lstm_kernel.c:348]   --->   Operation 559 'mul' 'mul_ln348_11' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln348_10 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_11, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 560 'partselect' 'trunc_ln348_10' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_58 : Operation 561 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_12 = mul i28 %zext_ln344, %sext_ln348_12" [lstm_kernel.c:348]   --->   Operation 561 'mul' 'mul_ln348_12' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 562 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_13 = mul i28 %zext_ln344, %sext_ln348_13" [lstm_kernel.c:348]   --->   Operation 562 'mul' 'mul_ln348_13' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln348_14 = sext i16 %weight_l_load_14 to i28" [lstm_kernel.c:348]   --->   Operation 563 'sext' 'sext_ln348_14' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_58 : Operation 564 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_14 = mul i28 %zext_ln344, %sext_ln348_14" [lstm_kernel.c:348]   --->   Operation 564 'mul' 'mul_ln348_14' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln348_15 = sext i16 %weight_l_load_15 to i28" [lstm_kernel.c:348]   --->   Operation 565 'sext' 'sext_ln348_15' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_58 : Operation 566 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_15 = mul i28 %zext_ln344, %sext_ln348_15" [lstm_kernel.c:348]   --->   Operation 566 'mul' 'mul_ln348_15' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 567 [1/3] (1.35ns)   --->   "%weight_l_load_16 = load i16* %weight_l_addr_28, align 8" [lstm_kernel.c:348]   --->   Operation 567 'load' 'weight_l_load_16' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_58 : Operation 568 [1/3] (1.35ns)   --->   "%weight_l_load_17 = load i16* %weight_l_addr_29, align 2" [lstm_kernel.c:348]   --->   Operation 568 'load' 'weight_l_load_17' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_58 : Operation 569 [2/3] (1.35ns)   --->   "%weight_l_load_18 = load i16* %weight_l_addr_30, align 4" [lstm_kernel.c:348]   --->   Operation 569 'load' 'weight_l_load_18' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_58 : Operation 570 [2/3] (1.35ns)   --->   "%weight_l_load_19 = load i16* %weight_l_addr_31, align 2" [lstm_kernel.c:348]   --->   Operation 570 'load' 'weight_l_load_19' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 59 <SV = 58> <Delay = 1.41>
ST_59 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 5, i3 %i_1)" [lstm_kernel.c:348]   --->   Operation 571 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_59 : Operation 572 [1/1] (0.00ns)   --->   "%lstm_state_addr_10 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_10" [lstm_kernel.c:348]   --->   Operation 572 'getelementptr' 'lstm_state_addr_10' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_59 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln348_31 = zext i6 %add_ln348_19 to i64" [lstm_kernel.c:348]   --->   Operation 573 'zext' 'zext_ln348_31' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_59 : Operation 574 [1/1] (0.00ns)   --->   "%lstm_state_addr_11 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_31" [lstm_kernel.c:348]   --->   Operation 574 'getelementptr' 'lstm_state_addr_11' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_59 : Operation 575 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_s, i16* %lstm_state_addr_10, align 2" [lstm_kernel.c:348]   --->   Operation 575 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_59 : Operation 576 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_10, i16* %lstm_state_addr_11, align 2" [lstm_kernel.c:348]   --->   Operation 576 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_59 : Operation 577 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_12 = mul i28 %zext_ln344, %sext_ln348_12" [lstm_kernel.c:348]   --->   Operation 577 'mul' 'mul_ln348_12' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln348_11 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_12, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 578 'partselect' 'trunc_ln348_11' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_59 : Operation 579 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_13 = mul i28 %zext_ln344, %sext_ln348_13" [lstm_kernel.c:348]   --->   Operation 579 'mul' 'mul_ln348_13' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln348_12 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_13, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 580 'partselect' 'trunc_ln348_12' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_59 : Operation 581 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_14 = mul i28 %zext_ln344, %sext_ln348_14" [lstm_kernel.c:348]   --->   Operation 581 'mul' 'mul_ln348_14' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 582 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_15 = mul i28 %zext_ln344, %sext_ln348_15" [lstm_kernel.c:348]   --->   Operation 582 'mul' 'mul_ln348_15' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln348_16 = sext i16 %weight_l_load_16 to i28" [lstm_kernel.c:348]   --->   Operation 583 'sext' 'sext_ln348_16' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_59 : Operation 584 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_16 = mul i28 %zext_ln344, %sext_ln348_16" [lstm_kernel.c:348]   --->   Operation 584 'mul' 'mul_ln348_16' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln348_17 = sext i16 %weight_l_load_17 to i28" [lstm_kernel.c:348]   --->   Operation 585 'sext' 'sext_ln348_17' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_59 : Operation 586 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_17 = mul i28 %zext_ln344, %sext_ln348_17" [lstm_kernel.c:348]   --->   Operation 586 'mul' 'mul_ln348_17' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 587 [1/3] (1.35ns)   --->   "%weight_l_load_18 = load i16* %weight_l_addr_30, align 4" [lstm_kernel.c:348]   --->   Operation 587 'load' 'weight_l_load_18' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_59 : Operation 588 [1/3] (1.35ns)   --->   "%weight_l_load_19 = load i16* %weight_l_addr_31, align 2" [lstm_kernel.c:348]   --->   Operation 588 'load' 'weight_l_load_19' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 60 <SV = 59> <Delay = 1.41>
ST_60 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %i_1)" [lstm_kernel.c:348]   --->   Operation 589 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_60 : Operation 590 [1/1] (0.00ns)   --->   "%lstm_state_addr_12 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_11" [lstm_kernel.c:348]   --->   Operation 590 'getelementptr' 'lstm_state_addr_12' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_60 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln348_22 = sext i5 %add_ln348_17 to i6" [lstm_kernel.c:348]   --->   Operation 591 'sext' 'sext_ln348_22' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_60 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln348_32 = zext i6 %sext_ln348_22 to i64" [lstm_kernel.c:348]   --->   Operation 592 'zext' 'zext_ln348_32' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_60 : Operation 593 [1/1] (0.00ns)   --->   "%lstm_state_addr_13 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_32" [lstm_kernel.c:348]   --->   Operation 593 'getelementptr' 'lstm_state_addr_13' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_60 : Operation 594 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_11, i16* %lstm_state_addr_12, align 2" [lstm_kernel.c:348]   --->   Operation 594 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_60 : Operation 595 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_12, i16* %lstm_state_addr_13, align 2" [lstm_kernel.c:348]   --->   Operation 595 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_60 : Operation 596 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_14 = mul i28 %zext_ln344, %sext_ln348_14" [lstm_kernel.c:348]   --->   Operation 596 'mul' 'mul_ln348_14' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln348_13 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_14, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 597 'partselect' 'trunc_ln348_13' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_60 : Operation 598 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_15 = mul i28 %zext_ln344, %sext_ln348_15" [lstm_kernel.c:348]   --->   Operation 598 'mul' 'mul_ln348_15' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln348_14 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_15, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 599 'partselect' 'trunc_ln348_14' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_60 : Operation 600 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_16 = mul i28 %zext_ln344, %sext_ln348_16" [lstm_kernel.c:348]   --->   Operation 600 'mul' 'mul_ln348_16' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 601 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_17 = mul i28 %zext_ln344, %sext_ln348_17" [lstm_kernel.c:348]   --->   Operation 601 'mul' 'mul_ln348_17' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln348_18 = sext i16 %weight_l_load_18 to i28" [lstm_kernel.c:348]   --->   Operation 602 'sext' 'sext_ln348_18' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_60 : Operation 603 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_18 = mul i28 %zext_ln344, %sext_ln348_18" [lstm_kernel.c:348]   --->   Operation 603 'mul' 'mul_ln348_18' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln348_19 = sext i16 %weight_l_load_19 to i28" [lstm_kernel.c:348]   --->   Operation 604 'sext' 'sext_ln348_19' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_60 : Operation 605 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_19 = mul i28 %zext_ln344, %sext_ln348_19" [lstm_kernel.c:348]   --->   Operation 605 'mul' 'mul_ln348_19' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 1.41>
ST_61 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln348_1 = zext i3 %i_1 to i7" [lstm_kernel.c:348]   --->   Operation 606 'zext' 'zext_ln348_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_61 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 7, i3 %i_1)" [lstm_kernel.c:348]   --->   Operation 607 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_61 : Operation 608 [1/1] (0.00ns)   --->   "%lstm_state_addr_14 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_12" [lstm_kernel.c:348]   --->   Operation 608 'getelementptr' 'lstm_state_addr_14' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_61 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln348_23 = sext i3 %xor_ln348 to i6" [lstm_kernel.c:348]   --->   Operation 609 'sext' 'sext_ln348_23' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_61 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln348_33 = zext i6 %sext_ln348_23 to i64" [lstm_kernel.c:348]   --->   Operation 610 'zext' 'zext_ln348_33' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_61 : Operation 611 [1/1] (0.00ns)   --->   "%lstm_state_addr_15 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_33" [lstm_kernel.c:348]   --->   Operation 611 'getelementptr' 'lstm_state_addr_15' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_61 : Operation 612 [1/1] (0.89ns)   --->   "%add_ln348_20 = add i7 %zext_ln348_1, -60" [lstm_kernel.c:348]   --->   Operation 612 'add' 'add_ln348_20' <Predicate = (!icmp_ln344)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 613 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_13, i16* %lstm_state_addr_14, align 2" [lstm_kernel.c:348]   --->   Operation 613 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_61 : Operation 614 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_14, i16* %lstm_state_addr_15, align 2" [lstm_kernel.c:348]   --->   Operation 614 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_61 : Operation 615 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_16 = mul i28 %zext_ln344, %sext_ln348_16" [lstm_kernel.c:348]   --->   Operation 615 'mul' 'mul_ln348_16' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln348_15 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_16, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 616 'partselect' 'trunc_ln348_15' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_61 : Operation 617 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_17 = mul i28 %zext_ln344, %sext_ln348_17" [lstm_kernel.c:348]   --->   Operation 617 'mul' 'mul_ln348_17' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln348_16 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_17, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 618 'partselect' 'trunc_ln348_16' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_61 : Operation 619 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_18 = mul i28 %zext_ln344, %sext_ln348_18" [lstm_kernel.c:348]   --->   Operation 619 'mul' 'mul_ln348_18' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 620 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln348_19 = mul i28 %zext_ln344, %sext_ln348_19" [lstm_kernel.c:348]   --->   Operation 620 'mul' 'mul_ln348_19' <Predicate = (!icmp_ln344)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 1.35>
ST_62 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 8, i3 %i_1)" [lstm_kernel.c:348]   --->   Operation 621 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_62 : Operation 622 [1/1] (0.00ns)   --->   "%lstm_state_addr_16 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_13" [lstm_kernel.c:348]   --->   Operation 622 'getelementptr' 'lstm_state_addr_16' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_62 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln348_34 = zext i7 %add_ln348_20 to i64" [lstm_kernel.c:348]   --->   Operation 623 'zext' 'zext_ln348_34' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_62 : Operation 624 [1/1] (0.00ns)   --->   "%lstm_state_addr_17 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_34" [lstm_kernel.c:348]   --->   Operation 624 'getelementptr' 'lstm_state_addr_17' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_62 : Operation 625 [1/1] (0.89ns)   --->   "%add_ln348_21 = add i7 %zext_ln348_1, -52" [lstm_kernel.c:348]   --->   Operation 625 'add' 'add_ln348_21' <Predicate = (!icmp_ln344)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 626 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_15, i16* %lstm_state_addr_16, align 2" [lstm_kernel.c:348]   --->   Operation 626 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_62 : Operation 627 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_16, i16* %lstm_state_addr_17, align 2" [lstm_kernel.c:348]   --->   Operation 627 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_62 : Operation 628 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_18 = mul i28 %zext_ln344, %sext_ln348_18" [lstm_kernel.c:348]   --->   Operation 628 'mul' 'mul_ln348_18' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln348_17 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_18, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 629 'partselect' 'trunc_ln348_17' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_62 : Operation 630 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln348_19 = mul i28 %zext_ln344, %sext_ln348_19" [lstm_kernel.c:348]   --->   Operation 630 'mul' 'mul_ln348_19' <Predicate = (!icmp_ln344)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln348_18 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_19, i32 12, i32 27)" [lstm_kernel.c:348]   --->   Operation 631 'partselect' 'trunc_ln348_18' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 63 <SV = 62> <Delay = 1.35>
ST_63 : Operation 632 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [lstm_kernel.c:344]   --->   Operation 632 'specregionbegin' 'tmp' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_63 : Operation 633 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_kernel.c:345]   --->   Operation 633 'specpipeline' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_63 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 9, i3 %i_1)" [lstm_kernel.c:348]   --->   Operation 634 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_63 : Operation 635 [1/1] (0.00ns)   --->   "%lstm_state_addr_18 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_14" [lstm_kernel.c:348]   --->   Operation 635 'getelementptr' 'lstm_state_addr_18' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_63 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln348_35 = zext i7 %add_ln348_21 to i64" [lstm_kernel.c:348]   --->   Operation 636 'zext' 'zext_ln348_35' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_63 : Operation 637 [1/1] (0.00ns)   --->   "%lstm_state_addr_19 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_35" [lstm_kernel.c:348]   --->   Operation 637 'getelementptr' 'lstm_state_addr_19' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_63 : Operation 638 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_17, i16* %lstm_state_addr_18, align 2" [lstm_kernel.c:348]   --->   Operation 638 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_63 : Operation 639 [1/1] (1.35ns)   --->   "store i16 %trunc_ln348_18, i16* %lstm_state_addr_19, align 2" [lstm_kernel.c:348]   --->   Operation 639 'store' <Predicate = (!icmp_ln344)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_63 : Operation 640 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp) nounwind" [lstm_kernel.c:350]   --->   Operation 640 'specregionend' 'empty_17' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_63 : Operation 641 [1/1] (0.00ns)   --->   "br label %5" [lstm_kernel.c:344]   --->   Operation 641 'br' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 64 <SV = 47> <Delay = 0.75>
ST_64 : Operation 642 [1/1] (0.75ns)   --->   "br label %.preheader2" [lstm_kernel.c:352]   --->   Operation 642 'br' <Predicate = true> <Delay = 0.75>

State 65 <SV = 48> <Delay = 0.97>
ST_65 : Operation 643 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ %add_ln352, %hls_label_3 ], [ 0, %.preheader2.preheader ]" [lstm_kernel.c:352]   --->   Operation 643 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 644 [1/1] (0.00ns)   --->   "%k_2 = phi i5 [ %select_ln352_1, %hls_label_3 ], [ 0, %.preheader2.preheader ]" [lstm_kernel.c:352]   --->   Operation 644 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 645 [1/1] (0.00ns)   --->   "%i_2 = phi i3 [ %i_5, %hls_label_3 ], [ 0, %.preheader2.preheader ]"   --->   Operation 645 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 646 [1/1] (0.86ns)   --->   "%icmp_ln352 = icmp eq i7 %indvar_flatten, -48" [lstm_kernel.c:352]   --->   Operation 646 'icmp' 'icmp_ln352' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 647 [1/1] (0.89ns)   --->   "%add_ln352 = add i7 %indvar_flatten, 1" [lstm_kernel.c:352]   --->   Operation 647 'add' 'add_ln352' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 648 [1/1] (0.00ns)   --->   "br i1 %icmp_ln352, label %.preheader1.preheader, label %hls_label_3" [lstm_kernel.c:352]   --->   Operation 648 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 649 [1/1] (0.87ns)   --->   "%k = add i5 %k_2, 1" [lstm_kernel.c:352]   --->   Operation 649 'add' 'k' <Predicate = (!icmp_ln352)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 650 [1/1] (0.69ns)   --->   "%icmp_ln353 = icmp eq i3 %i_2, -4" [lstm_kernel.c:353]   --->   Operation 650 'icmp' 'icmp_ln353' <Predicate = (!icmp_ln352)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 651 [1/1] (0.27ns)   --->   "%select_ln352 = select i1 %icmp_ln353, i3 0, i3 %i_2" [lstm_kernel.c:352]   --->   Operation 651 'select' 'select_ln352' <Predicate = (!icmp_ln352)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 66 <SV = 49> <Delay = 1.37>
ST_66 : Operation 652 [1/1] (0.48ns)   --->   "%select_ln352_1 = select i1 %icmp_ln353, i5 %k, i5 %k_2" [lstm_kernel.c:352]   --->   Operation 652 'select' 'select_ln352_1' <Predicate = (!icmp_ln352)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln357)   --->   "%shl_ln357_mid2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln352_1, i2 0)" [lstm_kernel.c:352]   --->   Operation 653 'bitconcatenate' 'shl_ln357_mid2' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_66 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i5 %select_ln352_1 to i64" [lstm_kernel.c:352]   --->   Operation 654 'zext' 'zext_ln352' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_66 : Operation 655 [1/1] (0.00ns)   --->   "%h_state_addr = getelementptr [20 x i16]* @h_state, i64 0, i64 %zext_ln352" [lstm_kernel.c:357]   --->   Operation 655 'getelementptr' 'h_state_addr' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_66 : Operation 656 [2/2] (0.79ns)   --->   "%h_state_load = load i16* %h_state_addr, align 2" [lstm_kernel.c:352]   --->   Operation 656 'load' 'h_state_load' <Predicate = (!icmp_ln352)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_66 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node add_ln357)   --->   "%xor_ln357 = xor i3 %select_ln352, -4" [lstm_kernel.c:357]   --->   Operation 657 'xor' 'xor_ln357' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node add_ln357)   --->   "%zext_ln357 = zext i3 %xor_ln357 to i7" [lstm_kernel.c:357]   --->   Operation 658 'zext' 'zext_ln357' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_66 : Operation 659 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln357 = add i7 %zext_ln357, %shl_ln357_mid2" [lstm_kernel.c:357]   --->   Operation 659 'add' 'add_ln357' <Predicate = (!icmp_ln352)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln357_2 = zext i3 %select_ln352 to i64" [lstm_kernel.c:357]   --->   Operation 660 'zext' 'zext_ln357_2' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_66 : Operation 661 [1/1] (0.00ns)   --->   "%lstm_state_addr_44 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_2" [lstm_kernel.c:357]   --->   Operation 661 'getelementptr' 'lstm_state_addr_44' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_66 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %select_ln352)" [lstm_kernel.c:357]   --->   Operation 662 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_66 : Operation 663 [1/1] (0.00ns)   --->   "%lstm_state_addr_46 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_25" [lstm_kernel.c:357]   --->   Operation 663 'getelementptr' 'lstm_state_addr_46' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_66 : Operation 664 [3/3] (1.35ns)   --->   "%lstm_state_load_40 = load i16* %lstm_state_addr_44, align 2" [lstm_kernel.c:357]   --->   Operation 664 'load' 'lstm_state_load_40' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_66 : Operation 665 [3/3] (1.35ns)   --->   "%lstm_state_load_42 = load i16* %lstm_state_addr_46, align 2" [lstm_kernel.c:357]   --->   Operation 665 'load' 'lstm_state_load_42' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 67 <SV = 50> <Delay = 1.35>
ST_67 : Operation 666 [1/2] (0.79ns)   --->   "%h_state_load = load i16* %h_state_addr, align 2" [lstm_kernel.c:352]   --->   Operation 666 'load' 'h_state_load' <Predicate = (!icmp_ln352)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_67 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_23 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln357, i4 0)" [lstm_kernel.c:357]   --->   Operation 667 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_67 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln357_1 = zext i11 %tmp_23 to i12" [lstm_kernel.c:357]   --->   Operation 668 'zext' 'zext_ln357_1' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_67 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln357, i2 0)" [lstm_kernel.c:357]   --->   Operation 669 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_67 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln357_3 = zext i9 %tmp_24 to i12" [lstm_kernel.c:357]   --->   Operation 670 'zext' 'zext_ln357_3' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_67 : Operation 671 [1/1] (0.94ns)   --->   "%add_ln357_21 = add i12 %zext_ln357_1, %zext_ln357_3" [lstm_kernel.c:357]   --->   Operation 671 'add' 'add_ln357_21' <Predicate = (!icmp_ln352)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 2, i3 %select_ln352)" [lstm_kernel.c:357]   --->   Operation 672 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_67 : Operation 673 [1/1] (0.00ns)   --->   "%lstm_state_addr_48 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_26" [lstm_kernel.c:357]   --->   Operation 673 'getelementptr' 'lstm_state_addr_48' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_67 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %select_ln352)" [lstm_kernel.c:357]   --->   Operation 674 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_67 : Operation 675 [1/1] (0.00ns)   --->   "%lstm_state_addr_50 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_27" [lstm_kernel.c:357]   --->   Operation 675 'getelementptr' 'lstm_state_addr_50' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_67 : Operation 676 [2/3] (1.35ns)   --->   "%lstm_state_load_40 = load i16* %lstm_state_addr_44, align 2" [lstm_kernel.c:357]   --->   Operation 676 'load' 'lstm_state_load_40' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_67 : Operation 677 [2/3] (1.35ns)   --->   "%lstm_state_load_42 = load i16* %lstm_state_addr_46, align 2" [lstm_kernel.c:357]   --->   Operation 677 'load' 'lstm_state_load_42' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_67 : Operation 678 [3/3] (1.35ns)   --->   "%lstm_state_load_44 = load i16* %lstm_state_addr_48, align 2" [lstm_kernel.c:357]   --->   Operation 678 'load' 'lstm_state_load_44' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_67 : Operation 679 [3/3] (1.35ns)   --->   "%lstm_state_load_46 = load i16* %lstm_state_addr_50, align 2" [lstm_kernel.c:357]   --->   Operation 679 'load' 'lstm_state_load_46' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 68 <SV = 51> <Delay = 1.35>
ST_68 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln357_4 = zext i12 %add_ln357_21 to i64" [lstm_kernel.c:357]   --->   Operation 680 'zext' 'zext_ln357_4' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_68 : Operation 681 [1/1] (0.00ns)   --->   "%weight_l_addr_52 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln357_4" [lstm_kernel.c:357]   --->   Operation 681 'getelementptr' 'weight_l_addr_52' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_68 : Operation 682 [1/1] (0.00ns)   --->   "%or_ln357 = or i12 %add_ln357_21, 1" [lstm_kernel.c:357]   --->   Operation 682 'or' 'or_ln357' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_68 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln357_5 = zext i12 %or_ln357 to i64" [lstm_kernel.c:357]   --->   Operation 683 'zext' 'zext_ln357_5' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_68 : Operation 684 [1/1] (0.00ns)   --->   "%weight_l_addr_53 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln357_5" [lstm_kernel.c:357]   --->   Operation 684 'getelementptr' 'weight_l_addr_53' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_68 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 4, i3 %select_ln352)" [lstm_kernel.c:357]   --->   Operation 685 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_68 : Operation 686 [1/1] (0.00ns)   --->   "%lstm_state_addr_52 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_28" [lstm_kernel.c:357]   --->   Operation 686 'getelementptr' 'lstm_state_addr_52' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_68 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 5, i3 %select_ln352)" [lstm_kernel.c:357]   --->   Operation 687 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_68 : Operation 688 [1/1] (0.00ns)   --->   "%lstm_state_addr_54 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_29" [lstm_kernel.c:357]   --->   Operation 688 'getelementptr' 'lstm_state_addr_54' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_68 : Operation 689 [3/3] (1.35ns)   --->   "%weight_l_load_40 = load i16* %weight_l_addr_52, align 8" [lstm_kernel.c:357]   --->   Operation 689 'load' 'weight_l_load_40' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_68 : Operation 690 [1/3] (1.35ns)   --->   "%lstm_state_load_40 = load i16* %lstm_state_addr_44, align 2" [lstm_kernel.c:357]   --->   Operation 690 'load' 'lstm_state_load_40' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_68 : Operation 691 [3/3] (1.35ns)   --->   "%weight_l_load_41 = load i16* %weight_l_addr_53, align 2" [lstm_kernel.c:357]   --->   Operation 691 'load' 'weight_l_load_41' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_68 : Operation 692 [1/3] (1.35ns)   --->   "%lstm_state_load_42 = load i16* %lstm_state_addr_46, align 2" [lstm_kernel.c:357]   --->   Operation 692 'load' 'lstm_state_load_42' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_68 : Operation 693 [2/3] (1.35ns)   --->   "%lstm_state_load_44 = load i16* %lstm_state_addr_48, align 2" [lstm_kernel.c:357]   --->   Operation 693 'load' 'lstm_state_load_44' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_68 : Operation 694 [2/3] (1.35ns)   --->   "%lstm_state_load_46 = load i16* %lstm_state_addr_50, align 2" [lstm_kernel.c:357]   --->   Operation 694 'load' 'lstm_state_load_46' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_68 : Operation 695 [3/3] (1.35ns)   --->   "%lstm_state_load_48 = load i16* %lstm_state_addr_52, align 2" [lstm_kernel.c:357]   --->   Operation 695 'load' 'lstm_state_load_48' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_68 : Operation 696 [3/3] (1.35ns)   --->   "%lstm_state_load_50 = load i16* %lstm_state_addr_54, align 2" [lstm_kernel.c:357]   --->   Operation 696 'load' 'lstm_state_load_50' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 69 <SV = 52> <Delay = 1.35>
ST_69 : Operation 697 [1/1] (0.00ns)   --->   "%or_ln357_1 = or i12 %add_ln357_21, 2" [lstm_kernel.c:357]   --->   Operation 697 'or' 'or_ln357_1' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_69 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln357_6 = zext i12 %or_ln357_1 to i64" [lstm_kernel.c:357]   --->   Operation 698 'zext' 'zext_ln357_6' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_69 : Operation 699 [1/1] (0.00ns)   --->   "%weight_l_addr_54 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln357_6" [lstm_kernel.c:357]   --->   Operation 699 'getelementptr' 'weight_l_addr_54' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_69 : Operation 700 [1/1] (0.00ns)   --->   "%or_ln357_2 = or i12 %add_ln357_21, 3" [lstm_kernel.c:357]   --->   Operation 700 'or' 'or_ln357_2' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_69 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln357_7 = zext i12 %or_ln357_2 to i64" [lstm_kernel.c:357]   --->   Operation 701 'zext' 'zext_ln357_7' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_69 : Operation 702 [1/1] (0.00ns)   --->   "%weight_l_addr_55 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln357_7" [lstm_kernel.c:357]   --->   Operation 702 'getelementptr' 'weight_l_addr_55' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_69 : Operation 703 [1/1] (0.96ns)   --->   "%add_ln357_22 = add i12 %add_ln357_21, 4" [lstm_kernel.c:357]   --->   Operation 703 'add' 'add_ln357_22' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 704 [1/1] (0.96ns)   --->   "%add_ln357_23 = add i12 %add_ln357_21, 5" [lstm_kernel.c:357]   --->   Operation 704 'add' 'add_ln357_23' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 705 [2/3] (1.35ns)   --->   "%weight_l_load_40 = load i16* %weight_l_addr_52, align 8" [lstm_kernel.c:357]   --->   Operation 705 'load' 'weight_l_load_40' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_69 : Operation 706 [2/3] (1.35ns)   --->   "%weight_l_load_41 = load i16* %weight_l_addr_53, align 2" [lstm_kernel.c:357]   --->   Operation 706 'load' 'weight_l_load_41' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_69 : Operation 707 [3/3] (1.35ns)   --->   "%weight_l_load_42 = load i16* %weight_l_addr_54, align 4" [lstm_kernel.c:357]   --->   Operation 707 'load' 'weight_l_load_42' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_69 : Operation 708 [3/3] (1.35ns)   --->   "%weight_l_load_43 = load i16* %weight_l_addr_55, align 2" [lstm_kernel.c:357]   --->   Operation 708 'load' 'weight_l_load_43' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_69 : Operation 709 [1/3] (1.35ns)   --->   "%lstm_state_load_44 = load i16* %lstm_state_addr_48, align 2" [lstm_kernel.c:357]   --->   Operation 709 'load' 'lstm_state_load_44' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_69 : Operation 710 [1/3] (1.35ns)   --->   "%lstm_state_load_46 = load i16* %lstm_state_addr_50, align 2" [lstm_kernel.c:357]   --->   Operation 710 'load' 'lstm_state_load_46' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_69 : Operation 711 [2/3] (1.35ns)   --->   "%lstm_state_load_48 = load i16* %lstm_state_addr_52, align 2" [lstm_kernel.c:357]   --->   Operation 711 'load' 'lstm_state_load_48' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_69 : Operation 712 [2/3] (1.35ns)   --->   "%lstm_state_load_50 = load i16* %lstm_state_addr_54, align 2" [lstm_kernel.c:357]   --->   Operation 712 'load' 'lstm_state_load_50' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 70 <SV = 53> <Delay = 1.35>
ST_70 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln357_20 = sext i12 %add_ln357_22 to i64" [lstm_kernel.c:357]   --->   Operation 713 'sext' 'sext_ln357_20' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_70 : Operation 714 [1/1] (0.00ns)   --->   "%weight_l_addr_56 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_20" [lstm_kernel.c:357]   --->   Operation 714 'getelementptr' 'weight_l_addr_56' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_70 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln357_21 = sext i12 %add_ln357_23 to i64" [lstm_kernel.c:357]   --->   Operation 715 'sext' 'sext_ln357_21' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_70 : Operation 716 [1/1] (0.00ns)   --->   "%weight_l_addr_57 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_21" [lstm_kernel.c:357]   --->   Operation 716 'getelementptr' 'weight_l_addr_57' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_70 : Operation 717 [1/1] (0.96ns)   --->   "%add_ln357_24 = add i12 %add_ln357_21, 6" [lstm_kernel.c:357]   --->   Operation 717 'add' 'add_ln357_24' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 718 [1/1] (0.96ns)   --->   "%add_ln357_25 = add i12 %add_ln357_21, 7" [lstm_kernel.c:357]   --->   Operation 718 'add' 'add_ln357_25' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln357_10 = zext i3 %select_ln352 to i5" [lstm_kernel.c:357]   --->   Operation 719 'zext' 'zext_ln357_10' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_70 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln357_11 = zext i3 %select_ln352 to i4" [lstm_kernel.c:357]   --->   Operation 720 'zext' 'zext_ln357_11' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_70 : Operation 721 [1/1] (0.86ns)   --->   "%add_ln357_38 = add i4 %zext_ln357_11, 4" [lstm_kernel.c:357]   --->   Operation 721 'add' 'add_ln357_38' <Predicate = (!icmp_ln352)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 722 [1/1] (0.87ns)   --->   "%add_ln357_39 = add i5 %zext_ln357_10, 12" [lstm_kernel.c:357]   --->   Operation 722 'add' 'add_ln357_39' <Predicate = (!icmp_ln352)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 723 [1/3] (1.35ns)   --->   "%weight_l_load_40 = load i16* %weight_l_addr_52, align 8" [lstm_kernel.c:357]   --->   Operation 723 'load' 'weight_l_load_40' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_70 : Operation 724 [1/3] (1.35ns)   --->   "%weight_l_load_41 = load i16* %weight_l_addr_53, align 2" [lstm_kernel.c:357]   --->   Operation 724 'load' 'weight_l_load_41' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_70 : Operation 725 [2/3] (1.35ns)   --->   "%weight_l_load_42 = load i16* %weight_l_addr_54, align 4" [lstm_kernel.c:357]   --->   Operation 725 'load' 'weight_l_load_42' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_70 : Operation 726 [2/3] (1.35ns)   --->   "%weight_l_load_43 = load i16* %weight_l_addr_55, align 2" [lstm_kernel.c:357]   --->   Operation 726 'load' 'weight_l_load_43' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_70 : Operation 727 [3/3] (1.35ns)   --->   "%weight_l_load_44 = load i16* %weight_l_addr_56, align 8" [lstm_kernel.c:357]   --->   Operation 727 'load' 'weight_l_load_44' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_70 : Operation 728 [3/3] (1.35ns)   --->   "%weight_l_load_45 = load i16* %weight_l_addr_57, align 2" [lstm_kernel.c:357]   --->   Operation 728 'load' 'weight_l_load_45' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_70 : Operation 729 [1/3] (1.35ns)   --->   "%lstm_state_load_48 = load i16* %lstm_state_addr_52, align 2" [lstm_kernel.c:357]   --->   Operation 729 'load' 'lstm_state_load_48' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_70 : Operation 730 [1/3] (1.35ns)   --->   "%lstm_state_load_50 = load i16* %lstm_state_addr_54, align 2" [lstm_kernel.c:357]   --->   Operation 730 'load' 'lstm_state_load_50' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 71 <SV = 54> <Delay = 1.41>
ST_71 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln352 = sext i16 %h_state_load to i28" [lstm_kernel.c:352]   --->   Operation 731 'sext' 'sext_ln352' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln357_22 = sext i12 %add_ln357_24 to i64" [lstm_kernel.c:357]   --->   Operation 732 'sext' 'sext_ln357_22' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 733 [1/1] (0.00ns)   --->   "%weight_l_addr_58 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_22" [lstm_kernel.c:357]   --->   Operation 733 'getelementptr' 'weight_l_addr_58' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln357_23 = sext i12 %add_ln357_25 to i64" [lstm_kernel.c:357]   --->   Operation 734 'sext' 'sext_ln357_23' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 735 [1/1] (0.00ns)   --->   "%weight_l_addr_59 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_23" [lstm_kernel.c:357]   --->   Operation 735 'getelementptr' 'weight_l_addr_59' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 736 [1/1] (0.96ns)   --->   "%add_ln357_26 = add i12 %add_ln357_21, 8" [lstm_kernel.c:357]   --->   Operation 736 'add' 'add_ln357_26' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 737 [1/1] (0.96ns)   --->   "%add_ln357_27 = add i12 %add_ln357_21, 9" [lstm_kernel.c:357]   --->   Operation 737 'add' 'add_ln357_27' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln357_9 = zext i3 %select_ln352 to i6" [lstm_kernel.c:357]   --->   Operation 738 'zext' 'zext_ln357_9' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln357_12 = zext i4 %add_ln357_38 to i64" [lstm_kernel.c:357]   --->   Operation 739 'zext' 'zext_ln357_12' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 740 [1/1] (0.00ns)   --->   "%lstm_state_addr_45 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_12" [lstm_kernel.c:357]   --->   Operation 740 'getelementptr' 'lstm_state_addr_45' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln357_13 = zext i5 %add_ln357_39 to i64" [lstm_kernel.c:357]   --->   Operation 741 'zext' 'zext_ln357_13' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 742 [1/1] (0.00ns)   --->   "%lstm_state_addr_47 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_13" [lstm_kernel.c:357]   --->   Operation 742 'getelementptr' 'lstm_state_addr_47' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 743 [1/1] (0.87ns)   --->   "%add_ln357_40 = add i5 %zext_ln357_10, -12" [lstm_kernel.c:357]   --->   Operation 743 'add' 'add_ln357_40' <Predicate = (!icmp_ln352)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 744 [1/1] (0.88ns)   --->   "%add_ln357_41 = add i6 %zext_ln357_9, 28" [lstm_kernel.c:357]   --->   Operation 744 'add' 'add_ln357_41' <Predicate = (!icmp_ln352)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln357 = sext i16 %weight_l_load_40 to i28" [lstm_kernel.c:357]   --->   Operation 745 'sext' 'sext_ln357' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_71 : Operation 746 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357 = mul i28 %sext_ln352, %sext_ln357" [lstm_kernel.c:357]   --->   Operation 746 'mul' 'mul_ln357' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 747 [3/3] (1.35ns)   --->   "%lstm_state_load_41 = load i16* %lstm_state_addr_45, align 2" [lstm_kernel.c:357]   --->   Operation 747 'load' 'lstm_state_load_41' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_71 : Operation 748 [1/3] (1.35ns)   --->   "%weight_l_load_42 = load i16* %weight_l_addr_54, align 4" [lstm_kernel.c:357]   --->   Operation 748 'load' 'weight_l_load_42' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_71 : Operation 749 [1/3] (1.35ns)   --->   "%weight_l_load_43 = load i16* %weight_l_addr_55, align 2" [lstm_kernel.c:357]   --->   Operation 749 'load' 'weight_l_load_43' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_71 : Operation 750 [3/3] (1.35ns)   --->   "%lstm_state_load_43 = load i16* %lstm_state_addr_47, align 2" [lstm_kernel.c:357]   --->   Operation 750 'load' 'lstm_state_load_43' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_71 : Operation 751 [2/3] (1.35ns)   --->   "%weight_l_load_44 = load i16* %weight_l_addr_56, align 8" [lstm_kernel.c:357]   --->   Operation 751 'load' 'weight_l_load_44' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_71 : Operation 752 [2/3] (1.35ns)   --->   "%weight_l_load_45 = load i16* %weight_l_addr_57, align 2" [lstm_kernel.c:357]   --->   Operation 752 'load' 'weight_l_load_45' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_71 : Operation 753 [3/3] (1.35ns)   --->   "%weight_l_load_46 = load i16* %weight_l_addr_58, align 4" [lstm_kernel.c:357]   --->   Operation 753 'load' 'weight_l_load_46' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_71 : Operation 754 [3/3] (1.35ns)   --->   "%weight_l_load_47 = load i16* %weight_l_addr_59, align 2" [lstm_kernel.c:357]   --->   Operation 754 'load' 'weight_l_load_47' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 72 <SV = 55> <Delay = 1.41>
ST_72 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln357_24 = sext i12 %add_ln357_26 to i64" [lstm_kernel.c:357]   --->   Operation 755 'sext' 'sext_ln357_24' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_72 : Operation 756 [1/1] (0.00ns)   --->   "%weight_l_addr_60 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_24" [lstm_kernel.c:357]   --->   Operation 756 'getelementptr' 'weight_l_addr_60' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_72 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln357_25 = sext i12 %add_ln357_27 to i64" [lstm_kernel.c:357]   --->   Operation 757 'sext' 'sext_ln357_25' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_72 : Operation 758 [1/1] (0.00ns)   --->   "%weight_l_addr_61 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_25" [lstm_kernel.c:357]   --->   Operation 758 'getelementptr' 'weight_l_addr_61' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_72 : Operation 759 [1/1] (0.96ns)   --->   "%add_ln357_28 = add i12 %add_ln357_21, 10" [lstm_kernel.c:357]   --->   Operation 759 'add' 'add_ln357_28' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 760 [1/1] (0.96ns)   --->   "%add_ln357_29 = add i12 %add_ln357_21, 11" [lstm_kernel.c:357]   --->   Operation 760 'add' 'add_ln357_29' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln357_14 = zext i5 %add_ln357_40 to i64" [lstm_kernel.c:357]   --->   Operation 761 'zext' 'zext_ln357_14' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_72 : Operation 762 [1/1] (0.00ns)   --->   "%lstm_state_addr_49 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_14" [lstm_kernel.c:357]   --->   Operation 762 'getelementptr' 'lstm_state_addr_49' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_72 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln357_15 = zext i6 %add_ln357_41 to i64" [lstm_kernel.c:357]   --->   Operation 763 'zext' 'zext_ln357_15' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_72 : Operation 764 [1/1] (0.00ns)   --->   "%lstm_state_addr_51 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_15" [lstm_kernel.c:357]   --->   Operation 764 'getelementptr' 'lstm_state_addr_51' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_72 : Operation 765 [1/1] (0.88ns)   --->   "%add_ln357_42 = add i6 %zext_ln357_9, -28" [lstm_kernel.c:357]   --->   Operation 765 'add' 'add_ln357_42' <Predicate = (!icmp_ln352)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 766 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357 = mul i28 %sext_ln352, %sext_ln357" [lstm_kernel.c:357]   --->   Operation 766 'mul' 'mul_ln357' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln357_1 = sext i16 %weight_l_load_41 to i28" [lstm_kernel.c:357]   --->   Operation 767 'sext' 'sext_ln357_1' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_72 : Operation 768 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_1 = mul i28 %sext_ln352, %sext_ln357_1" [lstm_kernel.c:357]   --->   Operation 768 'mul' 'mul_ln357_1' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 769 [2/3] (1.35ns)   --->   "%lstm_state_load_41 = load i16* %lstm_state_addr_45, align 2" [lstm_kernel.c:357]   --->   Operation 769 'load' 'lstm_state_load_41' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_72 : Operation 770 [2/3] (1.35ns)   --->   "%lstm_state_load_43 = load i16* %lstm_state_addr_47, align 2" [lstm_kernel.c:357]   --->   Operation 770 'load' 'lstm_state_load_43' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_72 : Operation 771 [1/3] (1.35ns)   --->   "%weight_l_load_44 = load i16* %weight_l_addr_56, align 8" [lstm_kernel.c:357]   --->   Operation 771 'load' 'weight_l_load_44' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_72 : Operation 772 [1/3] (1.35ns)   --->   "%weight_l_load_45 = load i16* %weight_l_addr_57, align 2" [lstm_kernel.c:357]   --->   Operation 772 'load' 'weight_l_load_45' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_72 : Operation 773 [3/3] (1.35ns)   --->   "%lstm_state_load_45 = load i16* %lstm_state_addr_49, align 2" [lstm_kernel.c:357]   --->   Operation 773 'load' 'lstm_state_load_45' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_72 : Operation 774 [2/3] (1.35ns)   --->   "%weight_l_load_46 = load i16* %weight_l_addr_58, align 4" [lstm_kernel.c:357]   --->   Operation 774 'load' 'weight_l_load_46' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_72 : Operation 775 [2/3] (1.35ns)   --->   "%weight_l_load_47 = load i16* %weight_l_addr_59, align 2" [lstm_kernel.c:357]   --->   Operation 775 'load' 'weight_l_load_47' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_72 : Operation 776 [3/3] (1.35ns)   --->   "%lstm_state_load_47 = load i16* %lstm_state_addr_51, align 2" [lstm_kernel.c:357]   --->   Operation 776 'load' 'lstm_state_load_47' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_72 : Operation 777 [3/3] (1.35ns)   --->   "%weight_l_load_48 = load i16* %weight_l_addr_60, align 8" [lstm_kernel.c:357]   --->   Operation 777 'load' 'weight_l_load_48' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_72 : Operation 778 [3/3] (1.35ns)   --->   "%weight_l_load_49 = load i16* %weight_l_addr_61, align 2" [lstm_kernel.c:357]   --->   Operation 778 'load' 'weight_l_load_49' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 73 <SV = 56> <Delay = 1.41>
ST_73 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln357_26 = sext i12 %add_ln357_28 to i64" [lstm_kernel.c:357]   --->   Operation 779 'sext' 'sext_ln357_26' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_73 : Operation 780 [1/1] (0.00ns)   --->   "%weight_l_addr_62 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_26" [lstm_kernel.c:357]   --->   Operation 780 'getelementptr' 'weight_l_addr_62' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_73 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln357_27 = sext i12 %add_ln357_29 to i64" [lstm_kernel.c:357]   --->   Operation 781 'sext' 'sext_ln357_27' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_73 : Operation 782 [1/1] (0.00ns)   --->   "%weight_l_addr_63 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_27" [lstm_kernel.c:357]   --->   Operation 782 'getelementptr' 'weight_l_addr_63' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_73 : Operation 783 [1/1] (0.96ns)   --->   "%add_ln357_30 = add i12 %add_ln357_21, 12" [lstm_kernel.c:357]   --->   Operation 783 'add' 'add_ln357_30' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 784 [1/1] (0.96ns)   --->   "%add_ln357_31 = add i12 %add_ln357_21, 13" [lstm_kernel.c:357]   --->   Operation 784 'add' 'add_ln357_31' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln357_16 = zext i6 %add_ln357_42 to i64" [lstm_kernel.c:357]   --->   Operation 785 'zext' 'zext_ln357_16' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_73 : Operation 786 [1/1] (0.00ns)   --->   "%lstm_state_addr_53 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_16" [lstm_kernel.c:357]   --->   Operation 786 'getelementptr' 'lstm_state_addr_53' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_73 : Operation 787 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357 = mul i28 %sext_ln352, %sext_ln357" [lstm_kernel.c:357]   --->   Operation 787 'mul' 'mul_ln357' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 788 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_73 : Operation 789 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_1 = mul i28 %sext_ln352, %sext_ln357_1" [lstm_kernel.c:357]   --->   Operation 789 'mul' 'mul_ln357_1' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 790 [1/3] (1.35ns)   --->   "%lstm_state_load_41 = load i16* %lstm_state_addr_45, align 2" [lstm_kernel.c:357]   --->   Operation 790 'load' 'lstm_state_load_41' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_73 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln357_2 = sext i16 %weight_l_load_42 to i28" [lstm_kernel.c:357]   --->   Operation 791 'sext' 'sext_ln357_2' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_73 : Operation 792 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_2 = mul i28 %sext_ln352, %sext_ln357_2" [lstm_kernel.c:357]   --->   Operation 792 'mul' 'mul_ln357_2' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 793 [1/3] (1.35ns)   --->   "%lstm_state_load_43 = load i16* %lstm_state_addr_47, align 2" [lstm_kernel.c:357]   --->   Operation 793 'load' 'lstm_state_load_43' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_73 : Operation 794 [2/3] (1.35ns)   --->   "%lstm_state_load_45 = load i16* %lstm_state_addr_49, align 2" [lstm_kernel.c:357]   --->   Operation 794 'load' 'lstm_state_load_45' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_73 : Operation 795 [1/3] (1.35ns)   --->   "%weight_l_load_46 = load i16* %weight_l_addr_58, align 4" [lstm_kernel.c:357]   --->   Operation 795 'load' 'weight_l_load_46' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_73 : Operation 796 [1/3] (1.35ns)   --->   "%weight_l_load_47 = load i16* %weight_l_addr_59, align 2" [lstm_kernel.c:357]   --->   Operation 796 'load' 'weight_l_load_47' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_73 : Operation 797 [2/3] (1.35ns)   --->   "%lstm_state_load_47 = load i16* %lstm_state_addr_51, align 2" [lstm_kernel.c:357]   --->   Operation 797 'load' 'lstm_state_load_47' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_73 : Operation 798 [2/3] (1.35ns)   --->   "%weight_l_load_48 = load i16* %weight_l_addr_60, align 8" [lstm_kernel.c:357]   --->   Operation 798 'load' 'weight_l_load_48' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_73 : Operation 799 [2/3] (1.35ns)   --->   "%weight_l_load_49 = load i16* %weight_l_addr_61, align 2" [lstm_kernel.c:357]   --->   Operation 799 'load' 'weight_l_load_49' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_73 : Operation 800 [3/3] (1.35ns)   --->   "%lstm_state_load_49 = load i16* %lstm_state_addr_53, align 2" [lstm_kernel.c:357]   --->   Operation 800 'load' 'lstm_state_load_49' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_73 : Operation 801 [3/3] (1.35ns)   --->   "%weight_l_load_50 = load i16* %weight_l_addr_62, align 4" [lstm_kernel.c:357]   --->   Operation 801 'load' 'weight_l_load_50' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_73 : Operation 802 [3/3] (1.35ns)   --->   "%weight_l_load_51 = load i16* %weight_l_addr_63, align 2" [lstm_kernel.c:357]   --->   Operation 802 'load' 'weight_l_load_51' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 74 <SV = 57> <Delay = 1.41>
ST_74 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln357_28 = sext i12 %add_ln357_30 to i64" [lstm_kernel.c:357]   --->   Operation 803 'sext' 'sext_ln357_28' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_74 : Operation 804 [1/1] (0.00ns)   --->   "%weight_l_addr_64 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_28" [lstm_kernel.c:357]   --->   Operation 804 'getelementptr' 'weight_l_addr_64' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_74 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln357_29 = sext i12 %add_ln357_31 to i64" [lstm_kernel.c:357]   --->   Operation 805 'sext' 'sext_ln357_29' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_74 : Operation 806 [1/1] (0.00ns)   --->   "%weight_l_addr_65 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_29" [lstm_kernel.c:357]   --->   Operation 806 'getelementptr' 'weight_l_addr_65' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_74 : Operation 807 [1/1] (0.96ns)   --->   "%add_ln357_32 = add i12 %add_ln357_21, 14" [lstm_kernel.c:357]   --->   Operation 807 'add' 'add_ln357_32' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 808 [1/1] (0.96ns)   --->   "%add_ln357_33 = add i12 %add_ln357_21, 15" [lstm_kernel.c:357]   --->   Operation 808 'add' 'add_ln357_33' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 809 [1/1] (1.01ns)   --->   "%add_ln357_1 = add i16 %lstm_state_load_40, %trunc_ln1" [lstm_kernel.c:357]   --->   Operation 809 'add' 'add_ln357_1' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 810 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_1 = mul i28 %sext_ln352, %sext_ln357_1" [lstm_kernel.c:357]   --->   Operation 810 'mul' 'mul_ln357_1' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln357_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_1, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 811 'partselect' 'trunc_ln357_1' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_74 : Operation 812 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_2 = mul i28 %sext_ln352, %sext_ln357_2" [lstm_kernel.c:357]   --->   Operation 812 'mul' 'mul_ln357_2' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln357_3 = sext i16 %weight_l_load_43 to i28" [lstm_kernel.c:357]   --->   Operation 813 'sext' 'sext_ln357_3' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_74 : Operation 814 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_3 = mul i28 %sext_ln352, %sext_ln357_3" [lstm_kernel.c:357]   --->   Operation 814 'mul' 'mul_ln357_3' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 815 [1/3] (1.35ns)   --->   "%lstm_state_load_45 = load i16* %lstm_state_addr_49, align 2" [lstm_kernel.c:357]   --->   Operation 815 'load' 'lstm_state_load_45' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_74 : Operation 816 [1/3] (1.35ns)   --->   "%lstm_state_load_47 = load i16* %lstm_state_addr_51, align 2" [lstm_kernel.c:357]   --->   Operation 816 'load' 'lstm_state_load_47' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_74 : Operation 817 [1/3] (1.35ns)   --->   "%weight_l_load_48 = load i16* %weight_l_addr_60, align 8" [lstm_kernel.c:357]   --->   Operation 817 'load' 'weight_l_load_48' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_74 : Operation 818 [1/3] (1.35ns)   --->   "%weight_l_load_49 = load i16* %weight_l_addr_61, align 2" [lstm_kernel.c:357]   --->   Operation 818 'load' 'weight_l_load_49' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_74 : Operation 819 [2/3] (1.35ns)   --->   "%lstm_state_load_49 = load i16* %lstm_state_addr_53, align 2" [lstm_kernel.c:357]   --->   Operation 819 'load' 'lstm_state_load_49' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_74 : Operation 820 [2/3] (1.35ns)   --->   "%weight_l_load_50 = load i16* %weight_l_addr_62, align 4" [lstm_kernel.c:357]   --->   Operation 820 'load' 'weight_l_load_50' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_74 : Operation 821 [2/3] (1.35ns)   --->   "%weight_l_load_51 = load i16* %weight_l_addr_63, align 2" [lstm_kernel.c:357]   --->   Operation 821 'load' 'weight_l_load_51' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_74 : Operation 822 [3/3] (1.35ns)   --->   "%weight_l_load_52 = load i16* %weight_l_addr_64, align 8" [lstm_kernel.c:357]   --->   Operation 822 'load' 'weight_l_load_52' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_74 : Operation 823 [3/3] (1.35ns)   --->   "%weight_l_load_53 = load i16* %weight_l_addr_65, align 2" [lstm_kernel.c:357]   --->   Operation 823 'load' 'weight_l_load_53' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 75 <SV = 58> <Delay = 1.41>
ST_75 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln357_30 = sext i12 %add_ln357_32 to i64" [lstm_kernel.c:357]   --->   Operation 824 'sext' 'sext_ln357_30' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_75 : Operation 825 [1/1] (0.00ns)   --->   "%weight_l_addr_66 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_30" [lstm_kernel.c:357]   --->   Operation 825 'getelementptr' 'weight_l_addr_66' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_75 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln357_31 = sext i12 %add_ln357_33 to i64" [lstm_kernel.c:357]   --->   Operation 826 'sext' 'sext_ln357_31' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_75 : Operation 827 [1/1] (0.00ns)   --->   "%weight_l_addr_67 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_31" [lstm_kernel.c:357]   --->   Operation 827 'getelementptr' 'weight_l_addr_67' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_75 : Operation 828 [1/1] (0.96ns)   --->   "%add_ln357_34 = add i12 %add_ln357_21, 16" [lstm_kernel.c:357]   --->   Operation 828 'add' 'add_ln357_34' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 829 [1/1] (0.96ns)   --->   "%add_ln357_35 = add i12 %add_ln357_21, 17" [lstm_kernel.c:357]   --->   Operation 829 'add' 'add_ln357_35' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 830 [1/1] (1.01ns)   --->   "%add_ln357_2 = add i16 %lstm_state_load_41, %trunc_ln357_1" [lstm_kernel.c:357]   --->   Operation 830 'add' 'add_ln357_2' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 831 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_2 = mul i28 %sext_ln352, %sext_ln357_2" [lstm_kernel.c:357]   --->   Operation 831 'mul' 'mul_ln357_2' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln357_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_2, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 832 'partselect' 'trunc_ln357_2' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_75 : Operation 833 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_3 = mul i28 %sext_ln352, %sext_ln357_3" [lstm_kernel.c:357]   --->   Operation 833 'mul' 'mul_ln357_3' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln357_4 = sext i16 %weight_l_load_44 to i28" [lstm_kernel.c:357]   --->   Operation 834 'sext' 'sext_ln357_4' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_75 : Operation 835 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_4 = mul i28 %sext_ln352, %sext_ln357_4" [lstm_kernel.c:357]   --->   Operation 835 'mul' 'mul_ln357_4' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 836 [1/3] (1.35ns)   --->   "%lstm_state_load_49 = load i16* %lstm_state_addr_53, align 2" [lstm_kernel.c:357]   --->   Operation 836 'load' 'lstm_state_load_49' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_75 : Operation 837 [1/3] (1.35ns)   --->   "%weight_l_load_50 = load i16* %weight_l_addr_62, align 4" [lstm_kernel.c:357]   --->   Operation 837 'load' 'weight_l_load_50' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_75 : Operation 838 [1/3] (1.35ns)   --->   "%weight_l_load_51 = load i16* %weight_l_addr_63, align 2" [lstm_kernel.c:357]   --->   Operation 838 'load' 'weight_l_load_51' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_75 : Operation 839 [2/3] (1.35ns)   --->   "%weight_l_load_52 = load i16* %weight_l_addr_64, align 8" [lstm_kernel.c:357]   --->   Operation 839 'load' 'weight_l_load_52' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_75 : Operation 840 [2/3] (1.35ns)   --->   "%weight_l_load_53 = load i16* %weight_l_addr_65, align 2" [lstm_kernel.c:357]   --->   Operation 840 'load' 'weight_l_load_53' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_75 : Operation 841 [3/3] (1.35ns)   --->   "%weight_l_load_54 = load i16* %weight_l_addr_66, align 4" [lstm_kernel.c:357]   --->   Operation 841 'load' 'weight_l_load_54' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_75 : Operation 842 [3/3] (1.35ns)   --->   "%weight_l_load_55 = load i16* %weight_l_addr_67, align 2" [lstm_kernel.c:357]   --->   Operation 842 'load' 'weight_l_load_55' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 76 <SV = 59> <Delay = 1.41>
ST_76 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln357_32 = sext i12 %add_ln357_34 to i64" [lstm_kernel.c:357]   --->   Operation 843 'sext' 'sext_ln357_32' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_76 : Operation 844 [1/1] (0.00ns)   --->   "%weight_l_addr_68 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_32" [lstm_kernel.c:357]   --->   Operation 844 'getelementptr' 'weight_l_addr_68' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_76 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln357_33 = sext i12 %add_ln357_35 to i64" [lstm_kernel.c:357]   --->   Operation 845 'sext' 'sext_ln357_33' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_76 : Operation 846 [1/1] (0.00ns)   --->   "%weight_l_addr_69 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_33" [lstm_kernel.c:357]   --->   Operation 846 'getelementptr' 'weight_l_addr_69' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_76 : Operation 847 [1/1] (0.96ns)   --->   "%add_ln357_36 = add i12 %add_ln357_21, 18" [lstm_kernel.c:357]   --->   Operation 847 'add' 'add_ln357_36' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 848 [1/1] (0.96ns)   --->   "%add_ln357_37 = add i12 %add_ln357_21, 19" [lstm_kernel.c:357]   --->   Operation 848 'add' 'add_ln357_37' <Predicate = (!icmp_ln352)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 849 [1/1] (1.35ns)   --->   "store i16 %add_ln357_1, i16* %lstm_state_addr_44, align 2" [lstm_kernel.c:357]   --->   Operation 849 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_76 : Operation 850 [1/1] (1.35ns)   --->   "store i16 %add_ln357_2, i16* %lstm_state_addr_45, align 2" [lstm_kernel.c:357]   --->   Operation 850 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_76 : Operation 851 [1/1] (1.01ns)   --->   "%add_ln357_3 = add i16 %lstm_state_load_42, %trunc_ln357_2" [lstm_kernel.c:357]   --->   Operation 851 'add' 'add_ln357_3' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 852 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_3 = mul i28 %sext_ln352, %sext_ln357_3" [lstm_kernel.c:357]   --->   Operation 852 'mul' 'mul_ln357_3' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln357_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_3, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 853 'partselect' 'trunc_ln357_3' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_76 : Operation 854 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_4 = mul i28 %sext_ln352, %sext_ln357_4" [lstm_kernel.c:357]   --->   Operation 854 'mul' 'mul_ln357_4' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln357_5 = sext i16 %weight_l_load_45 to i28" [lstm_kernel.c:357]   --->   Operation 855 'sext' 'sext_ln357_5' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_76 : Operation 856 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_5 = mul i28 %sext_ln352, %sext_ln357_5" [lstm_kernel.c:357]   --->   Operation 856 'mul' 'mul_ln357_5' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 857 [1/3] (1.35ns)   --->   "%weight_l_load_52 = load i16* %weight_l_addr_64, align 8" [lstm_kernel.c:357]   --->   Operation 857 'load' 'weight_l_load_52' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_76 : Operation 858 [1/3] (1.35ns)   --->   "%weight_l_load_53 = load i16* %weight_l_addr_65, align 2" [lstm_kernel.c:357]   --->   Operation 858 'load' 'weight_l_load_53' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_76 : Operation 859 [2/3] (1.35ns)   --->   "%weight_l_load_54 = load i16* %weight_l_addr_66, align 4" [lstm_kernel.c:357]   --->   Operation 859 'load' 'weight_l_load_54' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_76 : Operation 860 [2/3] (1.35ns)   --->   "%weight_l_load_55 = load i16* %weight_l_addr_67, align 2" [lstm_kernel.c:357]   --->   Operation 860 'load' 'weight_l_load_55' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_76 : Operation 861 [3/3] (1.35ns)   --->   "%weight_l_load_56 = load i16* %weight_l_addr_68, align 8" [lstm_kernel.c:357]   --->   Operation 861 'load' 'weight_l_load_56' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_76 : Operation 862 [3/3] (1.35ns)   --->   "%weight_l_load_57 = load i16* %weight_l_addr_69, align 2" [lstm_kernel.c:357]   --->   Operation 862 'load' 'weight_l_load_57' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 77 <SV = 60> <Delay = 1.41>
ST_77 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln357_34 = sext i12 %add_ln357_36 to i64" [lstm_kernel.c:357]   --->   Operation 863 'sext' 'sext_ln357_34' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_77 : Operation 864 [1/1] (0.00ns)   --->   "%weight_l_addr_70 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_34" [lstm_kernel.c:357]   --->   Operation 864 'getelementptr' 'weight_l_addr_70' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_77 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln357_35 = sext i12 %add_ln357_37 to i64" [lstm_kernel.c:357]   --->   Operation 865 'sext' 'sext_ln357_35' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_77 : Operation 866 [1/1] (0.00ns)   --->   "%weight_l_addr_71 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_35" [lstm_kernel.c:357]   --->   Operation 866 'getelementptr' 'weight_l_addr_71' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_77 : Operation 867 [1/1] (1.35ns)   --->   "store i16 %add_ln357_3, i16* %lstm_state_addr_46, align 2" [lstm_kernel.c:357]   --->   Operation 867 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_77 : Operation 868 [1/1] (1.01ns)   --->   "%add_ln357_4 = add i16 %lstm_state_load_43, %trunc_ln357_3" [lstm_kernel.c:357]   --->   Operation 868 'add' 'add_ln357_4' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 869 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_4 = mul i28 %sext_ln352, %sext_ln357_4" [lstm_kernel.c:357]   --->   Operation 869 'mul' 'mul_ln357_4' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln357_4 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_4, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 870 'partselect' 'trunc_ln357_4' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_77 : Operation 871 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_5 = mul i28 %sext_ln352, %sext_ln357_5" [lstm_kernel.c:357]   --->   Operation 871 'mul' 'mul_ln357_5' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln357_6 = sext i16 %weight_l_load_46 to i28" [lstm_kernel.c:357]   --->   Operation 872 'sext' 'sext_ln357_6' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_77 : Operation 873 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_6 = mul i28 %sext_ln352, %sext_ln357_6" [lstm_kernel.c:357]   --->   Operation 873 'mul' 'mul_ln357_6' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 874 [1/3] (1.35ns)   --->   "%weight_l_load_54 = load i16* %weight_l_addr_66, align 4" [lstm_kernel.c:357]   --->   Operation 874 'load' 'weight_l_load_54' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_77 : Operation 875 [1/3] (1.35ns)   --->   "%weight_l_load_55 = load i16* %weight_l_addr_67, align 2" [lstm_kernel.c:357]   --->   Operation 875 'load' 'weight_l_load_55' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_77 : Operation 876 [2/3] (1.35ns)   --->   "%weight_l_load_56 = load i16* %weight_l_addr_68, align 8" [lstm_kernel.c:357]   --->   Operation 876 'load' 'weight_l_load_56' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_77 : Operation 877 [2/3] (1.35ns)   --->   "%weight_l_load_57 = load i16* %weight_l_addr_69, align 2" [lstm_kernel.c:357]   --->   Operation 877 'load' 'weight_l_load_57' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_77 : Operation 878 [3/3] (1.35ns)   --->   "%weight_l_load_58 = load i16* %weight_l_addr_70, align 4" [lstm_kernel.c:357]   --->   Operation 878 'load' 'weight_l_load_58' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_77 : Operation 879 [3/3] (1.35ns)   --->   "%weight_l_load_59 = load i16* %weight_l_addr_71, align 2" [lstm_kernel.c:357]   --->   Operation 879 'load' 'weight_l_load_59' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 78 <SV = 61> <Delay = 1.41>
ST_78 : Operation 880 [1/1] (1.35ns)   --->   "store i16 %add_ln357_4, i16* %lstm_state_addr_47, align 2" [lstm_kernel.c:357]   --->   Operation 880 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_78 : Operation 881 [1/1] (1.01ns)   --->   "%add_ln357_5 = add i16 %lstm_state_load_44, %trunc_ln357_4" [lstm_kernel.c:357]   --->   Operation 881 'add' 'add_ln357_5' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 882 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_5 = mul i28 %sext_ln352, %sext_ln357_5" [lstm_kernel.c:357]   --->   Operation 882 'mul' 'mul_ln357_5' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln357_5 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_5, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 883 'partselect' 'trunc_ln357_5' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_78 : Operation 884 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_6 = mul i28 %sext_ln352, %sext_ln357_6" [lstm_kernel.c:357]   --->   Operation 884 'mul' 'mul_ln357_6' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln357_7 = sext i16 %weight_l_load_47 to i28" [lstm_kernel.c:357]   --->   Operation 885 'sext' 'sext_ln357_7' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_78 : Operation 886 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_7 = mul i28 %sext_ln352, %sext_ln357_7" [lstm_kernel.c:357]   --->   Operation 886 'mul' 'mul_ln357_7' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 887 [1/3] (1.35ns)   --->   "%weight_l_load_56 = load i16* %weight_l_addr_68, align 8" [lstm_kernel.c:357]   --->   Operation 887 'load' 'weight_l_load_56' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_78 : Operation 888 [1/3] (1.35ns)   --->   "%weight_l_load_57 = load i16* %weight_l_addr_69, align 2" [lstm_kernel.c:357]   --->   Operation 888 'load' 'weight_l_load_57' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_78 : Operation 889 [2/3] (1.35ns)   --->   "%weight_l_load_58 = load i16* %weight_l_addr_70, align 4" [lstm_kernel.c:357]   --->   Operation 889 'load' 'weight_l_load_58' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_78 : Operation 890 [2/3] (1.35ns)   --->   "%weight_l_load_59 = load i16* %weight_l_addr_71, align 2" [lstm_kernel.c:357]   --->   Operation 890 'load' 'weight_l_load_59' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 79 <SV = 62> <Delay = 1.41>
ST_79 : Operation 891 [1/1] (1.35ns)   --->   "store i16 %add_ln357_5, i16* %lstm_state_addr_48, align 2" [lstm_kernel.c:357]   --->   Operation 891 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_79 : Operation 892 [1/1] (1.01ns)   --->   "%add_ln357_6 = add i16 %lstm_state_load_45, %trunc_ln357_5" [lstm_kernel.c:357]   --->   Operation 892 'add' 'add_ln357_6' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 893 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_6 = mul i28 %sext_ln352, %sext_ln357_6" [lstm_kernel.c:357]   --->   Operation 893 'mul' 'mul_ln357_6' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln357_6 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_6, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 894 'partselect' 'trunc_ln357_6' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_79 : Operation 895 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_7 = mul i28 %sext_ln352, %sext_ln357_7" [lstm_kernel.c:357]   --->   Operation 895 'mul' 'mul_ln357_7' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln357_8 = sext i16 %weight_l_load_48 to i28" [lstm_kernel.c:357]   --->   Operation 896 'sext' 'sext_ln357_8' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_79 : Operation 897 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_8 = mul i28 %sext_ln352, %sext_ln357_8" [lstm_kernel.c:357]   --->   Operation 897 'mul' 'mul_ln357_8' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 898 [1/3] (1.35ns)   --->   "%weight_l_load_58 = load i16* %weight_l_addr_70, align 4" [lstm_kernel.c:357]   --->   Operation 898 'load' 'weight_l_load_58' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_79 : Operation 899 [1/3] (1.35ns)   --->   "%weight_l_load_59 = load i16* %weight_l_addr_71, align 2" [lstm_kernel.c:357]   --->   Operation 899 'load' 'weight_l_load_59' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 80 <SV = 63> <Delay = 1.41>
ST_80 : Operation 900 [1/1] (1.35ns)   --->   "store i16 %add_ln357_6, i16* %lstm_state_addr_49, align 2" [lstm_kernel.c:357]   --->   Operation 900 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_80 : Operation 901 [1/1] (1.01ns)   --->   "%add_ln357_7 = add i16 %lstm_state_load_46, %trunc_ln357_6" [lstm_kernel.c:357]   --->   Operation 901 'add' 'add_ln357_7' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 902 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_7 = mul i28 %sext_ln352, %sext_ln357_7" [lstm_kernel.c:357]   --->   Operation 902 'mul' 'mul_ln357_7' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln357_7 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_7, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 903 'partselect' 'trunc_ln357_7' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_80 : Operation 904 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_8 = mul i28 %sext_ln352, %sext_ln357_8" [lstm_kernel.c:357]   --->   Operation 904 'mul' 'mul_ln357_8' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln357_9 = sext i16 %weight_l_load_49 to i28" [lstm_kernel.c:357]   --->   Operation 905 'sext' 'sext_ln357_9' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_80 : Operation 906 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_9 = mul i28 %sext_ln352, %sext_ln357_9" [lstm_kernel.c:357]   --->   Operation 906 'mul' 'mul_ln357_9' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 64> <Delay = 1.41>
ST_81 : Operation 907 [1/1] (1.35ns)   --->   "store i16 %add_ln357_7, i16* %lstm_state_addr_50, align 2" [lstm_kernel.c:357]   --->   Operation 907 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_81 : Operation 908 [1/1] (1.01ns)   --->   "%add_ln357_8 = add i16 %lstm_state_load_47, %trunc_ln357_7" [lstm_kernel.c:357]   --->   Operation 908 'add' 'add_ln357_8' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 909 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_8 = mul i28 %sext_ln352, %sext_ln357_8" [lstm_kernel.c:357]   --->   Operation 909 'mul' 'mul_ln357_8' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln357_8 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_8, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 910 'partselect' 'trunc_ln357_8' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_81 : Operation 911 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_9 = mul i28 %sext_ln352, %sext_ln357_9" [lstm_kernel.c:357]   --->   Operation 911 'mul' 'mul_ln357_9' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln357_10 = sext i16 %weight_l_load_50 to i28" [lstm_kernel.c:357]   --->   Operation 912 'sext' 'sext_ln357_10' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_81 : Operation 913 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_10 = mul i28 %sext_ln352, %sext_ln357_10" [lstm_kernel.c:357]   --->   Operation 913 'mul' 'mul_ln357_10' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 65> <Delay = 1.41>
ST_82 : Operation 914 [1/1] (1.35ns)   --->   "store i16 %add_ln357_8, i16* %lstm_state_addr_51, align 2" [lstm_kernel.c:357]   --->   Operation 914 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_82 : Operation 915 [1/1] (1.01ns)   --->   "%add_ln357_9 = add i16 %lstm_state_load_48, %trunc_ln357_8" [lstm_kernel.c:357]   --->   Operation 915 'add' 'add_ln357_9' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 916 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_9 = mul i28 %sext_ln352, %sext_ln357_9" [lstm_kernel.c:357]   --->   Operation 916 'mul' 'mul_ln357_9' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln357_9 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_9, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 917 'partselect' 'trunc_ln357_9' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_82 : Operation 918 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_10 = mul i28 %sext_ln352, %sext_ln357_10" [lstm_kernel.c:357]   --->   Operation 918 'mul' 'mul_ln357_10' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln357_11 = sext i16 %weight_l_load_51 to i28" [lstm_kernel.c:357]   --->   Operation 919 'sext' 'sext_ln357_11' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_82 : Operation 920 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_11 = mul i28 %sext_ln352, %sext_ln357_11" [lstm_kernel.c:357]   --->   Operation 920 'mul' 'mul_ln357_11' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 66> <Delay = 1.41>
ST_83 : Operation 921 [1/1] (1.35ns)   --->   "store i16 %add_ln357_9, i16* %lstm_state_addr_52, align 2" [lstm_kernel.c:357]   --->   Operation 921 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_83 : Operation 922 [1/1] (1.01ns)   --->   "%add_ln357_10 = add i16 %lstm_state_load_49, %trunc_ln357_9" [lstm_kernel.c:357]   --->   Operation 922 'add' 'add_ln357_10' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 923 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_10 = mul i28 %sext_ln352, %sext_ln357_10" [lstm_kernel.c:357]   --->   Operation 923 'mul' 'mul_ln357_10' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln357_s = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_10, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 924 'partselect' 'trunc_ln357_s' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_83 : Operation 925 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_11 = mul i28 %sext_ln352, %sext_ln357_11" [lstm_kernel.c:357]   --->   Operation 925 'mul' 'mul_ln357_11' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln357_12 = sext i16 %weight_l_load_52 to i28" [lstm_kernel.c:357]   --->   Operation 926 'sext' 'sext_ln357_12' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_83 : Operation 927 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_12 = mul i28 %sext_ln352, %sext_ln357_12" [lstm_kernel.c:357]   --->   Operation 927 'mul' 'mul_ln357_12' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 67> <Delay = 1.41>
ST_84 : Operation 928 [1/1] (1.35ns)   --->   "store i16 %add_ln357_10, i16* %lstm_state_addr_53, align 2" [lstm_kernel.c:357]   --->   Operation 928 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_84 : Operation 929 [1/1] (1.01ns)   --->   "%add_ln357_11 = add i16 %lstm_state_load_50, %trunc_ln357_s" [lstm_kernel.c:357]   --->   Operation 929 'add' 'add_ln357_11' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 930 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_11 = mul i28 %sext_ln352, %sext_ln357_11" [lstm_kernel.c:357]   --->   Operation 930 'mul' 'mul_ln357_11' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln357_10 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_11, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 931 'partselect' 'trunc_ln357_10' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_84 : Operation 932 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_12 = mul i28 %sext_ln352, %sext_ln357_12" [lstm_kernel.c:357]   --->   Operation 932 'mul' 'mul_ln357_12' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln357_13 = sext i16 %weight_l_load_53 to i28" [lstm_kernel.c:357]   --->   Operation 933 'sext' 'sext_ln357_13' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_84 : Operation 934 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_13 = mul i28 %sext_ln352, %sext_ln357_13" [lstm_kernel.c:357]   --->   Operation 934 'mul' 'mul_ln357_13' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 935 [1/1] (0.74ns)   --->   "%i_5 = add i3 %select_ln352, 1" [lstm_kernel.c:353]   --->   Operation 935 'add' 'i_5' <Predicate = (!icmp_ln352)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 68> <Delay = 1.41>
ST_85 : Operation 936 [1/1] (1.35ns)   --->   "store i16 %add_ln357_11, i16* %lstm_state_addr_54, align 2" [lstm_kernel.c:357]   --->   Operation 936 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_85 : Operation 937 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_12 = mul i28 %sext_ln352, %sext_ln357_12" [lstm_kernel.c:357]   --->   Operation 937 'mul' 'mul_ln357_12' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln357_11 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_12, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 938 'partselect' 'trunc_ln357_11' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_85 : Operation 939 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_13 = mul i28 %sext_ln352, %sext_ln357_13" [lstm_kernel.c:357]   --->   Operation 939 'mul' 'mul_ln357_13' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln357_14 = sext i16 %weight_l_load_54 to i28" [lstm_kernel.c:357]   --->   Operation 940 'sext' 'sext_ln357_14' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_85 : Operation 941 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_14 = mul i28 %sext_ln352, %sext_ln357_14" [lstm_kernel.c:357]   --->   Operation 941 'mul' 'mul_ln357_14' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 69> <Delay = 1.41>
ST_86 : Operation 942 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_13 = mul i28 %sext_ln352, %sext_ln357_13" [lstm_kernel.c:357]   --->   Operation 942 'mul' 'mul_ln357_13' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln357_12 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_13, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 943 'partselect' 'trunc_ln357_12' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_86 : Operation 944 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_14 = mul i28 %sext_ln352, %sext_ln357_14" [lstm_kernel.c:357]   --->   Operation 944 'mul' 'mul_ln357_14' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln357_15 = sext i16 %weight_l_load_55 to i28" [lstm_kernel.c:357]   --->   Operation 945 'sext' 'sext_ln357_15' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_86 : Operation 946 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_15 = mul i28 %sext_ln352, %sext_ln357_15" [lstm_kernel.c:357]   --->   Operation 946 'mul' 'mul_ln357_15' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 70> <Delay = 1.41>
ST_87 : Operation 947 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_14 = mul i28 %sext_ln352, %sext_ln357_14" [lstm_kernel.c:357]   --->   Operation 947 'mul' 'mul_ln357_14' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln357_13 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_14, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 948 'partselect' 'trunc_ln357_13' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_87 : Operation 949 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_15 = mul i28 %sext_ln352, %sext_ln357_15" [lstm_kernel.c:357]   --->   Operation 949 'mul' 'mul_ln357_15' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln357_16 = sext i16 %weight_l_load_56 to i28" [lstm_kernel.c:357]   --->   Operation 950 'sext' 'sext_ln357_16' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_87 : Operation 951 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_16 = mul i28 %sext_ln352, %sext_ln357_16" [lstm_kernel.c:357]   --->   Operation 951 'mul' 'mul_ln357_16' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 71> <Delay = 1.41>
ST_88 : Operation 952 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_15 = mul i28 %sext_ln352, %sext_ln357_15" [lstm_kernel.c:357]   --->   Operation 952 'mul' 'mul_ln357_15' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln357_14 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_15, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 953 'partselect' 'trunc_ln357_14' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_88 : Operation 954 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_16 = mul i28 %sext_ln352, %sext_ln357_16" [lstm_kernel.c:357]   --->   Operation 954 'mul' 'mul_ln357_16' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln357_17 = sext i16 %weight_l_load_57 to i28" [lstm_kernel.c:357]   --->   Operation 955 'sext' 'sext_ln357_17' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_88 : Operation 956 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_17 = mul i28 %sext_ln352, %sext_ln357_17" [lstm_kernel.c:357]   --->   Operation 956 'mul' 'mul_ln357_17' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 89 <SV = 72> <Delay = 1.41>
ST_89 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %select_ln352)" [lstm_kernel.c:357]   --->   Operation 957 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_89 : Operation 958 [1/1] (0.00ns)   --->   "%lstm_state_addr_56 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_30" [lstm_kernel.c:357]   --->   Operation 958 'getelementptr' 'lstm_state_addr_56' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_89 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 7, i3 %select_ln352)" [lstm_kernel.c:357]   --->   Operation 959 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_89 : Operation 960 [1/1] (0.00ns)   --->   "%lstm_state_addr_58 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_31" [lstm_kernel.c:357]   --->   Operation 960 'getelementptr' 'lstm_state_addr_58' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_89 : Operation 961 [3/3] (1.35ns)   --->   "%lstm_state_load_52 = load i16* %lstm_state_addr_56, align 2" [lstm_kernel.c:357]   --->   Operation 961 'load' 'lstm_state_load_52' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_89 : Operation 962 [3/3] (1.35ns)   --->   "%lstm_state_load_54 = load i16* %lstm_state_addr_58, align 2" [lstm_kernel.c:357]   --->   Operation 962 'load' 'lstm_state_load_54' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_89 : Operation 963 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_16 = mul i28 %sext_ln352, %sext_ln357_16" [lstm_kernel.c:357]   --->   Operation 963 'mul' 'mul_ln357_16' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln357_15 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_16, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 964 'partselect' 'trunc_ln357_15' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_89 : Operation 965 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_17 = mul i28 %sext_ln352, %sext_ln357_17" [lstm_kernel.c:357]   --->   Operation 965 'mul' 'mul_ln357_17' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln357_18 = sext i16 %weight_l_load_58 to i28" [lstm_kernel.c:357]   --->   Operation 966 'sext' 'sext_ln357_18' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_89 : Operation 967 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_18 = mul i28 %sext_ln352, %sext_ln357_18" [lstm_kernel.c:357]   --->   Operation 967 'mul' 'mul_ln357_18' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 90 <SV = 73> <Delay = 1.41>
ST_90 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 8, i3 %select_ln352)" [lstm_kernel.c:357]   --->   Operation 968 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_90 : Operation 969 [1/1] (0.00ns)   --->   "%lstm_state_addr_60 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_32" [lstm_kernel.c:357]   --->   Operation 969 'getelementptr' 'lstm_state_addr_60' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_90 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 9, i3 %select_ln352)" [lstm_kernel.c:357]   --->   Operation 970 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_90 : Operation 971 [1/1] (0.00ns)   --->   "%lstm_state_addr_62 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_33" [lstm_kernel.c:357]   --->   Operation 971 'getelementptr' 'lstm_state_addr_62' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_90 : Operation 972 [2/3] (1.35ns)   --->   "%lstm_state_load_52 = load i16* %lstm_state_addr_56, align 2" [lstm_kernel.c:357]   --->   Operation 972 'load' 'lstm_state_load_52' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_90 : Operation 973 [2/3] (1.35ns)   --->   "%lstm_state_load_54 = load i16* %lstm_state_addr_58, align 2" [lstm_kernel.c:357]   --->   Operation 973 'load' 'lstm_state_load_54' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_90 : Operation 974 [3/3] (1.35ns)   --->   "%lstm_state_load_56 = load i16* %lstm_state_addr_60, align 2" [lstm_kernel.c:357]   --->   Operation 974 'load' 'lstm_state_load_56' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_90 : Operation 975 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_17 = mul i28 %sext_ln352, %sext_ln357_17" [lstm_kernel.c:357]   --->   Operation 975 'mul' 'mul_ln357_17' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln357_16 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_17, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 976 'partselect' 'trunc_ln357_16' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_90 : Operation 977 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_18 = mul i28 %sext_ln352, %sext_ln357_18" [lstm_kernel.c:357]   --->   Operation 977 'mul' 'mul_ln357_18' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 978 [3/3] (1.35ns)   --->   "%lstm_state_load_58 = load i16* %lstm_state_addr_62, align 2" [lstm_kernel.c:357]   --->   Operation 978 'load' 'lstm_state_load_58' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_90 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln357_19 = sext i16 %weight_l_load_59 to i28" [lstm_kernel.c:357]   --->   Operation 979 'sext' 'sext_ln357_19' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_90 : Operation 980 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_19 = mul i28 %sext_ln352, %sext_ln357_19" [lstm_kernel.c:357]   --->   Operation 980 'mul' 'mul_ln357_19' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 91 <SV = 74> <Delay = 1.41>
ST_91 : Operation 981 [1/3] (1.35ns)   --->   "%lstm_state_load_52 = load i16* %lstm_state_addr_56, align 2" [lstm_kernel.c:357]   --->   Operation 981 'load' 'lstm_state_load_52' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_91 : Operation 982 [1/3] (1.35ns)   --->   "%lstm_state_load_54 = load i16* %lstm_state_addr_58, align 2" [lstm_kernel.c:357]   --->   Operation 982 'load' 'lstm_state_load_54' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_91 : Operation 983 [2/3] (1.35ns)   --->   "%lstm_state_load_56 = load i16* %lstm_state_addr_60, align 2" [lstm_kernel.c:357]   --->   Operation 983 'load' 'lstm_state_load_56' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_91 : Operation 984 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_18 = mul i28 %sext_ln352, %sext_ln357_18" [lstm_kernel.c:357]   --->   Operation 984 'mul' 'mul_ln357_18' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 985 [2/3] (1.35ns)   --->   "%lstm_state_load_58 = load i16* %lstm_state_addr_62, align 2" [lstm_kernel.c:357]   --->   Operation 985 'load' 'lstm_state_load_58' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_91 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln357_17 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_18, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 986 'partselect' 'trunc_ln357_17' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_91 : Operation 987 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln357_19 = mul i28 %sext_ln352, %sext_ln357_19" [lstm_kernel.c:357]   --->   Operation 987 'mul' 'mul_ln357_19' <Predicate = (!icmp_ln352)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 92 <SV = 75> <Delay = 1.35>
ST_92 : Operation 988 [1/1] (0.88ns)   --->   "%add_ln357_43 = add i6 %zext_ln357_9, -20" [lstm_kernel.c:357]   --->   Operation 988 'add' 'add_ln357_43' <Predicate = (!icmp_ln352)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 989 [1/1] (1.01ns)   --->   "%add_ln357_13 = add i16 %lstm_state_load_52, %trunc_ln357_11" [lstm_kernel.c:357]   --->   Operation 989 'add' 'add_ln357_13' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 990 [1/1] (1.01ns)   --->   "%add_ln357_15 = add i16 %lstm_state_load_54, %trunc_ln357_13" [lstm_kernel.c:357]   --->   Operation 990 'add' 'add_ln357_15' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 991 [1/3] (1.35ns)   --->   "%lstm_state_load_56 = load i16* %lstm_state_addr_60, align 2" [lstm_kernel.c:357]   --->   Operation 991 'load' 'lstm_state_load_56' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_92 : Operation 992 [1/3] (1.35ns)   --->   "%lstm_state_load_58 = load i16* %lstm_state_addr_62, align 2" [lstm_kernel.c:357]   --->   Operation 992 'load' 'lstm_state_load_58' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_92 : Operation 993 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln357_19 = mul i28 %sext_ln352, %sext_ln357_19" [lstm_kernel.c:357]   --->   Operation 993 'mul' 'mul_ln357_19' <Predicate = (!icmp_ln352)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln357_18 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_19, i32 12, i32 27)" [lstm_kernel.c:357]   --->   Operation 994 'partselect' 'trunc_ln357_18' <Predicate = (!icmp_ln352)> <Delay = 0.00>

State 93 <SV = 76> <Delay = 1.35>
ST_93 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln357_8 = zext i3 %select_ln352 to i7" [lstm_kernel.c:357]   --->   Operation 995 'zext' 'zext_ln357_8' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_93 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln357_17 = zext i6 %add_ln357_43 to i64" [lstm_kernel.c:357]   --->   Operation 996 'zext' 'zext_ln357_17' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_93 : Operation 997 [1/1] (0.00ns)   --->   "%lstm_state_addr_55 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_17" [lstm_kernel.c:357]   --->   Operation 997 'getelementptr' 'lstm_state_addr_55' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_93 : Operation 998 [1/1] (0.89ns)   --->   "%add_ln357_44 = add i7 %zext_ln357_8, 60" [lstm_kernel.c:357]   --->   Operation 998 'add' 'add_ln357_44' <Predicate = (!icmp_ln352)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 999 [3/3] (1.35ns)   --->   "%lstm_state_load_51 = load i16* %lstm_state_addr_55, align 2" [lstm_kernel.c:357]   --->   Operation 999 'load' 'lstm_state_load_51' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_93 : Operation 1000 [1/1] (1.01ns)   --->   "%add_ln357_17 = add i16 %lstm_state_load_56, %trunc_ln357_15" [lstm_kernel.c:357]   --->   Operation 1000 'add' 'add_ln357_17' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1001 [1/1] (1.01ns)   --->   "%add_ln357_19 = add i16 %lstm_state_load_58, %trunc_ln357_17" [lstm_kernel.c:357]   --->   Operation 1001 'add' 'add_ln357_19' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 77> <Delay = 1.35>
ST_94 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln357_36 = sext i5 %add_ln357_40 to i6" [lstm_kernel.c:357]   --->   Operation 1002 'sext' 'sext_ln357_36' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_94 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln357_18 = zext i6 %sext_ln357_36 to i64" [lstm_kernel.c:357]   --->   Operation 1003 'zext' 'zext_ln357_18' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_94 : Operation 1004 [1/1] (0.00ns)   --->   "%lstm_state_addr_57 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_18" [lstm_kernel.c:357]   --->   Operation 1004 'getelementptr' 'lstm_state_addr_57' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_94 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln357_19 = zext i7 %add_ln357_44 to i64" [lstm_kernel.c:357]   --->   Operation 1005 'zext' 'zext_ln357_19' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_94 : Operation 1006 [1/1] (0.00ns)   --->   "%lstm_state_addr_59 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_19" [lstm_kernel.c:357]   --->   Operation 1006 'getelementptr' 'lstm_state_addr_59' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_94 : Operation 1007 [1/1] (0.89ns)   --->   "%add_ln357_45 = add i7 %zext_ln357_8, -60" [lstm_kernel.c:357]   --->   Operation 1007 'add' 'add_ln357_45' <Predicate = (!icmp_ln352)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1008 [1/1] (0.89ns)   --->   "%add_ln357_46 = add i7 %zext_ln357_8, -52" [lstm_kernel.c:357]   --->   Operation 1008 'add' 'add_ln357_46' <Predicate = (!icmp_ln352)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1009 [2/3] (1.35ns)   --->   "%lstm_state_load_51 = load i16* %lstm_state_addr_55, align 2" [lstm_kernel.c:357]   --->   Operation 1009 'load' 'lstm_state_load_51' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_94 : Operation 1010 [3/3] (1.35ns)   --->   "%lstm_state_load_53 = load i16* %lstm_state_addr_57, align 2" [lstm_kernel.c:357]   --->   Operation 1010 'load' 'lstm_state_load_53' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_94 : Operation 1011 [3/3] (1.35ns)   --->   "%lstm_state_load_55 = load i16* %lstm_state_addr_59, align 2" [lstm_kernel.c:357]   --->   Operation 1011 'load' 'lstm_state_load_55' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 95 <SV = 78> <Delay = 1.35>
ST_95 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln357_20 = zext i7 %add_ln357_45 to i64" [lstm_kernel.c:357]   --->   Operation 1012 'zext' 'zext_ln357_20' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_95 : Operation 1013 [1/1] (0.00ns)   --->   "%lstm_state_addr_61 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_20" [lstm_kernel.c:357]   --->   Operation 1013 'getelementptr' 'lstm_state_addr_61' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_95 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln357_21 = zext i7 %add_ln357_46 to i64" [lstm_kernel.c:357]   --->   Operation 1014 'zext' 'zext_ln357_21' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_95 : Operation 1015 [1/1] (0.00ns)   --->   "%lstm_state_addr_63 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_21" [lstm_kernel.c:357]   --->   Operation 1015 'getelementptr' 'lstm_state_addr_63' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_95 : Operation 1016 [1/3] (1.35ns)   --->   "%lstm_state_load_51 = load i16* %lstm_state_addr_55, align 2" [lstm_kernel.c:357]   --->   Operation 1016 'load' 'lstm_state_load_51' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_95 : Operation 1017 [2/3] (1.35ns)   --->   "%lstm_state_load_53 = load i16* %lstm_state_addr_57, align 2" [lstm_kernel.c:357]   --->   Operation 1017 'load' 'lstm_state_load_53' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_95 : Operation 1018 [2/3] (1.35ns)   --->   "%lstm_state_load_55 = load i16* %lstm_state_addr_59, align 2" [lstm_kernel.c:357]   --->   Operation 1018 'load' 'lstm_state_load_55' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_95 : Operation 1019 [3/3] (1.35ns)   --->   "%lstm_state_load_57 = load i16* %lstm_state_addr_61, align 2" [lstm_kernel.c:357]   --->   Operation 1019 'load' 'lstm_state_load_57' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_95 : Operation 1020 [3/3] (1.35ns)   --->   "%lstm_state_load_59 = load i16* %lstm_state_addr_63, align 2" [lstm_kernel.c:357]   --->   Operation 1020 'load' 'lstm_state_load_59' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 96 <SV = 79> <Delay = 1.35>
ST_96 : Operation 1021 [1/1] (1.01ns)   --->   "%add_ln357_12 = add i16 %lstm_state_load_51, %trunc_ln357_10" [lstm_kernel.c:357]   --->   Operation 1021 'add' 'add_ln357_12' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1022 [1/3] (1.35ns)   --->   "%lstm_state_load_53 = load i16* %lstm_state_addr_57, align 2" [lstm_kernel.c:357]   --->   Operation 1022 'load' 'lstm_state_load_53' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_96 : Operation 1023 [1/3] (1.35ns)   --->   "%lstm_state_load_55 = load i16* %lstm_state_addr_59, align 2" [lstm_kernel.c:357]   --->   Operation 1023 'load' 'lstm_state_load_55' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_96 : Operation 1024 [2/3] (1.35ns)   --->   "%lstm_state_load_57 = load i16* %lstm_state_addr_61, align 2" [lstm_kernel.c:357]   --->   Operation 1024 'load' 'lstm_state_load_57' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_96 : Operation 1025 [2/3] (1.35ns)   --->   "%lstm_state_load_59 = load i16* %lstm_state_addr_63, align 2" [lstm_kernel.c:357]   --->   Operation 1025 'load' 'lstm_state_load_59' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 97 <SV = 80> <Delay = 1.35>
ST_97 : Operation 1026 [1/1] (1.35ns)   --->   "store i16 %add_ln357_12, i16* %lstm_state_addr_55, align 2" [lstm_kernel.c:357]   --->   Operation 1026 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_97 : Operation 1027 [1/1] (1.01ns)   --->   "%add_ln357_14 = add i16 %lstm_state_load_53, %trunc_ln357_12" [lstm_kernel.c:357]   --->   Operation 1027 'add' 'add_ln357_14' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1028 [1/1] (1.01ns)   --->   "%add_ln357_16 = add i16 %lstm_state_load_55, %trunc_ln357_14" [lstm_kernel.c:357]   --->   Operation 1028 'add' 'add_ln357_16' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1029 [1/3] (1.35ns)   --->   "%lstm_state_load_57 = load i16* %lstm_state_addr_61, align 2" [lstm_kernel.c:357]   --->   Operation 1029 'load' 'lstm_state_load_57' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_97 : Operation 1030 [1/3] (1.35ns)   --->   "%lstm_state_load_59 = load i16* %lstm_state_addr_63, align 2" [lstm_kernel.c:357]   --->   Operation 1030 'load' 'lstm_state_load_59' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 98 <SV = 81> <Delay = 1.35>
ST_98 : Operation 1031 [1/1] (1.35ns)   --->   "store i16 %add_ln357_13, i16* %lstm_state_addr_56, align 2" [lstm_kernel.c:357]   --->   Operation 1031 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_98 : Operation 1032 [1/1] (1.01ns)   --->   "%add_ln357_18 = add i16 %lstm_state_load_57, %trunc_ln357_16" [lstm_kernel.c:357]   --->   Operation 1032 'add' 'add_ln357_18' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1033 [1/1] (1.01ns)   --->   "%add_ln357_20 = add i16 %lstm_state_load_59, %trunc_ln357_18" [lstm_kernel.c:357]   --->   Operation 1033 'add' 'add_ln357_20' <Predicate = (!icmp_ln352)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 82> <Delay = 1.35>
ST_99 : Operation 1034 [1/1] (1.35ns)   --->   "store i16 %add_ln357_14, i16* %lstm_state_addr_57, align 2" [lstm_kernel.c:357]   --->   Operation 1034 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 100 <SV = 83> <Delay = 1.35>
ST_100 : Operation 1035 [1/1] (1.35ns)   --->   "store i16 %add_ln357_15, i16* %lstm_state_addr_58, align 2" [lstm_kernel.c:357]   --->   Operation 1035 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 101 <SV = 84> <Delay = 1.35>
ST_101 : Operation 1036 [1/1] (1.35ns)   --->   "store i16 %add_ln357_16, i16* %lstm_state_addr_59, align 2" [lstm_kernel.c:357]   --->   Operation 1036 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 102 <SV = 85> <Delay = 1.35>
ST_102 : Operation 1037 [1/1] (1.35ns)   --->   "store i16 %add_ln357_17, i16* %lstm_state_addr_60, align 2" [lstm_kernel.c:357]   --->   Operation 1037 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 103 <SV = 86> <Delay = 1.35>
ST_103 : Operation 1038 [1/1] (1.35ns)   --->   "store i16 %add_ln357_18, i16* %lstm_state_addr_61, align 2" [lstm_kernel.c:357]   --->   Operation 1038 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 104 <SV = 87> <Delay = 1.35>
ST_104 : Operation 1039 [1/1] (1.35ns)   --->   "store i16 %add_ln357_19, i16* %lstm_state_addr_62, align 2" [lstm_kernel.c:357]   --->   Operation 1039 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 105 <SV = 88> <Delay = 1.35>
ST_105 : Operation 1040 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80) nounwind"   --->   Operation 1040 'speclooptripcount' 'empty_18' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_105 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [lstm_kernel.c:353]   --->   Operation 1041 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_105 : Operation 1042 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_kernel.c:354]   --->   Operation 1042 'specpipeline' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_105 : Operation 1043 [1/1] (1.35ns)   --->   "store i16 %add_ln357_20, i16* %lstm_state_addr_63, align 2" [lstm_kernel.c:357]   --->   Operation 1043 'store' <Predicate = (!icmp_ln352)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_105 : Operation 1044 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_3) nounwind" [lstm_kernel.c:359]   --->   Operation 1044 'specregionend' 'empty_19' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_105 : Operation 1045 [1/1] (0.00ns)   --->   "br label %.preheader2" [lstm_kernel.c:353]   --->   Operation 1045 'br' <Predicate = (!icmp_ln352)> <Delay = 0.00>

State 106 <SV = 49> <Delay = 0.75>
ST_106 : Operation 1046 [1/1] (0.75ns)   --->   "br label %.preheader1" [lstm_kernel.c:362]   --->   Operation 1046 'br' <Predicate = true> <Delay = 0.75>

State 107 <SV = 50> <Delay = 1.55>
ST_107 : Operation 1047 [1/1] (0.00ns)   --->   "%i_3 = phi i3 [ %i_6, %hls_label_4 ], [ 0, %.preheader1.preheader ]"   --->   Operation 1047 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1048 [1/1] (0.69ns)   --->   "%icmp_ln362 = icmp eq i3 %i_3, -4" [lstm_kernel.c:362]   --->   Operation 1048 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1049 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 1049 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1050 [1/1] (0.74ns)   --->   "%i_6 = add i3 %i_3, 1" [lstm_kernel.c:362]   --->   Operation 1050 'add' 'i_6' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1051 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362, label %.preheader.preheader, label %hls_label_4" [lstm_kernel.c:362]   --->   Operation 1051 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i3 %i_3 to i7" [lstm_kernel.c:362]   --->   Operation 1052 'zext' 'zext_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_107 : Operation 1053 [1/1] (0.89ns)   --->   "%add_ln366 = add i7 %zext_ln362, -44" [lstm_kernel.c:366]   --->   Operation 1053 'add' 'add_ln366' <Predicate = (!icmp_ln362)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln366_1 = zext i3 %i_3 to i64" [lstm_kernel.c:366]   --->   Operation 1054 'zext' 'zext_ln366_1' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_107 : Operation 1055 [1/1] (0.00ns)   --->   "%lstm_state_addr_24 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_1" [lstm_kernel.c:366]   --->   Operation 1055 'getelementptr' 'lstm_state_addr_24' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_107 : Operation 1056 [1/1] (0.19ns)   --->   "%xor_ln366 = xor i3 %i_3, -4" [lstm_kernel.c:366]   --->   Operation 1056 'xor' 'xor_ln366' <Predicate = (!icmp_ln362)> <Delay = 0.19> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln366_9 = zext i3 %xor_ln366 to i64" [lstm_kernel.c:366]   --->   Operation 1057 'zext' 'zext_ln366_9' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_107 : Operation 1058 [1/1] (0.00ns)   --->   "%lstm_state_addr_25 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_9" [lstm_kernel.c:366]   --->   Operation 1058 'getelementptr' 'lstm_state_addr_25' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_107 : Operation 1059 [3/3] (1.35ns)   --->   "%lstm_state_load_1 = load i16* %lstm_state_addr_24, align 2" [lstm_kernel.c:366]   --->   Operation 1059 'load' 'lstm_state_load_1' <Predicate = (!icmp_ln362)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_107 : Operation 1060 [3/3] (1.35ns)   --->   "%lstm_state_load_2 = load i16* %lstm_state_addr_25, align 2" [lstm_kernel.c:366]   --->   Operation 1060 'load' 'lstm_state_load_2' <Predicate = (!icmp_ln362)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 108 <SV = 51> <Delay = 1.35>
ST_108 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln366, i4 0)" [lstm_kernel.c:366]   --->   Operation 1061 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln366 = zext i11 %tmp_34 to i12" [lstm_kernel.c:366]   --->   Operation 1062 'zext' 'zext_ln366' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_35 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln366, i2 0)" [lstm_kernel.c:366]   --->   Operation 1063 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln366_2 = zext i9 %tmp_35 to i12" [lstm_kernel.c:366]   --->   Operation 1064 'zext' 'zext_ln366_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1065 [1/1] (0.94ns)   --->   "%add_ln366_21 = add i12 %zext_ln366, %zext_ln366_2" [lstm_kernel.c:366]   --->   Operation 1065 'add' 'add_ln366_21' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %i_3)" [lstm_kernel.c:366]   --->   Operation 1066 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1067 [1/1] (0.00ns)   --->   "%lstm_state_addr_26 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_36" [lstm_kernel.c:366]   --->   Operation 1067 'getelementptr' 'lstm_state_addr_26' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln366_16 = sext i3 %xor_ln366 to i4" [lstm_kernel.c:366]   --->   Operation 1068 'sext' 'sext_ln366_16' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln366_10 = zext i4 %sext_ln366_16 to i64" [lstm_kernel.c:366]   --->   Operation 1069 'zext' 'zext_ln366_10' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1070 [1/1] (0.00ns)   --->   "%lstm_state_addr_27 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_10" [lstm_kernel.c:366]   --->   Operation 1070 'getelementptr' 'lstm_state_addr_27' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1071 [2/3] (1.35ns)   --->   "%lstm_state_load_1 = load i16* %lstm_state_addr_24, align 2" [lstm_kernel.c:366]   --->   Operation 1071 'load' 'lstm_state_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_108 : Operation 1072 [2/3] (1.35ns)   --->   "%lstm_state_load_2 = load i16* %lstm_state_addr_25, align 2" [lstm_kernel.c:366]   --->   Operation 1072 'load' 'lstm_state_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_108 : Operation 1073 [3/3] (1.35ns)   --->   "%lstm_state_load_22 = load i16* %lstm_state_addr_26, align 2" [lstm_kernel.c:366]   --->   Operation 1073 'load' 'lstm_state_load_22' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_108 : Operation 1074 [3/3] (1.35ns)   --->   "%lstm_state_load_23 = load i16* %lstm_state_addr_27, align 2" [lstm_kernel.c:366]   --->   Operation 1074 'load' 'lstm_state_load_23' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 109 <SV = 52> <Delay = 1.35>
ST_109 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln366_3 = zext i12 %add_ln366_21 to i64" [lstm_kernel.c:366]   --->   Operation 1075 'zext' 'zext_ln366_3' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1076 [1/1] (0.00ns)   --->   "%weight_l_addr_32 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln366_3" [lstm_kernel.c:366]   --->   Operation 1076 'getelementptr' 'weight_l_addr_32' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1077 [1/1] (0.00ns)   --->   "%or_ln366 = or i12 %add_ln366_21, 1" [lstm_kernel.c:366]   --->   Operation 1077 'or' 'or_ln366' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln366_4 = zext i12 %or_ln366 to i64" [lstm_kernel.c:366]   --->   Operation 1078 'zext' 'zext_ln366_4' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1079 [1/1] (0.00ns)   --->   "%weight_l_addr_33 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln366_4" [lstm_kernel.c:366]   --->   Operation 1079 'getelementptr' 'weight_l_addr_33' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 2, i3 %i_3)" [lstm_kernel.c:366]   --->   Operation 1080 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1081 [1/1] (0.00ns)   --->   "%lstm_state_addr_28 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_37" [lstm_kernel.c:366]   --->   Operation 1081 'getelementptr' 'lstm_state_addr_28' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %i_3)" [lstm_kernel.c:366]   --->   Operation 1082 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1083 [1/1] (0.00ns)   --->   "%lstm_state_addr_30 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_38" [lstm_kernel.c:366]   --->   Operation 1083 'getelementptr' 'lstm_state_addr_30' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1084 [3/3] (1.35ns)   --->   "%weight_l_load_20 = load i16* %weight_l_addr_32, align 8" [lstm_kernel.c:366]   --->   Operation 1084 'load' 'weight_l_load_20' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_109 : Operation 1085 [1/3] (1.35ns)   --->   "%lstm_state_load_1 = load i16* %lstm_state_addr_24, align 2" [lstm_kernel.c:366]   --->   Operation 1085 'load' 'lstm_state_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_109 : Operation 1086 [3/3] (1.35ns)   --->   "%weight_l_load_21 = load i16* %weight_l_addr_33, align 2" [lstm_kernel.c:366]   --->   Operation 1086 'load' 'weight_l_load_21' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_109 : Operation 1087 [1/3] (1.35ns)   --->   "%lstm_state_load_2 = load i16* %lstm_state_addr_25, align 2" [lstm_kernel.c:366]   --->   Operation 1087 'load' 'lstm_state_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_109 : Operation 1088 [2/3] (1.35ns)   --->   "%lstm_state_load_22 = load i16* %lstm_state_addr_26, align 2" [lstm_kernel.c:366]   --->   Operation 1088 'load' 'lstm_state_load_22' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_109 : Operation 1089 [2/3] (1.35ns)   --->   "%lstm_state_load_23 = load i16* %lstm_state_addr_27, align 2" [lstm_kernel.c:366]   --->   Operation 1089 'load' 'lstm_state_load_23' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_109 : Operation 1090 [3/3] (1.35ns)   --->   "%lstm_state_load_24 = load i16* %lstm_state_addr_28, align 2" [lstm_kernel.c:366]   --->   Operation 1090 'load' 'lstm_state_load_24' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_109 : Operation 1091 [3/3] (1.35ns)   --->   "%lstm_state_load_26 = load i16* %lstm_state_addr_30, align 2" [lstm_kernel.c:366]   --->   Operation 1091 'load' 'lstm_state_load_26' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 110 <SV = 53> <Delay = 1.35>
ST_110 : Operation 1092 [1/1] (0.00ns)   --->   "%or_ln366_1 = or i12 %add_ln366_21, 2" [lstm_kernel.c:366]   --->   Operation 1092 'or' 'or_ln366_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln366_5 = zext i12 %or_ln366_1 to i64" [lstm_kernel.c:366]   --->   Operation 1093 'zext' 'zext_ln366_5' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1094 [1/1] (0.00ns)   --->   "%weight_l_addr_34 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln366_5" [lstm_kernel.c:366]   --->   Operation 1094 'getelementptr' 'weight_l_addr_34' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1095 [1/1] (0.00ns)   --->   "%or_ln366_2 = or i12 %add_ln366_21, 3" [lstm_kernel.c:366]   --->   Operation 1095 'or' 'or_ln366_2' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln366_6 = zext i12 %or_ln366_2 to i64" [lstm_kernel.c:366]   --->   Operation 1096 'zext' 'zext_ln366_6' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1097 [1/1] (0.00ns)   --->   "%weight_l_addr_35 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln366_6" [lstm_kernel.c:366]   --->   Operation 1097 'getelementptr' 'weight_l_addr_35' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1098 [1/1] (0.96ns)   --->   "%add_ln366_22 = add i12 %add_ln366_21, 4" [lstm_kernel.c:366]   --->   Operation 1098 'add' 'add_ln366_22' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1099 [1/1] (0.96ns)   --->   "%add_ln366_23 = add i12 %add_ln366_21, 5" [lstm_kernel.c:366]   --->   Operation 1099 'add' 'add_ln366_23' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln366_17 = sext i3 %xor_ln366 to i5" [lstm_kernel.c:366]   --->   Operation 1100 'sext' 'sext_ln366_17' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln366_12 = zext i5 %sext_ln366_17 to i64" [lstm_kernel.c:366]   --->   Operation 1101 'zext' 'zext_ln366_12' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1102 [1/1] (0.00ns)   --->   "%lstm_state_addr_31 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_12" [lstm_kernel.c:366]   --->   Operation 1102 'getelementptr' 'lstm_state_addr_31' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 4, i3 %i_3)" [lstm_kernel.c:366]   --->   Operation 1103 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1104 [1/1] (0.00ns)   --->   "%lstm_state_addr_32 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_39" [lstm_kernel.c:366]   --->   Operation 1104 'getelementptr' 'lstm_state_addr_32' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1105 [2/3] (1.35ns)   --->   "%weight_l_load_20 = load i16* %weight_l_addr_32, align 8" [lstm_kernel.c:366]   --->   Operation 1105 'load' 'weight_l_load_20' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_110 : Operation 1106 [2/3] (1.35ns)   --->   "%weight_l_load_21 = load i16* %weight_l_addr_33, align 2" [lstm_kernel.c:366]   --->   Operation 1106 'load' 'weight_l_load_21' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_110 : Operation 1107 [3/3] (1.35ns)   --->   "%weight_l_load_22 = load i16* %weight_l_addr_34, align 4" [lstm_kernel.c:366]   --->   Operation 1107 'load' 'weight_l_load_22' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_110 : Operation 1108 [1/3] (1.35ns)   --->   "%lstm_state_load_22 = load i16* %lstm_state_addr_26, align 2" [lstm_kernel.c:366]   --->   Operation 1108 'load' 'lstm_state_load_22' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_110 : Operation 1109 [3/3] (1.35ns)   --->   "%weight_l_load_23 = load i16* %weight_l_addr_35, align 2" [lstm_kernel.c:366]   --->   Operation 1109 'load' 'weight_l_load_23' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_110 : Operation 1110 [1/3] (1.35ns)   --->   "%lstm_state_load_23 = load i16* %lstm_state_addr_27, align 2" [lstm_kernel.c:366]   --->   Operation 1110 'load' 'lstm_state_load_23' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_110 : Operation 1111 [2/3] (1.35ns)   --->   "%lstm_state_load_24 = load i16* %lstm_state_addr_28, align 2" [lstm_kernel.c:366]   --->   Operation 1111 'load' 'lstm_state_load_24' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_110 : Operation 1112 [2/3] (1.35ns)   --->   "%lstm_state_load_26 = load i16* %lstm_state_addr_30, align 2" [lstm_kernel.c:366]   --->   Operation 1112 'load' 'lstm_state_load_26' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_110 : Operation 1113 [3/3] (1.35ns)   --->   "%lstm_state_load_27 = load i16* %lstm_state_addr_31, align 2" [lstm_kernel.c:366]   --->   Operation 1113 'load' 'lstm_state_load_27' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_110 : Operation 1114 [3/3] (1.35ns)   --->   "%lstm_state_load_28 = load i16* %lstm_state_addr_32, align 2" [lstm_kernel.c:366]   --->   Operation 1114 'load' 'lstm_state_load_28' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 111 <SV = 54> <Delay = 1.35>
ST_111 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln366 = sext i12 %add_ln366_22 to i64" [lstm_kernel.c:366]   --->   Operation 1115 'sext' 'sext_ln366' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1116 [1/1] (0.00ns)   --->   "%weight_l_addr_36 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366" [lstm_kernel.c:366]   --->   Operation 1116 'getelementptr' 'weight_l_addr_36' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln366_1 = sext i12 %add_ln366_23 to i64" [lstm_kernel.c:366]   --->   Operation 1117 'sext' 'sext_ln366_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1118 [1/1] (0.00ns)   --->   "%weight_l_addr_37 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_1" [lstm_kernel.c:366]   --->   Operation 1118 'getelementptr' 'weight_l_addr_37' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1119 [1/1] (0.96ns)   --->   "%add_ln366_24 = add i12 %add_ln366_21, 6" [lstm_kernel.c:366]   --->   Operation 1119 'add' 'add_ln366_24' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1120 [1/1] (0.96ns)   --->   "%add_ln366_25 = add i12 %add_ln366_21, 7" [lstm_kernel.c:366]   --->   Operation 1120 'add' 'add_ln366_25' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 5, i3 %i_3)" [lstm_kernel.c:366]   --->   Operation 1121 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1122 [1/1] (0.00ns)   --->   "%lstm_state_addr_34 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_40" [lstm_kernel.c:366]   --->   Operation 1122 'getelementptr' 'lstm_state_addr_34' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %i_3)" [lstm_kernel.c:366]   --->   Operation 1123 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1124 [1/1] (0.00ns)   --->   "%lstm_state_addr_36 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_41" [lstm_kernel.c:366]   --->   Operation 1124 'getelementptr' 'lstm_state_addr_36' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1125 [1/3] (1.35ns)   --->   "%weight_l_load_20 = load i16* %weight_l_addr_32, align 8" [lstm_kernel.c:366]   --->   Operation 1125 'load' 'weight_l_load_20' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1126 [1/3] (1.35ns)   --->   "%weight_l_load_21 = load i16* %weight_l_addr_33, align 2" [lstm_kernel.c:366]   --->   Operation 1126 'load' 'weight_l_load_21' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1127 [2/3] (1.35ns)   --->   "%weight_l_load_22 = load i16* %weight_l_addr_34, align 4" [lstm_kernel.c:366]   --->   Operation 1127 'load' 'weight_l_load_22' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1128 [2/3] (1.35ns)   --->   "%weight_l_load_23 = load i16* %weight_l_addr_35, align 2" [lstm_kernel.c:366]   --->   Operation 1128 'load' 'weight_l_load_23' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1129 [3/3] (1.35ns)   --->   "%weight_l_load_24 = load i16* %weight_l_addr_36, align 8" [lstm_kernel.c:366]   --->   Operation 1129 'load' 'weight_l_load_24' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1130 [1/3] (1.35ns)   --->   "%lstm_state_load_24 = load i16* %lstm_state_addr_28, align 2" [lstm_kernel.c:366]   --->   Operation 1130 'load' 'lstm_state_load_24' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1131 [3/3] (1.35ns)   --->   "%weight_l_load_25 = load i16* %weight_l_addr_37, align 2" [lstm_kernel.c:366]   --->   Operation 1131 'load' 'weight_l_load_25' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1132 [1/3] (1.35ns)   --->   "%lstm_state_load_26 = load i16* %lstm_state_addr_30, align 2" [lstm_kernel.c:366]   --->   Operation 1132 'load' 'lstm_state_load_26' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1133 [2/3] (1.35ns)   --->   "%lstm_state_load_27 = load i16* %lstm_state_addr_31, align 2" [lstm_kernel.c:366]   --->   Operation 1133 'load' 'lstm_state_load_27' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1134 [2/3] (1.35ns)   --->   "%lstm_state_load_28 = load i16* %lstm_state_addr_32, align 2" [lstm_kernel.c:366]   --->   Operation 1134 'load' 'lstm_state_load_28' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1135 [3/3] (1.35ns)   --->   "%lstm_state_load_30 = load i16* %lstm_state_addr_34, align 2" [lstm_kernel.c:366]   --->   Operation 1135 'load' 'lstm_state_load_30' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_111 : Operation 1136 [3/3] (1.35ns)   --->   "%lstm_state_load_32 = load i16* %lstm_state_addr_36, align 2" [lstm_kernel.c:366]   --->   Operation 1136 'load' 'lstm_state_load_32' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 112 <SV = 55> <Delay = 1.35>
ST_112 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln366_2 = sext i12 %add_ln366_24 to i64" [lstm_kernel.c:366]   --->   Operation 1137 'sext' 'sext_ln366_2' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1138 [1/1] (0.00ns)   --->   "%weight_l_addr_38 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_2" [lstm_kernel.c:366]   --->   Operation 1138 'getelementptr' 'weight_l_addr_38' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln366_3 = sext i12 %add_ln366_25 to i64" [lstm_kernel.c:366]   --->   Operation 1139 'sext' 'sext_ln366_3' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1140 [1/1] (0.00ns)   --->   "%weight_l_addr_39 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_3" [lstm_kernel.c:366]   --->   Operation 1140 'getelementptr' 'weight_l_addr_39' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1141 [1/1] (0.96ns)   --->   "%add_ln366_26 = add i12 %add_ln366_21, 8" [lstm_kernel.c:366]   --->   Operation 1141 'add' 'add_ln366_26' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1142 [1/1] (0.96ns)   --->   "%add_ln366_27 = add i12 %add_ln366_21, 9" [lstm_kernel.c:366]   --->   Operation 1142 'add' 'add_ln366_27' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 7, i3 %i_3)" [lstm_kernel.c:366]   --->   Operation 1143 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1144 [1/1] (0.00ns)   --->   "%lstm_state_addr_38 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_42" [lstm_kernel.c:366]   --->   Operation 1144 'getelementptr' 'lstm_state_addr_38' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln366_19 = sext i3 %xor_ln366 to i6" [lstm_kernel.c:366]   --->   Operation 1145 'sext' 'sext_ln366_19' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln366_16 = zext i6 %sext_ln366_19 to i64" [lstm_kernel.c:366]   --->   Operation 1146 'zext' 'zext_ln366_16' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1147 [1/1] (0.00ns)   --->   "%lstm_state_addr_39 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_16" [lstm_kernel.c:366]   --->   Operation 1147 'getelementptr' 'lstm_state_addr_39' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1148 [1/1] (1.01ns)   --->   "%add_ln366_1 = add i16 %weight_l_load_20, %lstm_state_load_1" [lstm_kernel.c:366]   --->   Operation 1148 'add' 'add_ln366_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_1, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1149 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1150 [1/1] (1.01ns)   --->   "%add_ln366_2 = add i16 %weight_l_load_21, %lstm_state_load_2" [lstm_kernel.c:366]   --->   Operation 1150 'add' 'add_ln366_2' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln367_1 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_2, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1151 'partselect' 'trunc_ln367_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1152 [1/3] (1.35ns)   --->   "%weight_l_load_22 = load i16* %weight_l_addr_34, align 4" [lstm_kernel.c:366]   --->   Operation 1152 'load' 'weight_l_load_22' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1153 [1/3] (1.35ns)   --->   "%weight_l_load_23 = load i16* %weight_l_addr_35, align 2" [lstm_kernel.c:366]   --->   Operation 1153 'load' 'weight_l_load_23' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1154 [2/3] (1.35ns)   --->   "%weight_l_load_24 = load i16* %weight_l_addr_36, align 8" [lstm_kernel.c:366]   --->   Operation 1154 'load' 'weight_l_load_24' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1155 [2/3] (1.35ns)   --->   "%weight_l_load_25 = load i16* %weight_l_addr_37, align 2" [lstm_kernel.c:366]   --->   Operation 1155 'load' 'weight_l_load_25' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1156 [3/3] (1.35ns)   --->   "%weight_l_load_26 = load i16* %weight_l_addr_38, align 4" [lstm_kernel.c:366]   --->   Operation 1156 'load' 'weight_l_load_26' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1157 [3/3] (1.35ns)   --->   "%weight_l_load_27 = load i16* %weight_l_addr_39, align 2" [lstm_kernel.c:366]   --->   Operation 1157 'load' 'weight_l_load_27' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1158 [1/3] (1.35ns)   --->   "%lstm_state_load_27 = load i16* %lstm_state_addr_31, align 2" [lstm_kernel.c:366]   --->   Operation 1158 'load' 'lstm_state_load_27' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1159 [1/3] (1.35ns)   --->   "%lstm_state_load_28 = load i16* %lstm_state_addr_32, align 2" [lstm_kernel.c:366]   --->   Operation 1159 'load' 'lstm_state_load_28' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1160 [2/3] (1.35ns)   --->   "%lstm_state_load_30 = load i16* %lstm_state_addr_34, align 2" [lstm_kernel.c:366]   --->   Operation 1160 'load' 'lstm_state_load_30' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1161 [2/3] (1.35ns)   --->   "%lstm_state_load_32 = load i16* %lstm_state_addr_36, align 2" [lstm_kernel.c:366]   --->   Operation 1161 'load' 'lstm_state_load_32' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1162 [3/3] (1.35ns)   --->   "%lstm_state_load_34 = load i16* %lstm_state_addr_38, align 2" [lstm_kernel.c:366]   --->   Operation 1162 'load' 'lstm_state_load_34' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_112 : Operation 1163 [3/3] (1.35ns)   --->   "%lstm_state_load_35 = load i16* %lstm_state_addr_39, align 2" [lstm_kernel.c:366]   --->   Operation 1163 'load' 'lstm_state_load_35' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 113 <SV = 56> <Delay = 1.35>
ST_113 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln366_4 = sext i12 %add_ln366_26 to i64" [lstm_kernel.c:366]   --->   Operation 1164 'sext' 'sext_ln366_4' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1165 [1/1] (0.00ns)   --->   "%weight_l_addr_40 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_4" [lstm_kernel.c:366]   --->   Operation 1165 'getelementptr' 'weight_l_addr_40' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln366_5 = sext i12 %add_ln366_27 to i64" [lstm_kernel.c:366]   --->   Operation 1166 'sext' 'sext_ln366_5' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1167 [1/1] (0.00ns)   --->   "%weight_l_addr_41 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_5" [lstm_kernel.c:366]   --->   Operation 1167 'getelementptr' 'weight_l_addr_41' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1168 [1/1] (0.96ns)   --->   "%add_ln366_28 = add i12 %add_ln366_21, 10" [lstm_kernel.c:366]   --->   Operation 1168 'add' 'add_ln366_28' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1169 [1/1] (0.96ns)   --->   "%add_ln366_29 = add i12 %add_ln366_21, 11" [lstm_kernel.c:366]   --->   Operation 1169 'add' 'add_ln366_29' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln366_7 = zext i3 %i_3 to i6" [lstm_kernel.c:366]   --->   Operation 1170 'zext' 'zext_ln366_7' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln366_8 = zext i3 %i_3 to i5" [lstm_kernel.c:366]   --->   Operation 1171 'zext' 'zext_ln366_8' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1172 [1/1] (0.87ns)   --->   "%add_ln366_38 = add i5 %zext_ln366_8, -12" [lstm_kernel.c:366]   --->   Operation 1172 'add' 'add_ln366_38' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1173 [1/1] (0.88ns)   --->   "%add_ln366_39 = add i6 %zext_ln366_7, -28" [lstm_kernel.c:366]   --->   Operation 1173 'add' 'add_ln366_39' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 8, i3 %i_3)" [lstm_kernel.c:366]   --->   Operation 1174 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1175 [1/1] (0.00ns)   --->   "%lstm_state_addr_40 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_43" [lstm_kernel.c:366]   --->   Operation 1175 'getelementptr' 'lstm_state_addr_40' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 9, i3 %i_3)" [lstm_kernel.c:366]   --->   Operation 1176 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1177 [1/1] (0.00ns)   --->   "%lstm_state_addr_42 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_44" [lstm_kernel.c:366]   --->   Operation 1177 'getelementptr' 'lstm_state_addr_42' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1178 [1/1] (1.01ns)   --->   "%add_ln366_3 = add i16 %weight_l_load_22, %lstm_state_load_22" [lstm_kernel.c:366]   --->   Operation 1178 'add' 'add_ln366_3' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1179 [1/1] (0.00ns)   --->   "%trunc_ln367_2 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_3, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1179 'partselect' 'trunc_ln367_2' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1180 [1/1] (1.01ns)   --->   "%add_ln366_4 = add i16 %weight_l_load_23, %lstm_state_load_23" [lstm_kernel.c:366]   --->   Operation 1180 'add' 'add_ln366_4' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln367_3 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_4, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1181 'partselect' 'trunc_ln367_3' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1182 [1/3] (1.35ns)   --->   "%weight_l_load_24 = load i16* %weight_l_addr_36, align 8" [lstm_kernel.c:366]   --->   Operation 1182 'load' 'weight_l_load_24' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1183 [1/3] (1.35ns)   --->   "%weight_l_load_25 = load i16* %weight_l_addr_37, align 2" [lstm_kernel.c:366]   --->   Operation 1183 'load' 'weight_l_load_25' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1184 [2/3] (1.35ns)   --->   "%weight_l_load_26 = load i16* %weight_l_addr_38, align 4" [lstm_kernel.c:366]   --->   Operation 1184 'load' 'weight_l_load_26' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1185 [2/3] (1.35ns)   --->   "%weight_l_load_27 = load i16* %weight_l_addr_39, align 2" [lstm_kernel.c:366]   --->   Operation 1185 'load' 'weight_l_load_27' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1186 [3/3] (1.35ns)   --->   "%weight_l_load_28 = load i16* %weight_l_addr_40, align 8" [lstm_kernel.c:366]   --->   Operation 1186 'load' 'weight_l_load_28' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1187 [3/3] (1.35ns)   --->   "%weight_l_load_29 = load i16* %weight_l_addr_41, align 2" [lstm_kernel.c:366]   --->   Operation 1187 'load' 'weight_l_load_29' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1188 [1/3] (1.35ns)   --->   "%lstm_state_load_30 = load i16* %lstm_state_addr_34, align 2" [lstm_kernel.c:366]   --->   Operation 1188 'load' 'lstm_state_load_30' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1189 [1/3] (1.35ns)   --->   "%lstm_state_load_32 = load i16* %lstm_state_addr_36, align 2" [lstm_kernel.c:366]   --->   Operation 1189 'load' 'lstm_state_load_32' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1190 [2/3] (1.35ns)   --->   "%lstm_state_load_34 = load i16* %lstm_state_addr_38, align 2" [lstm_kernel.c:366]   --->   Operation 1190 'load' 'lstm_state_load_34' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1191 [2/3] (1.35ns)   --->   "%lstm_state_load_35 = load i16* %lstm_state_addr_39, align 2" [lstm_kernel.c:366]   --->   Operation 1191 'load' 'lstm_state_load_35' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1192 [3/3] (1.35ns)   --->   "%lstm_state_load_36 = load i16* %lstm_state_addr_40, align 2" [lstm_kernel.c:366]   --->   Operation 1192 'load' 'lstm_state_load_36' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_113 : Operation 1193 [3/3] (1.35ns)   --->   "%lstm_state_load_38 = load i16* %lstm_state_addr_42, align 2" [lstm_kernel.c:366]   --->   Operation 1193 'load' 'lstm_state_load_38' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 114 <SV = 57> <Delay = 1.35>
ST_114 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln366_6 = sext i12 %add_ln366_28 to i64" [lstm_kernel.c:366]   --->   Operation 1194 'sext' 'sext_ln366_6' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1195 [1/1] (0.00ns)   --->   "%weight_l_addr_42 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_6" [lstm_kernel.c:366]   --->   Operation 1195 'getelementptr' 'weight_l_addr_42' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln366_7 = sext i12 %add_ln366_29 to i64" [lstm_kernel.c:366]   --->   Operation 1196 'sext' 'sext_ln366_7' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1197 [1/1] (0.00ns)   --->   "%weight_l_addr_43 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_7" [lstm_kernel.c:366]   --->   Operation 1197 'getelementptr' 'weight_l_addr_43' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1198 [1/1] (0.96ns)   --->   "%add_ln366_30 = add i12 %add_ln366_21, 12" [lstm_kernel.c:366]   --->   Operation 1198 'add' 'add_ln366_30' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1199 [1/1] (0.96ns)   --->   "%add_ln366_31 = add i12 %add_ln366_21, 13" [lstm_kernel.c:366]   --->   Operation 1199 'add' 'add_ln366_31' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln366_11 = zext i5 %add_ln366_38 to i64" [lstm_kernel.c:366]   --->   Operation 1200 'zext' 'zext_ln366_11' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1201 [1/1] (0.00ns)   --->   "%lstm_state_addr_29 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_11" [lstm_kernel.c:366]   --->   Operation 1201 'getelementptr' 'lstm_state_addr_29' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln366_13 = zext i6 %add_ln366_39 to i64" [lstm_kernel.c:366]   --->   Operation 1202 'zext' 'zext_ln366_13' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1203 [1/1] (0.00ns)   --->   "%lstm_state_addr_33 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_13" [lstm_kernel.c:366]   --->   Operation 1203 'getelementptr' 'lstm_state_addr_33' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1204 [1/1] (0.88ns)   --->   "%add_ln366_40 = add i6 %zext_ln366_7, -20" [lstm_kernel.c:366]   --->   Operation 1204 'add' 'add_ln366_40' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1205 [1/1] (1.01ns)   --->   "%add_ln366_5 = add i16 %weight_l_load_24, %lstm_state_load_24" [lstm_kernel.c:366]   --->   Operation 1205 'add' 'add_ln366_5' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln367_4 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_5, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1206 'partselect' 'trunc_ln367_4' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1207 [3/3] (1.35ns)   --->   "%lstm_state_load_25 = load i16* %lstm_state_addr_29, align 2" [lstm_kernel.c:366]   --->   Operation 1207 'load' 'lstm_state_load_25' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1208 [1/3] (1.35ns)   --->   "%weight_l_load_26 = load i16* %weight_l_addr_38, align 4" [lstm_kernel.c:366]   --->   Operation 1208 'load' 'weight_l_load_26' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1209 [1/3] (1.35ns)   --->   "%weight_l_load_27 = load i16* %weight_l_addr_39, align 2" [lstm_kernel.c:366]   --->   Operation 1209 'load' 'weight_l_load_27' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1210 [2/3] (1.35ns)   --->   "%weight_l_load_28 = load i16* %weight_l_addr_40, align 8" [lstm_kernel.c:366]   --->   Operation 1210 'load' 'weight_l_load_28' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1211 [2/3] (1.35ns)   --->   "%weight_l_load_29 = load i16* %weight_l_addr_41, align 2" [lstm_kernel.c:366]   --->   Operation 1211 'load' 'weight_l_load_29' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1212 [3/3] (1.35ns)   --->   "%lstm_state_load_29 = load i16* %lstm_state_addr_33, align 2" [lstm_kernel.c:366]   --->   Operation 1212 'load' 'lstm_state_load_29' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1213 [3/3] (1.35ns)   --->   "%weight_l_load_30 = load i16* %weight_l_addr_42, align 4" [lstm_kernel.c:366]   --->   Operation 1213 'load' 'weight_l_load_30' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1214 [3/3] (1.35ns)   --->   "%weight_l_load_31 = load i16* %weight_l_addr_43, align 2" [lstm_kernel.c:366]   --->   Operation 1214 'load' 'weight_l_load_31' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1215 [1/3] (1.35ns)   --->   "%lstm_state_load_34 = load i16* %lstm_state_addr_38, align 2" [lstm_kernel.c:366]   --->   Operation 1215 'load' 'lstm_state_load_34' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1216 [1/3] (1.35ns)   --->   "%lstm_state_load_35 = load i16* %lstm_state_addr_39, align 2" [lstm_kernel.c:366]   --->   Operation 1216 'load' 'lstm_state_load_35' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1217 [2/3] (1.35ns)   --->   "%lstm_state_load_36 = load i16* %lstm_state_addr_40, align 2" [lstm_kernel.c:366]   --->   Operation 1217 'load' 'lstm_state_load_36' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_114 : Operation 1218 [2/3] (1.35ns)   --->   "%lstm_state_load_38 = load i16* %lstm_state_addr_42, align 2" [lstm_kernel.c:366]   --->   Operation 1218 'load' 'lstm_state_load_38' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 115 <SV = 58> <Delay = 1.35>
ST_115 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln366_8 = sext i12 %add_ln366_30 to i64" [lstm_kernel.c:366]   --->   Operation 1219 'sext' 'sext_ln366_8' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1220 [1/1] (0.00ns)   --->   "%weight_l_addr_44 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_8" [lstm_kernel.c:366]   --->   Operation 1220 'getelementptr' 'weight_l_addr_44' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln366_9 = sext i12 %add_ln366_31 to i64" [lstm_kernel.c:366]   --->   Operation 1221 'sext' 'sext_ln366_9' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1222 [1/1] (0.00ns)   --->   "%weight_l_addr_45 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_9" [lstm_kernel.c:366]   --->   Operation 1222 'getelementptr' 'weight_l_addr_45' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1223 [1/1] (0.96ns)   --->   "%add_ln366_32 = add i12 %add_ln366_21, 14" [lstm_kernel.c:366]   --->   Operation 1223 'add' 'add_ln366_32' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1224 [1/1] (0.96ns)   --->   "%add_ln366_33 = add i12 %add_ln366_21, 15" [lstm_kernel.c:366]   --->   Operation 1224 'add' 'add_ln366_33' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln366_14 = zext i6 %add_ln366_40 to i64" [lstm_kernel.c:366]   --->   Operation 1225 'zext' 'zext_ln366_14' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1226 [1/1] (0.00ns)   --->   "%lstm_state_addr_35 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_14" [lstm_kernel.c:366]   --->   Operation 1226 'getelementptr' 'lstm_state_addr_35' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln366_18 = sext i5 %add_ln366_38 to i6" [lstm_kernel.c:366]   --->   Operation 1227 'sext' 'sext_ln366_18' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln366_15 = zext i6 %sext_ln366_18 to i64" [lstm_kernel.c:366]   --->   Operation 1228 'zext' 'zext_ln366_15' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1229 [1/1] (0.00ns)   --->   "%lstm_state_addr_37 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_15" [lstm_kernel.c:366]   --->   Operation 1229 'getelementptr' 'lstm_state_addr_37' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1230 [1/1] (0.89ns)   --->   "%add_ln366_41 = add i7 %zext_ln362, -60" [lstm_kernel.c:366]   --->   Operation 1230 'add' 'add_ln366_41' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1231 [1/1] (0.89ns)   --->   "%add_ln366_42 = add i7 %zext_ln362, -52" [lstm_kernel.c:366]   --->   Operation 1231 'add' 'add_ln366_42' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1232 [2/3] (1.35ns)   --->   "%lstm_state_load_25 = load i16* %lstm_state_addr_29, align 2" [lstm_kernel.c:366]   --->   Operation 1232 'load' 'lstm_state_load_25' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1233 [1/1] (1.01ns)   --->   "%add_ln366_7 = add i16 %weight_l_load_26, %lstm_state_load_26" [lstm_kernel.c:366]   --->   Operation 1233 'add' 'add_ln366_7' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln367_6 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_7, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1234 'partselect' 'trunc_ln367_6' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1235 [1/1] (1.01ns)   --->   "%add_ln366_8 = add i16 %weight_l_load_27, %lstm_state_load_27" [lstm_kernel.c:366]   --->   Operation 1235 'add' 'add_ln366_8' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln367_7 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_8, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1236 'partselect' 'trunc_ln367_7' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1237 [1/3] (1.35ns)   --->   "%weight_l_load_28 = load i16* %weight_l_addr_40, align 8" [lstm_kernel.c:366]   --->   Operation 1237 'load' 'weight_l_load_28' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1238 [1/3] (1.35ns)   --->   "%weight_l_load_29 = load i16* %weight_l_addr_41, align 2" [lstm_kernel.c:366]   --->   Operation 1238 'load' 'weight_l_load_29' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1239 [2/3] (1.35ns)   --->   "%lstm_state_load_29 = load i16* %lstm_state_addr_33, align 2" [lstm_kernel.c:366]   --->   Operation 1239 'load' 'lstm_state_load_29' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1240 [2/3] (1.35ns)   --->   "%weight_l_load_30 = load i16* %weight_l_addr_42, align 4" [lstm_kernel.c:366]   --->   Operation 1240 'load' 'weight_l_load_30' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1241 [2/3] (1.35ns)   --->   "%weight_l_load_31 = load i16* %weight_l_addr_43, align 2" [lstm_kernel.c:366]   --->   Operation 1241 'load' 'weight_l_load_31' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1242 [3/3] (1.35ns)   --->   "%lstm_state_load_31 = load i16* %lstm_state_addr_35, align 2" [lstm_kernel.c:366]   --->   Operation 1242 'load' 'lstm_state_load_31' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1243 [3/3] (1.35ns)   --->   "%weight_l_load_32 = load i16* %weight_l_addr_44, align 8" [lstm_kernel.c:366]   --->   Operation 1243 'load' 'weight_l_load_32' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1244 [3/3] (1.35ns)   --->   "%weight_l_load_33 = load i16* %weight_l_addr_45, align 2" [lstm_kernel.c:366]   --->   Operation 1244 'load' 'weight_l_load_33' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1245 [3/3] (1.35ns)   --->   "%lstm_state_load_33 = load i16* %lstm_state_addr_37, align 2" [lstm_kernel.c:366]   --->   Operation 1245 'load' 'lstm_state_load_33' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1246 [1/3] (1.35ns)   --->   "%lstm_state_load_36 = load i16* %lstm_state_addr_40, align 2" [lstm_kernel.c:366]   --->   Operation 1246 'load' 'lstm_state_load_36' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_115 : Operation 1247 [1/3] (1.35ns)   --->   "%lstm_state_load_38 = load i16* %lstm_state_addr_42, align 2" [lstm_kernel.c:366]   --->   Operation 1247 'load' 'lstm_state_load_38' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 116 <SV = 59> <Delay = 1.35>
ST_116 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln366_10 = sext i12 %add_ln366_32 to i64" [lstm_kernel.c:366]   --->   Operation 1248 'sext' 'sext_ln366_10' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1249 [1/1] (0.00ns)   --->   "%weight_l_addr_46 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_10" [lstm_kernel.c:366]   --->   Operation 1249 'getelementptr' 'weight_l_addr_46' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln366_11 = sext i12 %add_ln366_33 to i64" [lstm_kernel.c:366]   --->   Operation 1250 'sext' 'sext_ln366_11' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1251 [1/1] (0.00ns)   --->   "%weight_l_addr_47 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_11" [lstm_kernel.c:366]   --->   Operation 1251 'getelementptr' 'weight_l_addr_47' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1252 [1/1] (0.96ns)   --->   "%add_ln366_34 = add i12 %add_ln366_21, 16" [lstm_kernel.c:366]   --->   Operation 1252 'add' 'add_ln366_34' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1253 [1/1] (0.96ns)   --->   "%add_ln366_35 = add i12 %add_ln366_21, 17" [lstm_kernel.c:366]   --->   Operation 1253 'add' 'add_ln366_35' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln366_17 = zext i7 %add_ln366_41 to i64" [lstm_kernel.c:366]   --->   Operation 1254 'zext' 'zext_ln366_17' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1255 [1/1] (0.00ns)   --->   "%lstm_state_addr_41 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_17" [lstm_kernel.c:366]   --->   Operation 1255 'getelementptr' 'lstm_state_addr_41' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln366_18 = zext i7 %add_ln366_42 to i64" [lstm_kernel.c:366]   --->   Operation 1256 'zext' 'zext_ln366_18' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1257 [1/1] (0.00ns)   --->   "%lstm_state_addr_43 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_18" [lstm_kernel.c:366]   --->   Operation 1257 'getelementptr' 'lstm_state_addr_43' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1258 [1/3] (1.35ns)   --->   "%lstm_state_load_25 = load i16* %lstm_state_addr_29, align 2" [lstm_kernel.c:366]   --->   Operation 1258 'load' 'lstm_state_load_25' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1259 [1/1] (1.01ns)   --->   "%add_ln366_9 = add i16 %weight_l_load_28, %lstm_state_load_28" [lstm_kernel.c:366]   --->   Operation 1259 'add' 'add_ln366_9' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1260 [1/1] (0.00ns)   --->   "%trunc_ln367_8 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_9, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1260 'partselect' 'trunc_ln367_8' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1261 [1/3] (1.35ns)   --->   "%lstm_state_load_29 = load i16* %lstm_state_addr_33, align 2" [lstm_kernel.c:366]   --->   Operation 1261 'load' 'lstm_state_load_29' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1262 [1/3] (1.35ns)   --->   "%weight_l_load_30 = load i16* %weight_l_addr_42, align 4" [lstm_kernel.c:366]   --->   Operation 1262 'load' 'weight_l_load_30' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1263 [1/3] (1.35ns)   --->   "%weight_l_load_31 = load i16* %weight_l_addr_43, align 2" [lstm_kernel.c:366]   --->   Operation 1263 'load' 'weight_l_load_31' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1264 [2/3] (1.35ns)   --->   "%lstm_state_load_31 = load i16* %lstm_state_addr_35, align 2" [lstm_kernel.c:366]   --->   Operation 1264 'load' 'lstm_state_load_31' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1265 [2/3] (1.35ns)   --->   "%weight_l_load_32 = load i16* %weight_l_addr_44, align 8" [lstm_kernel.c:366]   --->   Operation 1265 'load' 'weight_l_load_32' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1266 [2/3] (1.35ns)   --->   "%weight_l_load_33 = load i16* %weight_l_addr_45, align 2" [lstm_kernel.c:366]   --->   Operation 1266 'load' 'weight_l_load_33' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1267 [2/3] (1.35ns)   --->   "%lstm_state_load_33 = load i16* %lstm_state_addr_37, align 2" [lstm_kernel.c:366]   --->   Operation 1267 'load' 'lstm_state_load_33' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1268 [3/3] (1.35ns)   --->   "%weight_l_load_34 = load i16* %weight_l_addr_46, align 4" [lstm_kernel.c:366]   --->   Operation 1268 'load' 'weight_l_load_34' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1269 [3/3] (1.35ns)   --->   "%weight_l_load_35 = load i16* %weight_l_addr_47, align 2" [lstm_kernel.c:366]   --->   Operation 1269 'load' 'weight_l_load_35' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1270 [3/3] (1.35ns)   --->   "%lstm_state_load_37 = load i16* %lstm_state_addr_41, align 2" [lstm_kernel.c:366]   --->   Operation 1270 'load' 'lstm_state_load_37' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_116 : Operation 1271 [3/3] (1.35ns)   --->   "%lstm_state_load_39 = load i16* %lstm_state_addr_43, align 2" [lstm_kernel.c:366]   --->   Operation 1271 'load' 'lstm_state_load_39' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 117 <SV = 60> <Delay = 1.35>
ST_117 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln366_12 = sext i12 %add_ln366_34 to i64" [lstm_kernel.c:366]   --->   Operation 1272 'sext' 'sext_ln366_12' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1273 [1/1] (0.00ns)   --->   "%weight_l_addr_48 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_12" [lstm_kernel.c:366]   --->   Operation 1273 'getelementptr' 'weight_l_addr_48' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln366_13 = sext i12 %add_ln366_35 to i64" [lstm_kernel.c:366]   --->   Operation 1274 'sext' 'sext_ln366_13' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1275 [1/1] (0.00ns)   --->   "%weight_l_addr_49 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_13" [lstm_kernel.c:366]   --->   Operation 1275 'getelementptr' 'weight_l_addr_49' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1276 [1/1] (0.96ns)   --->   "%add_ln366_36 = add i12 %add_ln366_21, 18" [lstm_kernel.c:366]   --->   Operation 1276 'add' 'add_ln366_36' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1277 [1/1] (0.96ns)   --->   "%add_ln366_37 = add i12 %add_ln366_21, 19" [lstm_kernel.c:366]   --->   Operation 1277 'add' 'add_ln366_37' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln367 = sext i11 %trunc_ln2 to i16" [lstm_kernel.c:367]   --->   Operation 1278 'sext' 'sext_ln367' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1279 [1/1] (1.35ns)   --->   "store i16 %sext_ln367, i16* %lstm_state_addr_24, align 2" [lstm_kernel.c:367]   --->   Operation 1279 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln367_1 = sext i11 %trunc_ln367_1 to i16" [lstm_kernel.c:367]   --->   Operation 1280 'sext' 'sext_ln367_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1281 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_1, i16* %lstm_state_addr_25, align 2" [lstm_kernel.c:367]   --->   Operation 1281 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1282 [1/1] (1.01ns)   --->   "%add_ln366_6 = add i16 %weight_l_load_25, %lstm_state_load_25" [lstm_kernel.c:366]   --->   Operation 1282 'add' 'add_ln366_6' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln367_5 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_6, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1283 'partselect' 'trunc_ln367_5' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1284 [1/1] (1.01ns)   --->   "%add_ln366_10 = add i16 %weight_l_load_29, %lstm_state_load_29" [lstm_kernel.c:366]   --->   Operation 1284 'add' 'add_ln366_10' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln367_9 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_10, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1285 'partselect' 'trunc_ln367_9' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1286 [1/1] (1.01ns)   --->   "%add_ln366_11 = add i16 %weight_l_load_30, %lstm_state_load_30" [lstm_kernel.c:366]   --->   Operation 1286 'add' 'add_ln366_11' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln367_s = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_11, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1287 'partselect' 'trunc_ln367_s' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1288 [1/3] (1.35ns)   --->   "%lstm_state_load_31 = load i16* %lstm_state_addr_35, align 2" [lstm_kernel.c:366]   --->   Operation 1288 'load' 'lstm_state_load_31' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1289 [1/3] (1.35ns)   --->   "%weight_l_load_32 = load i16* %weight_l_addr_44, align 8" [lstm_kernel.c:366]   --->   Operation 1289 'load' 'weight_l_load_32' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1290 [1/3] (1.35ns)   --->   "%weight_l_load_33 = load i16* %weight_l_addr_45, align 2" [lstm_kernel.c:366]   --->   Operation 1290 'load' 'weight_l_load_33' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1291 [1/3] (1.35ns)   --->   "%lstm_state_load_33 = load i16* %lstm_state_addr_37, align 2" [lstm_kernel.c:366]   --->   Operation 1291 'load' 'lstm_state_load_33' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1292 [2/3] (1.35ns)   --->   "%weight_l_load_34 = load i16* %weight_l_addr_46, align 4" [lstm_kernel.c:366]   --->   Operation 1292 'load' 'weight_l_load_34' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1293 [2/3] (1.35ns)   --->   "%weight_l_load_35 = load i16* %weight_l_addr_47, align 2" [lstm_kernel.c:366]   --->   Operation 1293 'load' 'weight_l_load_35' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1294 [3/3] (1.35ns)   --->   "%weight_l_load_36 = load i16* %weight_l_addr_48, align 8" [lstm_kernel.c:366]   --->   Operation 1294 'load' 'weight_l_load_36' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1295 [3/3] (1.35ns)   --->   "%weight_l_load_37 = load i16* %weight_l_addr_49, align 2" [lstm_kernel.c:366]   --->   Operation 1295 'load' 'weight_l_load_37' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1296 [2/3] (1.35ns)   --->   "%lstm_state_load_37 = load i16* %lstm_state_addr_41, align 2" [lstm_kernel.c:366]   --->   Operation 1296 'load' 'lstm_state_load_37' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_117 : Operation 1297 [2/3] (1.35ns)   --->   "%lstm_state_load_39 = load i16* %lstm_state_addr_43, align 2" [lstm_kernel.c:366]   --->   Operation 1297 'load' 'lstm_state_load_39' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 118 <SV = 61> <Delay = 1.35>
ST_118 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln366_14 = sext i12 %add_ln366_36 to i64" [lstm_kernel.c:366]   --->   Operation 1298 'sext' 'sext_ln366_14' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1299 [1/1] (0.00ns)   --->   "%weight_l_addr_50 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_14" [lstm_kernel.c:366]   --->   Operation 1299 'getelementptr' 'weight_l_addr_50' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln366_15 = sext i12 %add_ln366_37 to i64" [lstm_kernel.c:366]   --->   Operation 1300 'sext' 'sext_ln366_15' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1301 [1/1] (0.00ns)   --->   "%weight_l_addr_51 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_15" [lstm_kernel.c:366]   --->   Operation 1301 'getelementptr' 'weight_l_addr_51' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln367_2 = sext i11 %trunc_ln367_2 to i16" [lstm_kernel.c:367]   --->   Operation 1302 'sext' 'sext_ln367_2' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1303 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_2, i16* %lstm_state_addr_26, align 2" [lstm_kernel.c:367]   --->   Operation 1303 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_118 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln367_3 = sext i11 %trunc_ln367_3 to i16" [lstm_kernel.c:367]   --->   Operation 1304 'sext' 'sext_ln367_3' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1305 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_3, i16* %lstm_state_addr_27, align 2" [lstm_kernel.c:367]   --->   Operation 1305 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_118 : Operation 1306 [1/1] (1.01ns)   --->   "%add_ln366_12 = add i16 %weight_l_load_31, %lstm_state_load_31" [lstm_kernel.c:366]   --->   Operation 1306 'add' 'add_ln366_12' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln367_10 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_12, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1307 'partselect' 'trunc_ln367_10' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1308 [1/1] (1.01ns)   --->   "%add_ln366_13 = add i16 %weight_l_load_32, %lstm_state_load_32" [lstm_kernel.c:366]   --->   Operation 1308 'add' 'add_ln366_13' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1309 [1/1] (0.00ns)   --->   "%trunc_ln367_11 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_13, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1309 'partselect' 'trunc_ln367_11' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1310 [1/1] (1.01ns)   --->   "%add_ln366_14 = add i16 %weight_l_load_33, %lstm_state_load_33" [lstm_kernel.c:366]   --->   Operation 1310 'add' 'add_ln366_14' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln367_12 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_14, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1311 'partselect' 'trunc_ln367_12' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1312 [1/3] (1.35ns)   --->   "%weight_l_load_34 = load i16* %weight_l_addr_46, align 4" [lstm_kernel.c:366]   --->   Operation 1312 'load' 'weight_l_load_34' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_118 : Operation 1313 [1/3] (1.35ns)   --->   "%weight_l_load_35 = load i16* %weight_l_addr_47, align 2" [lstm_kernel.c:366]   --->   Operation 1313 'load' 'weight_l_load_35' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_118 : Operation 1314 [2/3] (1.35ns)   --->   "%weight_l_load_36 = load i16* %weight_l_addr_48, align 8" [lstm_kernel.c:366]   --->   Operation 1314 'load' 'weight_l_load_36' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_118 : Operation 1315 [2/3] (1.35ns)   --->   "%weight_l_load_37 = load i16* %weight_l_addr_49, align 2" [lstm_kernel.c:366]   --->   Operation 1315 'load' 'weight_l_load_37' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_118 : Operation 1316 [1/3] (1.35ns)   --->   "%lstm_state_load_37 = load i16* %lstm_state_addr_41, align 2" [lstm_kernel.c:366]   --->   Operation 1316 'load' 'lstm_state_load_37' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_118 : Operation 1317 [3/3] (1.35ns)   --->   "%weight_l_load_38 = load i16* %weight_l_addr_50, align 4" [lstm_kernel.c:366]   --->   Operation 1317 'load' 'weight_l_load_38' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_118 : Operation 1318 [3/3] (1.35ns)   --->   "%weight_l_load_39 = load i16* %weight_l_addr_51, align 2" [lstm_kernel.c:366]   --->   Operation 1318 'load' 'weight_l_load_39' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_118 : Operation 1319 [1/3] (1.35ns)   --->   "%lstm_state_load_39 = load i16* %lstm_state_addr_43, align 2" [lstm_kernel.c:366]   --->   Operation 1319 'load' 'lstm_state_load_39' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 119 <SV = 62> <Delay = 1.35>
ST_119 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln367_4 = sext i11 %trunc_ln367_4 to i16" [lstm_kernel.c:367]   --->   Operation 1320 'sext' 'sext_ln367_4' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1321 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_4, i16* %lstm_state_addr_28, align 2" [lstm_kernel.c:367]   --->   Operation 1321 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_119 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln367_5 = sext i11 %trunc_ln367_5 to i16" [lstm_kernel.c:367]   --->   Operation 1322 'sext' 'sext_ln367_5' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1323 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_5, i16* %lstm_state_addr_29, align 2" [lstm_kernel.c:367]   --->   Operation 1323 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_119 : Operation 1324 [1/1] (1.01ns)   --->   "%add_ln366_15 = add i16 %weight_l_load_34, %lstm_state_load_34" [lstm_kernel.c:366]   --->   Operation 1324 'add' 'add_ln366_15' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln367_13 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_15, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1325 'partselect' 'trunc_ln367_13' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1326 [1/1] (1.01ns)   --->   "%add_ln366_16 = add i16 %weight_l_load_35, %lstm_state_load_35" [lstm_kernel.c:366]   --->   Operation 1326 'add' 'add_ln366_16' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1327 [1/1] (0.00ns)   --->   "%trunc_ln367_14 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_16, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1327 'partselect' 'trunc_ln367_14' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1328 [1/3] (1.35ns)   --->   "%weight_l_load_36 = load i16* %weight_l_addr_48, align 8" [lstm_kernel.c:366]   --->   Operation 1328 'load' 'weight_l_load_36' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_119 : Operation 1329 [1/3] (1.35ns)   --->   "%weight_l_load_37 = load i16* %weight_l_addr_49, align 2" [lstm_kernel.c:366]   --->   Operation 1329 'load' 'weight_l_load_37' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_119 : Operation 1330 [2/3] (1.35ns)   --->   "%weight_l_load_38 = load i16* %weight_l_addr_50, align 4" [lstm_kernel.c:366]   --->   Operation 1330 'load' 'weight_l_load_38' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_119 : Operation 1331 [2/3] (1.35ns)   --->   "%weight_l_load_39 = load i16* %weight_l_addr_51, align 2" [lstm_kernel.c:366]   --->   Operation 1331 'load' 'weight_l_load_39' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 120 <SV = 63> <Delay = 1.35>
ST_120 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln367_6 = sext i11 %trunc_ln367_6 to i16" [lstm_kernel.c:367]   --->   Operation 1332 'sext' 'sext_ln367_6' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1333 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_6, i16* %lstm_state_addr_30, align 2" [lstm_kernel.c:367]   --->   Operation 1333 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_120 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln367_7 = sext i11 %trunc_ln367_7 to i16" [lstm_kernel.c:367]   --->   Operation 1334 'sext' 'sext_ln367_7' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1335 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_7, i16* %lstm_state_addr_31, align 2" [lstm_kernel.c:367]   --->   Operation 1335 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_120 : Operation 1336 [1/1] (1.01ns)   --->   "%add_ln366_17 = add i16 %weight_l_load_36, %lstm_state_load_36" [lstm_kernel.c:366]   --->   Operation 1336 'add' 'add_ln366_17' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln367_15 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_17, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1337 'partselect' 'trunc_ln367_15' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1338 [1/1] (1.01ns)   --->   "%add_ln366_18 = add i16 %weight_l_load_37, %lstm_state_load_37" [lstm_kernel.c:366]   --->   Operation 1338 'add' 'add_ln366_18' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln367_16 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_18, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1339 'partselect' 'trunc_ln367_16' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1340 [1/3] (1.35ns)   --->   "%weight_l_load_38 = load i16* %weight_l_addr_50, align 4" [lstm_kernel.c:366]   --->   Operation 1340 'load' 'weight_l_load_38' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_120 : Operation 1341 [1/3] (1.35ns)   --->   "%weight_l_load_39 = load i16* %weight_l_addr_51, align 2" [lstm_kernel.c:366]   --->   Operation 1341 'load' 'weight_l_load_39' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 121 <SV = 64> <Delay = 1.35>
ST_121 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln367_8 = sext i11 %trunc_ln367_8 to i16" [lstm_kernel.c:367]   --->   Operation 1342 'sext' 'sext_ln367_8' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1343 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_8, i16* %lstm_state_addr_32, align 2" [lstm_kernel.c:367]   --->   Operation 1343 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_121 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln367_9 = sext i11 %trunc_ln367_9 to i16" [lstm_kernel.c:367]   --->   Operation 1344 'sext' 'sext_ln367_9' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1345 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_9, i16* %lstm_state_addr_33, align 2" [lstm_kernel.c:367]   --->   Operation 1345 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_121 : Operation 1346 [1/1] (1.01ns)   --->   "%add_ln366_19 = add i16 %weight_l_load_38, %lstm_state_load_38" [lstm_kernel.c:366]   --->   Operation 1346 'add' 'add_ln366_19' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln367_17 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_19, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1347 'partselect' 'trunc_ln367_17' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1348 [1/1] (1.01ns)   --->   "%add_ln366_20 = add i16 %weight_l_load_39, %lstm_state_load_39" [lstm_kernel.c:366]   --->   Operation 1348 'add' 'add_ln366_20' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1349 [1/1] (0.00ns)   --->   "%trunc_ln367_18 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_20, i32 5, i32 15)" [lstm_kernel.c:367]   --->   Operation 1349 'partselect' 'trunc_ln367_18' <Predicate = true> <Delay = 0.00>

State 122 <SV = 65> <Delay = 1.35>
ST_122 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln367_10 = sext i11 %trunc_ln367_s to i16" [lstm_kernel.c:367]   --->   Operation 1350 'sext' 'sext_ln367_10' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1351 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_10, i16* %lstm_state_addr_34, align 2" [lstm_kernel.c:367]   --->   Operation 1351 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_122 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln367_11 = sext i11 %trunc_ln367_10 to i16" [lstm_kernel.c:367]   --->   Operation 1352 'sext' 'sext_ln367_11' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1353 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_11, i16* %lstm_state_addr_35, align 2" [lstm_kernel.c:367]   --->   Operation 1353 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 123 <SV = 66> <Delay = 1.35>
ST_123 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln367_12 = sext i11 %trunc_ln367_11 to i16" [lstm_kernel.c:367]   --->   Operation 1354 'sext' 'sext_ln367_12' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1355 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_12, i16* %lstm_state_addr_36, align 2" [lstm_kernel.c:367]   --->   Operation 1355 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_123 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln367_13 = sext i11 %trunc_ln367_12 to i16" [lstm_kernel.c:367]   --->   Operation 1356 'sext' 'sext_ln367_13' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1357 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_13, i16* %lstm_state_addr_37, align 2" [lstm_kernel.c:367]   --->   Operation 1357 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 124 <SV = 67> <Delay = 1.35>
ST_124 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln367_14 = sext i11 %trunc_ln367_13 to i16" [lstm_kernel.c:367]   --->   Operation 1358 'sext' 'sext_ln367_14' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1359 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_14, i16* %lstm_state_addr_38, align 2" [lstm_kernel.c:367]   --->   Operation 1359 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_124 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln367_15 = sext i11 %trunc_ln367_14 to i16" [lstm_kernel.c:367]   --->   Operation 1360 'sext' 'sext_ln367_15' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1361 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_15, i16* %lstm_state_addr_39, align 2" [lstm_kernel.c:367]   --->   Operation 1361 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 125 <SV = 68> <Delay = 1.35>
ST_125 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln367_16 = sext i11 %trunc_ln367_15 to i16" [lstm_kernel.c:367]   --->   Operation 1362 'sext' 'sext_ln367_16' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1363 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_16, i16* %lstm_state_addr_40, align 2" [lstm_kernel.c:367]   --->   Operation 1363 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_125 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln367_17 = sext i11 %trunc_ln367_16 to i16" [lstm_kernel.c:367]   --->   Operation 1364 'sext' 'sext_ln367_17' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1365 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_17, i16* %lstm_state_addr_41, align 2" [lstm_kernel.c:367]   --->   Operation 1365 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 126 <SV = 69> <Delay = 1.35>
ST_126 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [lstm_kernel.c:362]   --->   Operation 1366 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_kernel.c:363]   --->   Operation 1367 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln367_18 = sext i11 %trunc_ln367_17 to i16" [lstm_kernel.c:367]   --->   Operation 1368 'sext' 'sext_ln367_18' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1369 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_18, i16* %lstm_state_addr_42, align 2" [lstm_kernel.c:367]   --->   Operation 1369 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_126 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln367_19 = sext i11 %trunc_ln367_18 to i16" [lstm_kernel.c:367]   --->   Operation 1370 'sext' 'sext_ln367_19' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1371 [1/1] (1.35ns)   --->   "store i16 %sext_ln367_19, i16* %lstm_state_addr_43, align 2" [lstm_kernel.c:367]   --->   Operation 1371 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_126 : Operation 1372 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1) nounwind" [lstm_kernel.c:369]   --->   Operation 1372 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1373 [1/1] (0.00ns)   --->   "br label %.preheader1" [lstm_kernel.c:362]   --->   Operation 1373 'br' <Predicate = true> <Delay = 0.00>

State 127 <SV = 51> <Delay = 0.75>
ST_127 : Operation 1374 [1/1] (0.75ns)   --->   "br label %.preheader" [lstm_kernel.c:371]   --->   Operation 1374 'br' <Predicate = true> <Delay = 0.75>

State 128 <SV = 52> <Delay = 1.35>
ST_128 : Operation 1375 [1/1] (0.00ns)   --->   "%j_6 = phi i5 [ %j_8, %hls_label_5_end ], [ 0, %.preheader.preheader ]"   --->   Operation 1375 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1376 [1/1] (0.87ns)   --->   "%icmp_ln371 = icmp eq i5 %j_6, -12" [lstm_kernel.c:371]   --->   Operation 1376 'icmp' 'icmp_ln371' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1377 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 1377 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1378 [1/1] (0.87ns)   --->   "%j_8 = add i5 %j_6, 1" [lstm_kernel.c:371]   --->   Operation 1378 'add' 'j_8' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1379 [1/1] (0.00ns)   --->   "br i1 %icmp_ln371, label %25, label %hls_label_5_begin" [lstm_kernel.c:371]   --->   Operation 1379 'br' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1380 [1/1] (0.00ns)   --->   "%tmp_45 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j_6, i2 0)" [lstm_kernel.c:373]   --->   Operation 1380 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_128 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln373_1 = zext i7 %tmp_45 to i64" [lstm_kernel.c:373]   --->   Operation 1381 'zext' 'zext_ln373_1' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_128 : Operation 1382 [1/1] (0.00ns)   --->   "%lstm_state_addr_1 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln373_1" [lstm_kernel.c:373]   --->   Operation 1382 'getelementptr' 'lstm_state_addr_1' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_128 : Operation 1383 [1/1] (0.00ns)   --->   "%or_ln382 = or i7 %tmp_45, 1" [lstm_kernel.c:382]   --->   Operation 1383 'or' 'or_ln382' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_128 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln382)" [lstm_kernel.c:382]   --->   Operation 1384 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_128 : Operation 1385 [1/1] (0.00ns)   --->   "%lstm_state_addr_4 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_46" [lstm_kernel.c:382]   --->   Operation 1385 'getelementptr' 'lstm_state_addr_4' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_128 : Operation 1386 [3/3] (1.35ns)   --->   "%lstm_state_load = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:373]   --->   Operation 1386 'load' 'lstm_state_load' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_128 : Operation 1387 [3/3] (1.35ns)   --->   "%lstm_state_load_6 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:382]   --->   Operation 1387 'load' 'lstm_state_load_6' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 129 <SV = 53> <Delay = 1.35>
ST_129 : Operation 1388 [1/1] (0.00ns)   --->   "%or_ln400 = or i7 %tmp_45, 3" [lstm_kernel.c:400]   --->   Operation 1388 'or' 'or_ln400' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_129 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_48 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln400)" [lstm_kernel.c:400]   --->   Operation 1389 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_129 : Operation 1390 [1/1] (0.00ns)   --->   "%lstm_state_addr_6 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_48" [lstm_kernel.c:400]   --->   Operation 1390 'getelementptr' 'lstm_state_addr_6' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_129 : Operation 1391 [2/3] (1.35ns)   --->   "%lstm_state_load = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:373]   --->   Operation 1391 'load' 'lstm_state_load' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_129 : Operation 1392 [2/3] (1.35ns)   --->   "%lstm_state_load_6 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:382]   --->   Operation 1392 'load' 'lstm_state_load_6' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_129 : Operation 1393 [3/3] (1.35ns)   --->   "%lstm_state_load_14 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:400]   --->   Operation 1393 'load' 'lstm_state_load_14' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 130 <SV = 54> <Delay = 1.35>
ST_130 : Operation 1394 [1/3] (1.35ns)   --->   "%lstm_state_load = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:373]   --->   Operation 1394 'load' 'lstm_state_load' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_130 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_49 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load, i32 10, i32 15)" [lstm_kernel.c:373]   --->   Operation 1395 'partselect' 'tmp_49' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_130 : Operation 1396 [1/3] (1.35ns)   --->   "%lstm_state_load_6 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:382]   --->   Operation 1396 'load' 'lstm_state_load_6' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_130 : Operation 1397 [1/1] (0.00ns)   --->   "%tmp_53 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_6, i32 10, i32 15)" [lstm_kernel.c:382]   --->   Operation 1397 'partselect' 'tmp_53' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_130 : Operation 1398 [2/3] (1.35ns)   --->   "%lstm_state_load_14 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:400]   --->   Operation 1398 'load' 'lstm_state_load_14' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 131 <SV = 55> <Delay = 1.35>
ST_131 : Operation 1399 [1/1] (0.87ns)   --->   "%icmp_ln373 = icmp sgt i6 %tmp_49, 0" [lstm_kernel.c:373]   --->   Operation 1399 'icmp' 'icmp_ln373' <Predicate = (!icmp_ln371)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1400 [1/1] (0.00ns)   --->   "br i1 %icmp_ln373, label %6, label %._crit_edge" [lstm_kernel.c:373]   --->   Operation 1400 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_131 : Operation 1401 [1/1] (1.35ns)   --->   "store i16 4095, i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:374]   --->   Operation 1401 'store' <Predicate = (!icmp_ln371 & icmp_ln373)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_131 : Operation 1402 [1/1] (0.00ns)   --->   "br label %._crit_edge" [lstm_kernel.c:374]   --->   Operation 1402 'br' <Predicate = (!icmp_ln371 & icmp_ln373)> <Delay = 0.00>
ST_131 : Operation 1403 [1/1] (0.87ns)   --->   "%icmp_ln382 = icmp sgt i6 %tmp_53, 0" [lstm_kernel.c:382]   --->   Operation 1403 'icmp' 'icmp_ln382' <Predicate = (!icmp_ln371)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1404 [1/1] (0.00ns)   --->   "br i1 %icmp_ln382, label %10, label %._crit_edge16" [lstm_kernel.c:382]   --->   Operation 1404 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_131 : Operation 1405 [1/1] (1.35ns)   --->   "store i16 4095, i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:383]   --->   Operation 1405 'store' <Predicate = (!icmp_ln371 & icmp_ln382)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_131 : Operation 1406 [1/1] (0.00ns)   --->   "br label %._crit_edge16" [lstm_kernel.c:383]   --->   Operation 1406 'br' <Predicate = (!icmp_ln371 & icmp_ln382)> <Delay = 0.00>
ST_131 : Operation 1407 [1/3] (1.35ns)   --->   "%lstm_state_load_14 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:400]   --->   Operation 1407 'load' 'lstm_state_load_14' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_131 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_61 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_14, i32 10, i32 15)" [lstm_kernel.c:400]   --->   Operation 1408 'partselect' 'tmp_61' <Predicate = (!icmp_ln371)> <Delay = 0.00>

State 132 <SV = 56> <Delay = 1.35>
ST_132 : Operation 1409 [3/3] (1.35ns)   --->   "%lstm_state_load_3 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:375]   --->   Operation 1409 'load' 'lstm_state_load_3' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_132 : Operation 1410 [1/1] (0.87ns)   --->   "%icmp_ln400 = icmp sgt i6 %tmp_61, 0" [lstm_kernel.c:400]   --->   Operation 1410 'icmp' 'icmp_ln400' <Predicate = (!icmp_ln371)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1411 [1/1] (0.00ns)   --->   "br i1 %icmp_ln400, label %18, label %._crit_edge28" [lstm_kernel.c:400]   --->   Operation 1411 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_132 : Operation 1412 [1/1] (1.35ns)   --->   "store i16 4096, i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:401]   --->   Operation 1412 'store' <Predicate = (!icmp_ln371 & icmp_ln400)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_132 : Operation 1413 [1/1] (0.00ns)   --->   "br label %._crit_edge28" [lstm_kernel.c:401]   --->   Operation 1413 'br' <Predicate = (!icmp_ln371 & icmp_ln400)> <Delay = 0.00>

State 133 <SV = 57> <Delay = 1.35>
ST_133 : Operation 1414 [2/3] (1.35ns)   --->   "%lstm_state_load_3 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:375]   --->   Operation 1414 'load' 'lstm_state_load_3' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_133 : Operation 1415 [3/3] (1.35ns)   --->   "%lstm_state_load_7 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:384]   --->   Operation 1415 'load' 'lstm_state_load_7' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_133 : Operation 1416 [3/3] (1.35ns)   --->   "%lstm_state_load_15 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:402]   --->   Operation 1416 'load' 'lstm_state_load_15' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 134 <SV = 58> <Delay = 1.35>
ST_134 : Operation 1417 [1/3] (1.35ns)   --->   "%lstm_state_load_3 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:375]   --->   Operation 1417 'load' 'lstm_state_load_3' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_134 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_51 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_3, i32 10, i32 15)" [lstm_kernel.c:375]   --->   Operation 1418 'partselect' 'tmp_51' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_134 : Operation 1419 [2/3] (1.35ns)   --->   "%lstm_state_load_7 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:384]   --->   Operation 1419 'load' 'lstm_state_load_7' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_134 : Operation 1420 [2/3] (1.35ns)   --->   "%lstm_state_load_15 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:402]   --->   Operation 1420 'load' 'lstm_state_load_15' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 135 <SV = 59> <Delay = 1.35>
ST_135 : Operation 1421 [1/1] (0.00ns)   --->   "%or_ln391 = or i7 %tmp_45, 2" [lstm_kernel.c:391]   --->   Operation 1421 'or' 'or_ln391' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_135 : Operation 1422 [1/1] (0.00ns)   --->   "%tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln391)" [lstm_kernel.c:391]   --->   Operation 1422 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_135 : Operation 1423 [1/1] (0.00ns)   --->   "%lstm_state_addr_5 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_47" [lstm_kernel.c:391]   --->   Operation 1423 'getelementptr' 'lstm_state_addr_5' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_135 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln375)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_3, i32 15)" [lstm_kernel.c:375]   --->   Operation 1424 'bitselect' 'tmp_50' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_135 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln375)   --->   "%xor_ln375 = xor i1 %tmp_50, true" [lstm_kernel.c:375]   --->   Operation 1425 'xor' 'xor_ln375' <Predicate = (!icmp_ln371)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1426 [1/1] (0.87ns)   --->   "%icmp_ln375 = icmp slt i6 %tmp_51, 1" [lstm_kernel.c:375]   --->   Operation 1426 'icmp' 'icmp_ln375' <Predicate = (!icmp_ln371)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1427 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln375 = and i1 %icmp_ln375, %xor_ln375" [lstm_kernel.c:375]   --->   Operation 1427 'and' 'and_ln375' <Predicate = (!icmp_ln371)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1428 [1/1] (0.00ns)   --->   "br i1 %and_ln375, label %7, label %._crit_edge11" [lstm_kernel.c:375]   --->   Operation 1428 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_135 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i16 %lstm_state_load_3 to i64" [lstm_kernel.c:376]   --->   Operation 1429 'zext' 'zext_ln376' <Predicate = (!icmp_ln371 & and_ln375)> <Delay = 0.00>
ST_135 : Operation 1430 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln376" [lstm_kernel.c:376]   --->   Operation 1430 'getelementptr' 'lut_sigmoid_addr' <Predicate = (!icmp_ln371 & and_ln375)> <Delay = 0.00>
ST_135 : Operation 1431 [2/2] (1.35ns)   --->   "%lut_sigmoid_load = load i12* %lut_sigmoid_addr, align 2" [lstm_kernel.c:376]   --->   Operation 1431 'load' 'lut_sigmoid_load' <Predicate = (!icmp_ln371 & and_ln375)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_135 : Operation 1432 [1/3] (1.35ns)   --->   "%lstm_state_load_7 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:384]   --->   Operation 1432 'load' 'lstm_state_load_7' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_135 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_55 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_7, i32 10, i32 15)" [lstm_kernel.c:384]   --->   Operation 1433 'partselect' 'tmp_55' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_135 : Operation 1434 [3/3] (1.35ns)   --->   "%lstm_state_load_10 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:391]   --->   Operation 1434 'load' 'lstm_state_load_10' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_135 : Operation 1435 [1/3] (1.35ns)   --->   "%lstm_state_load_15 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:402]   --->   Operation 1435 'load' 'lstm_state_load_15' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_135 : Operation 1436 [1/1] (0.00ns)   --->   "%tmp_63 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_15, i32 10, i32 15)" [lstm_kernel.c:402]   --->   Operation 1436 'partselect' 'tmp_63' <Predicate = (!icmp_ln371)> <Delay = 0.00>

State 136 <SV = 60> <Delay = 1.35>
ST_136 : Operation 1437 [1/2] (1.35ns)   --->   "%lut_sigmoid_load = load i12* %lut_sigmoid_addr, align 2" [lstm_kernel.c:376]   --->   Operation 1437 'load' 'lut_sigmoid_load' <Predicate = (!icmp_ln371 & and_ln375)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_136 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln384)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_7, i32 15)" [lstm_kernel.c:384]   --->   Operation 1438 'bitselect' 'tmp_54' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_136 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node and_ln384)   --->   "%xor_ln384 = xor i1 %tmp_54, true" [lstm_kernel.c:384]   --->   Operation 1439 'xor' 'xor_ln384' <Predicate = (!icmp_ln371)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1440 [1/1] (0.87ns)   --->   "%icmp_ln384 = icmp slt i6 %tmp_55, 1" [lstm_kernel.c:384]   --->   Operation 1440 'icmp' 'icmp_ln384' <Predicate = (!icmp_ln371)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1441 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln384 = and i1 %icmp_ln384, %xor_ln384" [lstm_kernel.c:384]   --->   Operation 1441 'and' 'and_ln384' <Predicate = (!icmp_ln371)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1442 [1/1] (0.00ns)   --->   "br i1 %and_ln384, label %11, label %._crit_edge17" [lstm_kernel.c:384]   --->   Operation 1442 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_136 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i16 %lstm_state_load_7 to i64" [lstm_kernel.c:385]   --->   Operation 1443 'zext' 'zext_ln385' <Predicate = (!icmp_ln371 & and_ln384)> <Delay = 0.00>
ST_136 : Operation 1444 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr_2 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln385" [lstm_kernel.c:385]   --->   Operation 1444 'getelementptr' 'lut_sigmoid_addr_2' <Predicate = (!icmp_ln371 & and_ln384)> <Delay = 0.00>
ST_136 : Operation 1445 [2/2] (1.35ns)   --->   "%lut_sigmoid_load_2 = load i12* %lut_sigmoid_addr_2, align 2" [lstm_kernel.c:385]   --->   Operation 1445 'load' 'lut_sigmoid_load_2' <Predicate = (!icmp_ln371 & and_ln384)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_136 : Operation 1446 [2/3] (1.35ns)   --->   "%lstm_state_load_10 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:391]   --->   Operation 1446 'load' 'lstm_state_load_10' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_136 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node and_ln402)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_15, i32 15)" [lstm_kernel.c:402]   --->   Operation 1447 'bitselect' 'tmp_62' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_136 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node and_ln402)   --->   "%xor_ln402 = xor i1 %tmp_62, true" [lstm_kernel.c:402]   --->   Operation 1448 'xor' 'xor_ln402' <Predicate = (!icmp_ln371)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1449 [1/1] (0.87ns)   --->   "%icmp_ln402 = icmp slt i6 %tmp_63, 1" [lstm_kernel.c:402]   --->   Operation 1449 'icmp' 'icmp_ln402' <Predicate = (!icmp_ln371)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1450 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln402 = and i1 %icmp_ln402, %xor_ln402" [lstm_kernel.c:402]   --->   Operation 1450 'and' 'and_ln402' <Predicate = (!icmp_ln371)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1451 [1/1] (0.00ns)   --->   "br i1 %and_ln402, label %19, label %._crit_edge29" [lstm_kernel.c:402]   --->   Operation 1451 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_136 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln403 = zext i16 %lstm_state_load_15 to i64" [lstm_kernel.c:403]   --->   Operation 1452 'zext' 'zext_ln403' <Predicate = (!icmp_ln371 & and_ln402)> <Delay = 0.00>
ST_136 : Operation 1453 [1/1] (0.00ns)   --->   "%lut_tanh_addr = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %zext_ln403" [lstm_kernel.c:403]   --->   Operation 1453 'getelementptr' 'lut_tanh_addr' <Predicate = (!icmp_ln371 & and_ln402)> <Delay = 0.00>
ST_136 : Operation 1454 [2/2] (1.35ns)   --->   "%lut_tanh_load = load i13* %lut_tanh_addr, align 2" [lstm_kernel.c:403]   --->   Operation 1454 'load' 'lut_tanh_load' <Predicate = (!icmp_ln371 & and_ln402)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>

State 137 <SV = 61> <Delay = 1.35>
ST_137 : Operation 1455 [1/1] (0.00ns)   --->   "%zext_ln376_1 = zext i12 %lut_sigmoid_load to i16" [lstm_kernel.c:376]   --->   Operation 1455 'zext' 'zext_ln376_1' <Predicate = (!icmp_ln371 & and_ln375)> <Delay = 0.00>
ST_137 : Operation 1456 [1/1] (1.35ns)   --->   "store i16 %zext_ln376_1, i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:376]   --->   Operation 1456 'store' <Predicate = (!icmp_ln371 & and_ln375)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_137 : Operation 1457 [1/1] (0.00ns)   --->   "br label %._crit_edge11" [lstm_kernel.c:376]   --->   Operation 1457 'br' <Predicate = (!icmp_ln371 & and_ln375)> <Delay = 0.00>
ST_137 : Operation 1458 [1/2] (1.35ns)   --->   "%lut_sigmoid_load_2 = load i12* %lut_sigmoid_addr_2, align 2" [lstm_kernel.c:385]   --->   Operation 1458 'load' 'lut_sigmoid_load_2' <Predicate = (!icmp_ln371 & and_ln384)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_137 : Operation 1459 [1/3] (1.35ns)   --->   "%lstm_state_load_10 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:391]   --->   Operation 1459 'load' 'lstm_state_load_10' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_137 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_57 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_10, i32 10, i32 15)" [lstm_kernel.c:391]   --->   Operation 1460 'partselect' 'tmp_57' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_137 : Operation 1461 [1/2] (1.35ns)   --->   "%lut_tanh_load = load i13* %lut_tanh_addr, align 2" [lstm_kernel.c:403]   --->   Operation 1461 'load' 'lut_tanh_load' <Predicate = (!icmp_ln371 & and_ln402)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>

State 138 <SV = 62> <Delay = 1.35>
ST_138 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln385_1 = zext i12 %lut_sigmoid_load_2 to i16" [lstm_kernel.c:385]   --->   Operation 1462 'zext' 'zext_ln385_1' <Predicate = (!icmp_ln371 & and_ln384)> <Delay = 0.00>
ST_138 : Operation 1463 [1/1] (1.35ns)   --->   "store i16 %zext_ln385_1, i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:385]   --->   Operation 1463 'store' <Predicate = (!icmp_ln371 & and_ln384)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_138 : Operation 1464 [1/1] (0.00ns)   --->   "br label %._crit_edge17" [lstm_kernel.c:385]   --->   Operation 1464 'br' <Predicate = (!icmp_ln371 & and_ln384)> <Delay = 0.00>
ST_138 : Operation 1465 [1/1] (0.87ns)   --->   "%icmp_ln391 = icmp sgt i6 %tmp_57, 0" [lstm_kernel.c:391]   --->   Operation 1465 'icmp' 'icmp_ln391' <Predicate = (!icmp_ln371)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1466 [1/1] (0.00ns)   --->   "br i1 %icmp_ln391, label %14, label %._crit_edge22" [lstm_kernel.c:391]   --->   Operation 1466 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_138 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln403_1 = zext i13 %lut_tanh_load to i16" [lstm_kernel.c:403]   --->   Operation 1467 'zext' 'zext_ln403_1' <Predicate = (!icmp_ln371 & and_ln402)> <Delay = 0.00>
ST_138 : Operation 1468 [1/1] (1.35ns)   --->   "store i16 %zext_ln403_1, i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:403]   --->   Operation 1468 'store' <Predicate = (!icmp_ln371 & and_ln402)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_138 : Operation 1469 [1/1] (0.00ns)   --->   "br label %._crit_edge29" [lstm_kernel.c:403]   --->   Operation 1469 'br' <Predicate = (!icmp_ln371 & and_ln402)> <Delay = 0.00>

State 139 <SV = 63> <Delay = 1.35>
ST_139 : Operation 1470 [3/3] (1.35ns)   --->   "%lstm_state_load_4 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:377]   --->   Operation 1470 'load' 'lstm_state_load_4' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_139 : Operation 1471 [3/3] (1.35ns)   --->   "%lstm_state_load_8 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:386]   --->   Operation 1471 'load' 'lstm_state_load_8' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 140 <SV = 64> <Delay = 1.35>
ST_140 : Operation 1472 [2/3] (1.35ns)   --->   "%lstm_state_load_4 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:377]   --->   Operation 1472 'load' 'lstm_state_load_4' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_140 : Operation 1473 [2/3] (1.35ns)   --->   "%lstm_state_load_8 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:386]   --->   Operation 1473 'load' 'lstm_state_load_8' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_140 : Operation 1474 [3/3] (1.35ns)   --->   "%lstm_state_load_16 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:404]   --->   Operation 1474 'load' 'lstm_state_load_16' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 141 <SV = 65> <Delay = 1.35>
ST_141 : Operation 1475 [1/3] (1.35ns)   --->   "%lstm_state_load_4 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:377]   --->   Operation 1475 'load' 'lstm_state_load_4' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_141 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_4, i32 15)" [lstm_kernel.c:377]   --->   Operation 1476 'bitselect' 'tmp_52' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_141 : Operation 1477 [1/3] (1.35ns)   --->   "%lstm_state_load_8 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:386]   --->   Operation 1477 'load' 'lstm_state_load_8' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_141 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_8, i32 15)" [lstm_kernel.c:386]   --->   Operation 1478 'bitselect' 'tmp_56' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_141 : Operation 1479 [1/1] (1.35ns)   --->   "store i16 4095, i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:392]   --->   Operation 1479 'store' <Predicate = (!icmp_ln371 & icmp_ln391)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_141 : Operation 1480 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [lstm_kernel.c:392]   --->   Operation 1480 'br' <Predicate = (!icmp_ln371 & icmp_ln391)> <Delay = 0.00>
ST_141 : Operation 1481 [2/3] (1.35ns)   --->   "%lstm_state_load_16 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:404]   --->   Operation 1481 'load' 'lstm_state_load_16' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 142 <SV = 66> <Delay = 1.35>
ST_142 : Operation 1482 [1/1] (0.86ns)   --->   "%icmp_ln377 = icmp sgt i16 %lstm_state_load_4, -1024" [lstm_kernel.c:377]   --->   Operation 1482 'icmp' 'icmp_ln377' <Predicate = (!icmp_ln371)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1483 [1/1] (0.33ns)   --->   "%and_ln377 = and i1 %icmp_ln377, %tmp_52" [lstm_kernel.c:377]   --->   Operation 1483 'and' 'and_ln377' <Predicate = (!icmp_ln371)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1484 [1/1] (0.00ns)   --->   "br i1 %and_ln377, label %8, label %._crit_edge13" [lstm_kernel.c:377]   --->   Operation 1484 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_142 : Operation 1485 [1/1] (0.00ns)   --->   "%trunc_ln378 = trunc i16 %lstm_state_load_4 to i11" [lstm_kernel.c:378]   --->   Operation 1485 'trunc' 'trunc_ln378' <Predicate = (!icmp_ln371 & and_ln377)> <Delay = 0.00>
ST_142 : Operation 1486 [1/1] (0.94ns)   --->   "%sub_ln378 = sub i11 0, %trunc_ln378" [lstm_kernel.c:378]   --->   Operation 1486 'sub' 'sub_ln378' <Predicate = (!icmp_ln371 & and_ln377)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1487 [1/1] (0.86ns)   --->   "%icmp_ln386 = icmp sgt i16 %lstm_state_load_8, -1024" [lstm_kernel.c:386]   --->   Operation 1487 'icmp' 'icmp_ln386' <Predicate = (!icmp_ln371)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1488 [1/1] (0.33ns)   --->   "%and_ln386 = and i1 %icmp_ln386, %tmp_56" [lstm_kernel.c:386]   --->   Operation 1488 'and' 'and_ln386' <Predicate = (!icmp_ln371)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1489 [1/1] (0.00ns)   --->   "br i1 %and_ln386, label %12, label %._crit_edge19" [lstm_kernel.c:386]   --->   Operation 1489 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_142 : Operation 1490 [1/1] (0.00ns)   --->   "%trunc_ln387 = trunc i16 %lstm_state_load_8 to i11" [lstm_kernel.c:387]   --->   Operation 1490 'trunc' 'trunc_ln387' <Predicate = (!icmp_ln371 & and_ln386)> <Delay = 0.00>
ST_142 : Operation 1491 [1/3] (1.35ns)   --->   "%lstm_state_load_16 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:404]   --->   Operation 1491 'load' 'lstm_state_load_16' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_142 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_16, i32 15)" [lstm_kernel.c:404]   --->   Operation 1492 'bitselect' 'tmp_64' <Predicate = (!icmp_ln371)> <Delay = 0.00>

State 143 <SV = 67> <Delay = 1.35>
ST_143 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i11 %sub_ln378 to i64" [lstm_kernel.c:378]   --->   Operation 1493 'zext' 'zext_ln378' <Predicate = (!icmp_ln371 & and_ln377)> <Delay = 0.00>
ST_143 : Operation 1494 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr_1 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln378" [lstm_kernel.c:378]   --->   Operation 1494 'getelementptr' 'lut_sigmoid_addr_1' <Predicate = (!icmp_ln371 & and_ln377)> <Delay = 0.00>
ST_143 : Operation 1495 [2/2] (1.35ns)   --->   "%lut_sigmoid_load_1 = load i12* %lut_sigmoid_addr_1, align 2" [lstm_kernel.c:378]   --->   Operation 1495 'load' 'lut_sigmoid_load_1' <Predicate = (!icmp_ln371 & and_ln377)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_143 : Operation 1496 [1/1] (0.94ns)   --->   "%sub_ln387 = sub i11 0, %trunc_ln387" [lstm_kernel.c:387]   --->   Operation 1496 'sub' 'sub_ln387' <Predicate = (!icmp_ln371 & and_ln386)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1497 [3/3] (1.35ns)   --->   "%lstm_state_load_11 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:393]   --->   Operation 1497 'load' 'lstm_state_load_11' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_143 : Operation 1498 [1/1] (0.86ns)   --->   "%icmp_ln404 = icmp sgt i16 %lstm_state_load_16, -1024" [lstm_kernel.c:404]   --->   Operation 1498 'icmp' 'icmp_ln404' <Predicate = (!icmp_ln371)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1499 [1/1] (0.33ns)   --->   "%and_ln404 = and i1 %icmp_ln404, %tmp_64" [lstm_kernel.c:404]   --->   Operation 1499 'and' 'and_ln404' <Predicate = (!icmp_ln371)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1500 [1/1] (0.00ns)   --->   "br i1 %and_ln404, label %20, label %._crit_edge31" [lstm_kernel.c:404]   --->   Operation 1500 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_143 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln405 = trunc i16 %lstm_state_load_16 to i11" [lstm_kernel.c:405]   --->   Operation 1501 'trunc' 'trunc_ln405' <Predicate = (!icmp_ln371 & and_ln404)> <Delay = 0.00>
ST_143 : Operation 1502 [1/1] (0.94ns)   --->   "%sub_ln405 = sub i11 0, %trunc_ln405" [lstm_kernel.c:405]   --->   Operation 1502 'sub' 'sub_ln405' <Predicate = (!icmp_ln371 & and_ln404)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 68> <Delay = 1.35>
ST_144 : Operation 1503 [1/2] (1.35ns)   --->   "%lut_sigmoid_load_1 = load i12* %lut_sigmoid_addr_1, align 2" [lstm_kernel.c:378]   --->   Operation 1503 'load' 'lut_sigmoid_load_1' <Predicate = (!icmp_ln371 & and_ln377)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_144 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i11 %sub_ln387 to i64" [lstm_kernel.c:387]   --->   Operation 1504 'zext' 'zext_ln387' <Predicate = (!icmp_ln371 & and_ln386)> <Delay = 0.00>
ST_144 : Operation 1505 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr_3 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln387" [lstm_kernel.c:387]   --->   Operation 1505 'getelementptr' 'lut_sigmoid_addr_3' <Predicate = (!icmp_ln371 & and_ln386)> <Delay = 0.00>
ST_144 : Operation 1506 [2/2] (1.35ns)   --->   "%lut_sigmoid_load_3 = load i12* %lut_sigmoid_addr_3, align 2" [lstm_kernel.c:387]   --->   Operation 1506 'load' 'lut_sigmoid_load_3' <Predicate = (!icmp_ln371 & and_ln386)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_144 : Operation 1507 [2/3] (1.35ns)   --->   "%lstm_state_load_11 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:393]   --->   Operation 1507 'load' 'lstm_state_load_11' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_144 : Operation 1508 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i11 %sub_ln405 to i64" [lstm_kernel.c:405]   --->   Operation 1508 'zext' 'zext_ln405' <Predicate = (!icmp_ln371 & and_ln404)> <Delay = 0.00>
ST_144 : Operation 1509 [1/1] (0.00ns)   --->   "%lut_tanh_addr_1 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %zext_ln405" [lstm_kernel.c:405]   --->   Operation 1509 'getelementptr' 'lut_tanh_addr_1' <Predicate = (!icmp_ln371 & and_ln404)> <Delay = 0.00>
ST_144 : Operation 1510 [2/2] (1.35ns)   --->   "%lut_tanh_load_1 = load i13* %lut_tanh_addr_1, align 2" [lstm_kernel.c:405]   --->   Operation 1510 'load' 'lut_tanh_load_1' <Predicate = (!icmp_ln371 & and_ln404)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>

State 145 <SV = 69> <Delay = 1.35>
ST_145 : Operation 1511 [1/2] (1.35ns)   --->   "%lut_sigmoid_load_3 = load i12* %lut_sigmoid_addr_3, align 2" [lstm_kernel.c:387]   --->   Operation 1511 'load' 'lut_sigmoid_load_3' <Predicate = (!icmp_ln371 & and_ln386)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_145 : Operation 1512 [1/3] (1.35ns)   --->   "%lstm_state_load_11 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:393]   --->   Operation 1512 'load' 'lstm_state_load_11' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_145 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_59 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_11, i32 10, i32 15)" [lstm_kernel.c:393]   --->   Operation 1513 'partselect' 'tmp_59' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_145 : Operation 1514 [1/2] (1.35ns)   --->   "%lut_tanh_load_1 = load i13* %lut_tanh_addr_1, align 2" [lstm_kernel.c:405]   --->   Operation 1514 'load' 'lut_tanh_load_1' <Predicate = (!icmp_ln371 & and_ln404)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>

State 146 <SV = 70> <Delay = 1.35>
ST_146 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind" [lstm_kernel.c:371]   --->   Operation 1515 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_kernel.c:372]   --->   Operation 1516 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i5 %j_6 to i64" [lstm_kernel.c:373]   --->   Operation 1517 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1518 [1/1] (0.00ns)   --->   "%zext_ln378_1 = zext i12 %lut_sigmoid_load_1 to i13" [lstm_kernel.c:378]   --->   Operation 1518 'zext' 'zext_ln378_1' <Predicate = (and_ln377)> <Delay = 0.00>
ST_146 : Operation 1519 [1/1] (0.97ns)   --->   "%sub_ln378_1 = sub i13 -4096, %zext_ln378_1" [lstm_kernel.c:378]   --->   Operation 1519 'sub' 'sub_ln378_1' <Predicate = (and_ln377)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node and_ln393)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_11, i32 15)" [lstm_kernel.c:393]   --->   Operation 1520 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln393)   --->   "%xor_ln393 = xor i1 %tmp_58, true" [lstm_kernel.c:393]   --->   Operation 1521 'xor' 'xor_ln393' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1522 [1/1] (0.87ns)   --->   "%icmp_ln393 = icmp slt i6 %tmp_59, 1" [lstm_kernel.c:393]   --->   Operation 1522 'icmp' 'icmp_ln393' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1523 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln393 = and i1 %icmp_ln393, %xor_ln393" [lstm_kernel.c:393]   --->   Operation 1523 'and' 'and_ln393' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1524 [1/1] (0.00ns)   --->   "br i1 %and_ln393, label %15, label %._crit_edge23" [lstm_kernel.c:393]   --->   Operation 1524 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i16 %lstm_state_load_11 to i64" [lstm_kernel.c:394]   --->   Operation 1525 'zext' 'zext_ln394' <Predicate = (and_ln393)> <Delay = 0.00>
ST_146 : Operation 1526 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr_4 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln394" [lstm_kernel.c:394]   --->   Operation 1526 'getelementptr' 'lut_sigmoid_addr_4' <Predicate = (and_ln393)> <Delay = 0.00>
ST_146 : Operation 1527 [2/2] (1.35ns)   --->   "%lut_sigmoid_load_4 = load i12* %lut_sigmoid_addr_4, align 2" [lstm_kernel.c:394]   --->   Operation 1527 'load' 'lut_sigmoid_load_4' <Predicate = (and_ln393)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_146 : Operation 1528 [1/1] (0.00ns)   --->   "%c_state_addr = getelementptr inbounds [20 x i16]* @c_state, i64 0, i64 %zext_ln373" [lstm_kernel.c:409]   --->   Operation 1528 'getelementptr' 'c_state_addr' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1529 [2/2] (0.79ns)   --->   "%c_state_load = load i16* %c_state_addr, align 2" [lstm_kernel.c:409]   --->   Operation 1529 'load' 'c_state_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_146 : Operation 1530 [1/1] (0.00ns)   --->   "%h_state_addr_2 = getelementptr inbounds [20 x i16]* @h_state, i64 0, i64 %zext_ln373" [lstm_kernel.c:410]   --->   Operation 1530 'getelementptr' 'h_state_addr_2' <Predicate = true> <Delay = 0.00>

State 147 <SV = 71> <Delay = 1.35>
ST_147 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln378_2 = zext i13 %sub_ln378_1 to i16" [lstm_kernel.c:378]   --->   Operation 1531 'zext' 'zext_ln378_2' <Predicate = (and_ln377)> <Delay = 0.00>
ST_147 : Operation 1532 [1/1] (1.35ns)   --->   "store i16 %zext_ln378_2, i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:378]   --->   Operation 1532 'store' <Predicate = (and_ln377)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_147 : Operation 1533 [1/1] (0.00ns)   --->   "br label %._crit_edge13" [lstm_kernel.c:378]   --->   Operation 1533 'br' <Predicate = (and_ln377)> <Delay = 0.00>
ST_147 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln387_1 = zext i12 %lut_sigmoid_load_3 to i13" [lstm_kernel.c:387]   --->   Operation 1534 'zext' 'zext_ln387_1' <Predicate = (and_ln386)> <Delay = 0.00>
ST_147 : Operation 1535 [1/1] (0.97ns)   --->   "%sub_ln387_1 = sub i13 -4096, %zext_ln387_1" [lstm_kernel.c:387]   --->   Operation 1535 'sub' 'sub_ln387_1' <Predicate = (and_ln386)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1536 [1/2] (1.35ns)   --->   "%lut_sigmoid_load_4 = load i12* %lut_sigmoid_addr_4, align 2" [lstm_kernel.c:394]   --->   Operation 1536 'load' 'lut_sigmoid_load_4' <Predicate = (and_ln393)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_147 : Operation 1537 [1/1] (0.97ns)   --->   "%sub_ln405_1 = sub i13 0, %lut_tanh_load_1" [lstm_kernel.c:405]   --->   Operation 1537 'sub' 'sub_ln405_1' <Predicate = (and_ln404)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1538 [1/2] (0.79ns)   --->   "%c_state_load = load i16* %c_state_addr, align 2" [lstm_kernel.c:409]   --->   Operation 1538 'load' 'c_state_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 148 <SV = 76> <Delay = 1.35>
ST_148 : Operation 1539 [3/3] (1.35ns)   --->   "%lstm_state_load_5 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:379]   --->   Operation 1539 'load' 'lstm_state_load_5' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_148 : Operation 1540 [3/3] (1.35ns)   --->   "%lstm_state_load_9 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:388]   --->   Operation 1540 'load' 'lstm_state_load_9' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 149 <SV = 77> <Delay = 1.35>
ST_149 : Operation 1541 [2/3] (1.35ns)   --->   "%lstm_state_load_5 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:379]   --->   Operation 1541 'load' 'lstm_state_load_5' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_149 : Operation 1542 [2/3] (1.35ns)   --->   "%lstm_state_load_9 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:388]   --->   Operation 1542 'load' 'lstm_state_load_9' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_149 : Operation 1543 [3/3] (1.35ns)   --->   "%lstm_state_load_17 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:406]   --->   Operation 1543 'load' 'lstm_state_load_17' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 150 <SV = 78> <Delay = 1.35>
ST_150 : Operation 1544 [1/3] (1.35ns)   --->   "%lstm_state_load_5 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:379]   --->   Operation 1544 'load' 'lstm_state_load_5' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_150 : Operation 1545 [1/3] (1.35ns)   --->   "%lstm_state_load_9 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:388]   --->   Operation 1545 'load' 'lstm_state_load_9' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_150 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln394_1 = zext i12 %lut_sigmoid_load_4 to i16" [lstm_kernel.c:394]   --->   Operation 1546 'zext' 'zext_ln394_1' <Predicate = (and_ln393)> <Delay = 0.00>
ST_150 : Operation 1547 [1/1] (1.35ns)   --->   "store i16 %zext_ln394_1, i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:394]   --->   Operation 1547 'store' <Predicate = (and_ln393)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_150 : Operation 1548 [1/1] (0.00ns)   --->   "br label %._crit_edge23" [lstm_kernel.c:394]   --->   Operation 1548 'br' <Predicate = (and_ln393)> <Delay = 0.00>
ST_150 : Operation 1549 [2/3] (1.35ns)   --->   "%lstm_state_load_17 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:406]   --->   Operation 1549 'load' 'lstm_state_load_17' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 151 <SV = 79> <Delay = 1.35>
ST_151 : Operation 1550 [1/1] (0.86ns)   --->   "%icmp_ln379 = icmp slt i16 %lstm_state_load_5, -1023" [lstm_kernel.c:379]   --->   Operation 1550 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1551 [1/1] (0.00ns)   --->   "br i1 %icmp_ln379, label %9, label %._crit_edge15" [lstm_kernel.c:379]   --->   Operation 1551 'br' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1552 [1/1] (1.35ns)   --->   "store i16 1, i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:380]   --->   Operation 1552 'store' <Predicate = (icmp_ln379)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_151 : Operation 1553 [1/1] (0.00ns)   --->   "br label %._crit_edge15" [lstm_kernel.c:380]   --->   Operation 1553 'br' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_151 : Operation 1554 [1/1] (0.86ns)   --->   "%icmp_ln388 = icmp slt i16 %lstm_state_load_9, -1023" [lstm_kernel.c:388]   --->   Operation 1554 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1555 [1/1] (0.00ns)   --->   "br i1 %icmp_ln388, label %13, label %._crit_edge21" [lstm_kernel.c:388]   --->   Operation 1555 'br' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1556 [1/3] (1.35ns)   --->   "%lstm_state_load_17 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:406]   --->   Operation 1556 'load' 'lstm_state_load_17' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 152 <SV = 72> <Delay = 1.35>
ST_152 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln387_2 = zext i13 %sub_ln387_1 to i16" [lstm_kernel.c:387]   --->   Operation 1557 'zext' 'zext_ln387_2' <Predicate = (and_ln386)> <Delay = 0.00>
ST_152 : Operation 1558 [1/1] (1.35ns)   --->   "store i16 %zext_ln387_2, i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:387]   --->   Operation 1558 'store' <Predicate = (and_ln386)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_152 : Operation 1559 [1/1] (0.00ns)   --->   "br label %._crit_edge19" [lstm_kernel.c:387]   --->   Operation 1559 'br' <Predicate = (and_ln386)> <Delay = 0.00>
ST_152 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln405 = sext i13 %sub_ln405_1 to i16" [lstm_kernel.c:405]   --->   Operation 1560 'sext' 'sext_ln405' <Predicate = (and_ln404)> <Delay = 0.00>
ST_152 : Operation 1561 [1/1] (1.35ns)   --->   "store i16 %sext_ln405, i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:405]   --->   Operation 1561 'store' <Predicate = (and_ln404)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_152 : Operation 1562 [1/1] (0.00ns)   --->   "br label %._crit_edge31" [lstm_kernel.c:405]   --->   Operation 1562 'br' <Predicate = (and_ln404)> <Delay = 0.00>

State 153 <SV = 82> <Delay = 1.35>
ST_153 : Operation 1563 [1/1] (1.35ns)   --->   "store i16 1, i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:389]   --->   Operation 1563 'store' <Predicate = (icmp_ln388)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_153 : Operation 1564 [1/1] (0.00ns)   --->   "br label %._crit_edge21" [lstm_kernel.c:389]   --->   Operation 1564 'br' <Predicate = (icmp_ln388)> <Delay = 0.00>

State 154 <SV = 73> <Delay = 0.00>

State 155 <SV = 74> <Delay = 0.00>

State 156 <SV = 75> <Delay = 0.00>

State 157 <SV = 86> <Delay = 1.35>
ST_157 : Operation 1565 [3/3] (1.35ns)   --->   "%lstm_state_load_12 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:395]   --->   Operation 1565 'load' 'lstm_state_load_12' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_157 : Operation 1566 [1/3] (1.35ns)   --->   "%lstm_state_load_18 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:409]   --->   Operation 1566 'load' 'lstm_state_load_18' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_157 : Operation 1567 [1/3] (1.35ns)   --->   "%lstm_state_load_19 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:409]   --->   Operation 1567 'load' 'lstm_state_load_19' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_157 : Operation 1568 [2/3] (1.35ns)   --->   "%lstm_state_load_20 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:409]   --->   Operation 1568 'load' 'lstm_state_load_20' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 158 <SV = 87> <Delay = 1.41>
ST_158 : Operation 1569 [2/3] (1.35ns)   --->   "%lstm_state_load_12 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:395]   --->   Operation 1569 'load' 'lstm_state_load_12' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_158 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln409 = sext i16 %c_state_load to i28" [lstm_kernel.c:409]   --->   Operation 1570 'sext' 'sext_ln409' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln409_1 = sext i16 %lstm_state_load_18 to i28" [lstm_kernel.c:409]   --->   Operation 1571 'sext' 'sext_ln409_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1572 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln409 = mul i28 %sext_ln409_1, %sext_ln409" [lstm_kernel.c:409]   --->   Operation 1572 'mul' 'mul_ln409' <Predicate = true> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1573 [1/3] (1.35ns)   --->   "%lstm_state_load_20 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:409]   --->   Operation 1573 'load' 'lstm_state_load_20' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 159 <SV = 88> <Delay = 1.41>
ST_159 : Operation 1574 [1/3] (1.35ns)   --->   "%lstm_state_load_12 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:395]   --->   Operation 1574 'load' 'lstm_state_load_12' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_159 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_12, i32 15)" [lstm_kernel.c:395]   --->   Operation 1575 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1576 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln409 = mul i28 %sext_ln409_1, %sext_ln409" [lstm_kernel.c:409]   --->   Operation 1576 'mul' 'mul_ln409' <Predicate = true> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln409_2 = sext i16 %lstm_state_load_19 to i32" [lstm_kernel.c:409]   --->   Operation 1577 'sext' 'sext_ln409_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln409_3 = sext i16 %lstm_state_load_20 to i32" [lstm_kernel.c:409]   --->   Operation 1578 'sext' 'sext_ln409_3' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1579 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln409_1 = mul nsw i32 %sext_ln409_3, %sext_ln409_2" [lstm_kernel.c:409]   --->   Operation 1579 'mul' 'mul_ln409_1' <Predicate = true> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 160 <SV = 89> <Delay = 1.41>
ST_160 : Operation 1580 [1/1] (0.86ns)   --->   "%icmp_ln395 = icmp sgt i16 %lstm_state_load_12, -1024" [lstm_kernel.c:395]   --->   Operation 1580 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1581 [1/1] (0.33ns)   --->   "%and_ln395 = and i1 %icmp_ln395, %tmp_60" [lstm_kernel.c:395]   --->   Operation 1581 'and' 'and_ln395' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1582 [1/1] (0.00ns)   --->   "br i1 %and_ln395, label %16, label %._crit_edge25" [lstm_kernel.c:395]   --->   Operation 1582 'br' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1583 [1/1] (0.00ns)   --->   "%trunc_ln396 = trunc i16 %lstm_state_load_12 to i11" [lstm_kernel.c:396]   --->   Operation 1583 'trunc' 'trunc_ln396' <Predicate = (and_ln395)> <Delay = 0.00>
ST_160 : Operation 1584 [1/1] (0.94ns)   --->   "%sub_ln396 = sub i11 0, %trunc_ln396" [lstm_kernel.c:396]   --->   Operation 1584 'sub' 'sub_ln396' <Predicate = (and_ln395)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1585 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln409 = mul i28 %sext_ln409_1, %sext_ln409" [lstm_kernel.c:409]   --->   Operation 1585 'mul' 'mul_ln409' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 1586 [1/1] (0.00ns)   --->   "%trunc_ln409_1 = call i20 @_ssdm_op_PartSelect.i20.i28.i32.i32(i28 %mul_ln409, i32 8, i32 27)" [lstm_kernel.c:409]   --->   Operation 1586 'partselect' 'trunc_ln409_1' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1587 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln409_1 = mul nsw i32 %sext_ln409_3, %sext_ln409_2" [lstm_kernel.c:409]   --->   Operation 1587 'mul' 'mul_ln409_1' <Predicate = true> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 161 <SV = 90> <Delay = 1.35>
ST_161 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln396 = zext i11 %sub_ln396 to i64" [lstm_kernel.c:396]   --->   Operation 1588 'zext' 'zext_ln396' <Predicate = (and_ln395)> <Delay = 0.00>
ST_161 : Operation 1589 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr_5 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln396" [lstm_kernel.c:396]   --->   Operation 1589 'getelementptr' 'lut_sigmoid_addr_5' <Predicate = (and_ln395)> <Delay = 0.00>
ST_161 : Operation 1590 [2/2] (1.35ns)   --->   "%lut_sigmoid_load_5 = load i12* %lut_sigmoid_addr_5, align 2" [lstm_kernel.c:396]   --->   Operation 1590 'load' 'lut_sigmoid_load_5' <Predicate = (and_ln395)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_161 : Operation 1591 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln409_1 = mul nsw i32 %sext_ln409_3, %sext_ln409_2" [lstm_kernel.c:409]   --->   Operation 1591 'mul' 'mul_ln409_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 1592 [1/1] (0.00ns)   --->   "%trunc_ln409_2 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %mul_ln409_1, i32 12, i32 31)" [lstm_kernel.c:409]   --->   Operation 1592 'partselect' 'trunc_ln409_2' <Predicate = true> <Delay = 0.00>

State 162 <SV = 91> <Delay = 1.35>
ST_162 : Operation 1593 [1/2] (1.35ns)   --->   "%lut_sigmoid_load_5 = load i12* %lut_sigmoid_addr_5, align 2" [lstm_kernel.c:396]   --->   Operation 1593 'load' 'lut_sigmoid_load_5' <Predicate = (and_ln395)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_162 : Operation 1594 [1/1] (1.06ns)   --->   "%add_ln409 = add i20 %trunc_ln409_2, %trunc_ln409_1" [lstm_kernel.c:409]   --->   Operation 1594 'add' 'add_ln409' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %add_ln409, i32 4, i32 19)" [lstm_kernel.c:409]   --->   Operation 1595 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i15 @_ssdm_op_PartSelect.i15.i20.i32.i32(i20 %add_ln409, i32 5, i32 19)" [lstm_kernel.c:410]   --->   Operation 1596 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_65 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %add_ln409, i32 15, i32 19)" [lstm_kernel.c:411]   --->   Operation 1597 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>

State 163 <SV = 92> <Delay = 1.36>
ST_163 : Operation 1598 [1/1] (0.79ns)   --->   "store i16 %trunc_ln8, i16* %c_state_addr, align 2" [lstm_kernel.c:409]   --->   Operation 1598 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_163 : Operation 1599 [1/1] (0.87ns)   --->   "%icmp_ln411 = icmp sgt i5 %tmp_65, 0" [lstm_kernel.c:411]   --->   Operation 1599 'icmp' 'icmp_ln411' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1600 [1/1] (0.48ns)   --->   "%select_ln411 = select i1 %icmp_ln411, i15 4096, i15 %trunc_ln9" [lstm_kernel.c:411]   --->   Operation 1600 'select' 'select_ln411' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_67 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln411, i32 10, i32 14)" [lstm_kernel.c:413]   --->   Operation 1601 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>

State 164 <SV = 93> <Delay = 1.35>
ST_164 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln411 = sext i15 %select_ln411 to i16" [lstm_kernel.c:411]   --->   Operation 1602 'sext' 'sext_ln411' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1603 [1/1] (0.79ns)   --->   "store i16 %sext_ln411, i16* %h_state_addr_2, align 2" [lstm_kernel.c:410]   --->   Operation 1603 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_164 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln413)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln411, i32 14)" [lstm_kernel.c:413]   --->   Operation 1604 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln413)   --->   "%xor_ln413 = xor i1 %tmp_66, true" [lstm_kernel.c:413]   --->   Operation 1605 'xor' 'xor_ln413' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1606 [1/1] (0.87ns)   --->   "%icmp_ln413 = icmp slt i5 %tmp_67, 1" [lstm_kernel.c:413]   --->   Operation 1606 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1607 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln413 = and i1 %icmp_ln413, %xor_ln413" [lstm_kernel.c:413]   --->   Operation 1607 'and' 'and_ln413' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1608 [1/1] (0.00ns)   --->   "br i1 %and_ln413, label %22, label %._crit_edge35" [lstm_kernel.c:413]   --->   Operation 1608 'br' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i16 %sext_ln411 to i64" [lstm_kernel.c:414]   --->   Operation 1609 'zext' 'zext_ln414' <Predicate = (and_ln413)> <Delay = 0.00>
ST_164 : Operation 1610 [1/1] (0.00ns)   --->   "%lut_tanh_addr_2 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %zext_ln414" [lstm_kernel.c:414]   --->   Operation 1610 'getelementptr' 'lut_tanh_addr_2' <Predicate = (and_ln413)> <Delay = 0.00>
ST_164 : Operation 1611 [2/2] (1.35ns)   --->   "%lut_tanh_load_2 = load i13* %lut_tanh_addr_2, align 2" [lstm_kernel.c:414]   --->   Operation 1611 'load' 'lut_tanh_load_2' <Predicate = (and_ln413)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>

State 165 <SV = 94> <Delay = 1.35>
ST_165 : Operation 1612 [1/2] (1.35ns)   --->   "%lut_tanh_load_2 = load i13* %lut_tanh_addr_2, align 2" [lstm_kernel.c:414]   --->   Operation 1612 'load' 'lut_tanh_load_2' <Predicate = (and_ln413)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>

State 166 <SV = 95> <Delay = 0.97>
ST_166 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln396_1 = zext i12 %lut_sigmoid_load_5 to i13" [lstm_kernel.c:396]   --->   Operation 1613 'zext' 'zext_ln396_1' <Predicate = (and_ln395)> <Delay = 0.00>
ST_166 : Operation 1614 [1/1] (0.97ns)   --->   "%sub_ln396_1 = sub i13 -4096, %zext_ln396_1" [lstm_kernel.c:396]   --->   Operation 1614 'sub' 'sub_ln396_1' <Predicate = (and_ln395)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i13 %lut_tanh_load_2 to i16" [lstm_kernel.c:414]   --->   Operation 1615 'zext' 'zext_ln414_1' <Predicate = (and_ln413)> <Delay = 0.00>
ST_166 : Operation 1616 [1/1] (0.79ns)   --->   "store i16 %zext_ln414_1, i16* %h_state_addr_2, align 2" [lstm_kernel.c:414]   --->   Operation 1616 'store' <Predicate = (and_ln413)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_166 : Operation 1617 [1/1] (0.00ns)   --->   "br label %._crit_edge35" [lstm_kernel.c:414]   --->   Operation 1617 'br' <Predicate = (and_ln413)> <Delay = 0.00>

State 167 <SV = 96> <Delay = 1.35>
ST_167 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln396_2 = zext i13 %sub_ln396_1 to i16" [lstm_kernel.c:396]   --->   Operation 1618 'zext' 'zext_ln396_2' <Predicate = (and_ln395)> <Delay = 0.00>
ST_167 : Operation 1619 [1/1] (1.35ns)   --->   "store i16 %zext_ln396_2, i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:396]   --->   Operation 1619 'store' <Predicate = (and_ln395)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_167 : Operation 1620 [1/1] (0.00ns)   --->   "br label %._crit_edge25" [lstm_kernel.c:396]   --->   Operation 1620 'br' <Predicate = (and_ln395)> <Delay = 0.00>
ST_167 : Operation 1621 [2/2] (0.79ns)   --->   "%h_state_load_2 = load i16* %h_state_addr_2, align 2" [lstm_kernel.c:415]   --->   Operation 1621 'load' 'h_state_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 168 <SV = 104> <Delay = 1.65>
ST_168 : Operation 1622 [3/3] (1.35ns)   --->   "%lstm_state_load_13 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:397]   --->   Operation 1622 'load' 'lstm_state_load_13' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_168 : Operation 1623 [1/2] (0.79ns)   --->   "%h_state_load_3 = load i16* %h_state_addr_2, align 2" [lstm_kernel.c:417]   --->   Operation 1623 'load' 'h_state_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_168 : Operation 1624 [1/1] (0.86ns)   --->   "%icmp_ln417 = icmp slt i16 %h_state_load_3, -1023" [lstm_kernel.c:417]   --->   Operation 1624 'icmp' 'icmp_ln417' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1625 [1/1] (0.00ns)   --->   "br i1 %icmp_ln417, label %24, label %hls_label_5_end" [lstm_kernel.c:417]   --->   Operation 1625 'br' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1626 [1/1] (0.79ns)   --->   "store i16 -4096, i16* %h_state_addr_2, align 2" [lstm_kernel.c:418]   --->   Operation 1626 'store' <Predicate = (icmp_ln417)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_168 : Operation 1627 [1/1] (0.00ns)   --->   "br label %hls_label_5_end" [lstm_kernel.c:418]   --->   Operation 1627 'br' <Predicate = (icmp_ln417)> <Delay = 0.00>

State 169 <SV = 105> <Delay = 1.35>
ST_169 : Operation 1628 [2/3] (1.35ns)   --->   "%lstm_state_load_13 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:397]   --->   Operation 1628 'load' 'lstm_state_load_13' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 170 <SV = 106> <Delay = 1.35>
ST_170 : Operation 1629 [1/3] (1.35ns)   --->   "%lstm_state_load_13 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:397]   --->   Operation 1629 'load' 'lstm_state_load_13' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 171 <SV = 107> <Delay = 0.86>
ST_171 : Operation 1630 [1/1] (0.86ns)   --->   "%icmp_ln397 = icmp slt i16 %lstm_state_load_13, -1023" [lstm_kernel.c:397]   --->   Operation 1630 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1631 [1/1] (0.00ns)   --->   "br i1 %icmp_ln397, label %17, label %._crit_edge27" [lstm_kernel.c:397]   --->   Operation 1631 'br' <Predicate = true> <Delay = 0.00>

State 172 <SV = 123> <Delay = 1.35>
ST_172 : Operation 1632 [1/1] (1.35ns)   --->   "store i16 1, i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:398]   --->   Operation 1632 'store' <Predicate = (icmp_ln397)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_172 : Operation 1633 [1/1] (0.00ns)   --->   "br label %._crit_edge27" [lstm_kernel.c:398]   --->   Operation 1633 'br' <Predicate = (icmp_ln397)> <Delay = 0.00>

State 173 <SV = 80> <Delay = 0.86>
ST_173 : Operation 1634 [1/1] (0.86ns)   --->   "%icmp_ln406 = icmp slt i16 %lstm_state_load_17, -1023" [lstm_kernel.c:406]   --->   Operation 1634 'icmp' 'icmp_ln406' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1635 [1/1] (0.00ns)   --->   "br i1 %icmp_ln406, label %21, label %._crit_edge33" [lstm_kernel.c:406]   --->   Operation 1635 'br' <Predicate = true> <Delay = 0.00>

State 174 <SV = 83> <Delay = 1.35>
ST_174 : Operation 1636 [1/1] (1.35ns)   --->   "store i16 -4096, i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:407]   --->   Operation 1636 'store' <Predicate = (icmp_ln406)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_174 : Operation 1637 [1/1] (0.00ns)   --->   "br label %._crit_edge33" [lstm_kernel.c:407]   --->   Operation 1637 'br' <Predicate = (icmp_ln406)> <Delay = 0.00>

State 175 <SV = 81> <Delay = 0.00>

State 176 <SV = 84> <Delay = 1.35>
ST_176 : Operation 1638 [3/3] (1.35ns)   --->   "%lstm_state_load_18 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:409]   --->   Operation 1638 'load' 'lstm_state_load_18' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_176 : Operation 1639 [3/3] (1.35ns)   --->   "%lstm_state_load_19 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:409]   --->   Operation 1639 'load' 'lstm_state_load_19' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 177 <SV = 85> <Delay = 1.35>
ST_177 : Operation 1640 [2/3] (1.35ns)   --->   "%lstm_state_load_18 = load i16* %lstm_state_addr_4, align 2" [lstm_kernel.c:409]   --->   Operation 1640 'load' 'lstm_state_load_18' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_177 : Operation 1641 [2/3] (1.35ns)   --->   "%lstm_state_load_19 = load i16* %lstm_state_addr_6, align 2" [lstm_kernel.c:409]   --->   Operation 1641 'load' 'lstm_state_load_19' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_177 : Operation 1642 [3/3] (1.35ns)   --->   "%lstm_state_load_20 = load i16* %lstm_state_addr_1, align 8" [lstm_kernel.c:409]   --->   Operation 1642 'load' 'lstm_state_load_20' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 178 <SV = 97> <Delay = 0.79>
ST_178 : Operation 1643 [1/2] (0.79ns)   --->   "%h_state_load_2 = load i16* %h_state_addr_2, align 2" [lstm_kernel.c:415]   --->   Operation 1643 'load' 'h_state_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_178 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %h_state_load_2, i32 15)" [lstm_kernel.c:415]   --->   Operation 1644 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>

State 179 <SV = 98> <Delay = 1.19>
ST_179 : Operation 1645 [1/1] (0.86ns)   --->   "%icmp_ln415 = icmp sgt i16 %h_state_load_2, -1024" [lstm_kernel.c:415]   --->   Operation 1645 'icmp' 'icmp_ln415' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1646 [1/1] (0.33ns)   --->   "%and_ln415 = and i1 %icmp_ln415, %tmp_68" [lstm_kernel.c:415]   --->   Operation 1646 'and' 'and_ln415' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1647 [1/1] (0.00ns)   --->   "br i1 %and_ln415, label %23, label %._crit_edge37" [lstm_kernel.c:415]   --->   Operation 1647 'br' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1648 [1/1] (0.00ns)   --->   "%trunc_ln416 = trunc i16 %h_state_load_2 to i11" [lstm_kernel.c:416]   --->   Operation 1648 'trunc' 'trunc_ln416' <Predicate = (and_ln415)> <Delay = 0.00>
ST_179 : Operation 1649 [1/1] (0.94ns)   --->   "%sub_ln416 = sub i11 0, %trunc_ln416" [lstm_kernel.c:416]   --->   Operation 1649 'sub' 'sub_ln416' <Predicate = (and_ln415)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 99> <Delay = 1.35>
ST_180 : Operation 1650 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i11 %sub_ln416 to i64" [lstm_kernel.c:416]   --->   Operation 1650 'zext' 'zext_ln416' <Predicate = (and_ln415)> <Delay = 0.00>
ST_180 : Operation 1651 [1/1] (0.00ns)   --->   "%lut_tanh_addr_3 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %zext_ln416" [lstm_kernel.c:416]   --->   Operation 1651 'getelementptr' 'lut_tanh_addr_3' <Predicate = (and_ln415)> <Delay = 0.00>
ST_180 : Operation 1652 [2/2] (1.35ns)   --->   "%lut_tanh_load_3 = load i13* %lut_tanh_addr_3, align 2" [lstm_kernel.c:416]   --->   Operation 1652 'load' 'lut_tanh_load_3' <Predicate = (and_ln415)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>

State 181 <SV = 100> <Delay = 1.35>
ST_181 : Operation 1653 [1/2] (1.35ns)   --->   "%lut_tanh_load_3 = load i13* %lut_tanh_addr_3, align 2" [lstm_kernel.c:416]   --->   Operation 1653 'load' 'lut_tanh_load_3' <Predicate = (and_ln415)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>

State 182 <SV = 101> <Delay = 0.97>
ST_182 : Operation 1654 [1/1] (0.97ns)   --->   "%sub_ln416_1 = sub i13 0, %lut_tanh_load_3" [lstm_kernel.c:416]   --->   Operation 1654 'sub' 'sub_ln416_1' <Predicate = (and_ln415)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 102> <Delay = 0.79>
ST_183 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln416 = sext i13 %sub_ln416_1 to i16" [lstm_kernel.c:416]   --->   Operation 1655 'sext' 'sext_ln416' <Predicate = (and_ln415)> <Delay = 0.00>
ST_183 : Operation 1656 [1/1] (0.79ns)   --->   "store i16 %sext_ln416, i16* %h_state_addr_2, align 2" [lstm_kernel.c:416]   --->   Operation 1656 'store' <Predicate = (and_ln415)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_183 : Operation 1657 [1/1] (0.00ns)   --->   "br label %._crit_edge37" [lstm_kernel.c:416]   --->   Operation 1657 'br' <Predicate = (and_ln415)> <Delay = 0.00>

State 184 <SV = 103> <Delay = 0.79>
ST_184 : Operation 1658 [2/2] (0.79ns)   --->   "%h_state_load_3 = load i16* %h_state_addr_2, align 2" [lstm_kernel.c:417]   --->   Operation 1658 'load' 'h_state_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 185 <SV = 141> <Delay = 1.35>
ST_185 : Operation 1659 [2/2] (0.79ns)   --->   "%h_state_load_4 = load i16* %h_state_addr_2, align 2" [lstm_kernel.c:419]   --->   Operation 1659 'load' 'h_state_load_4' <Predicate = (!icmp_ln371)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_185 : Operation 1660 [3/3] (1.35ns)   --->   "%lstm_state_load_21 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:419]   --->   Operation 1660 'load' 'lstm_state_load_21' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 186 <SV = 142> <Delay = 1.35>
ST_186 : Operation 1661 [1/2] (0.79ns)   --->   "%h_state_load_4 = load i16* %h_state_addr_2, align 2" [lstm_kernel.c:419]   --->   Operation 1661 'load' 'h_state_load_4' <Predicate = (!icmp_ln371)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_186 : Operation 1662 [2/3] (1.35ns)   --->   "%lstm_state_load_21 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:419]   --->   Operation 1662 'load' 'lstm_state_load_21' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 187 <SV = 143> <Delay = 1.35>
ST_187 : Operation 1663 [1/3] (1.35ns)   --->   "%lstm_state_load_21 = load i16* %lstm_state_addr_5, align 4" [lstm_kernel.c:419]   --->   Operation 1663 'load' 'lstm_state_load_21' <Predicate = (!icmp_ln371)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>

State 188 <SV = 144> <Delay = 1.41>
ST_188 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln419 = sext i16 %h_state_load_4 to i28" [lstm_kernel.c:419]   --->   Operation 1664 'sext' 'sext_ln419' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_188 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln419_1 = sext i16 %lstm_state_load_21 to i28" [lstm_kernel.c:419]   --->   Operation 1665 'sext' 'sext_ln419_1' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_188 : Operation 1666 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln419 = mul i28 %sext_ln419_1, %sext_ln419" [lstm_kernel.c:419]   --->   Operation 1666 'mul' 'mul_ln419' <Predicate = (!icmp_ln371)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 189 <SV = 145> <Delay = 1.41>
ST_189 : Operation 1667 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln419 = mul i28 %sext_ln419_1, %sext_ln419" [lstm_kernel.c:419]   --->   Operation 1667 'mul' 'mul_ln419' <Predicate = (!icmp_ln371)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 190 <SV = 146> <Delay = 0.00>
ST_190 : Operation 1668 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln419 = mul i28 %sext_ln419_1, %sext_ln419" [lstm_kernel.c:419]   --->   Operation 1668 'mul' 'mul_ln419' <Predicate = (!icmp_ln371)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 1669 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln419, i32 12, i32 27)" [lstm_kernel.c:419]   --->   Operation 1669 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln371)> <Delay = 0.00>

State 191 <SV = 147> <Delay = 0.79>
ST_191 : Operation 1670 [1/1] (0.79ns)   --->   "store i16 %trunc_ln4, i16* %h_state_addr_2, align 2" [lstm_kernel.c:419]   --->   Operation 1670 'store' <Predicate = (!icmp_ln371)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_191 : Operation 1671 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_2) nounwind" [lstm_kernel.c:420]   --->   Operation 1671 'specregionend' 'empty_23' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_191 : Operation 1672 [1/1] (0.00ns)   --->   "br label %.preheader" [lstm_kernel.c:371]   --->   Operation 1672 'br' <Predicate = (!icmp_ln371)> <Delay = 0.00>

State 192 <SV = 53> <Delay = 1.35>
ST_192 : Operation 1673 [1/1] (0.00ns)   --->   "%weight_addr_12 = getelementptr [1800 x i16]* %weight, i64 0, i64 1780" [lstm_kernel.c:422]   --->   Operation 1673 'getelementptr' 'weight_addr_12' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1674 [3/3] (1.35ns)   --->   "%lstm_output = load i16* %weight_addr_12, align 2" [lstm_kernel.c:422]   --->   Operation 1674 'load' 'lstm_output' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 193 <SV = 54> <Delay = 1.35>
ST_193 : Operation 1675 [2/3] (1.35ns)   --->   "%lstm_output = load i16* %weight_addr_12, align 2" [lstm_kernel.c:422]   --->   Operation 1675 'load' 'lstm_output' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 194 <SV = 55> <Delay = 1.35>
ST_194 : Operation 1676 [1/3] (1.35ns)   --->   "%lstm_output = load i16* %weight_addr_12, align 2" [lstm_kernel.c:422]   --->   Operation 1676 'load' 'lstm_output' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 195 <SV = 56> <Delay = 0.75>
ST_195 : Operation 1677 [1/1] (0.75ns)   --->   "br label %26" [lstm_kernel.c:423]   --->   Operation 1677 'br' <Predicate = true> <Delay = 0.75>

State 196 <SV = 57> <Delay = 1.35>
ST_196 : Operation 1678 [1/1] (0.00ns)   --->   "%lstm_output_0 = phi i16 [ %lstm_output, %25 ], [ %lstm_output_1, %hls_label_6 ]"   --->   Operation 1678 'phi' 'lstm_output_0' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1679 [1/1] (0.00ns)   --->   "%j_7 = phi i5 [ 0, %25 ], [ %j_5, %hls_label_6 ]"   --->   Operation 1679 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1680 [1/1] (0.87ns)   --->   "%icmp_ln423 = icmp eq i5 %j_7, -12" [lstm_kernel.c:423]   --->   Operation 1680 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1681 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 1681 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1682 [1/1] (0.87ns)   --->   "%j_5 = add i5 %j_7, 1" [lstm_kernel.c:423]   --->   Operation 1682 'add' 'j_5' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1683 [1/1] (0.00ns)   --->   "br i1 %icmp_ln423, label %27, label %hls_label_6" [lstm_kernel.c:423]   --->   Operation 1683 'br' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1684 [1/1] (0.00ns)   --->   "%or_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -9, i5 %j_7)" [lstm_kernel.c:425]   --->   Operation 1684 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_196 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln425_1 = sext i10 %or_ln to i11" [lstm_kernel.c:425]   --->   Operation 1685 'sext' 'sext_ln425_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_196 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln425_1 = zext i11 %sext_ln425_1 to i64" [lstm_kernel.c:425]   --->   Operation 1686 'zext' 'zext_ln425_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_196 : Operation 1687 [1/1] (0.00ns)   --->   "%weight_addr_13 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln425_1" [lstm_kernel.c:425]   --->   Operation 1687 'getelementptr' 'weight_addr_13' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_196 : Operation 1688 [3/3] (1.35ns)   --->   "%weight_load_13 = load i16* %weight_addr_13, align 2" [lstm_kernel.c:425]   --->   Operation 1688 'load' 'weight_load_13' <Predicate = (!icmp_ln423)> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 197 <SV = 58> <Delay = 1.35>
ST_197 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i5 %j_7 to i64" [lstm_kernel.c:425]   --->   Operation 1689 'zext' 'zext_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_197 : Operation 1690 [1/1] (0.00ns)   --->   "%h_state_addr_1 = getelementptr inbounds [20 x i16]* @h_state, i64 0, i64 %zext_ln425" [lstm_kernel.c:425]   --->   Operation 1690 'getelementptr' 'h_state_addr_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_197 : Operation 1691 [2/2] (0.79ns)   --->   "%h_state_load_1 = load i16* %h_state_addr_1, align 2" [lstm_kernel.c:425]   --->   Operation 1691 'load' 'h_state_load_1' <Predicate = (!icmp_ln423)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_197 : Operation 1692 [2/3] (1.35ns)   --->   "%weight_load_13 = load i16* %weight_addr_13, align 2" [lstm_kernel.c:425]   --->   Operation 1692 'load' 'weight_load_13' <Predicate = (!icmp_ln423)> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 198 <SV = 59> <Delay = 1.35>
ST_198 : Operation 1693 [1/2] (0.79ns)   --->   "%h_state_load_1 = load i16* %h_state_addr_1, align 2" [lstm_kernel.c:425]   --->   Operation 1693 'load' 'h_state_load_1' <Predicate = (!icmp_ln423)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_198 : Operation 1694 [1/3] (1.35ns)   --->   "%weight_load_13 = load i16* %weight_addr_13, align 2" [lstm_kernel.c:425]   --->   Operation 1694 'load' 'weight_load_13' <Predicate = (!icmp_ln423)> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 199 <SV = 60> <Delay = 1.41>
ST_199 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln425 = sext i16 %h_state_load_1 to i28" [lstm_kernel.c:425]   --->   Operation 1695 'sext' 'sext_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_199 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln425_2 = sext i16 %weight_load_13 to i28" [lstm_kernel.c:425]   --->   Operation 1696 'sext' 'sext_ln425_2' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_199 : Operation 1697 [3/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln425 = mul i28 %sext_ln425, %sext_ln425_2" [lstm_kernel.c:425]   --->   Operation 1697 'mul' 'mul_ln425' <Predicate = (!icmp_ln423)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 200 <SV = 61> <Delay = 1.41>
ST_200 : Operation 1698 [2/3] (1.41ns) (root node of the DSP)   --->   "%mul_ln425 = mul i28 %sext_ln425, %sext_ln425_2" [lstm_kernel.c:425]   --->   Operation 1698 'mul' 'mul_ln425' <Predicate = (!icmp_ln423)> <Delay = 1.41> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 201 <SV = 62> <Delay = 0.00>
ST_201 : Operation 1699 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln425 = mul i28 %sext_ln425, %sext_ln425_2" [lstm_kernel.c:425]   --->   Operation 1699 'mul' 'mul_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 1.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 1700 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln425, i32 12, i32 27)" [lstm_kernel.c:425]   --->   Operation 1700 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln423)> <Delay = 0.00>

State 202 <SV = 63> <Delay = 1.01>
ST_202 : Operation 1701 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind" [lstm_kernel.c:425]   --->   Operation 1701 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_202 : Operation 1702 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_kernel.c:424]   --->   Operation 1702 'specpipeline' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_202 : Operation 1703 [1/1] (1.01ns)   --->   "%lstm_output_1 = add i16 %trunc_ln3, %lstm_output_0" [lstm_kernel.c:425]   --->   Operation 1703 'add' 'lstm_output_1' <Predicate = (!icmp_ln423)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1704 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_4) nounwind" [lstm_kernel.c:425]   --->   Operation 1704 'specregionend' 'empty_25' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_202 : Operation 1705 [1/1] (0.00ns)   --->   "br label %26" [lstm_kernel.c:423]   --->   Operation 1705 'br' <Predicate = (!icmp_ln423)> <Delay = 0.00>

State 203 <SV = 58> <Delay = 0.00>
ST_203 : Operation 1706 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i16P(i16* %lstm_out, i16 %lstm_output_0) nounwind" [lstm_kernel.c:427]   --->   Operation 1706 'write' <Predicate = (!mode_read)> <Delay = 0.00>
ST_203 : Operation 1707 [1/1] (0.00ns)   --->   "br label %.loopexit7"   --->   Operation 1707 'br' <Predicate = (!mode_read)> <Delay = 0.00>
ST_203 : Operation 1708 [1/1] (0.00ns)   --->   "ret void" [lstm_kernel.c:429]   --->   Operation 1708 'ret' <Predicate = true> <Delay = 0.00>

State 204 <SV = 1> <Delay = 1.35>
ST_204 : Operation 1709 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %j, %1 ], [ 0, %.preheader10.preheader ]"   --->   Operation 1709 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i5 %j_0 to i7" [lstm_kernel.c:302]   --->   Operation 1710 'zext' 'zext_ln302' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln302_1 = zext i5 %j_0 to i6" [lstm_kernel.c:302]   --->   Operation 1711 'zext' 'zext_ln302_1' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1712 [1/1] (0.87ns)   --->   "%icmp_ln302 = icmp eq i5 %j_0, -12" [lstm_kernel.c:302]   --->   Operation 1712 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1713 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 1713 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1714 [1/1] (0.87ns)   --->   "%j = add i5 %j_0, 1" [lstm_kernel.c:302]   --->   Operation 1714 'add' 'j' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1715 [1/1] (0.00ns)   --->   "br i1 %icmp_ln302, label %.preheader9.preheader, label %1" [lstm_kernel.c:302]   --->   Operation 1715 'br' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1716 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i5 %j_0 to i64" [lstm_kernel.c:303]   --->   Operation 1716 'zext' 'zext_ln303' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_204 : Operation 1717 [1/1] (0.88ns)   --->   "%add_ln304 = add i6 %zext_ln302_1, 20" [lstm_kernel.c:304]   --->   Operation 1717 'add' 'add_ln304' <Predicate = (!icmp_ln302)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1718 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln303" [lstm_kernel.c:303]   --->   Operation 1718 'getelementptr' 'weight_addr' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_204 : Operation 1719 [3/3] (1.35ns)   --->   "%weight_load = load i16* %weight_addr, align 2" [lstm_kernel.c:303]   --->   Operation 1719 'load' 'weight_load' <Predicate = (!icmp_ln302)> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_204 : Operation 1720 [1/1] (0.75ns)   --->   "br label %.preheader9" [lstm_kernel.c:309]   --->   Operation 1720 'br' <Predicate = (icmp_ln302)> <Delay = 0.75>

State 205 <SV = 2> <Delay = 1.35>
ST_205 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i6 %add_ln304 to i64" [lstm_kernel.c:304]   --->   Operation 1721 'zext' 'zext_ln304' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1722 [1/1] (0.88ns)   --->   "%add_ln305 = add i6 %zext_ln302_1, -24" [lstm_kernel.c:305]   --->   Operation 1722 'add' 'add_ln305' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1723 [2/3] (1.35ns)   --->   "%weight_load = load i16* %weight_addr, align 2" [lstm_kernel.c:303]   --->   Operation 1723 'load' 'weight_load' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_205 : Operation 1724 [1/1] (0.00ns)   --->   "%weight_addr_1 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln304" [lstm_kernel.c:304]   --->   Operation 1724 'getelementptr' 'weight_addr_1' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1725 [3/3] (1.35ns)   --->   "%weight_load_1 = load i16* %weight_addr_1, align 2" [lstm_kernel.c:304]   --->   Operation 1725 'load' 'weight_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 206 <SV = 3> <Delay = 1.35>
ST_206 : Operation 1726 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i6 %add_ln305 to i64" [lstm_kernel.c:305]   --->   Operation 1726 'zext' 'zext_ln305' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1727 [1/1] (0.89ns)   --->   "%add_ln306 = add i7 %zext_ln302, 60" [lstm_kernel.c:306]   --->   Operation 1727 'add' 'add_ln306' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1728 [1/3] (1.35ns)   --->   "%weight_load = load i16* %weight_addr, align 2" [lstm_kernel.c:303]   --->   Operation 1728 'load' 'weight_load' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_206 : Operation 1729 [2/3] (1.35ns)   --->   "%weight_load_1 = load i16* %weight_addr_1, align 2" [lstm_kernel.c:304]   --->   Operation 1729 'load' 'weight_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_206 : Operation 1730 [1/1] (0.00ns)   --->   "%weight_addr_2 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln305" [lstm_kernel.c:305]   --->   Operation 1730 'getelementptr' 'weight_addr_2' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1731 [3/3] (1.35ns)   --->   "%weight_load_2 = load i16* %weight_addr_2, align 2" [lstm_kernel.c:305]   --->   Operation 1731 'load' 'weight_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 207 <SV = 4> <Delay = 1.35>
ST_207 : Operation 1732 [1/1] (0.00ns)   --->   "%weight_l_addr = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln303" [lstm_kernel.c:303]   --->   Operation 1732 'getelementptr' 'weight_l_addr' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i7 %add_ln306 to i64" [lstm_kernel.c:306]   --->   Operation 1733 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1734 [1/1] (1.35ns)   --->   "store i16 %weight_load, i16* %weight_l_addr, align 2" [lstm_kernel.c:303]   --->   Operation 1734 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_207 : Operation 1735 [1/3] (1.35ns)   --->   "%weight_load_1 = load i16* %weight_addr_1, align 2" [lstm_kernel.c:304]   --->   Operation 1735 'load' 'weight_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_207 : Operation 1736 [2/3] (1.35ns)   --->   "%weight_load_2 = load i16* %weight_addr_2, align 2" [lstm_kernel.c:305]   --->   Operation 1736 'load' 'weight_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_207 : Operation 1737 [1/1] (0.00ns)   --->   "%weight_addr_3 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln306" [lstm_kernel.c:306]   --->   Operation 1737 'getelementptr' 'weight_addr_3' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1738 [3/3] (1.35ns)   --->   "%weight_load_3 = load i16* %weight_addr_3, align 2" [lstm_kernel.c:306]   --->   Operation 1738 'load' 'weight_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 208 <SV = 5> <Delay = 1.35>
ST_208 : Operation 1739 [1/1] (0.00ns)   --->   "%weight_l_addr_1 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln304" [lstm_kernel.c:304]   --->   Operation 1739 'getelementptr' 'weight_l_addr_1' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 1740 [1/1] (1.35ns)   --->   "store i16 %weight_load_1, i16* %weight_l_addr_1, align 2" [lstm_kernel.c:304]   --->   Operation 1740 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_208 : Operation 1741 [1/3] (1.35ns)   --->   "%weight_load_2 = load i16* %weight_addr_2, align 2" [lstm_kernel.c:305]   --->   Operation 1741 'load' 'weight_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_208 : Operation 1742 [2/3] (1.35ns)   --->   "%weight_load_3 = load i16* %weight_addr_3, align 2" [lstm_kernel.c:306]   --->   Operation 1742 'load' 'weight_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 209 <SV = 6> <Delay = 1.35>
ST_209 : Operation 1743 [1/1] (0.00ns)   --->   "%weight_l_addr_2 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln305" [lstm_kernel.c:305]   --->   Operation 1743 'getelementptr' 'weight_l_addr_2' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1744 [1/1] (1.35ns)   --->   "store i16 %weight_load_2, i16* %weight_l_addr_2, align 2" [lstm_kernel.c:305]   --->   Operation 1744 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_209 : Operation 1745 [1/3] (1.35ns)   --->   "%weight_load_3 = load i16* %weight_addr_3, align 2" [lstm_kernel.c:306]   --->   Operation 1745 'load' 'weight_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 210 <SV = 7> <Delay = 1.35>
ST_210 : Operation 1746 [1/1] (0.00ns)   --->   "%weight_l_addr_3 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln306" [lstm_kernel.c:306]   --->   Operation 1746 'getelementptr' 'weight_l_addr_3' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1747 [1/1] (1.35ns)   --->   "store i16 %weight_load_3, i16* %weight_l_addr_3, align 2" [lstm_kernel.c:306]   --->   Operation 1747 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_210 : Operation 1748 [1/1] (0.00ns)   --->   "br label %.preheader10" [lstm_kernel.c:302]   --->   Operation 1748 'br' <Predicate = true> <Delay = 0.00>

State 211 <SV = 2> <Delay = 0.89>
ST_211 : Operation 1749 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 1749 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i5 %i_0 to i11" [lstm_kernel.c:309]   --->   Operation 1750 'zext' 'zext_ln309' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1751 [1/1] (0.00ns)   --->   "%zext_ln309_1 = zext i5 %i_0 to i10" [lstm_kernel.c:309]   --->   Operation 1751 'zext' 'zext_ln309_1' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln309_2 = zext i5 %i_0 to i9" [lstm_kernel.c:309]   --->   Operation 1752 'zext' 'zext_ln309_2' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1753 [1/1] (0.87ns)   --->   "%icmp_ln309 = icmp eq i5 %i_0, -12" [lstm_kernel.c:309]   --->   Operation 1753 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1754 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 1754 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1755 [1/1] (0.87ns)   --->   "%i = add i5 %i_0, 1" [lstm_kernel.c:309]   --->   Operation 1755 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1756 [1/1] (0.00ns)   --->   "br i1 %icmp_ln309, label %.preheader6.preheader, label %.preheader8.preheader" [lstm_kernel.c:309]   --->   Operation 1756 'br' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1757 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [lstm_kernel.c:311]   --->   Operation 1757 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_211 : Operation 1758 [1/1] (0.89ns)   --->   "%add_ln311 = add i7 %shl_ln, 4" [lstm_kernel.c:311]   --->   Operation 1758 'add' 'add_ln311' <Predicate = (!icmp_ln309)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1759 [1/1] (0.89ns)   --->   "%add_ln312 = add i7 %shl_ln, 5" [lstm_kernel.c:312]   --->   Operation 1759 'add' 'add_ln312' <Predicate = (!icmp_ln309)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1760 [1/1] (0.89ns)   --->   "%add_ln313 = add i7 %shl_ln, 6" [lstm_kernel.c:313]   --->   Operation 1760 'add' 'add_ln313' <Predicate = (!icmp_ln309)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1761 [1/1] (0.89ns)   --->   "%add_ln314 = add i7 %shl_ln, 7" [lstm_kernel.c:314]   --->   Operation 1761 'add' 'add_ln314' <Predicate = (!icmp_ln309)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1762 [1/1] (0.75ns)   --->   "br label %.preheader6" [lstm_kernel.c:318]   --->   Operation 1762 'br' <Predicate = (icmp_ln309)> <Delay = 0.75>

State 212 <SV = 3> <Delay = 0.94>
ST_212 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln311, i4 0)" [lstm_kernel.c:311]   --->   Operation 1763 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %tmp_15 to i12" [lstm_kernel.c:311]   --->   Operation 1764 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1765 [1/1] (0.00ns)   --->   "%tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln311, i2 0)" [lstm_kernel.c:311]   --->   Operation 1765 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln311_2 = zext i9 %tmp_16 to i12" [lstm_kernel.c:311]   --->   Operation 1766 'zext' 'zext_ln311_2' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1767 [1/1] (0.94ns)   --->   "%add_ln311_4 = add i12 %zext_ln311_2, %zext_ln311" [lstm_kernel.c:311]   --->   Operation 1767 'add' 'add_ln311_4' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1768 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln312, i4 0)" [lstm_kernel.c:312]   --->   Operation 1768 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln312 = zext i11 %tmp_17 to i12" [lstm_kernel.c:312]   --->   Operation 1769 'zext' 'zext_ln312' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_18 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln312, i2 0)" [lstm_kernel.c:312]   --->   Operation 1770 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln312_2 = zext i9 %tmp_18 to i12" [lstm_kernel.c:312]   --->   Operation 1771 'zext' 'zext_ln312_2' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1772 [1/1] (0.94ns)   --->   "%add_ln312_3 = add i12 %zext_ln312_2, %zext_ln312" [lstm_kernel.c:312]   --->   Operation 1772 'add' 'add_ln312_3' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln313, i4 0)" [lstm_kernel.c:313]   --->   Operation 1773 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1774 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i11 %tmp_19 to i12" [lstm_kernel.c:313]   --->   Operation 1774 'zext' 'zext_ln313' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1775 [1/1] (0.00ns)   --->   "%tmp_20 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln313, i2 0)" [lstm_kernel.c:313]   --->   Operation 1775 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln313_2 = zext i9 %tmp_20 to i12" [lstm_kernel.c:313]   --->   Operation 1776 'zext' 'zext_ln313_2' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1777 [1/1] (0.94ns)   --->   "%add_ln313_3 = add i12 %zext_ln313_2, %zext_ln313" [lstm_kernel.c:313]   --->   Operation 1777 'add' 'add_ln313_3' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln314, i4 0)" [lstm_kernel.c:314]   --->   Operation 1778 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln314 = zext i11 %tmp_21 to i12" [lstm_kernel.c:314]   --->   Operation 1779 'zext' 'zext_ln314' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln314, i2 0)" [lstm_kernel.c:314]   --->   Operation 1780 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln314_2 = zext i9 %tmp_22 to i12" [lstm_kernel.c:314]   --->   Operation 1781 'zext' 'zext_ln314_2' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1782 [1/1] (0.94ns)   --->   "%add_ln314_3 = add i12 %zext_ln314_2, %zext_ln314" [lstm_kernel.c:314]   --->   Operation 1782 'add' 'add_ln314_3' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1783 [1/1] (0.75ns)   --->   "br label %.preheader8" [lstm_kernel.c:310]   --->   Operation 1783 'br' <Predicate = true> <Delay = 0.75>

State 213 <SV = 4> <Delay = 0.96>
ST_213 : Operation 1784 [1/1] (0.00ns)   --->   "%j_1 = phi i5 [ %j_4, %2 ], [ 0, %.preheader8.preheader ]"   --->   Operation 1784 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1785 [1/1] (0.87ns)   --->   "%icmp_ln310 = icmp eq i5 %j_1, -12" [lstm_kernel.c:310]   --->   Operation 1785 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1786 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 1786 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1787 [1/1] (0.87ns)   --->   "%j_4 = add i5 %j_1, 1" [lstm_kernel.c:310]   --->   Operation 1787 'add' 'j_4' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1788 [1/1] (0.00ns)   --->   "br i1 %icmp_ln310, label %.preheader9.loopexit, label %2" [lstm_kernel.c:310]   --->   Operation 1788 'br' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1789 [1/1] (0.00ns)   --->   "%shl_ln311_1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %j_1, i4 0)" [lstm_kernel.c:311]   --->   Operation 1789 'bitconcatenate' 'shl_ln311_1' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_213 : Operation 1790 [1/1] (0.00ns)   --->   "%shl_ln311_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j_1, i2 0)" [lstm_kernel.c:311]   --->   Operation 1790 'bitconcatenate' 'shl_ln311_2' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_213 : Operation 1791 [1/1] (0.00ns)   --->   "%zext_ln311_3 = zext i7 %shl_ln311_2 to i9" [lstm_kernel.c:311]   --->   Operation 1791 'zext' 'zext_ln311_3' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_213 : Operation 1792 [1/1] (0.92ns)   --->   "%add_ln311_1 = add i9 %shl_ln311_1, %zext_ln311_3" [lstm_kernel.c:311]   --->   Operation 1792 'add' 'add_ln311_1' <Predicate = (!icmp_ln310)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln311_6 = zext i5 %j_1 to i12" [lstm_kernel.c:311]   --->   Operation 1793 'zext' 'zext_ln311_6' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_213 : Operation 1794 [1/1] (0.96ns)   --->   "%add_ln311_5 = add i12 %zext_ln311_6, %add_ln311_4" [lstm_kernel.c:311]   --->   Operation 1794 'add' 'add_ln311_5' <Predicate = (!icmp_ln310)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1795 [1/1] (0.96ns)   --->   "%add_ln312_4 = add i12 %zext_ln311_6, %add_ln312_3" [lstm_kernel.c:312]   --->   Operation 1795 'add' 'add_ln312_4' <Predicate = (!icmp_ln310)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1796 [1/1] (0.96ns)   --->   "%add_ln313_4 = add i12 %zext_ln311_6, %add_ln313_3" [lstm_kernel.c:313]   --->   Operation 1796 'add' 'add_ln313_4' <Predicate = (!icmp_ln310)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1797 [1/1] (0.96ns)   --->   "%add_ln314_4 = add i12 %zext_ln311_6, %add_ln314_3" [lstm_kernel.c:314]   --->   Operation 1797 'add' 'add_ln314_4' <Predicate = (!icmp_ln310)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1798 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 1798 'br' <Predicate = (icmp_ln310)> <Delay = 0.00>

State 214 <SV = 5> <Delay = 1.17>
ST_214 : Operation 1799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln311_3 = add i9 %add_ln311_1, 80" [lstm_kernel.c:311]   --->   Operation 1799 'add' 'add_ln311_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 1800 [1/1] (1.17ns) (root node of TernaryAdder)   --->   "%add_ln311_2 = add i9 %add_ln311_3, %zext_ln309_2" [lstm_kernel.c:311]   --->   Operation 1800 'add' 'add_ln311_2' <Predicate = true> <Delay = 1.17> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 215 <SV = 6> <Delay = 1.35>
ST_215 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln311_5 = zext i9 %add_ln311_1 to i10" [lstm_kernel.c:311]   --->   Operation 1801 'zext' 'zext_ln311_5' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1802 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i9 %add_ln311_2 to i64" [lstm_kernel.c:311]   --->   Operation 1802 'zext' 'zext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1803 [1/1] (0.00ns)   --->   "%weight_addr_8 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln311_1" [lstm_kernel.c:311]   --->   Operation 1803 'getelementptr' 'weight_addr_8' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1804 [3/3] (1.35ns)   --->   "%weight_load_8 = load i16* %weight_addr_8, align 2" [lstm_kernel.c:311]   --->   Operation 1804 'load' 'weight_load_8' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_215 : Operation 1805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln312_1 = add i10 %zext_ln311_5, 480" [lstm_kernel.c:312]   --->   Operation 1805 'add' 'add_ln312_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 1806 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%add_ln312_2 = add i10 %add_ln312_1, %zext_ln309_1" [lstm_kernel.c:312]   --->   Operation 1806 'add' 'add_ln312_2' <Predicate = true> <Delay = 1.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 216 <SV = 7> <Delay = 1.35>
ST_216 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln311_4 = zext i9 %add_ln311_1 to i11" [lstm_kernel.c:311]   --->   Operation 1807 'zext' 'zext_ln311_4' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1808 [2/3] (1.35ns)   --->   "%weight_load_8 = load i16* %weight_addr_8, align 2" [lstm_kernel.c:311]   --->   Operation 1808 'load' 'weight_load_8' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_216 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln312_1 = zext i10 %add_ln312_2 to i64" [lstm_kernel.c:312]   --->   Operation 1809 'zext' 'zext_ln312_1' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1810 [1/1] (0.00ns)   --->   "%weight_addr_9 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln312_1" [lstm_kernel.c:312]   --->   Operation 1810 'getelementptr' 'weight_addr_9' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1811 [3/3] (1.35ns)   --->   "%weight_load_9 = load i16* %weight_addr_9, align 2" [lstm_kernel.c:312]   --->   Operation 1811 'load' 'weight_load_9' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_216 : Operation 1812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln313_1 = add i11 %zext_ln311_4, 880" [lstm_kernel.c:313]   --->   Operation 1812 'add' 'add_ln313_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 1813 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln313_2 = add i11 %add_ln313_1, %zext_ln309" [lstm_kernel.c:313]   --->   Operation 1813 'add' 'add_ln313_2' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 1814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln314_1 = add i11 %zext_ln311_4, -768" [lstm_kernel.c:314]   --->   Operation 1814 'add' 'add_ln314_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 1815 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln314_2 = add i11 %add_ln314_1, %zext_ln309" [lstm_kernel.c:314]   --->   Operation 1815 'add' 'add_ln314_2' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 217 <SV = 8> <Delay = 1.35>
ST_217 : Operation 1816 [1/3] (1.35ns)   --->   "%weight_load_8 = load i16* %weight_addr_8, align 2" [lstm_kernel.c:311]   --->   Operation 1816 'load' 'weight_load_8' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_217 : Operation 1817 [2/3] (1.35ns)   --->   "%weight_load_9 = load i16* %weight_addr_9, align 2" [lstm_kernel.c:312]   --->   Operation 1817 'load' 'weight_load_9' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_217 : Operation 1818 [1/1] (0.00ns)   --->   "%zext_ln313_1 = zext i11 %add_ln313_2 to i64" [lstm_kernel.c:313]   --->   Operation 1818 'zext' 'zext_ln313_1' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1819 [1/1] (0.00ns)   --->   "%weight_addr_10 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln313_1" [lstm_kernel.c:313]   --->   Operation 1819 'getelementptr' 'weight_addr_10' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1820 [3/3] (1.35ns)   --->   "%weight_load_10 = load i16* %weight_addr_10, align 2" [lstm_kernel.c:313]   --->   Operation 1820 'load' 'weight_load_10' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 218 <SV = 9> <Delay = 1.35>
ST_218 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln311_7 = zext i12 %add_ln311_5 to i64" [lstm_kernel.c:311]   --->   Operation 1821 'zext' 'zext_ln311_7' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1822 [1/1] (0.00ns)   --->   "%weight_l_addr_8 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln311_7" [lstm_kernel.c:311]   --->   Operation 1822 'getelementptr' 'weight_l_addr_8' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1823 [1/1] (1.35ns)   --->   "store i16 %weight_load_8, i16* %weight_l_addr_8, align 2" [lstm_kernel.c:311]   --->   Operation 1823 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_218 : Operation 1824 [1/3] (1.35ns)   --->   "%weight_load_9 = load i16* %weight_addr_9, align 2" [lstm_kernel.c:312]   --->   Operation 1824 'load' 'weight_load_9' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_218 : Operation 1825 [2/3] (1.35ns)   --->   "%weight_load_10 = load i16* %weight_addr_10, align 2" [lstm_kernel.c:313]   --->   Operation 1825 'load' 'weight_load_10' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_218 : Operation 1826 [1/1] (0.00ns)   --->   "%zext_ln314_1 = zext i11 %add_ln314_2 to i64" [lstm_kernel.c:314]   --->   Operation 1826 'zext' 'zext_ln314_1' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1827 [1/1] (0.00ns)   --->   "%weight_addr_11 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln314_1" [lstm_kernel.c:314]   --->   Operation 1827 'getelementptr' 'weight_addr_11' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1828 [3/3] (1.35ns)   --->   "%weight_load_11 = load i16* %weight_addr_11, align 2" [lstm_kernel.c:314]   --->   Operation 1828 'load' 'weight_load_11' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 219 <SV = 10> <Delay = 1.35>
ST_219 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln312_3 = zext i12 %add_ln312_4 to i64" [lstm_kernel.c:312]   --->   Operation 1829 'zext' 'zext_ln312_3' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1830 [1/1] (0.00ns)   --->   "%weight_l_addr_9 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln312_3" [lstm_kernel.c:312]   --->   Operation 1830 'getelementptr' 'weight_l_addr_9' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1831 [1/1] (1.35ns)   --->   "store i16 %weight_load_9, i16* %weight_l_addr_9, align 2" [lstm_kernel.c:312]   --->   Operation 1831 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_219 : Operation 1832 [1/3] (1.35ns)   --->   "%weight_load_10 = load i16* %weight_addr_10, align 2" [lstm_kernel.c:313]   --->   Operation 1832 'load' 'weight_load_10' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_219 : Operation 1833 [2/3] (1.35ns)   --->   "%weight_load_11 = load i16* %weight_addr_11, align 2" [lstm_kernel.c:314]   --->   Operation 1833 'load' 'weight_load_11' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 220 <SV = 11> <Delay = 1.35>
ST_220 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln313_3 = zext i12 %add_ln313_4 to i64" [lstm_kernel.c:313]   --->   Operation 1834 'zext' 'zext_ln313_3' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1835 [1/1] (0.00ns)   --->   "%weight_l_addr_10 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln313_3" [lstm_kernel.c:313]   --->   Operation 1835 'getelementptr' 'weight_l_addr_10' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1836 [1/1] (1.35ns)   --->   "store i16 %weight_load_10, i16* %weight_l_addr_10, align 2" [lstm_kernel.c:313]   --->   Operation 1836 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_220 : Operation 1837 [1/3] (1.35ns)   --->   "%weight_load_11 = load i16* %weight_addr_11, align 2" [lstm_kernel.c:314]   --->   Operation 1837 'load' 'weight_load_11' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 221 <SV = 12> <Delay = 1.35>
ST_221 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln314_3 = zext i12 %add_ln314_4 to i64" [lstm_kernel.c:314]   --->   Operation 1838 'zext' 'zext_ln314_3' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1839 [1/1] (0.00ns)   --->   "%weight_l_addr_11 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln314_3" [lstm_kernel.c:314]   --->   Operation 1839 'getelementptr' 'weight_l_addr_11' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1840 [1/1] (1.35ns)   --->   "store i16 %weight_load_11, i16* %weight_l_addr_11, align 2" [lstm_kernel.c:314]   --->   Operation 1840 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_221 : Operation 1841 [1/1] (0.00ns)   --->   "br label %.preheader8" [lstm_kernel.c:310]   --->   Operation 1841 'br' <Predicate = true> <Delay = 0.00>

State 222 <SV = 3> <Delay = 0.93>
ST_222 : Operation 1842 [1/1] (0.00ns)   --->   "%j_2 = phi i5 [ %j_3, %3 ], [ 0, %.preheader6.preheader ]"   --->   Operation 1842 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i5 %j_2 to i10" [lstm_kernel.c:318]   --->   Operation 1843 'zext' 'zext_ln318' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1844 [1/1] (0.87ns)   --->   "%icmp_ln318 = icmp eq i5 %j_2, -12" [lstm_kernel.c:318]   --->   Operation 1844 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1845 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 1845 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1846 [1/1] (0.87ns)   --->   "%j_3 = add i5 %j_2, 1" [lstm_kernel.c:318]   --->   Operation 1846 'add' 'j_3' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1847 [1/1] (0.00ns)   --->   "br i1 %icmp_ln318, label %.loopexit7.loopexit, label %3" [lstm_kernel.c:318]   --->   Operation 1847 'br' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1848 [1/1] (0.93ns)   --->   "%add_ln319 = add i10 %zext_ln318, -368" [lstm_kernel.c:319]   --->   Operation 1848 'add' 'add_ln319' <Predicate = (!icmp_ln318)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1849 [1/1] (0.00ns)   --->   "br label %.loopexit7"   --->   Operation 1849 'br' <Predicate = (icmp_ln318)> <Delay = 0.00>

State 223 <SV = 4> <Delay = 1.35>
ST_223 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln319 = sext i10 %add_ln319 to i11" [lstm_kernel.c:319]   --->   Operation 1850 'sext' 'sext_ln319' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i11 %sext_ln319 to i64" [lstm_kernel.c:319]   --->   Operation 1851 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1852 [1/1] (0.00ns)   --->   "%weight_addr_4 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln319" [lstm_kernel.c:319]   --->   Operation 1852 'getelementptr' 'weight_addr_4' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1853 [3/3] (1.35ns)   --->   "%weight_load_4 = load i16* %weight_addr_4, align 2" [lstm_kernel.c:319]   --->   Operation 1853 'load' 'weight_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_223 : Operation 1854 [1/1] (0.93ns)   --->   "%add_ln320 = add i10 %zext_ln318, -348" [lstm_kernel.c:320]   --->   Operation 1854 'add' 'add_ln320' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 5> <Delay = 1.35>
ST_224 : Operation 1855 [2/3] (1.35ns)   --->   "%weight_load_4 = load i16* %weight_addr_4, align 2" [lstm_kernel.c:319]   --->   Operation 1855 'load' 'weight_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_224 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln320 = sext i10 %add_ln320 to i11" [lstm_kernel.c:320]   --->   Operation 1856 'sext' 'sext_ln320' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1857 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i11 %sext_ln320 to i64" [lstm_kernel.c:320]   --->   Operation 1857 'zext' 'zext_ln320' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1858 [1/1] (0.93ns)   --->   "%add_ln321 = add i10 %zext_ln318, -328" [lstm_kernel.c:321]   --->   Operation 1858 'add' 'add_ln321' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1859 [1/1] (0.00ns)   --->   "%weight_addr_5 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln320" [lstm_kernel.c:320]   --->   Operation 1859 'getelementptr' 'weight_addr_5' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1860 [3/3] (1.35ns)   --->   "%weight_load_5 = load i16* %weight_addr_5, align 2" [lstm_kernel.c:320]   --->   Operation 1860 'load' 'weight_load_5' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 225 <SV = 6> <Delay = 1.35>
ST_225 : Operation 1861 [1/3] (1.35ns)   --->   "%weight_load_4 = load i16* %weight_addr_4, align 2" [lstm_kernel.c:319]   --->   Operation 1861 'load' 'weight_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_225 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i10 %add_ln321 to i11" [lstm_kernel.c:321]   --->   Operation 1862 'sext' 'sext_ln321' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i11 %sext_ln321 to i64" [lstm_kernel.c:321]   --->   Operation 1863 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1864 [1/1] (0.93ns)   --->   "%add_ln322 = add i10 %zext_ln318, -308" [lstm_kernel.c:322]   --->   Operation 1864 'add' 'add_ln322' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1865 [2/3] (1.35ns)   --->   "%weight_load_5 = load i16* %weight_addr_5, align 2" [lstm_kernel.c:320]   --->   Operation 1865 'load' 'weight_load_5' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_225 : Operation 1866 [1/1] (0.00ns)   --->   "%weight_addr_6 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln321" [lstm_kernel.c:321]   --->   Operation 1866 'getelementptr' 'weight_addr_6' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1867 [3/3] (1.35ns)   --->   "%weight_load_6 = load i16* %weight_addr_6, align 2" [lstm_kernel.c:321]   --->   Operation 1867 'load' 'weight_load_6' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 226 <SV = 7> <Delay = 1.35>
ST_226 : Operation 1868 [1/1] (0.00ns)   --->   "%weight_l_addr_4 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln319" [lstm_kernel.c:319]   --->   Operation 1868 'getelementptr' 'weight_l_addr_4' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln322 = sext i10 %add_ln322 to i11" [lstm_kernel.c:322]   --->   Operation 1869 'sext' 'sext_ln322' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1870 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i11 %sext_ln322 to i64" [lstm_kernel.c:322]   --->   Operation 1870 'zext' 'zext_ln322' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1871 [1/1] (1.35ns)   --->   "store i16 %weight_load_4, i16* %weight_l_addr_4, align 2" [lstm_kernel.c:319]   --->   Operation 1871 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_226 : Operation 1872 [1/3] (1.35ns)   --->   "%weight_load_5 = load i16* %weight_addr_5, align 2" [lstm_kernel.c:320]   --->   Operation 1872 'load' 'weight_load_5' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_226 : Operation 1873 [2/3] (1.35ns)   --->   "%weight_load_6 = load i16* %weight_addr_6, align 2" [lstm_kernel.c:321]   --->   Operation 1873 'load' 'weight_load_6' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_226 : Operation 1874 [1/1] (0.00ns)   --->   "%weight_addr_7 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln322" [lstm_kernel.c:322]   --->   Operation 1874 'getelementptr' 'weight_addr_7' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1875 [3/3] (1.35ns)   --->   "%weight_load_7 = load i16* %weight_addr_7, align 2" [lstm_kernel.c:322]   --->   Operation 1875 'load' 'weight_load_7' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 227 <SV = 8> <Delay = 1.35>
ST_227 : Operation 1876 [1/1] (0.00ns)   --->   "%weight_l_addr_5 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln320" [lstm_kernel.c:320]   --->   Operation 1876 'getelementptr' 'weight_l_addr_5' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1877 [1/1] (1.35ns)   --->   "store i16 %weight_load_5, i16* %weight_l_addr_5, align 2" [lstm_kernel.c:320]   --->   Operation 1877 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_227 : Operation 1878 [1/3] (1.35ns)   --->   "%weight_load_6 = load i16* %weight_addr_6, align 2" [lstm_kernel.c:321]   --->   Operation 1878 'load' 'weight_load_6' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>
ST_227 : Operation 1879 [2/3] (1.35ns)   --->   "%weight_load_7 = load i16* %weight_addr_7, align 2" [lstm_kernel.c:322]   --->   Operation 1879 'load' 'weight_load_7' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 228 <SV = 9> <Delay = 1.35>
ST_228 : Operation 1880 [1/1] (0.00ns)   --->   "%weight_l_addr_6 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln321" [lstm_kernel.c:321]   --->   Operation 1880 'getelementptr' 'weight_l_addr_6' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1881 [1/1] (1.35ns)   --->   "store i16 %weight_load_6, i16* %weight_l_addr_6, align 2" [lstm_kernel.c:321]   --->   Operation 1881 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_228 : Operation 1882 [1/3] (1.35ns)   --->   "%weight_load_7 = load i16* %weight_addr_7, align 2" [lstm_kernel.c:322]   --->   Operation 1882 'load' 'weight_load_7' <Predicate = true> <Delay = 1.35> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1800> <RAM>

State 229 <SV = 10> <Delay = 1.35>
ST_229 : Operation 1883 [1/1] (0.00ns)   --->   "%weight_l_addr_7 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln322" [lstm_kernel.c:322]   --->   Operation 1883 'getelementptr' 'weight_l_addr_7' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1884 [1/1] (1.35ns)   --->   "store i16 %weight_load_7, i16* %weight_l_addr_7, align 2" [lstm_kernel.c:322]   --->   Operation 1884 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1760> <RAM>
ST_229 : Operation 1885 [1/1] (0.00ns)   --->   "br label %.preheader6" [lstm_kernel.c:318]   --->   Operation 1885 'br' <Predicate = true> <Delay = 0.00>

State 230 <SV = 108> <Delay = 0.00>

State 231 <SV = 109> <Delay = 0.00>

State 232 <SV = 110> <Delay = 0.00>

State 233 <SV = 111> <Delay = 0.00>

State 234 <SV = 112> <Delay = 0.00>

State 235 <SV = 113> <Delay = 0.00>

State 236 <SV = 114> <Delay = 0.00>

State 237 <SV = 115> <Delay = 0.00>

State 238 <SV = 116> <Delay = 0.00>

State 239 <SV = 117> <Delay = 0.00>

State 240 <SV = 118> <Delay = 0.00>

State 241 <SV = 119> <Delay = 0.00>

State 242 <SV = 120> <Delay = 0.00>

State 243 <SV = 121> <Delay = 0.00>

State 244 <SV = 122> <Delay = 0.00>

State 245 <SV = 124> <Delay = 0.00>

State 246 <SV = 125> <Delay = 0.00>

State 247 <SV = 126> <Delay = 0.00>

State 248 <SV = 127> <Delay = 0.00>

State 249 <SV = 128> <Delay = 0.00>

State 250 <SV = 129> <Delay = 0.00>

State 251 <SV = 130> <Delay = 0.00>

State 252 <SV = 131> <Delay = 0.00>

State 253 <SV = 132> <Delay = 0.00>

State 254 <SV = 133> <Delay = 0.00>

State 255 <SV = 134> <Delay = 0.00>

State 256 <SV = 135> <Delay = 0.00>

State 257 <SV = 136> <Delay = 0.00>

State 258 <SV = 137> <Delay = 0.00>

State 259 <SV = 138> <Delay = 0.00>

State 260 <SV = 139> <Delay = 0.00>

State 261 <SV = 140> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2ns, clock uncertainty: 0.25ns.

 <State 1>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln331', lstm_kernel.c:331) of constant 0 on array 'h_state' [35]  (0.79 ns)

 <State 2>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln331', lstm_kernel.c:331) of constant 0 on array 'h_state' [37]  (0.79 ns)

 <State 3>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln331', lstm_kernel.c:331) of constant 0 on array 'h_state' [39]  (0.79 ns)

 <State 4>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln331', lstm_kernel.c:331) of constant 0 on array 'h_state' [41]  (0.79 ns)

 <State 5>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln331', lstm_kernel.c:331) of constant 0 on array 'h_state' [43]  (0.79 ns)

 <State 6>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln331', lstm_kernel.c:331) of constant 0 on array 'h_state' [45]  (0.79 ns)

 <State 7>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln331', lstm_kernel.c:331) of constant 0 on array 'h_state' [47]  (0.79 ns)

 <State 8>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln331', lstm_kernel.c:331) of constant 0 on array 'h_state' [49]  (0.79 ns)

 <State 9>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln331', lstm_kernel.c:331) of constant 0 on array 'h_state' [51]  (0.79 ns)

 <State 10>: 1.02ns
The critical path consists of the following:
	'sub' operation ('sub_ln342', lstm_kernel.c:342) [81]  (1.02 ns)

 <State 11>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 12>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 13>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 14>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 15>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 16>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 17>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 18>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 19>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 20>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 21>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 22>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 23>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 24>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 25>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 26>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 27>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 28>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 29>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 30>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 31>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 32>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 33>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 34>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 35>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 36>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 37>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 38>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 39>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 40>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 41>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 42>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 43>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 44>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 45>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 46>: 1.69ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln342', lstm_kernel.c:342) [82]  (1.69 ns)

 <State 47>: 0.897ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lstm_kernel.c:344) [87]  (0 ns)
	'add' operation ('add_ln348', lstm_kernel.c:348) [103]  (0.897 ns)

 <State 48>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_12', lstm_kernel.c:348) [105]  (0 ns)
	'load' operation ('weight_l_load', lstm_kernel.c:348) on array 'weight_l' [212]  (1.35 ns)

 <State 49>: 1.35ns
The critical path consists of the following:
	'or' operation ('or_ln348_1', lstm_kernel.c:348) [109]  (0 ns)
	'getelementptr' operation ('weight_l_addr_14', lstm_kernel.c:348) [111]  (0 ns)
	'load' operation ('weight_l_load_2', lstm_kernel.c:348) on array 'weight_l' [222]  (1.35 ns)

 <State 50>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_16', lstm_kernel.c:348) [117]  (0 ns)
	'load' operation ('weight_l_load_4', lstm_kernel.c:348) on array 'weight_l' [232]  (1.35 ns)

 <State 51>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[214] ('mul_ln348', lstm_kernel.c:348) [214]  (1.41 ns)

 <State 52>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[214] ('mul_ln348', lstm_kernel.c:348) [214]  (1.41 ns)

 <State 53>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[224] ('mul_ln348_2', lstm_kernel.c:348) [224]  (1.41 ns)

 <State 54>: 1.55ns
The critical path consists of the following:
	'xor' operation ('xor_ln348', lstm_kernel.c:348) [164]  (0.199 ns)
	'getelementptr' operation ('lstm_state_addr_2', lstm_kernel.c:348) [166]  (0 ns)
	'store' operation ('store_ln348', lstm_kernel.c:348) of variable 'trunc_ln348_1', lstm_kernel.c:348 on array 'lstm_state', lstm_kernel.c:297 [221]  (1.35 ns)

 <State 55>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[244] ('mul_ln348_6', lstm_kernel.c:348) [244]  (1.41 ns)

 <State 56>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[254] ('mul_ln348_8', lstm_kernel.c:348) [254]  (1.41 ns)

 <State 57>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[264] ('mul_ln348_10', lstm_kernel.c:348) [264]  (1.41 ns)

 <State 58>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[274] ('mul_ln348_12', lstm_kernel.c:348) [274]  (1.41 ns)

 <State 59>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[284] ('mul_ln348_14', lstm_kernel.c:348) [284]  (1.41 ns)

 <State 60>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[294] ('mul_ln348_16', lstm_kernel.c:348) [294]  (1.41 ns)

 <State 61>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[304] ('mul_ln348_18', lstm_kernel.c:348) [304]  (1.41 ns)

 <State 62>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lstm_state_addr_16', lstm_kernel.c:348) [203]  (0 ns)
	'store' operation ('store_ln348', lstm_kernel.c:348) of variable 'trunc_ln348_15', lstm_kernel.c:348 on array 'lstm_state', lstm_kernel.c:297 [296]  (1.35 ns)

 <State 63>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lstm_state_addr_18', lstm_kernel.c:348) [208]  (0 ns)
	'store' operation ('store_ln348', lstm_kernel.c:348) of variable 'trunc_ln348_17', lstm_kernel.c:348 on array 'lstm_state', lstm_kernel.c:297 [306]  (1.35 ns)

 <State 64>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', lstm_kernel.c:352) with incoming values : ('add_ln352', lstm_kernel.c:352) [317]  (0.755 ns)

 <State 65>: 0.973ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lstm_kernel.c:353) [319]  (0 ns)
	'icmp' operation ('icmp_ln353', lstm_kernel.c:353) [326]  (0.698 ns)
	'select' operation ('select_ln352', lstm_kernel.c:352) [327]  (0.275 ns)

 <State 66>: 1.38ns
The critical path consists of the following:
	'select' operation ('select_ln352_1', lstm_kernel.c:352) [328]  (0.48 ns)
	'add' operation ('add_ln357', lstm_kernel.c:357) [338]  (0.897 ns)

 <State 67>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lstm_state_addr_48', lstm_kernel.c:357) [418]  (0 ns)
	'load' operation ('lstm_state_load_44', lstm_kernel.c:357) on array 'lstm_state', lstm_kernel.c:297 [488]  (1.35 ns)

 <State 68>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_52', lstm_kernel.c:357) [345]  (0 ns)
	'load' operation ('weight_l_load_40', lstm_kernel.c:357) on array 'weight_l' [457]  (1.35 ns)

 <State 69>: 1.35ns
The critical path consists of the following:
	'or' operation ('or_ln357_1', lstm_kernel.c:357) [349]  (0 ns)
	'getelementptr' operation ('weight_l_addr_54', lstm_kernel.c:357) [351]  (0 ns)
	'load' operation ('weight_l_load_42', lstm_kernel.c:357) on array 'weight_l' [471]  (1.35 ns)

 <State 70>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_56', lstm_kernel.c:357) [357]  (0 ns)
	'load' operation ('weight_l_load_44', lstm_kernel.c:357) on array 'weight_l' [485]  (1.35 ns)

 <State 71>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[459] ('mul_ln357', lstm_kernel.c:357) [459]  (1.41 ns)

 <State 72>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[459] ('mul_ln357', lstm_kernel.c:357) [459]  (1.41 ns)

 <State 73>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[466] ('mul_ln357_1', lstm_kernel.c:357) [466]  (1.41 ns)

 <State 74>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[473] ('mul_ln357_2', lstm_kernel.c:357) [473]  (1.41 ns)

 <State 75>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[480] ('mul_ln357_3', lstm_kernel.c:357) [480]  (1.41 ns)

 <State 76>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[487] ('mul_ln357_4', lstm_kernel.c:357) [487]  (1.41 ns)

 <State 77>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[494] ('mul_ln357_5', lstm_kernel.c:357) [494]  (1.41 ns)

 <State 78>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[501] ('mul_ln357_6', lstm_kernel.c:357) [501]  (1.41 ns)

 <State 79>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[508] ('mul_ln357_7', lstm_kernel.c:357) [508]  (1.41 ns)

 <State 80>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[515] ('mul_ln357_8', lstm_kernel.c:357) [515]  (1.41 ns)

 <State 81>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[522] ('mul_ln357_9', lstm_kernel.c:357) [522]  (1.41 ns)

 <State 82>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[529] ('mul_ln357_10', lstm_kernel.c:357) [529]  (1.41 ns)

 <State 83>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[536] ('mul_ln357_11', lstm_kernel.c:357) [536]  (1.41 ns)

 <State 84>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[543] ('mul_ln357_12', lstm_kernel.c:357) [543]  (1.41 ns)

 <State 85>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[550] ('mul_ln357_13', lstm_kernel.c:357) [550]  (1.41 ns)

 <State 86>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[557] ('mul_ln357_14', lstm_kernel.c:357) [557]  (1.41 ns)

 <State 87>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[564] ('mul_ln357_15', lstm_kernel.c:357) [564]  (1.41 ns)

 <State 88>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[571] ('mul_ln357_16', lstm_kernel.c:357) [571]  (1.41 ns)

 <State 89>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[578] ('mul_ln357_17', lstm_kernel.c:357) [578]  (1.41 ns)

 <State 90>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[585] ('mul_ln357_18', lstm_kernel.c:357) [585]  (1.41 ns)

 <State 91>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[592] ('mul_ln357_19', lstm_kernel.c:357) [592]  (1.41 ns)

 <State 92>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_56', lstm_kernel.c:357) on array 'lstm_state', lstm_kernel.c:297 [572]  (1.35 ns)

 <State 93>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lstm_state_addr_55', lstm_kernel.c:357) [436]  (0 ns)
	'load' operation ('lstm_state_load_51', lstm_kernel.c:357) on array 'lstm_state', lstm_kernel.c:297 [537]  (1.35 ns)

 <State 94>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lstm_state_addr_57', lstm_kernel.c:357) [441]  (0 ns)
	'load' operation ('lstm_state_load_53', lstm_kernel.c:357) on array 'lstm_state', lstm_kernel.c:297 [551]  (1.35 ns)

 <State 95>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lstm_state_addr_61', lstm_kernel.c:357) [451]  (0 ns)
	'load' operation ('lstm_state_load_57', lstm_kernel.c:357) on array 'lstm_state', lstm_kernel.c:297 [579]  (1.35 ns)

 <State 96>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_53', lstm_kernel.c:357) on array 'lstm_state', lstm_kernel.c:297 [551]  (1.35 ns)

 <State 97>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln357', lstm_kernel.c:357) of variable 'add_ln357_12', lstm_kernel.c:357 on array 'lstm_state', lstm_kernel.c:297 [540]  (1.35 ns)

 <State 98>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln357', lstm_kernel.c:357) of variable 'add_ln357_13', lstm_kernel.c:357 on array 'lstm_state', lstm_kernel.c:297 [547]  (1.35 ns)

 <State 99>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln357', lstm_kernel.c:357) of variable 'add_ln357_14', lstm_kernel.c:357 on array 'lstm_state', lstm_kernel.c:297 [554]  (1.35 ns)

 <State 100>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln357', lstm_kernel.c:357) of variable 'add_ln357_15', lstm_kernel.c:357 on array 'lstm_state', lstm_kernel.c:297 [561]  (1.35 ns)

 <State 101>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln357', lstm_kernel.c:357) of variable 'add_ln357_16', lstm_kernel.c:357 on array 'lstm_state', lstm_kernel.c:297 [568]  (1.35 ns)

 <State 102>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln357', lstm_kernel.c:357) of variable 'add_ln357_17', lstm_kernel.c:357 on array 'lstm_state', lstm_kernel.c:297 [575]  (1.35 ns)

 <State 103>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln357', lstm_kernel.c:357) of variable 'add_ln357_18', lstm_kernel.c:357 on array 'lstm_state', lstm_kernel.c:297 [582]  (1.35 ns)

 <State 104>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln357', lstm_kernel.c:357) of variable 'add_ln357_19', lstm_kernel.c:357 on array 'lstm_state', lstm_kernel.c:297 [589]  (1.35 ns)

 <State 105>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln357', lstm_kernel.c:357) of variable 'add_ln357_20', lstm_kernel.c:357 on array 'lstm_state', lstm_kernel.c:297 [596]  (1.35 ns)

 <State 106>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lstm_kernel.c:362) [603]  (0.755 ns)

 <State 107>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lstm_kernel.c:362) [603]  (0 ns)
	'xor' operation ('xor_ln366', lstm_kernel.c:366) [681]  (0.199 ns)
	'getelementptr' operation ('lstm_state_addr_25', lstm_kernel.c:366) [683]  (0 ns)
	'load' operation ('lstm_state_load_2', lstm_kernel.c:366) on array 'lstm_state', lstm_kernel.c:297 [736]  (1.35 ns)

 <State 108>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lstm_state_addr_26', lstm_kernel.c:366) [685]  (0 ns)
	'load' operation ('lstm_state_load_22', lstm_kernel.c:366) on array 'lstm_state', lstm_kernel.c:297 [742]  (1.35 ns)

 <State 109>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_32', lstm_kernel.c:366) [619]  (0 ns)
	'load' operation ('weight_l_load_20', lstm_kernel.c:366) on array 'weight_l' [729]  (1.35 ns)

 <State 110>: 1.35ns
The critical path consists of the following:
	'or' operation ('or_ln366_1', lstm_kernel.c:366) [623]  (0 ns)
	'getelementptr' operation ('weight_l_addr_34', lstm_kernel.c:366) [625]  (0 ns)
	'load' operation ('weight_l_load_22', lstm_kernel.c:366) on array 'weight_l' [741]  (1.35 ns)

 <State 111>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_36', lstm_kernel.c:366) [631]  (0 ns)
	'load' operation ('weight_l_load_24', lstm_kernel.c:366) on array 'weight_l' [753]  (1.35 ns)

 <State 112>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_38', lstm_kernel.c:366) [637]  (0 ns)
	'load' operation ('weight_l_load_26', lstm_kernel.c:366) on array 'weight_l' [765]  (1.35 ns)

 <State 113>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_40', lstm_kernel.c:366) [643]  (0 ns)
	'load' operation ('weight_l_load_28', lstm_kernel.c:366) on array 'weight_l' [777]  (1.35 ns)

 <State 114>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_42', lstm_kernel.c:366) [649]  (0 ns)
	'load' operation ('weight_l_load_30', lstm_kernel.c:366) on array 'weight_l' [789]  (1.35 ns)

 <State 115>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_44', lstm_kernel.c:366) [655]  (0 ns)
	'load' operation ('weight_l_load_32', lstm_kernel.c:366) on array 'weight_l' [801]  (1.35 ns)

 <State 116>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_46', lstm_kernel.c:366) [661]  (0 ns)
	'load' operation ('weight_l_load_34', lstm_kernel.c:366) on array 'weight_l' [813]  (1.35 ns)

 <State 117>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_48', lstm_kernel.c:366) [667]  (0 ns)
	'load' operation ('weight_l_load_36', lstm_kernel.c:366) on array 'weight_l' [825]  (1.35 ns)

 <State 118>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_50', lstm_kernel.c:366) [673]  (0 ns)
	'load' operation ('weight_l_load_38', lstm_kernel.c:366) on array 'weight_l' [837]  (1.35 ns)

 <State 119>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln367', lstm_kernel.c:367) of variable 'sext_ln367_4', lstm_kernel.c:367 on array 'lstm_state', lstm_kernel.c:297 [758]  (1.35 ns)

 <State 120>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln367', lstm_kernel.c:367) of variable 'sext_ln367_6', lstm_kernel.c:367 on array 'lstm_state', lstm_kernel.c:297 [770]  (1.35 ns)

 <State 121>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln367', lstm_kernel.c:367) of variable 'sext_ln367_8', lstm_kernel.c:367 on array 'lstm_state', lstm_kernel.c:297 [782]  (1.35 ns)

 <State 122>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln367', lstm_kernel.c:367) of variable 'sext_ln367_10', lstm_kernel.c:367 on array 'lstm_state', lstm_kernel.c:297 [794]  (1.35 ns)

 <State 123>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln367', lstm_kernel.c:367) of variable 'sext_ln367_12', lstm_kernel.c:367 on array 'lstm_state', lstm_kernel.c:297 [806]  (1.35 ns)

 <State 124>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln367', lstm_kernel.c:367) of variable 'sext_ln367_14', lstm_kernel.c:367 on array 'lstm_state', lstm_kernel.c:297 [818]  (1.35 ns)

 <State 125>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln367', lstm_kernel.c:367) of variable 'sext_ln367_16', lstm_kernel.c:367 on array 'lstm_state', lstm_kernel.c:297 [830]  (1.35 ns)

 <State 126>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln367', lstm_kernel.c:367) of variable 'sext_ln367_18', lstm_kernel.c:367 on array 'lstm_state', lstm_kernel.c:297 [842]  (1.35 ns)

 <State 127>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', lstm_kernel.c:371) [854]  (0.755 ns)

 <State 128>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lstm_kernel.c:371) [854]  (0 ns)
	'or' operation ('or_ln382', lstm_kernel.c:382) [866]  (0 ns)
	'getelementptr' operation ('lstm_state_addr_4', lstm_kernel.c:382) [868]  (0 ns)
	'load' operation ('lstm_state_load_6', lstm_kernel.c:382) on array 'lstm_state', lstm_kernel.c:297 [922]  (1.35 ns)

 <State 129>: 1.35ns
The critical path consists of the following:
	'or' operation ('or_ln400', lstm_kernel.c:400) [872]  (0 ns)
	'getelementptr' operation ('lstm_state_addr_6', lstm_kernel.c:400) [874]  (0 ns)
	'load' operation ('lstm_state_load_14', lstm_kernel.c:400) on array 'lstm_state', lstm_kernel.c:297 [1016]  (1.35 ns)

 <State 130>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load', lstm_kernel.c:373) on array 'lstm_state', lstm_kernel.c:297 [875]  (1.35 ns)

 <State 131>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln374', lstm_kernel.c:374) of constant 4095 on array 'lstm_state', lstm_kernel.c:297 [880]  (1.35 ns)

 <State 132>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_3', lstm_kernel.c:375) on array 'lstm_state', lstm_kernel.c:297 [883]  (1.35 ns)

 <State 133>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_3', lstm_kernel.c:375) on array 'lstm_state', lstm_kernel.c:297 [883]  (1.35 ns)

 <State 134>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_3', lstm_kernel.c:375) on array 'lstm_state', lstm_kernel.c:297 [883]  (1.35 ns)

 <State 135>: 1.35ns
The critical path consists of the following:
	'or' operation ('or_ln391', lstm_kernel.c:391) [869]  (0 ns)
	'getelementptr' operation ('lstm_state_addr_5', lstm_kernel.c:391) [871]  (0 ns)
	'load' operation ('lstm_state_load_10', lstm_kernel.c:391) on array 'lstm_state', lstm_kernel.c:297 [969]  (1.35 ns)

 <State 136>: 1.35ns
The critical path consists of the following:
	'load' operation ('lut_sigmoid_load', lstm_kernel.c:376) on array 'lut_sigmoid' [893]  (1.35 ns)

 <State 137>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln376', lstm_kernel.c:376) of variable 'zext_ln376_1', lstm_kernel.c:376 on array 'lstm_state', lstm_kernel.c:297 [895]  (1.35 ns)

 <State 138>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln385', lstm_kernel.c:385) of variable 'zext_ln385_1', lstm_kernel.c:385 on array 'lstm_state', lstm_kernel.c:297 [942]  (1.35 ns)

 <State 139>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_4', lstm_kernel.c:377) on array 'lstm_state', lstm_kernel.c:297 [898]  (1.35 ns)

 <State 140>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_4', lstm_kernel.c:377) on array 'lstm_state', lstm_kernel.c:297 [898]  (1.35 ns)

 <State 141>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_4', lstm_kernel.c:377) on array 'lstm_state', lstm_kernel.c:297 [898]  (1.35 ns)

 <State 142>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_16', lstm_kernel.c:404) on array 'lstm_state', lstm_kernel.c:297 [1039]  (1.35 ns)

 <State 143>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lut_sigmoid_addr_1', lstm_kernel.c:378) [907]  (0 ns)
	'load' operation ('lut_sigmoid_load_1', lstm_kernel.c:378) on array 'lut_sigmoid' [908]  (1.35 ns)

 <State 144>: 1.35ns
The critical path consists of the following:
	'load' operation ('lut_sigmoid_load_1', lstm_kernel.c:378) on array 'lut_sigmoid' [908]  (1.35 ns)

 <State 145>: 1.35ns
The critical path consists of the following:
	'load' operation ('lut_sigmoid_load_3', lstm_kernel.c:387) on array 'lut_sigmoid' [955]  (1.35 ns)

 <State 146>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lut_sigmoid_addr_4', lstm_kernel.c:394) [986]  (0 ns)
	'load' operation ('lut_sigmoid_load_4', lstm_kernel.c:394) on array 'lut_sigmoid' [987]  (1.35 ns)

 <State 147>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln378', lstm_kernel.c:378) of variable 'zext_ln378_2', lstm_kernel.c:378 on array 'lstm_state', lstm_kernel.c:297 [912]  (1.35 ns)

 <State 148>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_5', lstm_kernel.c:379) on array 'lstm_state', lstm_kernel.c:297 [915]  (1.35 ns)

 <State 149>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_5', lstm_kernel.c:379) on array 'lstm_state', lstm_kernel.c:297 [915]  (1.35 ns)

 <State 150>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_5', lstm_kernel.c:379) on array 'lstm_state', lstm_kernel.c:297 [915]  (1.35 ns)

 <State 151>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln380', lstm_kernel.c:380) of constant 1 on array 'lstm_state', lstm_kernel.c:297 [919]  (1.35 ns)

 <State 152>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln387', lstm_kernel.c:387) of variable 'zext_ln387_2', lstm_kernel.c:387 on array 'lstm_state', lstm_kernel.c:297 [959]  (1.35 ns)

 <State 153>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln389', lstm_kernel.c:389) of constant 1 on array 'lstm_state', lstm_kernel.c:297 [966]  (1.35 ns)

 <State 154>: 0ns
The critical path consists of the following:

 <State 155>: 0ns
The critical path consists of the following:

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_12', lstm_kernel.c:395) on array 'lstm_state', lstm_kernel.c:297 [992]  (1.35 ns)

 <State 158>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[1067] ('mul_ln409', lstm_kernel.c:409) [1067]  (1.41 ns)

 <State 159>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[1067] ('mul_ln409', lstm_kernel.c:409) [1067]  (1.41 ns)

 <State 160>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[1073] ('mul_ln409_1', lstm_kernel.c:409) [1073]  (1.41 ns)

 <State 161>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lut_sigmoid_addr_5', lstm_kernel.c:396) [1001]  (0 ns)
	'load' operation ('lut_sigmoid_load_5', lstm_kernel.c:396) on array 'lut_sigmoid' [1002]  (1.35 ns)

 <State 162>: 1.35ns
The critical path consists of the following:
	'load' operation ('lut_sigmoid_load_5', lstm_kernel.c:396) on array 'lut_sigmoid' [1002]  (1.35 ns)

 <State 163>: 1.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln411', lstm_kernel.c:411) [1081]  (0.877 ns)
	'select' operation ('select_ln411', lstm_kernel.c:411) [1082]  (0.484 ns)

 <State 164>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lut_tanh_addr_2', lstm_kernel.c:414) [1093]  (0 ns)
	'load' operation ('lut_tanh_load_2', lstm_kernel.c:414) on array 'lut_tanh' [1094]  (1.35 ns)

 <State 165>: 1.35ns
The critical path consists of the following:
	'load' operation ('lut_tanh_load_2', lstm_kernel.c:414) on array 'lut_tanh' [1094]  (1.35 ns)

 <State 166>: 0.975ns
The critical path consists of the following:
	'sub' operation ('sub_ln396_1', lstm_kernel.c:396) [1004]  (0.975 ns)

 <State 167>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln396', lstm_kernel.c:396) of variable 'zext_ln396_2', lstm_kernel.c:396 on array 'lstm_state', lstm_kernel.c:297 [1006]  (1.35 ns)

 <State 168>: 1.66ns
The critical path consists of the following:
	'load' operation ('h_state_load_3', lstm_kernel.c:417) on array 'h_state' [1115]  (0.79 ns)
	'icmp' operation ('icmp_ln417', lstm_kernel.c:417) [1116]  (0.866 ns)

 <State 169>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_13', lstm_kernel.c:397) on array 'lstm_state', lstm_kernel.c:297 [1009]  (1.35 ns)

 <State 170>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_13', lstm_kernel.c:397) on array 'lstm_state', lstm_kernel.c:297 [1009]  (1.35 ns)

 <State 171>: 0.866ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln397', lstm_kernel.c:397) [1010]  (0.866 ns)

 <State 172>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln398', lstm_kernel.c:398) of constant 1 on array 'lstm_state', lstm_kernel.c:297 [1013]  (1.35 ns)

 <State 173>: 0.866ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln406', lstm_kernel.c:406) [1056]  (0.866 ns)

 <State 174>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln407', lstm_kernel.c:407) of constant 61440 on array 'lstm_state', lstm_kernel.c:297 [1059]  (1.35 ns)

 <State 175>: 0ns
The critical path consists of the following:

 <State 176>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_18', lstm_kernel.c:409) on array 'lstm_state', lstm_kernel.c:297 [1065]  (1.35 ns)

 <State 177>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_18', lstm_kernel.c:409) on array 'lstm_state', lstm_kernel.c:297 [1065]  (1.35 ns)

 <State 178>: 0.79ns
The critical path consists of the following:
	'load' operation ('h_state_load_2', lstm_kernel.c:415) on array 'h_state' [1099]  (0.79 ns)

 <State 179>: 1.2ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln415', lstm_kernel.c:415) [1100]  (0.866 ns)
	'and' operation ('and_ln415', lstm_kernel.c:415) [1102]  (0.331 ns)

 <State 180>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('lut_tanh_addr_3', lstm_kernel.c:416) [1108]  (0 ns)
	'load' operation ('lut_tanh_load_3', lstm_kernel.c:416) on array 'lut_tanh' [1109]  (1.35 ns)

 <State 181>: 1.35ns
The critical path consists of the following:
	'load' operation ('lut_tanh_load_3', lstm_kernel.c:416) on array 'lut_tanh' [1109]  (1.35 ns)

 <State 182>: 0.975ns
The critical path consists of the following:
	'sub' operation ('sub_ln416_1', lstm_kernel.c:416) [1110]  (0.975 ns)

 <State 183>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln416', lstm_kernel.c:416) of variable 'sext_ln416', lstm_kernel.c:416 on array 'h_state' [1112]  (0.79 ns)

 <State 184>: 0.79ns
The critical path consists of the following:
	'load' operation ('h_state_load_3', lstm_kernel.c:417) on array 'h_state' [1115]  (0.79 ns)

 <State 185>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_21', lstm_kernel.c:419) on array 'lstm_state', lstm_kernel.c:297 [1124]  (1.35 ns)

 <State 186>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_21', lstm_kernel.c:419) on array 'lstm_state', lstm_kernel.c:297 [1124]  (1.35 ns)

 <State 187>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_state_load_21', lstm_kernel.c:419) on array 'lstm_state', lstm_kernel.c:297 [1124]  (1.35 ns)

 <State 188>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[1126] ('mul_ln419', lstm_kernel.c:419) [1126]  (1.41 ns)

 <State 189>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[1126] ('mul_ln419', lstm_kernel.c:419) [1126]  (1.41 ns)

 <State 190>: 0ns
The critical path consists of the following:

 <State 191>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln419', lstm_kernel.c:419) of variable 'trunc_ln4', lstm_kernel.c:419 on array 'h_state' [1128]  (0.79 ns)

 <State 192>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr_12', lstm_kernel.c:422) [1132]  (0 ns)
	'load' operation ('lstm_output', lstm_kernel.c:422) on array 'weight' [1133]  (1.35 ns)

 <State 193>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_output', lstm_kernel.c:422) on array 'weight' [1133]  (1.35 ns)

 <State 194>: 1.35ns
The critical path consists of the following:
	'load' operation ('lstm_output', lstm_kernel.c:422) on array 'weight' [1133]  (1.35 ns)

 <State 195>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('lstm_output') with incoming values : ('lstm_output', lstm_kernel.c:422) ('lstm_output', lstm_kernel.c:425) [1136]  (0.755 ns)

 <State 196>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lstm_kernel.c:423) [1137]  (0 ns)
	'getelementptr' operation ('weight_addr_13', lstm_kernel.c:425) [1152]  (0 ns)
	'load' operation ('weight_load_13', lstm_kernel.c:425) on array 'weight' [1153]  (1.35 ns)

 <State 197>: 1.35ns
The critical path consists of the following:
	'load' operation ('weight_load_13', lstm_kernel.c:425) on array 'weight' [1153]  (1.35 ns)

 <State 198>: 1.35ns
The critical path consists of the following:
	'load' operation ('weight_load_13', lstm_kernel.c:425) on array 'weight' [1153]  (1.35 ns)

 <State 199>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[1155] ('mul_ln425', lstm_kernel.c:425) [1155]  (1.41 ns)

 <State 200>: 1.41ns
The critical path consists of the following:
	'mul' operation of DSP[1155] ('mul_ln425', lstm_kernel.c:425) [1155]  (1.41 ns)

 <State 201>: 0ns
The critical path consists of the following:

 <State 202>: 1.02ns
The critical path consists of the following:
	'add' operation ('lstm_output', lstm_kernel.c:425) [1157]  (1.02 ns)

 <State 203>: 0ns
The critical path consists of the following:

 <State 204>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lstm_kernel.c:302) [1166]  (0 ns)
	'getelementptr' operation ('weight_addr', lstm_kernel.c:303) [1185]  (0 ns)
	'load' operation ('weight_load', lstm_kernel.c:303) on array 'weight' [1186]  (1.35 ns)

 <State 205>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr_1', lstm_kernel.c:304) [1188]  (0 ns)
	'load' operation ('weight_load_1', lstm_kernel.c:304) on array 'weight' [1189]  (1.35 ns)

 <State 206>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr_2', lstm_kernel.c:305) [1191]  (0 ns)
	'load' operation ('weight_load_2', lstm_kernel.c:305) on array 'weight' [1192]  (1.35 ns)

 <State 207>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr', lstm_kernel.c:303) [1175]  (0 ns)
	'store' operation ('store_ln303', lstm_kernel.c:303) of variable 'weight_load', lstm_kernel.c:303 on array 'weight_l' [1187]  (1.35 ns)

 <State 208>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_1', lstm_kernel.c:304) [1178]  (0 ns)
	'store' operation ('store_ln304', lstm_kernel.c:304) of variable 'weight_load_1', lstm_kernel.c:304 on array 'weight_l' [1190]  (1.35 ns)

 <State 209>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_2', lstm_kernel.c:305) [1181]  (0 ns)
	'store' operation ('store_ln305', lstm_kernel.c:305) of variable 'weight_load_2', lstm_kernel.c:305 on array 'weight_l' [1193]  (1.35 ns)

 <State 210>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_3', lstm_kernel.c:306) [1184]  (0 ns)
	'store' operation ('store_ln306', lstm_kernel.c:306) of variable 'weight_load_3', lstm_kernel.c:306 on array 'weight_l' [1196]  (1.35 ns)

 <State 211>: 0.897ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lstm_kernel.c:309) [1201]  (0 ns)
	'add' operation ('add_ln311', lstm_kernel.c:311) [1211]  (0.897 ns)

 <State 212>: 0.948ns
The critical path consists of the following:
	'add' operation ('add_ln311_4', lstm_kernel.c:311) [1216]  (0.948 ns)

 <State 213>: 0.962ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lstm_kernel.c:310) [1237]  (0 ns)
	'add' operation ('add_ln311_5', lstm_kernel.c:311) [1255]  (0.962 ns)

 <State 214>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln311_3', lstm_kernel.c:311) [1249]  (0 ns)
	'add' operation ('add_ln311_2', lstm_kernel.c:311) [1250]  (1.17 ns)

 <State 215>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr_8', lstm_kernel.c:311) [1252]  (0 ns)
	'load' operation ('weight_load_8', lstm_kernel.c:311) on array 'weight' [1253]  (1.35 ns)

 <State 216>: 1.35ns
The critical path consists of the following:
	'load' operation ('weight_load_8', lstm_kernel.c:311) on array 'weight' [1253]  (1.35 ns)

 <State 217>: 1.35ns
The critical path consists of the following:
	'load' operation ('weight_load_8', lstm_kernel.c:311) on array 'weight' [1253]  (1.35 ns)

 <State 218>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_8', lstm_kernel.c:311) [1257]  (0 ns)
	'store' operation ('store_ln311', lstm_kernel.c:311) of variable 'weight_load_8', lstm_kernel.c:311 on array 'weight_l' [1267]  (1.35 ns)

 <State 219>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_9', lstm_kernel.c:312) [1260]  (0 ns)
	'store' operation ('store_ln312', lstm_kernel.c:312) of variable 'weight_load_9', lstm_kernel.c:312 on array 'weight_l' [1273]  (1.35 ns)

 <State 220>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_10', lstm_kernel.c:313) [1263]  (0 ns)
	'store' operation ('store_ln313', lstm_kernel.c:313) of variable 'weight_load_10', lstm_kernel.c:313 on array 'weight_l' [1279]  (1.35 ns)

 <State 221>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_11', lstm_kernel.c:314) [1266]  (0 ns)
	'store' operation ('store_ln314', lstm_kernel.c:314) of variable 'weight_load_11', lstm_kernel.c:314 on array 'weight_l' [1285]  (1.35 ns)

 <State 222>: 0.934ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lstm_kernel.c:318) [1292]  (0 ns)
	'add' operation ('add_ln319', lstm_kernel.c:319) [1299]  (0.934 ns)

 <State 223>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr_4', lstm_kernel.c:319) [1302]  (0 ns)
	'load' operation ('weight_load_4', lstm_kernel.c:319) on array 'weight' [1303]  (1.35 ns)

 <State 224>: 1.35ns
The critical path consists of the following:
	'load' operation ('weight_load_4', lstm_kernel.c:319) on array 'weight' [1303]  (1.35 ns)

 <State 225>: 1.35ns
The critical path consists of the following:
	'load' operation ('weight_load_4', lstm_kernel.c:319) on array 'weight' [1303]  (1.35 ns)

 <State 226>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_4', lstm_kernel.c:319) [1304]  (0 ns)
	'store' operation ('store_ln319', lstm_kernel.c:319) of variable 'weight_load_4', lstm_kernel.c:319 on array 'weight_l' [1317]  (1.35 ns)

 <State 227>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_5', lstm_kernel.c:320) [1308]  (0 ns)
	'store' operation ('store_ln320', lstm_kernel.c:320) of variable 'weight_load_5', lstm_kernel.c:320 on array 'weight_l' [1320]  (1.35 ns)

 <State 228>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_6', lstm_kernel.c:321) [1312]  (0 ns)
	'store' operation ('store_ln321', lstm_kernel.c:321) of variable 'weight_load_6', lstm_kernel.c:321 on array 'weight_l' [1323]  (1.35 ns)

 <State 229>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l_addr_7', lstm_kernel.c:322) [1316]  (0 ns)
	'store' operation ('store_ln322', lstm_kernel.c:322) of variable 'weight_load_7', lstm_kernel.c:322 on array 'weight_l' [1326]  (1.35 ns)

 <State 230>: 0ns
The critical path consists of the following:

 <State 231>: 0ns
The critical path consists of the following:

 <State 232>: 0ns
The critical path consists of the following:

 <State 233>: 0ns
The critical path consists of the following:

 <State 234>: 0ns
The critical path consists of the following:

 <State 235>: 0ns
The critical path consists of the following:

 <State 236>: 0ns
The critical path consists of the following:

 <State 237>: 0ns
The critical path consists of the following:

 <State 238>: 0ns
The critical path consists of the following:

 <State 239>: 0ns
The critical path consists of the following:

 <State 240>: 0ns
The critical path consists of the following:

 <State 241>: 0ns
The critical path consists of the following:

 <State 242>: 0ns
The critical path consists of the following:

 <State 243>: 0ns
The critical path consists of the following:

 <State 244>: 0ns
The critical path consists of the following:

 <State 245>: 0ns
The critical path consists of the following:

 <State 246>: 0ns
The critical path consists of the following:

 <State 247>: 0ns
The critical path consists of the following:

 <State 248>: 0ns
The critical path consists of the following:

 <State 249>: 0ns
The critical path consists of the following:

 <State 250>: 0ns
The critical path consists of the following:

 <State 251>: 0ns
The critical path consists of the following:

 <State 252>: 0ns
The critical path consists of the following:

 <State 253>: 0ns
The critical path consists of the following:

 <State 254>: 0ns
The critical path consists of the following:

 <State 255>: 0ns
The critical path consists of the following:

 <State 256>: 0ns
The critical path consists of the following:

 <State 257>: 0ns
The critical path consists of the following:

 <State 258>: 0ns
The critical path consists of the following:

 <State 259>: 0ns
The critical path consists of the following:

 <State 260>: 0ns
The critical path consists of the following:

 <State 261>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
