verilog xil_defaultlib --include "D:/vivado2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \

verilog fifo_generator_v13_2_7 --include "D:/vivado2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src" \
"../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \
"../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "D:/vivado2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog blk_mem_gen_v8_4_5 --include "D:/vivado2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src" \
"../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "D:/vivado2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_Accelerator_1_0/src/fifo_generator_0/sim/fifo_generator_0.v" \

verilog dist_mem_gen_v8_0_13 --include "D:/vivado2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src" \
"../../../../lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_1_0/src/ROM_data/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib --include "D:/vivado2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src" \
"../../../bd/design_1/ip/design_1_Accelerator_1_0/src/ROM_data/sim/ROM_data.v" \
"../../../bd/design_1/ip/design_1_Accelerator_1_0/src/RAM_ip/sim/RAM_ip.v" \
"../../../bd/design_1/ip/design_1_Accelerator_1_0/src/ROM_weight/sim/ROM_weight.v" \
"../../../bd/design_1/ip/design_1_Accelerator_1_0/src/fifo_FClayer/sim/fifo_FClayer.v" \
"../../../bd/design_1/ip/design_1_Accelerator_1_0/src/bram_fcweight/sim/bram_fcweight.v" \
"../../../bd/design_1/ip/design_1_Accelerator_1_0/src/ROM_bias/sim/ROM_bias.v" \
"../../../bd/design_1/ip/design_1_Accelerator_1_0/src/bram_layer2/sim/bram_layer2.v" \
"../../../bd/design_1/ipshared/65d0/src/Acc_Controller.v" \
"../../../bd/design_1/ipshared/65d0/src/Bias_input.v" \
"../../../bd/design_1/ipshared/65d0/src/ConvPE.v" \
"../../../bd/design_1/ipshared/65d0/src/ConvPE_list.v" \
"../../../bd/design_1/ipshared/65d0/src/Layer_buffer.v" \
"../../../bd/design_1/ipshared/65d0/src/Relu_MaxPooling.v" \
"../../../bd/design_1/ipshared/65d0/src/Relu_MaxPooling_list.v" \
"../../../bd/design_1/ipshared/65d0/src/Win_input.v" \
"../../../bd/design_1/ipshared/65d0/src/adder.v" \
"../../../bd/design_1/ipshared/65d0/src/adderTree.v" \
"../../../bd/design_1/ipshared/65d0/src/dataCorrect.v" \
"../../../bd/design_1/ipshared/65d0/src/dataShift.v" \
"../../../bd/design_1/ipshared/65d0/src/multMatrix.v" \
"../../../bd/design_1/ipshared/65d0/src/multiplier.v" \
"../../../bd/design_1/ipshared/65d0/src/weightShift.v" \
"../../../bd/design_1/ipshared/65d0/src/Conv_layer.v" \
"../../../bd/design_1/ipshared/65d0/src/FClayer_buffer.v" \
"../../../bd/design_1/ipshared/65d0/src/Multiplier_List.v" \
"../../../bd/design_1/ipshared/65d0/src/FC_layer.v" \
"../../../bd/design_1/ipshared/65d0/src/multiplier_fc.v" \
"../../../bd/design_1/ipshared/65d0/src/Accelerator.v" \
"../../../bd/design_1/ip/design_1_Accelerator_1_0/sim/design_1_Accelerator_1_0.v" \
"../../../bd/design_1/ip/design_1_DMA_Controller_0_1/src/fifo_data/sim/fifo_data.v" \
"../../../bd/design_1/ip/design_1_DMA_Controller_0_1/src/fifo_dataout/sim/fifo_dataout.v" \
"../../../bd/design_1/ipshared/df45/src/AXI_HP_MAster_Transceiver.v" \
"../../../bd/design_1/ipshared/df45/src/AXI_HP_Master_Burst_Transceiver.v" \
"../../../bd/design_1/ipshared/df45/src/Controller.v" \
"../../../bd/design_1/ipshared/df45/src/OutputFIFO.v" \
"../../../bd/design_1/ipshared/df45/src/dataFIFO.v" \
"../../../bd/design_1/ipshared/df45/src/DMA_Controller.v" \
"../../../bd/design_1/ip/design_1_DMA_Controller_0_1/sim/design_1_DMA_Controller_0_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
