module divu51
#(parameter DATA_WIDTH = 66)
 (input [DATA_WIDTH - 1:0] n, output [DATA_WIDTH - 6:0] q);
  wire [DATA_WIDTH - 1:0] x0 = n;
  wire [DATA_WIDTH + 2:0] x1 = ({3'b0, x0} << 2) + {3'b0, x0} + 5;
  wire [DATA_WIDTH + 3:0] x2 = ({1'b0, x1} >> 8) + {1'b0, x1};
  wire [DATA_WIDTH + 4:0] x3 = ({1'b0, x2} >> 16) + {1'b0, x2};
  wire [DATA_WIDTH - 6:0] x4 = (x3 >> 8);
  assign q = x4;
endmodule
