Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 20 20:42:29 2021
| Host         : Dales-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 252 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.089       -0.089                      1                  486        0.059        0.000                      0                  486        2.633        0.000                       0                   258  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_VGA_PLL    {0.000 3.365}        6.731           148.571         
  clkfbout_VGA_PLL    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_VGA_PLL_1  {0.000 3.365}        6.731           148.571         
  clkfbout_VGA_PLL_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_VGA_PLL         -0.089       -0.089                      1                  486        0.174        0.000                      0                  486        2.865        0.000                       0                   254  
  clkfbout_VGA_PLL                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_VGA_PLL_1       -0.087       -0.087                      1                  486        0.174        0.000                      0                  486        2.865        0.000                       0                   254  
  clkfbout_VGA_PLL_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_VGA_PLL_1  clk_out1_VGA_PLL         -0.089       -0.089                      1                  486        0.059        0.000                      0                  486  
clk_out1_VGA_PLL    clk_out1_VGA_PLL_1       -0.089       -0.089                      1                  486        0.059        0.000                      0                  486  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_VGA_PLL
  To Clock:  clk_out1_VGA_PLL

Setup :            1  Failing Endpoint ,  Worst Slack       -0.089ns,  Total Violation       -0.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 Ball/x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/colBallBrick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.974ns (29.463%)  route 4.726ns (70.537%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.549    -2.470    Ball/clk_out1
    SLICE_X13Y83         FDSE                                         r  Ball/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  Ball/x_reg[10]/Q
                         net (fo=12, routed)          0.688    -1.326    Ball/ballX[10]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.669 r  Ball/colBallPadLeft2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.669    Ball/colBallPadLeft2_carry__0_i_9_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.552 f  Ball/colBallPadLeft2_carry__1_i_1/CO[3]
                         net (fo=11, routed)          1.318     0.766    Ball/x_reg[15]_5[0]
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.890 f  Ball/aliveBricks[30]_i_9/O
                         net (fo=5, routed)           0.342     1.232    Ball/aliveBricks[30]_i_9_n_0
    SLICE_X14Y89         LUT2 (Prop_lut2_I1_O)        0.124     1.356 f  Ball/aliveBricks[27]_i_6/O
                         net (fo=4, routed)           0.422     1.778    Ball/aliveBricks[27]_i_6_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     1.902 f  Ball/aliveBricks[25]_i_2/O
                         net (fo=7, routed)           0.893     2.795    Ball/aliveBricks[25]_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     2.919 r  Ball/colBallBrick_i_7/O
                         net (fo=1, routed)           0.429     3.348    Ball/colBallBrick_i_7_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124     3.472 r  Ball/colBallBrick_i_3/O
                         net (fo=1, routed)           0.634     4.106    Ball/colBallBrick_i_3_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.124     4.230 r  Ball/colBallBrick_i_1/O
                         net (fo=1, routed)           0.000     4.230    Collisions/colBallBrick_reg_1
    SLICE_X9Y90          FDRE                                         r  Collisions/colBallBrick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Collisions/clk_out1
    SLICE_X9Y90          FDRE                                         r  Collisions/colBallBrick_reg/C
                         clock pessimism             -0.427     4.228    
                         clock uncertainty           -0.116     4.112    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)        0.029     4.141    Collisions/colBallBrick_reg
  -------------------------------------------------------------------
                         required time                          4.141    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Ball/velX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/x_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.060ns (35.930%)  route 3.673ns (64.070%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.557    -2.462    Ball/clk_out1
    SLICE_X14Y93         FDRE                                         r  Ball/velX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.944 r  Ball/velX_reg[0]/Q
                         net (fo=5, routed)           0.687    -1.257    Ball/ballVelX[0]
    SLICE_X14Y85         LUT2 (Prop_lut2_I1_O)        0.124    -1.133 r  Ball/x[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.133    Ball/x[3]_i_10_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.620 r  Ball/x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.620    Ball/x_reg[3]_i_3_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.503 r  Ball/x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.503    Ball/x_reg[7]_i_2_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.264 r  Ball/x_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.829     0.565    Ball/x0[10]
    SLICE_X14Y83         LUT3 (Prop_lut3_I1_O)        0.301     0.866 f  Ball/x[10]_i_6/O
                         net (fo=1, routed)           0.854     1.720    VGA/x_reg[3]_2
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  VGA/x[10]_i_1/O
                         net (fo=7, routed)           0.525     2.369    Ball/x_reg[3]_0
    SLICE_X15Y84         LUT5 (Prop_lut5_I4_O)        0.124     2.493 r  Ball/x[15]_i_1/O
                         net (fo=10, routed)          0.778     3.271    Ball/x[15]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Ball/clk_out1
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[12]/C
                         clock pessimism             -0.413     4.242    
                         clock uncertainty           -0.116     4.126    
    SLICE_X12Y89         FDRE (Setup_fdre_C_R)       -0.524     3.602    Ball/x_reg[12]
  -------------------------------------------------------------------
                         required time                          3.602    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Ball/velX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/x_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.060ns (35.930%)  route 3.673ns (64.070%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.557    -2.462    Ball/clk_out1
    SLICE_X14Y93         FDRE                                         r  Ball/velX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.944 r  Ball/velX_reg[0]/Q
                         net (fo=5, routed)           0.687    -1.257    Ball/ballVelX[0]
    SLICE_X14Y85         LUT2 (Prop_lut2_I1_O)        0.124    -1.133 r  Ball/x[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.133    Ball/x[3]_i_10_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.620 r  Ball/x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.620    Ball/x_reg[3]_i_3_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.503 r  Ball/x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.503    Ball/x_reg[7]_i_2_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.264 r  Ball/x_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.829     0.565    Ball/x0[10]
    SLICE_X14Y83         LUT3 (Prop_lut3_I1_O)        0.301     0.866 f  Ball/x[10]_i_6/O
                         net (fo=1, routed)           0.854     1.720    VGA/x_reg[3]_2
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  VGA/x[10]_i_1/O
                         net (fo=7, routed)           0.525     2.369    Ball/x_reg[3]_0
    SLICE_X15Y84         LUT5 (Prop_lut5_I4_O)        0.124     2.493 r  Ball/x[15]_i_1/O
                         net (fo=10, routed)          0.778     3.271    Ball/x[15]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Ball/clk_out1
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[14]/C
                         clock pessimism             -0.413     4.242    
                         clock uncertainty           -0.116     4.126    
    SLICE_X12Y89         FDRE (Setup_fdre_C_R)       -0.524     3.602    Ball/x_reg[14]
  -------------------------------------------------------------------
                         required time                          3.602    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 Ball/x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.850ns (29.824%)  route 4.353ns (70.176%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 4.657 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.549    -2.470    Ball/clk_out1
    SLICE_X13Y83         FDSE                                         r  Ball/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  Ball/x_reg[10]/Q
                         net (fo=12, routed)          0.688    -1.326    Ball/ballX[10]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.669 r  Ball/colBallPadLeft2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.669    Ball/colBallPadLeft2_carry__0_i_9_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.552 r  Ball/colBallPadLeft2_carry__1_i_1/CO[3]
                         net (fo=11, routed)          1.318     0.766    Ball/x_reg[15]_5[0]
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  Ball/aliveBricks[30]_i_9/O
                         net (fo=5, routed)           0.311     1.201    Ball/aliveBricks[30]_i_9_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124     1.325 r  Ball/aliveBricks[29]_i_6/O
                         net (fo=2, routed)           0.535     1.860    Ball/aliveBricks[29]_i_6_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.984 r  Ball/aliveBricks[29]_i_2/O
                         net (fo=5, routed)           0.757     2.741    Ball/aliveBricks[29]_i_2_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.865 f  Ball/aliveBricks[13]_i_2/O
                         net (fo=2, routed)           0.744     3.609    Collisions/aliveBricks_reg[13]_0
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     3.733 r  Collisions/aliveBricks[13]_i_1/O
                         net (fo=1, routed)           0.000     3.733    Collisions/aliveBricks[13]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.440     4.657    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
                         clock pessimism             -0.427     4.230    
                         clock uncertainty           -0.116     4.114    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.079     4.193    Collisions/aliveBricks_reg[13]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[0]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[0]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[1]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[1]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[2]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[2]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[6]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[6]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.397ns (43.178%)  route 3.154ns (56.822%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 4.724 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.644     3.159    Ball/y_reg[0]_2
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.507     4.724    Ball/clk_out1
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[12]/C
                         clock pessimism             -0.427     4.297    
                         clock uncertainty           -0.116     4.181    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429     3.752    Ball/y_reg[12]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.397ns (43.178%)  route 3.154ns (56.822%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 4.724 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.644     3.159    Ball/y_reg[0]_2
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.507     4.724    Ball/clk_out1
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[14]/C
                         clock pessimism             -0.427     4.297    
                         clock uncertainty           -0.116     4.181    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429     3.752    Ball/y_reg[14]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  0.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Renderer/finalPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Renderer/currentPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.921%)  route 0.124ns (40.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590    -0.539    Renderer/clk_out1
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  Renderer/finalPixel_reg[2]/Q
                         net (fo=4, routed)           0.124    -0.274    Renderer/finalPixel_reg_n_0_[2]
    SLICE_X6Y91          LUT5 (Prop_lut5_I2_O)        0.045    -0.229 r  Renderer/currentPixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Renderer/currentPixel[2]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  Renderer/currentPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.860    -0.308    Renderer/clk_out1
    SLICE_X6Y91          FDRE                                         r  Renderer/currentPixel_reg[2]/C
                         clock pessimism             -0.215    -0.523    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.120    -0.403    Renderer/currentPixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Renderer/brickPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Renderer/finalPixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.806%)  route 0.130ns (41.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590    -0.539    Renderer/clk_out1
    SLICE_X4Y90          FDRE                                         r  Renderer/brickPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  Renderer/brickPixel_reg[0]/Q
                         net (fo=3, routed)           0.130    -0.268    Renderer/brickPixel_reg[0]_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  Renderer/finalPixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    Renderer/finalPixel[0]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.860    -0.308    Renderer/clk_out1
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[0]/C
                         clock pessimism             -0.215    -0.523    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.092    -0.431    Renderer/finalPixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Controller/currentButton_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/currentButton_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.846%)  route 0.159ns (46.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.565    -0.564    Controller/clk_out1
    SLICE_X15Y97         FDRE                                         r  Controller/currentButton_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Controller/currentButton_reg[1]/Q
                         net (fo=9, routed)           0.159    -0.264    Controller/currentButton_reg_n_0_[1]
    SLICE_X12Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  Controller/currentButton[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    Controller/currentButton[4]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  Controller/currentButton_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.834    -0.334    Controller/clk_out1
    SLICE_X12Y97         FDRE                                         r  Controller/currentButton_reg[4]/C
                         clock pessimism             -0.214    -0.548    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.121    -0.427    Controller/currentButton_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Controller/FSM_sequential_commState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/FSM_sequential_commState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.470%)  route 0.103ns (29.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.565    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  Controller/FSM_sequential_commState_reg[0]/Q
                         net (fo=10, routed)          0.103    -0.314    Controller/U1/commState__0[0]
    SLICE_X12Y96         LUT5 (Prop_lut5_I3_O)        0.098    -0.216 r  Controller/U1/FSM_sequential_commState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Controller/U1_n_4
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -0.335    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.120    -0.445    Controller/FSM_sequential_commState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 VGA/vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            VGA/VSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.472%)  route 0.185ns (49.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.581    -0.548    VGA/clk_out1
    SLICE_X4Y78          FDRE                                         r  VGA/vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  VGA/vPos_reg[5]/Q
                         net (fo=6, routed)           0.185    -0.222    VGA/vPos_reg__0[5]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.048    -0.174 r  VGA/VSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.174    VGA/VSYNC_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  VGA/VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.851    -0.317    VGA/clk_out1
    SLICE_X3Y78          FDRE                                         r  VGA/VSYNC_reg/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105    -0.406    VGA/VSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Controller/FSM_sequential_commState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.529%)  route 0.131ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.565    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  Controller/FSM_sequential_commState_reg[1]/Q
                         net (fo=17, routed)          0.131    -0.271    Controller/commState__0[1]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.226 r  Controller/latch_i_2/O
                         net (fo=1, routed)           0.000    -0.226    Controller/latch_i_2_n_0
    SLICE_X13Y96         FDRE                                         r  Controller/latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -0.335    Controller/clk_out1
    SLICE_X13Y96         FDRE                                         r  Controller/latch_reg/C
                         clock pessimism             -0.217    -0.552    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.092    -0.460    Controller/latch_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Collisions/aliveBricks_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.563    -0.566    Collisions/clk_out1
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  Collisions/aliveBricks_reg[21]/Q
                         net (fo=4, routed)           0.149    -0.253    Collisions/aliveBricks[21]
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.208 r  Collisions/aliveBricks[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Collisions/aliveBricks[21]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.832    -0.336    Collisions/clk_out1
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.121    -0.445    Collisions/aliveBricks_reg[21]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Sound/durationFrames_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Sound/durationFrames_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591    -0.538    Sound/clk_out1
    SLICE_X5Y95          FDRE                                         r  Sound/durationFrames_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  Sound/durationFrames_reg[3]/Q
                         net (fo=4, routed)           0.070    -0.327    Sound/durationFrames_reg_n_0_[3]
    SLICE_X4Y95          LUT1 (Prop_lut1_I0_O)        0.045    -0.282 r  Sound/durationFrames0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.282    Sound/durationFrames0_carry_i_2_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.183 r  Sound/durationFrames0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.183    Sound/data0[4]
    SLICE_X4Y95          FDRE                                         r  Sound/durationFrames_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.861    -0.307    Sound/clk_out1
    SLICE_X4Y95          FDRE                                         r  Sound/durationFrames_reg[4]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.105    -0.420    Sound/durationFrames_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Collisions/aliveBricks_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.563    -0.566    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  Collisions/aliveBricks_reg[13]/Q
                         net (fo=4, routed)           0.151    -0.251    Collisions/aliveBricks[13]
    SLICE_X10Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.206 r  Collisions/aliveBricks[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Collisions/aliveBricks[13]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.832    -0.336    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121    -0.445    Collisions/aliveBricks_reg[13]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Sound/durationFrames_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Sound/durationFrames_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591    -0.538    Sound/clk_out1
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Sound/durationFrames_reg[7]/Q
                         net (fo=3, routed)           0.081    -0.316    Sound/durationFrames_reg_n_0_[7]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.189 r  Sound/durationFrames0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.189    Sound/data0[8]
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.861    -0.307    Sound/clk_out1
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[8]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.105    -0.433    Sound/durationFrames_reg[8]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_VGA_PLL
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { vga_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.731       4.576      BUFGCTRL_X0Y0   vga_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         6.731       5.482      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X14Y93    Ball/velX_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X14Y93    Ball/velX_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X14Y93    Ball/velX_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X3Y95     Ball/velY_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X3Y95     Ball/velY_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X2Y90     Ball/velY_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X2Y90     Ball/velY_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X2Y90     Ball/velY_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       6.731       153.269    PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y84     VGA/screenX_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y84     VGA/screenX_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y84     VGA/screenX_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y83     VGA/screenX_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y83     VGA/screenX_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y83     VGA/screenX_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y83     VGA/screenX_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y84     VGA/screenX_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X2Y79     VGA/hPos_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X2Y79     VGA/hPos_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y91     Ball/y_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X10Y81    Paddle/x_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X10Y81    Paddle/x_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X10Y81    Paddle/x_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X10Y81    Paddle/x_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X4Y97     Sound/durationFrames_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y91     Ball/y_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X4Y97     Sound/durationFrames_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X4Y97     Sound/durationFrames_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X4Y98     Sound/durationFrames_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_PLL
  To Clock:  clkfbout_VGA_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_PLL
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   vga_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_VGA_PLL_1
  To Clock:  clk_out1_VGA_PLL_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.087ns,  Total Violation       -0.087ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 Ball/x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/colBallBrick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.974ns (29.463%)  route 4.726ns (70.537%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.549    -2.470    Ball/clk_out1
    SLICE_X13Y83         FDSE                                         r  Ball/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  Ball/x_reg[10]/Q
                         net (fo=12, routed)          0.688    -1.326    Ball/ballX[10]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.669 r  Ball/colBallPadLeft2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.669    Ball/colBallPadLeft2_carry__0_i_9_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.552 f  Ball/colBallPadLeft2_carry__1_i_1/CO[3]
                         net (fo=11, routed)          1.318     0.766    Ball/x_reg[15]_5[0]
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.890 f  Ball/aliveBricks[30]_i_9/O
                         net (fo=5, routed)           0.342     1.232    Ball/aliveBricks[30]_i_9_n_0
    SLICE_X14Y89         LUT2 (Prop_lut2_I1_O)        0.124     1.356 f  Ball/aliveBricks[27]_i_6/O
                         net (fo=4, routed)           0.422     1.778    Ball/aliveBricks[27]_i_6_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     1.902 f  Ball/aliveBricks[25]_i_2/O
                         net (fo=7, routed)           0.893     2.795    Ball/aliveBricks[25]_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     2.919 r  Ball/colBallBrick_i_7/O
                         net (fo=1, routed)           0.429     3.348    Ball/colBallBrick_i_7_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124     3.472 r  Ball/colBallBrick_i_3/O
                         net (fo=1, routed)           0.634     4.106    Ball/colBallBrick_i_3_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.124     4.230 r  Ball/colBallBrick_i_1/O
                         net (fo=1, routed)           0.000     4.230    Collisions/colBallBrick_reg_1
    SLICE_X9Y90          FDRE                                         r  Collisions/colBallBrick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Collisions/clk_out1
    SLICE_X9Y90          FDRE                                         r  Collisions/colBallBrick_reg/C
                         clock pessimism             -0.427     4.228    
                         clock uncertainty           -0.114     4.114    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)        0.029     4.143    Collisions/colBallBrick_reg
  -------------------------------------------------------------------
                         required time                          4.143    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 Ball/velX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/x_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.060ns (35.930%)  route 3.673ns (64.070%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.557    -2.462    Ball/clk_out1
    SLICE_X14Y93         FDRE                                         r  Ball/velX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.944 r  Ball/velX_reg[0]/Q
                         net (fo=5, routed)           0.687    -1.257    Ball/ballVelX[0]
    SLICE_X14Y85         LUT2 (Prop_lut2_I1_O)        0.124    -1.133 r  Ball/x[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.133    Ball/x[3]_i_10_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.620 r  Ball/x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.620    Ball/x_reg[3]_i_3_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.503 r  Ball/x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.503    Ball/x_reg[7]_i_2_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.264 r  Ball/x_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.829     0.565    Ball/x0[10]
    SLICE_X14Y83         LUT3 (Prop_lut3_I1_O)        0.301     0.866 f  Ball/x[10]_i_6/O
                         net (fo=1, routed)           0.854     1.720    VGA/x_reg[3]_2
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  VGA/x[10]_i_1/O
                         net (fo=7, routed)           0.525     2.369    Ball/x_reg[3]_0
    SLICE_X15Y84         LUT5 (Prop_lut5_I4_O)        0.124     2.493 r  Ball/x[15]_i_1/O
                         net (fo=10, routed)          0.778     3.271    Ball/x[15]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Ball/clk_out1
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[12]/C
                         clock pessimism             -0.413     4.242    
                         clock uncertainty           -0.114     4.128    
    SLICE_X12Y89         FDRE (Setup_fdre_C_R)       -0.524     3.604    Ball/x_reg[12]
  -------------------------------------------------------------------
                         required time                          3.604    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 Ball/velX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/x_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.060ns (35.930%)  route 3.673ns (64.070%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.557    -2.462    Ball/clk_out1
    SLICE_X14Y93         FDRE                                         r  Ball/velX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.944 r  Ball/velX_reg[0]/Q
                         net (fo=5, routed)           0.687    -1.257    Ball/ballVelX[0]
    SLICE_X14Y85         LUT2 (Prop_lut2_I1_O)        0.124    -1.133 r  Ball/x[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.133    Ball/x[3]_i_10_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.620 r  Ball/x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.620    Ball/x_reg[3]_i_3_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.503 r  Ball/x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.503    Ball/x_reg[7]_i_2_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.264 r  Ball/x_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.829     0.565    Ball/x0[10]
    SLICE_X14Y83         LUT3 (Prop_lut3_I1_O)        0.301     0.866 f  Ball/x[10]_i_6/O
                         net (fo=1, routed)           0.854     1.720    VGA/x_reg[3]_2
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  VGA/x[10]_i_1/O
                         net (fo=7, routed)           0.525     2.369    Ball/x_reg[3]_0
    SLICE_X15Y84         LUT5 (Prop_lut5_I4_O)        0.124     2.493 r  Ball/x[15]_i_1/O
                         net (fo=10, routed)          0.778     3.271    Ball/x[15]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Ball/clk_out1
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[14]/C
                         clock pessimism             -0.413     4.242    
                         clock uncertainty           -0.114     4.128    
    SLICE_X12Y89         FDRE (Setup_fdre_C_R)       -0.524     3.604    Ball/x_reg[14]
  -------------------------------------------------------------------
                         required time                          3.604    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 Ball/x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.850ns (29.824%)  route 4.353ns (70.176%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 4.657 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.549    -2.470    Ball/clk_out1
    SLICE_X13Y83         FDSE                                         r  Ball/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  Ball/x_reg[10]/Q
                         net (fo=12, routed)          0.688    -1.326    Ball/ballX[10]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.669 r  Ball/colBallPadLeft2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.669    Ball/colBallPadLeft2_carry__0_i_9_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.552 r  Ball/colBallPadLeft2_carry__1_i_1/CO[3]
                         net (fo=11, routed)          1.318     0.766    Ball/x_reg[15]_5[0]
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  Ball/aliveBricks[30]_i_9/O
                         net (fo=5, routed)           0.311     1.201    Ball/aliveBricks[30]_i_9_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124     1.325 r  Ball/aliveBricks[29]_i_6/O
                         net (fo=2, routed)           0.535     1.860    Ball/aliveBricks[29]_i_6_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.984 r  Ball/aliveBricks[29]_i_2/O
                         net (fo=5, routed)           0.757     2.741    Ball/aliveBricks[29]_i_2_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.865 f  Ball/aliveBricks[13]_i_2/O
                         net (fo=2, routed)           0.744     3.609    Collisions/aliveBricks_reg[13]_0
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     3.733 r  Collisions/aliveBricks[13]_i_1/O
                         net (fo=1, routed)           0.000     3.733    Collisions/aliveBricks[13]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.440     4.657    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
                         clock pessimism             -0.427     4.230    
                         clock uncertainty           -0.114     4.116    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.079     4.195    Collisions/aliveBricks_reg[13]
  -------------------------------------------------------------------
                         required time                          4.195    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[0]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.114     4.198    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.769    Ball/y_reg[0]
  -------------------------------------------------------------------
                         required time                          3.769    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[1]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.114     4.198    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.769    Ball/y_reg[1]
  -------------------------------------------------------------------
                         required time                          3.769    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[2]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.114     4.198    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.769    Ball/y_reg[2]
  -------------------------------------------------------------------
                         required time                          3.769    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[6]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.114     4.198    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.769    Ball/y_reg[6]
  -------------------------------------------------------------------
                         required time                          3.769    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.397ns (43.178%)  route 3.154ns (56.822%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 4.724 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.644     3.159    Ball/y_reg[0]_2
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.507     4.724    Ball/clk_out1
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[12]/C
                         clock pessimism             -0.427     4.297    
                         clock uncertainty           -0.114     4.183    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429     3.754    Ball/y_reg[12]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.397ns (43.178%)  route 3.154ns (56.822%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 4.724 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.644     3.159    Ball/y_reg[0]_2
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.507     4.724    Ball/clk_out1
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[14]/C
                         clock pessimism             -0.427     4.297    
                         clock uncertainty           -0.114     4.183    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429     3.754    Ball/y_reg[14]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  0.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Renderer/finalPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Renderer/currentPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.921%)  route 0.124ns (40.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590    -0.539    Renderer/clk_out1
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  Renderer/finalPixel_reg[2]/Q
                         net (fo=4, routed)           0.124    -0.274    Renderer/finalPixel_reg_n_0_[2]
    SLICE_X6Y91          LUT5 (Prop_lut5_I2_O)        0.045    -0.229 r  Renderer/currentPixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Renderer/currentPixel[2]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  Renderer/currentPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.860    -0.308    Renderer/clk_out1
    SLICE_X6Y91          FDRE                                         r  Renderer/currentPixel_reg[2]/C
                         clock pessimism             -0.215    -0.523    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.120    -0.403    Renderer/currentPixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Renderer/brickPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Renderer/finalPixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.806%)  route 0.130ns (41.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590    -0.539    Renderer/clk_out1
    SLICE_X4Y90          FDRE                                         r  Renderer/brickPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  Renderer/brickPixel_reg[0]/Q
                         net (fo=3, routed)           0.130    -0.268    Renderer/brickPixel_reg[0]_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  Renderer/finalPixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    Renderer/finalPixel[0]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.860    -0.308    Renderer/clk_out1
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[0]/C
                         clock pessimism             -0.215    -0.523    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.092    -0.431    Renderer/finalPixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Controller/currentButton_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/currentButton_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.846%)  route 0.159ns (46.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.565    -0.564    Controller/clk_out1
    SLICE_X15Y97         FDRE                                         r  Controller/currentButton_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Controller/currentButton_reg[1]/Q
                         net (fo=9, routed)           0.159    -0.264    Controller/currentButton_reg_n_0_[1]
    SLICE_X12Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  Controller/currentButton[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    Controller/currentButton[4]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  Controller/currentButton_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.834    -0.334    Controller/clk_out1
    SLICE_X12Y97         FDRE                                         r  Controller/currentButton_reg[4]/C
                         clock pessimism             -0.214    -0.548    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.121    -0.427    Controller/currentButton_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Controller/FSM_sequential_commState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/FSM_sequential_commState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.470%)  route 0.103ns (29.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.565    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  Controller/FSM_sequential_commState_reg[0]/Q
                         net (fo=10, routed)          0.103    -0.314    Controller/U1/commState__0[0]
    SLICE_X12Y96         LUT5 (Prop_lut5_I3_O)        0.098    -0.216 r  Controller/U1/FSM_sequential_commState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Controller/U1_n_4
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -0.335    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.120    -0.445    Controller/FSM_sequential_commState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 VGA/vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            VGA/VSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.472%)  route 0.185ns (49.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.581    -0.548    VGA/clk_out1
    SLICE_X4Y78          FDRE                                         r  VGA/vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  VGA/vPos_reg[5]/Q
                         net (fo=6, routed)           0.185    -0.222    VGA/vPos_reg__0[5]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.048    -0.174 r  VGA/VSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.174    VGA/VSYNC_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  VGA/VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.851    -0.317    VGA/clk_out1
    SLICE_X3Y78          FDRE                                         r  VGA/VSYNC_reg/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105    -0.406    VGA/VSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Controller/FSM_sequential_commState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.529%)  route 0.131ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.565    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  Controller/FSM_sequential_commState_reg[1]/Q
                         net (fo=17, routed)          0.131    -0.271    Controller/commState__0[1]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.226 r  Controller/latch_i_2/O
                         net (fo=1, routed)           0.000    -0.226    Controller/latch_i_2_n_0
    SLICE_X13Y96         FDRE                                         r  Controller/latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -0.335    Controller/clk_out1
    SLICE_X13Y96         FDRE                                         r  Controller/latch_reg/C
                         clock pessimism             -0.217    -0.552    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.092    -0.460    Controller/latch_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Collisions/aliveBricks_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.563    -0.566    Collisions/clk_out1
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  Collisions/aliveBricks_reg[21]/Q
                         net (fo=4, routed)           0.149    -0.253    Collisions/aliveBricks[21]
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.208 r  Collisions/aliveBricks[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Collisions/aliveBricks[21]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.832    -0.336    Collisions/clk_out1
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.121    -0.445    Collisions/aliveBricks_reg[21]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Sound/durationFrames_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Sound/durationFrames_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591    -0.538    Sound/clk_out1
    SLICE_X5Y95          FDRE                                         r  Sound/durationFrames_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  Sound/durationFrames_reg[3]/Q
                         net (fo=4, routed)           0.070    -0.327    Sound/durationFrames_reg_n_0_[3]
    SLICE_X4Y95          LUT1 (Prop_lut1_I0_O)        0.045    -0.282 r  Sound/durationFrames0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.282    Sound/durationFrames0_carry_i_2_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.183 r  Sound/durationFrames0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.183    Sound/data0[4]
    SLICE_X4Y95          FDRE                                         r  Sound/durationFrames_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.861    -0.307    Sound/clk_out1
    SLICE_X4Y95          FDRE                                         r  Sound/durationFrames_reg[4]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.105    -0.420    Sound/durationFrames_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Collisions/aliveBricks_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.563    -0.566    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  Collisions/aliveBricks_reg[13]/Q
                         net (fo=4, routed)           0.151    -0.251    Collisions/aliveBricks[13]
    SLICE_X10Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.206 r  Collisions/aliveBricks[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Collisions/aliveBricks[13]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.832    -0.336    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121    -0.445    Collisions/aliveBricks_reg[13]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Sound/durationFrames_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Sound/durationFrames_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591    -0.538    Sound/clk_out1
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Sound/durationFrames_reg[7]/Q
                         net (fo=3, routed)           0.081    -0.316    Sound/durationFrames_reg_n_0_[7]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.189 r  Sound/durationFrames0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.189    Sound/data0[8]
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.861    -0.307    Sound/clk_out1
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[8]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.105    -0.433    Sound/durationFrames_reg[8]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_VGA_PLL_1
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { vga_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.731       4.576      BUFGCTRL_X0Y0   vga_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         6.731       5.482      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X14Y93    Ball/velX_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X14Y93    Ball/velX_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X14Y93    Ball/velX_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X3Y95     Ball/velY_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X3Y95     Ball/velY_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X2Y90     Ball/velY_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X2Y90     Ball/velY_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.731       5.731      SLICE_X2Y90     Ball/velY_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       6.731       153.269    PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y84     VGA/screenX_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y84     VGA/screenX_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y84     VGA/screenX_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y83     VGA/screenX_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y83     VGA/screenX_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y83     VGA/screenX_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y83     VGA/screenX_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y84     VGA/screenX_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X2Y79     VGA/hPos_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X2Y79     VGA/hPos_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y91     Ball/y_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X10Y81    Paddle/x_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X10Y81    Paddle/x_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X10Y81    Paddle/x_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X10Y81    Paddle/x_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X4Y97     Sound/durationFrames_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X3Y91     Ball/y_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X4Y97     Sound/durationFrames_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X4Y97     Sound/durationFrames_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.365       2.865      SLICE_X4Y98     Sound/durationFrames_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_PLL_1
  To Clock:  clkfbout_VGA_PLL_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_PLL_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   vga_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  vga_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_VGA_PLL_1
  To Clock:  clk_out1_VGA_PLL

Setup :            1  Failing Endpoint ,  Worst Slack       -0.089ns,  Total Violation       -0.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 Ball/x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/colBallBrick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.974ns (29.463%)  route 4.726ns (70.537%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.549    -2.470    Ball/clk_out1
    SLICE_X13Y83         FDSE                                         r  Ball/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  Ball/x_reg[10]/Q
                         net (fo=12, routed)          0.688    -1.326    Ball/ballX[10]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.669 r  Ball/colBallPadLeft2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.669    Ball/colBallPadLeft2_carry__0_i_9_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.552 f  Ball/colBallPadLeft2_carry__1_i_1/CO[3]
                         net (fo=11, routed)          1.318     0.766    Ball/x_reg[15]_5[0]
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.890 f  Ball/aliveBricks[30]_i_9/O
                         net (fo=5, routed)           0.342     1.232    Ball/aliveBricks[30]_i_9_n_0
    SLICE_X14Y89         LUT2 (Prop_lut2_I1_O)        0.124     1.356 f  Ball/aliveBricks[27]_i_6/O
                         net (fo=4, routed)           0.422     1.778    Ball/aliveBricks[27]_i_6_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     1.902 f  Ball/aliveBricks[25]_i_2/O
                         net (fo=7, routed)           0.893     2.795    Ball/aliveBricks[25]_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     2.919 r  Ball/colBallBrick_i_7/O
                         net (fo=1, routed)           0.429     3.348    Ball/colBallBrick_i_7_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124     3.472 r  Ball/colBallBrick_i_3/O
                         net (fo=1, routed)           0.634     4.106    Ball/colBallBrick_i_3_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.124     4.230 r  Ball/colBallBrick_i_1/O
                         net (fo=1, routed)           0.000     4.230    Collisions/colBallBrick_reg_1
    SLICE_X9Y90          FDRE                                         r  Collisions/colBallBrick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Collisions/clk_out1
    SLICE_X9Y90          FDRE                                         r  Collisions/colBallBrick_reg/C
                         clock pessimism             -0.427     4.228    
                         clock uncertainty           -0.116     4.112    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)        0.029     4.141    Collisions/colBallBrick_reg
  -------------------------------------------------------------------
                         required time                          4.141    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Ball/velX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/x_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.060ns (35.930%)  route 3.673ns (64.070%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.557    -2.462    Ball/clk_out1
    SLICE_X14Y93         FDRE                                         r  Ball/velX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.944 r  Ball/velX_reg[0]/Q
                         net (fo=5, routed)           0.687    -1.257    Ball/ballVelX[0]
    SLICE_X14Y85         LUT2 (Prop_lut2_I1_O)        0.124    -1.133 r  Ball/x[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.133    Ball/x[3]_i_10_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.620 r  Ball/x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.620    Ball/x_reg[3]_i_3_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.503 r  Ball/x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.503    Ball/x_reg[7]_i_2_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.264 r  Ball/x_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.829     0.565    Ball/x0[10]
    SLICE_X14Y83         LUT3 (Prop_lut3_I1_O)        0.301     0.866 f  Ball/x[10]_i_6/O
                         net (fo=1, routed)           0.854     1.720    VGA/x_reg[3]_2
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  VGA/x[10]_i_1/O
                         net (fo=7, routed)           0.525     2.369    Ball/x_reg[3]_0
    SLICE_X15Y84         LUT5 (Prop_lut5_I4_O)        0.124     2.493 r  Ball/x[15]_i_1/O
                         net (fo=10, routed)          0.778     3.271    Ball/x[15]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Ball/clk_out1
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[12]/C
                         clock pessimism             -0.413     4.242    
                         clock uncertainty           -0.116     4.126    
    SLICE_X12Y89         FDRE (Setup_fdre_C_R)       -0.524     3.602    Ball/x_reg[12]
  -------------------------------------------------------------------
                         required time                          3.602    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Ball/velX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/x_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.060ns (35.930%)  route 3.673ns (64.070%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.557    -2.462    Ball/clk_out1
    SLICE_X14Y93         FDRE                                         r  Ball/velX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.944 r  Ball/velX_reg[0]/Q
                         net (fo=5, routed)           0.687    -1.257    Ball/ballVelX[0]
    SLICE_X14Y85         LUT2 (Prop_lut2_I1_O)        0.124    -1.133 r  Ball/x[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.133    Ball/x[3]_i_10_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.620 r  Ball/x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.620    Ball/x_reg[3]_i_3_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.503 r  Ball/x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.503    Ball/x_reg[7]_i_2_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.264 r  Ball/x_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.829     0.565    Ball/x0[10]
    SLICE_X14Y83         LUT3 (Prop_lut3_I1_O)        0.301     0.866 f  Ball/x[10]_i_6/O
                         net (fo=1, routed)           0.854     1.720    VGA/x_reg[3]_2
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  VGA/x[10]_i_1/O
                         net (fo=7, routed)           0.525     2.369    Ball/x_reg[3]_0
    SLICE_X15Y84         LUT5 (Prop_lut5_I4_O)        0.124     2.493 r  Ball/x[15]_i_1/O
                         net (fo=10, routed)          0.778     3.271    Ball/x[15]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Ball/clk_out1
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[14]/C
                         clock pessimism             -0.413     4.242    
                         clock uncertainty           -0.116     4.126    
    SLICE_X12Y89         FDRE (Setup_fdre_C_R)       -0.524     3.602    Ball/x_reg[14]
  -------------------------------------------------------------------
                         required time                          3.602    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 Ball/x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.850ns (29.824%)  route 4.353ns (70.176%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 4.657 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.549    -2.470    Ball/clk_out1
    SLICE_X13Y83         FDSE                                         r  Ball/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  Ball/x_reg[10]/Q
                         net (fo=12, routed)          0.688    -1.326    Ball/ballX[10]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.669 r  Ball/colBallPadLeft2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.669    Ball/colBallPadLeft2_carry__0_i_9_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.552 r  Ball/colBallPadLeft2_carry__1_i_1/CO[3]
                         net (fo=11, routed)          1.318     0.766    Ball/x_reg[15]_5[0]
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  Ball/aliveBricks[30]_i_9/O
                         net (fo=5, routed)           0.311     1.201    Ball/aliveBricks[30]_i_9_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124     1.325 r  Ball/aliveBricks[29]_i_6/O
                         net (fo=2, routed)           0.535     1.860    Ball/aliveBricks[29]_i_6_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.984 r  Ball/aliveBricks[29]_i_2/O
                         net (fo=5, routed)           0.757     2.741    Ball/aliveBricks[29]_i_2_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.865 f  Ball/aliveBricks[13]_i_2/O
                         net (fo=2, routed)           0.744     3.609    Collisions/aliveBricks_reg[13]_0
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     3.733 r  Collisions/aliveBricks[13]_i_1/O
                         net (fo=1, routed)           0.000     3.733    Collisions/aliveBricks[13]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.440     4.657    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
                         clock pessimism             -0.427     4.230    
                         clock uncertainty           -0.116     4.114    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.079     4.193    Collisions/aliveBricks_reg[13]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[0]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[0]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[1]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[1]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[2]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[2]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[6]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[6]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.397ns (43.178%)  route 3.154ns (56.822%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 4.724 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.644     3.159    Ball/y_reg[0]_2
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.507     4.724    Ball/clk_out1
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[12]/C
                         clock pessimism             -0.427     4.297    
                         clock uncertainty           -0.116     4.181    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429     3.752    Ball/y_reg[12]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL rise@6.731ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.397ns (43.178%)  route 3.154ns (56.822%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 4.724 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.644     3.159    Ball/y_reg[0]_2
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.507     4.724    Ball/clk_out1
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[14]/C
                         clock pessimism             -0.427     4.297    
                         clock uncertainty           -0.116     4.181    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429     3.752    Ball/y_reg[14]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  0.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Renderer/finalPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Renderer/currentPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.921%)  route 0.124ns (40.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590    -0.539    Renderer/clk_out1
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  Renderer/finalPixel_reg[2]/Q
                         net (fo=4, routed)           0.124    -0.274    Renderer/finalPixel_reg_n_0_[2]
    SLICE_X6Y91          LUT5 (Prop_lut5_I2_O)        0.045    -0.229 r  Renderer/currentPixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Renderer/currentPixel[2]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  Renderer/currentPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.860    -0.308    Renderer/clk_out1
    SLICE_X6Y91          FDRE                                         r  Renderer/currentPixel_reg[2]/C
                         clock pessimism             -0.215    -0.523    
                         clock uncertainty            0.116    -0.407    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.120    -0.287    Renderer/currentPixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Renderer/brickPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Renderer/finalPixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.806%)  route 0.130ns (41.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590    -0.539    Renderer/clk_out1
    SLICE_X4Y90          FDRE                                         r  Renderer/brickPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  Renderer/brickPixel_reg[0]/Q
                         net (fo=3, routed)           0.130    -0.268    Renderer/brickPixel_reg[0]_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  Renderer/finalPixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    Renderer/finalPixel[0]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.860    -0.308    Renderer/clk_out1
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[0]/C
                         clock pessimism             -0.215    -0.523    
                         clock uncertainty            0.116    -0.407    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.092    -0.315    Renderer/finalPixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Controller/currentButton_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/currentButton_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.846%)  route 0.159ns (46.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.565    -0.564    Controller/clk_out1
    SLICE_X15Y97         FDRE                                         r  Controller/currentButton_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Controller/currentButton_reg[1]/Q
                         net (fo=9, routed)           0.159    -0.264    Controller/currentButton_reg_n_0_[1]
    SLICE_X12Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  Controller/currentButton[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    Controller/currentButton[4]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  Controller/currentButton_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.834    -0.334    Controller/clk_out1
    SLICE_X12Y97         FDRE                                         r  Controller/currentButton_reg[4]/C
                         clock pessimism             -0.214    -0.548    
                         clock uncertainty            0.116    -0.432    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.121    -0.311    Controller/currentButton_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Controller/FSM_sequential_commState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/FSM_sequential_commState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.470%)  route 0.103ns (29.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.565    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  Controller/FSM_sequential_commState_reg[0]/Q
                         net (fo=10, routed)          0.103    -0.314    Controller/U1/commState__0[0]
    SLICE_X12Y96         LUT5 (Prop_lut5_I3_O)        0.098    -0.216 r  Controller/U1/FSM_sequential_commState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Controller/U1_n_4
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -0.335    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.116    -0.449    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.120    -0.329    Controller/FSM_sequential_commState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 VGA/vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            VGA/VSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.472%)  route 0.185ns (49.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.581    -0.548    VGA/clk_out1
    SLICE_X4Y78          FDRE                                         r  VGA/vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  VGA/vPos_reg[5]/Q
                         net (fo=6, routed)           0.185    -0.222    VGA/vPos_reg__0[5]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.048    -0.174 r  VGA/VSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.174    VGA/VSYNC_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  VGA/VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.851    -0.317    VGA/clk_out1
    SLICE_X3Y78          FDRE                                         r  VGA/VSYNC_reg/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.116    -0.395    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105    -0.290    VGA/VSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Controller/FSM_sequential_commState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.529%)  route 0.131ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.565    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  Controller/FSM_sequential_commState_reg[1]/Q
                         net (fo=17, routed)          0.131    -0.271    Controller/commState__0[1]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.226 r  Controller/latch_i_2/O
                         net (fo=1, routed)           0.000    -0.226    Controller/latch_i_2_n_0
    SLICE_X13Y96         FDRE                                         r  Controller/latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -0.335    Controller/clk_out1
    SLICE_X13Y96         FDRE                                         r  Controller/latch_reg/C
                         clock pessimism             -0.217    -0.552    
                         clock uncertainty            0.116    -0.436    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.092    -0.344    Controller/latch_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Collisions/aliveBricks_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.563    -0.566    Collisions/clk_out1
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  Collisions/aliveBricks_reg[21]/Q
                         net (fo=4, routed)           0.149    -0.253    Collisions/aliveBricks[21]
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.208 r  Collisions/aliveBricks[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Collisions/aliveBricks[21]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.832    -0.336    Collisions/clk_out1
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.116    -0.450    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.121    -0.329    Collisions/aliveBricks_reg[21]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Sound/durationFrames_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Sound/durationFrames_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591    -0.538    Sound/clk_out1
    SLICE_X5Y95          FDRE                                         r  Sound/durationFrames_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  Sound/durationFrames_reg[3]/Q
                         net (fo=4, routed)           0.070    -0.327    Sound/durationFrames_reg_n_0_[3]
    SLICE_X4Y95          LUT1 (Prop_lut1_I0_O)        0.045    -0.282 r  Sound/durationFrames0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.282    Sound/durationFrames0_carry_i_2_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.183 r  Sound/durationFrames0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.183    Sound/data0[4]
    SLICE_X4Y95          FDRE                                         r  Sound/durationFrames_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.861    -0.307    Sound/clk_out1
    SLICE_X4Y95          FDRE                                         r  Sound/durationFrames_reg[4]/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.116    -0.409    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.105    -0.304    Sound/durationFrames_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Collisions/aliveBricks_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.563    -0.566    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  Collisions/aliveBricks_reg[13]/Q
                         net (fo=4, routed)           0.151    -0.251    Collisions/aliveBricks[13]
    SLICE_X10Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.206 r  Collisions/aliveBricks[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Collisions/aliveBricks[13]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.832    -0.336    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.116    -0.450    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121    -0.329    Collisions/aliveBricks_reg[13]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Sound/durationFrames_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Sound/durationFrames_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL rise@0.000ns - clk_out1_VGA_PLL_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591    -0.538    Sound/clk_out1
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Sound/durationFrames_reg[7]/Q
                         net (fo=3, routed)           0.081    -0.316    Sound/durationFrames_reg_n_0_[7]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.189 r  Sound/durationFrames0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.189    Sound/data0[8]
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.861    -0.307    Sound/clk_out1
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[8]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.105    -0.317    Sound/durationFrames_reg[8]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_VGA_PLL
  To Clock:  clk_out1_VGA_PLL_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.089ns,  Total Violation       -0.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 Ball/x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/colBallBrick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.974ns (29.463%)  route 4.726ns (70.537%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.549    -2.470    Ball/clk_out1
    SLICE_X13Y83         FDSE                                         r  Ball/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  Ball/x_reg[10]/Q
                         net (fo=12, routed)          0.688    -1.326    Ball/ballX[10]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.669 r  Ball/colBallPadLeft2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.669    Ball/colBallPadLeft2_carry__0_i_9_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.552 f  Ball/colBallPadLeft2_carry__1_i_1/CO[3]
                         net (fo=11, routed)          1.318     0.766    Ball/x_reg[15]_5[0]
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.890 f  Ball/aliveBricks[30]_i_9/O
                         net (fo=5, routed)           0.342     1.232    Ball/aliveBricks[30]_i_9_n_0
    SLICE_X14Y89         LUT2 (Prop_lut2_I1_O)        0.124     1.356 f  Ball/aliveBricks[27]_i_6/O
                         net (fo=4, routed)           0.422     1.778    Ball/aliveBricks[27]_i_6_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     1.902 f  Ball/aliveBricks[25]_i_2/O
                         net (fo=7, routed)           0.893     2.795    Ball/aliveBricks[25]_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     2.919 r  Ball/colBallBrick_i_7/O
                         net (fo=1, routed)           0.429     3.348    Ball/colBallBrick_i_7_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124     3.472 r  Ball/colBallBrick_i_3/O
                         net (fo=1, routed)           0.634     4.106    Ball/colBallBrick_i_3_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.124     4.230 r  Ball/colBallBrick_i_1/O
                         net (fo=1, routed)           0.000     4.230    Collisions/colBallBrick_reg_1
    SLICE_X9Y90          FDRE                                         r  Collisions/colBallBrick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Collisions/clk_out1
    SLICE_X9Y90          FDRE                                         r  Collisions/colBallBrick_reg/C
                         clock pessimism             -0.427     4.228    
                         clock uncertainty           -0.116     4.112    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)        0.029     4.141    Collisions/colBallBrick_reg
  -------------------------------------------------------------------
                         required time                          4.141    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Ball/velX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/x_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.060ns (35.930%)  route 3.673ns (64.070%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.557    -2.462    Ball/clk_out1
    SLICE_X14Y93         FDRE                                         r  Ball/velX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.944 r  Ball/velX_reg[0]/Q
                         net (fo=5, routed)           0.687    -1.257    Ball/ballVelX[0]
    SLICE_X14Y85         LUT2 (Prop_lut2_I1_O)        0.124    -1.133 r  Ball/x[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.133    Ball/x[3]_i_10_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.620 r  Ball/x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.620    Ball/x_reg[3]_i_3_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.503 r  Ball/x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.503    Ball/x_reg[7]_i_2_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.264 r  Ball/x_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.829     0.565    Ball/x0[10]
    SLICE_X14Y83         LUT3 (Prop_lut3_I1_O)        0.301     0.866 f  Ball/x[10]_i_6/O
                         net (fo=1, routed)           0.854     1.720    VGA/x_reg[3]_2
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  VGA/x[10]_i_1/O
                         net (fo=7, routed)           0.525     2.369    Ball/x_reg[3]_0
    SLICE_X15Y84         LUT5 (Prop_lut5_I4_O)        0.124     2.493 r  Ball/x[15]_i_1/O
                         net (fo=10, routed)          0.778     3.271    Ball/x[15]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Ball/clk_out1
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[12]/C
                         clock pessimism             -0.413     4.242    
                         clock uncertainty           -0.116     4.126    
    SLICE_X12Y89         FDRE (Setup_fdre_C_R)       -0.524     3.602    Ball/x_reg[12]
  -------------------------------------------------------------------
                         required time                          3.602    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Ball/velX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/x_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.060ns (35.930%)  route 3.673ns (64.070%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 4.655 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.557    -2.462    Ball/clk_out1
    SLICE_X14Y93         FDRE                                         r  Ball/velX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -1.944 r  Ball/velX_reg[0]/Q
                         net (fo=5, routed)           0.687    -1.257    Ball/ballVelX[0]
    SLICE_X14Y85         LUT2 (Prop_lut2_I1_O)        0.124    -1.133 r  Ball/x[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.133    Ball/x[3]_i_10_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.620 r  Ball/x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.620    Ball/x_reg[3]_i_3_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.503 r  Ball/x_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.503    Ball/x_reg[7]_i_2_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.264 r  Ball/x_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.829     0.565    Ball/x0[10]
    SLICE_X14Y83         LUT3 (Prop_lut3_I1_O)        0.301     0.866 f  Ball/x[10]_i_6/O
                         net (fo=1, routed)           0.854     1.720    VGA/x_reg[3]_2
    SLICE_X14Y89         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  VGA/x[10]_i_1/O
                         net (fo=7, routed)           0.525     2.369    Ball/x_reg[3]_0
    SLICE_X15Y84         LUT5 (Prop_lut5_I4_O)        0.124     2.493 r  Ball/x[15]_i_1/O
                         net (fo=10, routed)          0.778     3.271    Ball/x[15]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.438     4.655    Ball/clk_out1
    SLICE_X12Y89         FDRE                                         r  Ball/x_reg[14]/C
                         clock pessimism             -0.413     4.242    
                         clock uncertainty           -0.116     4.126    
    SLICE_X12Y89         FDRE (Setup_fdre_C_R)       -0.524     3.602    Ball/x_reg[14]
  -------------------------------------------------------------------
                         required time                          3.602    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 Ball/x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.850ns (29.824%)  route 4.353ns (70.176%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 4.657 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.549    -2.470    Ball/clk_out1
    SLICE_X13Y83         FDSE                                         r  Ball/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDSE (Prop_fdse_C_Q)         0.456    -2.014 r  Ball/x_reg[10]/Q
                         net (fo=12, routed)          0.688    -1.326    Ball/ballX[10]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.669 r  Ball/colBallPadLeft2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.669    Ball/colBallPadLeft2_carry__0_i_9_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.552 r  Ball/colBallPadLeft2_carry__1_i_1/CO[3]
                         net (fo=11, routed)          1.318     0.766    Ball/x_reg[15]_5[0]
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.124     0.890 r  Ball/aliveBricks[30]_i_9/O
                         net (fo=5, routed)           0.311     1.201    Ball/aliveBricks[30]_i_9_n_0
    SLICE_X13Y89         LUT2 (Prop_lut2_I0_O)        0.124     1.325 r  Ball/aliveBricks[29]_i_6/O
                         net (fo=2, routed)           0.535     1.860    Ball/aliveBricks[29]_i_6_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.984 r  Ball/aliveBricks[29]_i_2/O
                         net (fo=5, routed)           0.757     2.741    Ball/aliveBricks[29]_i_2_n_0
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.124     2.865 f  Ball/aliveBricks[13]_i_2/O
                         net (fo=2, routed)           0.744     3.609    Collisions/aliveBricks_reg[13]_0
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.124     3.733 r  Collisions/aliveBricks[13]_i_1/O
                         net (fo=1, routed)           0.000     3.733    Collisions/aliveBricks[13]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.440     4.657    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
                         clock pessimism             -0.427     4.230    
                         clock uncertainty           -0.116     4.114    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.079     4.193    Collisions/aliveBricks_reg[13]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[0]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[0]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[1]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[1]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[2]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[2]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.397ns (43.050%)  route 3.171ns (56.950%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 4.725 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.661     3.175    Ball/y_reg[0]_2
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.508     4.725    Ball/clk_out1
    SLICE_X3Y91          FDRE                                         r  Ball/y_reg[6]/C
                         clock pessimism             -0.413     4.312    
                         clock uncertainty           -0.116     4.196    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429     3.767    Ball/y_reg[6]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.397ns (43.178%)  route 3.154ns (56.822%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 4.724 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.644     3.159    Ball/y_reg[0]_2
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.507     4.724    Ball/clk_out1
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[12]/C
                         clock pessimism             -0.427     4.297    
                         clock uncertainty           -0.116     4.181    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429     3.752    Ball/y_reg[12]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 Ball/velY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Ball/y_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_VGA_PLL_1 rise@6.731ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.397ns (43.178%)  route 3.154ns (56.822%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 4.724 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.626    -2.393    Ball/clk_out1
    SLICE_X3Y95          FDRE                                         r  Ball/velY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  Ball/velY_reg[1]/Q
                         net (fo=9, routed)           0.637    -1.337    Ball/velY_reg[4]_0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.299    -1.038 r  Ball/y[3]_i_10/O
                         net (fo=1, routed)           0.000    -1.038    Ball/y[3]_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.505 r  Ball/y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.505    Ball/y_reg[3]_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.388 r  Ball/y_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.388    Ball/y_reg[7]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.271 r  Ball/y_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.271    Ball/y_reg[11]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.032 r  Ball/y_reg[15]_i_4/O[2]
                         net (fo=2, routed)           0.989     0.957    Ball/y0[14]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.301     1.258 r  Ball/y[10]_i_7/O
                         net (fo=1, routed)           0.286     1.545    Ball/y[10]_i_7_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     1.669 r  Ball/y[10]_i_4/O
                         net (fo=1, routed)           0.290     1.959    Collisions/y_reg[3]
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  Collisions/y[10]_i_1/O
                         net (fo=5, routed)           0.308     2.390    Collisions/colBallBrick_reg_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     2.514 r  Collisions/y[15]_i_1/O
                         net (fo=12, routed)          0.644     3.159    Ball/y_reg[0]_2
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      6.731     6.731 r  
    W5                                                0.000     6.731 r  clk (IN)
                         net (fo=0)                   0.000     6.731    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.119 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.300    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.550 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.126    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.217 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         1.507     4.724    Ball/clk_out1
    SLICE_X5Y94          FDRE                                         r  Ball/y_reg[14]/C
                         clock pessimism             -0.427     4.297    
                         clock uncertainty           -0.116     4.181    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429     3.752    Ball/y_reg[14]
  -------------------------------------------------------------------
                         required time                          3.752    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  0.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Renderer/finalPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Renderer/currentPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.921%)  route 0.124ns (40.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590    -0.539    Renderer/clk_out1
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  Renderer/finalPixel_reg[2]/Q
                         net (fo=4, routed)           0.124    -0.274    Renderer/finalPixel_reg_n_0_[2]
    SLICE_X6Y91          LUT5 (Prop_lut5_I2_O)        0.045    -0.229 r  Renderer/currentPixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Renderer/currentPixel[2]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  Renderer/currentPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.860    -0.308    Renderer/clk_out1
    SLICE_X6Y91          FDRE                                         r  Renderer/currentPixel_reg[2]/C
                         clock pessimism             -0.215    -0.523    
                         clock uncertainty            0.116    -0.407    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.120    -0.287    Renderer/currentPixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Renderer/brickPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Renderer/finalPixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.806%)  route 0.130ns (41.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590    -0.539    Renderer/clk_out1
    SLICE_X4Y90          FDRE                                         r  Renderer/brickPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  Renderer/brickPixel_reg[0]/Q
                         net (fo=3, routed)           0.130    -0.268    Renderer/brickPixel_reg[0]_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  Renderer/finalPixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    Renderer/finalPixel[0]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.860    -0.308    Renderer/clk_out1
    SLICE_X5Y91          FDRE                                         r  Renderer/finalPixel_reg[0]/C
                         clock pessimism             -0.215    -0.523    
                         clock uncertainty            0.116    -0.407    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.092    -0.315    Renderer/finalPixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Controller/currentButton_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/currentButton_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.846%)  route 0.159ns (46.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.565    -0.564    Controller/clk_out1
    SLICE_X15Y97         FDRE                                         r  Controller/currentButton_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Controller/currentButton_reg[1]/Q
                         net (fo=9, routed)           0.159    -0.264    Controller/currentButton_reg_n_0_[1]
    SLICE_X12Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  Controller/currentButton[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    Controller/currentButton[4]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  Controller/currentButton_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.834    -0.334    Controller/clk_out1
    SLICE_X12Y97         FDRE                                         r  Controller/currentButton_reg[4]/C
                         clock pessimism             -0.214    -0.548    
                         clock uncertainty            0.116    -0.432    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.121    -0.311    Controller/currentButton_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Controller/FSM_sequential_commState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/FSM_sequential_commState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.470%)  route 0.103ns (29.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.565    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  Controller/FSM_sequential_commState_reg[0]/Q
                         net (fo=10, routed)          0.103    -0.314    Controller/U1/commState__0[0]
    SLICE_X12Y96         LUT5 (Prop_lut5_I3_O)        0.098    -0.216 r  Controller/U1/FSM_sequential_commState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Controller/U1_n_4
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -0.335    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.116    -0.449    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.120    -0.329    Controller/FSM_sequential_commState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 VGA/vPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            VGA/VSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.472%)  route 0.185ns (49.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.581    -0.548    VGA/clk_out1
    SLICE_X4Y78          FDRE                                         r  VGA/vPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  VGA/vPos_reg[5]/Q
                         net (fo=6, routed)           0.185    -0.222    VGA/vPos_reg__0[5]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.048    -0.174 r  VGA/VSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.174    VGA/VSYNC_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  VGA/VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.851    -0.317    VGA/clk_out1
    SLICE_X3Y78          FDRE                                         r  VGA/VSYNC_reg/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.116    -0.395    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105    -0.290    VGA/VSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Controller/FSM_sequential_commState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Controller/latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.529%)  route 0.131ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.564    -0.565    Controller/clk_out1
    SLICE_X12Y96         FDRE                                         r  Controller/FSM_sequential_commState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  Controller/FSM_sequential_commState_reg[1]/Q
                         net (fo=17, routed)          0.131    -0.271    Controller/commState__0[1]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.226 r  Controller/latch_i_2/O
                         net (fo=1, routed)           0.000    -0.226    Controller/latch_i_2_n_0
    SLICE_X13Y96         FDRE                                         r  Controller/latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.833    -0.335    Controller/clk_out1
    SLICE_X13Y96         FDRE                                         r  Controller/latch_reg/C
                         clock pessimism             -0.217    -0.552    
                         clock uncertainty            0.116    -0.436    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.092    -0.344    Controller/latch_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Collisions/aliveBricks_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.563    -0.566    Collisions/clk_out1
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  Collisions/aliveBricks_reg[21]/Q
                         net (fo=4, routed)           0.149    -0.253    Collisions/aliveBricks[21]
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.208 r  Collisions/aliveBricks[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Collisions/aliveBricks[21]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.832    -0.336    Collisions/clk_out1
    SLICE_X12Y92         FDRE                                         r  Collisions/aliveBricks_reg[21]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.116    -0.450    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.121    -0.329    Collisions/aliveBricks_reg[21]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Sound/durationFrames_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Sound/durationFrames_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591    -0.538    Sound/clk_out1
    SLICE_X5Y95          FDRE                                         r  Sound/durationFrames_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  Sound/durationFrames_reg[3]/Q
                         net (fo=4, routed)           0.070    -0.327    Sound/durationFrames_reg_n_0_[3]
    SLICE_X4Y95          LUT1 (Prop_lut1_I0_O)        0.045    -0.282 r  Sound/durationFrames0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.282    Sound/durationFrames0_carry_i_2_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.183 r  Sound/durationFrames0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.183    Sound/data0[4]
    SLICE_X4Y95          FDRE                                         r  Sound/durationFrames_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.861    -0.307    Sound/clk_out1
    SLICE_X4Y95          FDRE                                         r  Sound/durationFrames_reg[4]/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.116    -0.409    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.105    -0.304    Sound/durationFrames_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Collisions/aliveBricks_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Collisions/aliveBricks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.563    -0.566    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  Collisions/aliveBricks_reg[13]/Q
                         net (fo=4, routed)           0.151    -0.251    Collisions/aliveBricks[13]
    SLICE_X10Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.206 r  Collisions/aliveBricks[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    Collisions/aliveBricks[13]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.832    -0.336    Collisions/clk_out1
    SLICE_X10Y92         FDRE                                         r  Collisions/aliveBricks_reg[13]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.116    -0.450    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121    -0.329    Collisions/aliveBricks_reg[13]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Sound/durationFrames_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Sound/durationFrames_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_PLL_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_VGA_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_PLL_1 rise@0.000ns - clk_out1_VGA_PLL rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_PLL rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591    -0.538    Sound/clk_out1
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Sound/durationFrames_reg[7]/Q
                         net (fo=3, routed)           0.081    -0.316    Sound/durationFrames_reg_n_0_[7]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.189 r  Sound/durationFrames0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.189    Sound/data0[8]
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_PLL_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_pll/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_pll/inst/clk_in1_VGA_PLL
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_pll/inst/clk_out1_VGA_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_pll/inst/clkout1_buf/O
                         net (fo=252, routed)         0.861    -0.307    Sound/clk_out1
    SLICE_X4Y96          FDRE                                         r  Sound/durationFrames_reg[8]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.105    -0.317    Sound/durationFrames_reg[8]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.128    





