#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 21 11:20:46 2024
# Process ID: 1060
# Current directory: C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.tmp/pl_ram_ctrl_v2_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12704 C:\Users\kazza\Documents\FPGA\Lab\5\3\Dr_Moghim_template\bram_test.tmp\pl_ram_ctrl_v2_0_project\pl_ram_ctrl_v2_0_project.xpr
# Log file: C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.tmp/pl_ram_ctrl_v2_0_project/vivado.log
# Journal file: C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.tmp/pl_ram_ctrl_v2_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.tmp/pl_ram_ctrl_v2_0_project/pl_ram_ctrl_v2_0_project.xpr
update_compile_order -fileset sources_1
