
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/y/works/hls/int16/hls_test/s1/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/y/xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top top_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.dcp' for cell 'top_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_rst_clk_wiz_0_100M_0/top_rst_clk_wiz_0_100M_0.dcp' for cell 'top_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_top_0_0/top_top_0_0.dcp' for cell 'top_i/top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_auto_pc_1/top_auto_pc_1.dcp' for cell 'top_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_auto_pc_2/top_auto_pc_2.dcp' for cell 'top_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_auto_pc_3/top_auto_pc_3.dcp' for cell 'top_i/axi_mem_intercon_2/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_auto_pc_4/top_auto_pc_4.dcp' for cell 'top_i/axi_mem_intercon_3/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_auto_pc_0/top_auto_pc_0.dcp' for cell 'top_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2430.590 ; gain = 0.000 ; free physical = 864257 ; free virtual = 1019236
INFO: [Netlist 29-17] Analyzing 7516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. top_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'top_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'top_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3044.414 ; gain = 557.883 ; free physical = 863597 ; free virtual = 1018575
Finished Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_rst_clk_wiz_0_100M_0/top_rst_clk_wiz_0_100M_0_board.xdc] for cell 'top_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_rst_clk_wiz_0_100M_0/top_rst_clk_wiz_0_100M_0_board.xdc] for cell 'top_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_rst_clk_wiz_0_100M_0/top_rst_clk_wiz_0_100M_0.xdc] for cell 'top_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.gen/sources_1/bd/top/ip/top_rst_clk_wiz_0_100M_0/top_rst_clk_wiz_0_100M_0.xdc] for cell 'top_i/rst_clk_wiz_0_100M/U0'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3228.504 ; gain = 0.000 ; free physical = 863707 ; free virtual = 1018686
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4108 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4096 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 3228.504 ; gain = 798.000 ; free physical = 863707 ; free virtual = 1018686
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3228.504 ; gain = 0.000 ; free physical = 863695 ; free virtual = 1018674

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c7715d71

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.504 ; gain = 0.000 ; free physical = 863587 ; free virtual = 1018566

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 53 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15a31a546

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3259.242 ; gain = 0.000 ; free physical = 863529 ; free virtual = 1018508
INFO: [Opt 31-389] Phase Retarget created 261 cells and removed 423 cells
INFO: [Opt 31-1021] In phase Retarget, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 164c34f2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.242 ; gain = 0.000 ; free physical = 863524 ; free virtual = 1018503
INFO: [Opt 31-389] Phase Constant propagation created 190 cells and removed 1855 cells
INFO: [Opt 31-1021] In phase Constant propagation, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 161133acd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3259.242 ; gain = 0.000 ; free physical = 863530 ; free virtual = 1018509
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 673 cells
INFO: [Opt 31-1021] In phase Sweep, 384 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 161133acd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.242 ; gain = 0.000 ; free physical = 863530 ; free virtual = 1018509
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 161133acd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.242 ; gain = 0.000 ; free physical = 863530 ; free virtual = 1018509
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 161133acd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.242 ; gain = 0.000 ; free physical = 863530 ; free virtual = 1018509
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 135 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             261  |             423  |                                             96  |
|  Constant propagation         |             190  |            1855  |                                            102  |
|  Sweep                        |               0  |             673  |                                            384  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            135  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3259.242 ; gain = 0.000 ; free physical = 863530 ; free virtual = 1018509
Ending Logic Optimization Task | Checksum: 10607395c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3259.242 ; gain = 0.000 ; free physical = 863530 ; free virtual = 1018509

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 106 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 212
Ending PowerOpt Patch Enables Task | Checksum: 128852b46

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3854.227 ; gain = 0.000 ; free physical = 863401 ; free virtual = 1018380
Ending Power Optimization Task | Checksum: 128852b46

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 3854.227 ; gain = 594.984 ; free physical = 863469 ; free virtual = 1018448

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 128852b46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3854.227 ; gain = 0.000 ; free physical = 863469 ; free virtual = 1018448

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3854.227 ; gain = 0.000 ; free physical = 863469 ; free virtual = 1018448
Ending Netlist Obfuscation Task | Checksum: 13cd63d9e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3854.227 ; gain = 0.000 ; free physical = 863469 ; free virtual = 1018448
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 3854.227 ; gain = 625.723 ; free physical = 863471 ; free virtual = 1018450
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3854.227 ; gain = 0.000 ; free physical = 863396 ; free virtual = 1018377
INFO: [Common 17-1381] The checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/impl_1/top_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3854.227 ; gain = 0.000 ; free physical = 863359 ; free virtual = 1018359
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.398 ; gain = 23.172 ; free physical = 863275 ; free virtual = 1018275
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/m_axi_bias_RVALID) which is driven by a register (top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/m_axi_bias_RVALID) which is driven by a register (top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/m_axi_bias_RVALID) which is driven by a register (top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/m_axi_bias_RVALID) which is driven by a register (top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/m_axi_ifm_RVALID) which is driven by a register (top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/m_axi_ifm_RVALID) which is driven by a register (top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/m_axi_ifm_RVALID) which is driven by a register (top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/m_axi_ifm_RVALID) which is driven by a register (top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/m_axi_weights_RVALID) which is driven by a register (top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/m_axi_weights_RVALID) which is driven by a register (top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/m_axi_weights_RVALID) which is driven by a register (top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/m_axi_weights_RVALID) which is driven by a register (top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings, 4 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863271 ; free virtual = 1018271
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6a602c1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863271 ; free virtual = 1018270
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863271 ; free virtual = 1018270

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ece049bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863320 ; free virtual = 1018320

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12d834b90

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863231 ; free virtual = 1018231

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12d834b90

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863231 ; free virtual = 1018231
Phase 1 Placer Initialization | Checksum: 12d834b90

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863226 ; free virtual = 1018226

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13e1f26cd

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863131 ; free virtual = 1018131

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1146b64fb

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863132 ; free virtual = 1018132

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 4881 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 2327 nets or cells. Created 1 new cell, deleted 2326 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863104 ; free virtual = 1018104

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |           2326  |                  2327  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |           2326  |                  2327  |           0  |           8  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1eab2d162

Time (s): cpu = 00:02:59 ; elapsed = 00:01:15 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863099 ; free virtual = 1018099
Phase 2.3 Global Placement Core | Checksum: 1beb57c0b

Time (s): cpu = 00:03:18 ; elapsed = 00:01:23 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863089 ; free virtual = 1018089
Phase 2 Global Placement | Checksum: 1beb57c0b

Time (s): cpu = 00:03:18 ; elapsed = 00:01:23 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863120 ; free virtual = 1018120

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 218a18adb

Time (s): cpu = 00:03:27 ; elapsed = 00:01:25 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863111 ; free virtual = 1018111

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 208290451

Time (s): cpu = 00:03:44 ; elapsed = 00:01:32 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863109 ; free virtual = 1018109

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18c4f8687

Time (s): cpu = 00:03:46 ; elapsed = 00:01:33 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863106 ; free virtual = 1018106

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22d21a7f1

Time (s): cpu = 00:03:46 ; elapsed = 00:01:33 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863106 ; free virtual = 1018107

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b680e2c7

Time (s): cpu = 00:03:59 ; elapsed = 00:01:36 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863107 ; free virtual = 1018107

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 179fc289c

Time (s): cpu = 00:04:20 ; elapsed = 00:01:55 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863063 ; free virtual = 1018063

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15931c81f

Time (s): cpu = 00:04:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863069 ; free virtual = 1018069

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b5d6c96e

Time (s): cpu = 00:04:23 ; elapsed = 00:01:59 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863068 ; free virtual = 1018069
Phase 3 Detail Placement | Checksum: 1b5d6c96e

Time (s): cpu = 00:04:24 ; elapsed = 00:01:59 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863069 ; free virtual = 1018069

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e784280f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.092 | TNS=-0.183 |
Phase 1 Physical Synthesis Initialization | Checksum: 18cd407f9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863058 ; free virtual = 1018058
INFO: [Place 46-33] Processed net top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute03_fu_1123/ashr_ln132_56_reg_10081[31]_i_1_n_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute03_fu_1123/select_ln153_5_reg_9806[31]_i_1_n_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute03_fu_1123/ap_CS_fsm_state4, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_weights_fu_1739/wbf0_0_2_ce018_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_weights_fu_1739/wbf0_0_0_ce010_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_weights_fu_1739/wbf1_0_0_ce08_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_weights_fu_1739/wbf1_0_2_ce016_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute03_fu_1123/add_ln153_14_reg_10491[31]_i_1_n_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 9 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 9, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f91fcd87

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863056 ; free virtual = 1018056
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e784280f

Time (s): cpu = 00:05:10 ; elapsed = 00:02:14 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863059 ; free virtual = 1018060
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.506. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:05:15 ; elapsed = 00:02:18 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863061 ; free virtual = 1018061
Phase 4.1 Post Commit Optimization | Checksum: 1ec2bcdd2

Time (s): cpu = 00:05:15 ; elapsed = 00:02:19 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863062 ; free virtual = 1018062

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ec2bcdd2

Time (s): cpu = 00:05:17 ; elapsed = 00:02:19 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863060 ; free virtual = 1018060

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                4x4|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                4x4|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ec2bcdd2

Time (s): cpu = 00:05:17 ; elapsed = 00:02:20 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863060 ; free virtual = 1018060
Phase 4.3 Placer Reporting | Checksum: 1ec2bcdd2

Time (s): cpu = 00:05:18 ; elapsed = 00:02:20 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863061 ; free virtual = 1018061

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863062 ; free virtual = 1018062

Time (s): cpu = 00:05:18 ; elapsed = 00:02:20 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863062 ; free virtual = 1018062
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16d1fd1c4

Time (s): cpu = 00:05:18 ; elapsed = 00:02:21 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863061 ; free virtual = 1018061
Ending Placer Task | Checksum: 138331f14

Time (s): cpu = 00:05:18 ; elapsed = 00:02:21 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863061 ; free virtual = 1018061
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:24 ; elapsed = 00:02:24 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863140 ; free virtual = 1018140
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 862986 ; free virtual = 1018100
INFO: [Common 17-1381] The checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/impl_1/top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863105 ; free virtual = 1018134
INFO: [runtcl-4] Executing : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863092 ; free virtual = 1018119
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863088 ; free virtual = 1018115
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863060 ; free virtual = 1018088
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 862910 ; free virtual = 1018050
INFO: [Common 17-1381] The checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 863017 ; free virtual = 1018073
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e52fe36b ConstDB: 0 ShapeSum: 53033ba9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13352442e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 862870 ; free virtual = 1017925
Post Restoration Checksum: NetGraph: d6a18816 NumContArr: 5cb0bc18 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13352442e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 862878 ; free virtual = 1017933

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13352442e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 862834 ; free virtual = 1017890

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13352442e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 862834 ; free virtual = 1017890
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b64d3dfc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 862808 ; free virtual = 1017863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.587  | TNS=0.000  | WHS=-0.237 | THS=-257.009|

Phase 2 Router Initialization | Checksum: 16c343bef

Time (s): cpu = 00:01:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 862797 ; free virtual = 1017852

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 70577
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 70577
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16c343bef

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3877.398 ; gain = 0.000 ; free physical = 862793 ; free virtual = 1017849
Phase 3 Initial Routing | Checksum: 952a64c1

Time (s): cpu = 00:02:42 ; elapsed = 00:00:54 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862794 ; free virtual = 1017849

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12333
 Number of Nodes with overlaps = 1370
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cefa30bc

Time (s): cpu = 00:05:52 ; elapsed = 00:02:35 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862789 ; free virtual = 1017844

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ffd261f0

Time (s): cpu = 00:05:56 ; elapsed = 00:02:37 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862792 ; free virtual = 1017848
Phase 4 Rip-up And Reroute | Checksum: 1ffd261f0

Time (s): cpu = 00:05:56 ; elapsed = 00:02:37 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862792 ; free virtual = 1017848

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ffd261f0

Time (s): cpu = 00:05:57 ; elapsed = 00:02:38 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862792 ; free virtual = 1017848

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ffd261f0

Time (s): cpu = 00:05:57 ; elapsed = 00:02:38 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862792 ; free virtual = 1017848
Phase 5 Delay and Skew Optimization | Checksum: 1ffd261f0

Time (s): cpu = 00:05:57 ; elapsed = 00:02:38 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862792 ; free virtual = 1017848

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bef8bc43

Time (s): cpu = 00:06:11 ; elapsed = 00:02:43 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862786 ; free virtual = 1017842
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1de65a4b8

Time (s): cpu = 00:06:11 ; elapsed = 00:02:43 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862786 ; free virtual = 1017842
Phase 6 Post Hold Fix | Checksum: 1de65a4b8

Time (s): cpu = 00:06:11 ; elapsed = 00:02:43 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862786 ; free virtual = 1017842

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 31.3964 %
  Global Horizontal Routing Utilization  = 35.4361 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 113d90403

Time (s): cpu = 00:06:13 ; elapsed = 00:02:44 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862786 ; free virtual = 1017842

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 113d90403

Time (s): cpu = 00:06:13 ; elapsed = 00:02:44 . Memory (MB): peak = 3991.355 ; gain = 113.957 ; free physical = 862785 ; free virtual = 1017840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 136585d85

Time (s): cpu = 00:06:19 ; elapsed = 00:02:48 . Memory (MB): peak = 4023.371 ; gain = 145.973 ; free physical = 862783 ; free virtual = 1017838

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.054  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 136585d85

Time (s): cpu = 00:06:20 ; elapsed = 00:02:48 . Memory (MB): peak = 4023.371 ; gain = 145.973 ; free physical = 862784 ; free virtual = 1017839
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:20 ; elapsed = 00:02:48 . Memory (MB): peak = 4023.371 ; gain = 145.973 ; free physical = 862858 ; free virtual = 1017914

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:49 ; elapsed = 00:02:56 . Memory (MB): peak = 4023.371 ; gain = 145.973 ; free physical = 862858 ; free virtual = 1017914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4023.371 ; gain = 0.000 ; free physical = 862677 ; free virtual = 1017875
INFO: [Common 17-1381] The checkpoint '/home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/impl_1/top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 4023.371 ; gain = 0.000 ; free physical = 862812 ; free virtual = 1017902
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:41 ; elapsed = 00:00:10 . Memory (MB): peak = 4055.387 ; gain = 32.016 ; free physical = 862724 ; free virtual = 1017815
INFO: [runtcl-4] Executing : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/y/works/vivado/project_1_int16_pp/project_1_int16_pp.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 4055.387 ; gain = 0.000 ; free physical = 862736 ; free virtual = 1017826
INFO: [runtcl-4] Executing : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
137 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:54 ; elapsed = 00:00:19 . Memory (MB): peak = 4071.406 ; gain = 16.020 ; free physical = 862670 ; free virtual = 1017777
INFO: [runtcl-4] Executing : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 17:06:20 2023...

*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
Command: open_checkpoint top_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2432.430 ; gain = 2.969 ; free physical = 862357 ; free virtual = 1017471
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2434.531 ; gain = 0.000 ; free physical = 862627 ; free virtual = 1017741
INFO: [Netlist 29-17] Analyzing 7454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'top_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.609 ; gain = 91.000 ; free physical = 861836 ; free virtual = 1016950
Restored from archive | CPU: 4.520000 secs | Memory: 90.819557 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.609 ; gain = 91.000 ; free physical = 861836 ; free virtual = 1016950
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3033.609 ; gain = 0.000 ; free physical = 861847 ; free virtual = 1016961
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4123 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4096 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRLC32E => SRL16E: 15 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 3037.609 ; gain = 614.086 ; free physical = 861847 ; free virtual = 1016961
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/y/xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/add_ln328_reg_973_reg input top_i/top_0/inst/grp_compute_save0_fu_2163/add_ln328_reg_973_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/add_ln328_reg_973_reg input top_i/top_0/inst/grp_compute_save0_fu_2163/add_ln328_reg_973_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/cnt_loops_reg_968_reg input top_i/top_0/inst/grp_compute_save0_fu_2163/cnt_loops_reg_968_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/cnt_loops_reg_968_reg input top_i/top_0/inst/grp_compute_save0_fu_2163/cnt_loops_reg_968_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/mul_31s_16ns_31_2_1_U795/top_mul_31s_16ns_31_2_1_Multiplier_7_U/tmp_product output top_i/top_0/inst/grp_compute_save0_fu_2163/mul_31s_16ns_31_2_1_U795/top_mul_31s_16ns_31_2_1_Multiplier_7_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute03_fu_1123/mul_8ns_8ns_16_1_1_U223/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p output top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute03_fu_1123/mul_8ns_8ns_16_1_1_U223/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute_max4_fu_1703/mul_8ns_8ns_16_1_1_U61/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p output top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute_max4_fu_1703/mul_8ns_8ns_16_1_1_U61/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product output top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/add_ln328_reg_973_reg multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/add_ln328_reg_973_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/cnt_loops_reg_968_reg multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/cnt_loops_reg_968_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/bound68_reg_3093_reg multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/bound68_reg_3093_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/mul_31s_16ns_31_2_1_U795/top_mul_31s_16ns_31_2_1_Multiplier_7_U/p_reg multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/mul_31s_16ns_31_2_1_U795/top_mul_31s_16ns_31_2_1_Multiplier_7_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_compute_save0_fu_2163/mul_31s_16ns_31_2_1_U795/top_mul_31s_16ns_31_2_1_Multiplier_7_U/tmp_product multiplier stage top_i/top_0/inst/grp_compute_save0_fu_2163/mul_31s_16ns_31_2_1_U795/top_mul_31s_16ns_31_2_1_Multiplier_7_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute03_fu_1123/mul_8ns_8ns_16_1_1_U223/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p multiplier stage top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute03_fu_1123/mul_8ns_8ns_16_1_1_U223/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute_max4_fu_1703/mul_8ns_8ns_16_1_1_U61/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p multiplier stage top_i/top_0/inst/grp_load_compute1_fu_1402/grp_compute_max4_fu_1703/mul_8ns_8ns_16_1_1_U61/top_mul_8ns_8ns_16_1_1_Multiplier_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/add_ln71_reg_613_reg multiplier stage top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/add_ln71_reg_613_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/loop_cnts_reg_608_reg multiplier stage top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/loop_cnts_reg_608_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg multiplier stage top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product multiplier stage top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_inputs_fu_1663/mul_16ns_31s_31_2_1_U31/top_mul_16ns_31s_31_2_1_Multiplier_1_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_weights_fu_1739/mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/a_reg_reg multiplier stage top_i/top_0/inst/grp_load_compute1_fu_1402/grp_load_weights_fu_1739/mul_mul_16ns_8ns_24_4_1_U82/top_mul_mul_16ns_8ns_24_4_1_DSP48_7_U/a_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/m_axi_bias_RVALID) which is driven by a register (top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/m_axi_bias_RVALID) which is driven by a register (top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/m_axi_bias_RVALID) which is driven by a register (top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: top_i/top_0/inst/bias_m_axi_U/bus_read/buff_rdata/m_axi_bias_RVALID) which is driven by a register (top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/m_axi_ifm_RVALID) which is driven by a register (top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/m_axi_ifm_RVALID) which is driven by a register (top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/m_axi_ifm_RVALID) which is driven by a register (top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: top_i/top_0/inst/ifm_m_axi_U/bus_read/buff_rdata/m_axi_ifm_RVALID) which is driven by a register (top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: top_i/top_0/inst/ofm_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/m_axi_weights_RVALID) which is driven by a register (top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/m_axi_weights_RVALID) which is driven by a register (top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/m_axi_weights_RVALID) which is driven by a register (top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: top_i/top_0/inst/weights_m_axi_U/bus_read/buff_rdata/m_axi_weights_RVALID) which is driven by a register (top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 135 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, top_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, top_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i... and (the first 15 of 87 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U693/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U694/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U695/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fexp_32ns_32ns_32_10_full_dsp_1_U696/top_ap_fexp_8_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U677/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U678/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U679/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U680/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U681/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U682/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U683/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fmul_32ns_32ns_32_4_max_dsp_1_U684/top_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U673/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U674/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U675/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: top_i/top_0/inst/grp_compute_save0_fu_2163/grp_act_silu_func_fu_356/fadd_32ns_32ns_32_5_full_dsp_1_U676/top_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 215 Warnings, 88 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3755.234 ; gain = 717.625 ; free physical = 861598 ; free virtual = 1016722
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 17:10:12 2023...
