#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul  8 11:49:24 2021
# Process ID: 14380
# Current directory: C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1
# Command line: vivado.exe -log top_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_display.tcl
# Log file: C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/top_display.vds
# Journal file: C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_display.tcl -notrace
Command: synth_design -top top_display -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 395.105 ; gain = 101.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_display' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/top_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/miniRV.v:22]
INFO: [Synth 8-6157] synthesizing module 'NextPC' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/NextPC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'NextPC' (1#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/NextPC.v:22]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6157] synthesizing module 'IMem' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/IMem.v:2]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/.Xil/Vivado-14380-612-44/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (3#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/.Xil/Vivado-14380-612-44/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IMem' (4#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/IMem.v:2]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/RegFile.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/RegFile.v:180]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/RegFile.v:2]
WARNING: [Synth 8-350] instance 'RegFile_0' of module 'RegFile' requires 12 connections, but only 10 given [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/miniRV.v:54]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/ImmGen.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (6#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/ImmGen.v:22]
INFO: [Synth 8-6157] synthesizing module 'Branch' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/Branch.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Branch' (7#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/Branch.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/ALU.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6157] synthesizing module 'DMem' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/DMem.v:21]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/.Xil/Vivado-14380-612-44/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (9#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/.Xil/Vivado-14380-612-44/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DMem' (10#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/DMem.v:21]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/Control.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Control' (11#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/Control.v:22]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/.Xil/Vivado-14380-612-44/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (12#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/.Xil/Vivado-14380-612-44/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (13#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/miniRV.v:22]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/divider.v:21]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/divider.v:25]
INFO: [Synth 8-6155] done synthesizing module 'divider' (14#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/divider.v:21]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/display.v:82]
INFO: [Synth 8-6155] done synthesizing module 'display' (15#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_display' (16#1) [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/top_display.v:1]
WARNING: [Synth 8-3331] design Control has unconnected port inst[31]
WARNING: [Synth 8-3331] design Control has unconnected port inst[29]
WARNING: [Synth 8-3331] design Control has unconnected port inst[28]
WARNING: [Synth 8-3331] design Control has unconnected port inst[27]
WARNING: [Synth 8-3331] design Control has unconnected port inst[26]
WARNING: [Synth 8-3331] design Control has unconnected port inst[25]
WARNING: [Synth 8-3331] design Control has unconnected port inst[24]
WARNING: [Synth 8-3331] design Control has unconnected port inst[23]
WARNING: [Synth 8-3331] design Control has unconnected port inst[22]
WARNING: [Synth 8-3331] design Control has unconnected port inst[21]
WARNING: [Synth 8-3331] design Control has unconnected port inst[20]
WARNING: [Synth 8-3331] design Control has unconnected port inst[19]
WARNING: [Synth 8-3331] design Control has unconnected port inst[18]
WARNING: [Synth 8-3331] design Control has unconnected port inst[17]
WARNING: [Synth 8-3331] design Control has unconnected port inst[16]
WARNING: [Synth 8-3331] design Control has unconnected port inst[15]
WARNING: [Synth 8-3331] design Control has unconnected port inst[11]
WARNING: [Synth 8-3331] design Control has unconnected port inst[10]
WARNING: [Synth 8-3331] design Control has unconnected port inst[9]
WARNING: [Synth 8-3331] design Control has unconnected port inst[8]
WARNING: [Synth 8-3331] design Control has unconnected port inst[7]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[31]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[30]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[29]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[28]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[27]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[26]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[25]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[24]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[23]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[22]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[21]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[20]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[19]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[18]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[17]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[16]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[1]
WARNING: [Synth 8-3331] design DMem has unconnected port addr[0]
WARNING: [Synth 8-3331] design ImmGen has unconnected port IMem_inst[6]
WARNING: [Synth 8-3331] design ImmGen has unconnected port IMem_inst[5]
WARNING: [Synth 8-3331] design ImmGen has unconnected port IMem_inst[4]
WARNING: [Synth 8-3331] design ImmGen has unconnected port IMem_inst[3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port IMem_inst[2]
WARNING: [Synth 8-3331] design ImmGen has unconnected port IMem_inst[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port IMem_inst[0]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[31]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[30]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[29]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[28]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[27]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[26]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[25]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[14]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[13]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[12]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[31]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[30]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[29]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[28]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[27]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[26]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[25]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[24]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[23]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[22]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[21]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[20]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[19]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[18]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[17]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[16]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[1]
WARNING: [Synth 8-3331] design IMem has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 451.215 ; gain = 157.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 451.215 ; gain = 157.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 451.215 ; gain = 157.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/data_mem/data_mem/dram_in_context.xdc] for cell 'miniRV_u/DMem_0/U_dram'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/data_mem/data_mem/dram_in_context.xdc] for cell 'miniRV_u/DMem_0/U_dram'
Parsing XDC File [c:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'miniRV_u/UCLK'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'miniRV_u/UCLK'
Parsing XDC File [c:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'miniRV_u/IMem_0/U0_irom'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'miniRV_u/IMem_0/U0_irom'
Parsing XDC File [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 815.133 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 815.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 815.133 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 815.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 815.133 ; gain = 521.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 815.133 ; gain = 521.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for miniRV_u/DMem_0/U_dram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for miniRV_u/UCLK. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for miniRV_u/IMem_0/U0_irom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 815.133 ; gain = 521.230
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-5587] ROM size for "ImmSel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ImmSel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "WBSel0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 815.133 ; gain = 521.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	   4 Input     32 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NextPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 31    
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Branch 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   4 Input     32 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "divider1/clk_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[31]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[30]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[29]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[28]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[27]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[26]
WARNING: [Synth 8-3331] design RegFile has unconnected port IMem_inst[25]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_display/led_dp_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 815.133 ; gain = 521.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'miniRV_u/UCLK/clk_out1' to pin 'miniRV_u/UCLK/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 815.133 ; gain = 521.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 825.477 ; gain = 531.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 871.926 ; gain = 578.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 871.926 ; gain = 578.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 871.926 ; gain = 578.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 871.926 ; gain = 578.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 871.926 ; gain = 578.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 871.926 ; gain = 578.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 871.926 ; gain = 578.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |data_mem      |         1|
|3     |inst_mem      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |cpuclk   |     1|
|2     |data_mem |     1|
|3     |inst_mem |     1|
|4     |CARRY4   |    39|
|5     |LUT1     |    12|
|6     |LUT2     |    80|
|7     |LUT3     |   175|
|8     |LUT4     |   107|
|9     |LUT5     |   218|
|10    |LUT6     |   881|
|11    |MUXF7    |   260|
|12    |MUXF8    |    64|
|13    |FDCE     |  1004|
|14    |FDPE     |    38|
|15    |FDRE     |    18|
|16    |IBUF     |     1|
|17    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+--------------+--------+------+
|      |Instance      |Module  |Cells |
+------+--------------+--------+------+
|1     |top           |        |  2979|
|2     |  divider1    |divider |    29|
|3     |  miniRV_u    |miniRV  |  2904|
|4     |    ALU_0     |ALU     |    40|
|5     |    Branch_0  |Branch  |    11|
|6     |    DMem_0    |DMem    |    32|
|7     |    IMem_0    |IMem    |   784|
|8     |    NextPC_0  |NextPC  |     8|
|9     |    PC_0      |PC      |    52|
|10    |    RegFile_0 |RegFile |  1965|
|11    |  u_display   |display |    29|
+------+--------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 871.926 ; gain = 578.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 871.926 ; gain = 214.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 871.926 ; gain = 578.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 363 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 871.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 871.926 ; gain = 589.484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 871.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/top_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_display_utilization_synth.rpt -pb top_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  8 11:50:20 2021...
