
4_sytem_driver_gpio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000368  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000514  0800051c  0000151c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000514  08000514  0000151c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000514  08000514  0000151c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000514  0800051c  0000151c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000514  08000514  00001514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000518  08000518  00001518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  0000151c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000151c  2**0
                  CONTENTS
 10 .bss          00000024  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000151c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000c56  00000000  00000000  0000154c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004e2  00000000  00000000  000021a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000128  00000000  00000000  00002688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000c1  00000000  00000000  000027b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b219  00000000  00000000  00002871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000201b  00000000  00000000  0001da8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096e87  00000000  00000000  0001faa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b692c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000002ac  00000000  00000000  000b6970  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  000b6c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080004fc 	.word	0x080004fc

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	080004fc 	.word	0x080004fc

080001ec <led_init>:

#define GPIOAEN			(1U<<0)
#define PIN_A0			(1U<<0)
#define BTN_PIN 		PIN_A0

void led_init(void){
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0

	/*  Enable clock access to GPIOG*/
	RCC->AHB1ENR |= GPIOGEN;
 80001f0:	4b0a      	ldr	r3, [pc, #40]	@ (800021c <led_init+0x30>)
 80001f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001f4:	4a09      	ldr	r2, [pc, #36]	@ (800021c <led_init+0x30>)
 80001f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80001fa:	6313      	str	r3, [r2, #48]	@ 0x30

	/* SET PG13 to output mode*/
	GPIOG->MODER |= (1U<<26);
 80001fc:	4b08      	ldr	r3, [pc, #32]	@ (8000220 <led_init+0x34>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a07      	ldr	r2, [pc, #28]	@ (8000220 <led_init+0x34>)
 8000202:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000206:	6013      	str	r3, [r2, #0]
	GPIOG->MODER &= ~(0U<<27);
 8000208:	4b05      	ldr	r3, [pc, #20]	@ (8000220 <led_init+0x34>)
 800020a:	4a05      	ldr	r2, [pc, #20]	@ (8000220 <led_init+0x34>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	6013      	str	r3, [r2, #0]
	/*Set PG13 as output mode */

}
 8000210:	bf00      	nop
 8000212:	46bd      	mov	sp, r7
 8000214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	40023800 	.word	0x40023800
 8000220:	40021800 	.word	0x40021800

08000224 <button_init>:
	/* Set PG13 Low */
	GPIOG->ODR &=~LED_GREEN;
}

void button_init(void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
	/*Enable clock access to PortA */
	RCC->AHB1ENR |= GPIOAEN;
 8000228:	4b0b      	ldr	r3, [pc, #44]	@ (8000258 <button_init+0x34>)
 800022a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800022c:	4a0a      	ldr	r2, [pc, #40]	@ (8000258 <button_init+0x34>)
 800022e:	f043 0301 	orr.w	r3, r3, #1
 8000232:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA0 as input pin*/
	GPIOA->MODER &=~(1U<<0);
 8000234:	4b09      	ldr	r3, [pc, #36]	@ (800025c <button_init+0x38>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a08      	ldr	r2, [pc, #32]	@ (800025c <button_init+0x38>)
 800023a:	f023 0301 	bic.w	r3, r3, #1
 800023e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<1);
 8000240:	4b06      	ldr	r3, [pc, #24]	@ (800025c <button_init+0x38>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a05      	ldr	r2, [pc, #20]	@ (800025c <button_init+0x38>)
 8000246:	f023 0302 	bic.w	r3, r3, #2
 800024a:	6013      	str	r3, [r2, #0]
}
 800024c:	bf00      	nop
 800024e:	46bd      	mov	sp, r7
 8000250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	40023800 	.word	0x40023800
 800025c:	40020000 	.word	0x40020000

08000260 <get_btn_state>:

bool get_btn_state(void){
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
	/* NOTE BTN is Active Low*/
	/* Check if button is pressed*/
	if(GPIOA->IDR & BTN_PIN)
 8000264:	4b06      	ldr	r3, [pc, #24]	@ (8000280 <get_btn_state+0x20>)
 8000266:	691b      	ldr	r3, [r3, #16]
 8000268:	f003 0301 	and.w	r3, r3, #1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d001      	beq.n	8000274 <get_btn_state+0x14>
	{
		return true;
 8000270:	2301      	movs	r3, #1
 8000272:	e000      	b.n	8000276 <get_btn_state+0x16>
	}else{
		return false;
 8000274:	2300      	movs	r3, #0
	}
}
 8000276:	4618      	mov	r0, r3
 8000278:	46bd      	mov	sp, r7
 800027a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027e:	4770      	bx	lr
 8000280:	40020000 	.word	0x40020000

08000284 <fpu_enable>:
#include "stm32f429xx.h"
#include "fpu.h"

void fpu_enable(void)
{
 8000284:	b480      	push	{r7}
 8000286:	af00      	add	r7, sp, #0
	//Enable the Floating Point Unit: CP10 and CP11 of CPACR are set to full access mode
	SCB->CPACR |= (1U<<20);
 8000288:	4b12      	ldr	r3, [pc, #72]	@ (80002d4 <fpu_enable+0x50>)
 800028a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800028e:	4a11      	ldr	r2, [pc, #68]	@ (80002d4 <fpu_enable+0x50>)
 8000290:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000294:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<21);
 8000298:	4b0e      	ldr	r3, [pc, #56]	@ (80002d4 <fpu_enable+0x50>)
 800029a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800029e:	4a0d      	ldr	r2, [pc, #52]	@ (80002d4 <fpu_enable+0x50>)
 80002a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<22);
 80002a8:	4b0a      	ldr	r3, [pc, #40]	@ (80002d4 <fpu_enable+0x50>)
 80002aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002ae:	4a09      	ldr	r2, [pc, #36]	@ (80002d4 <fpu_enable+0x50>)
 80002b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80002b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<23);
 80002b8:	4b06      	ldr	r3, [pc, #24]	@ (80002d4 <fpu_enable+0x50>)
 80002ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002be:	4a05      	ldr	r2, [pc, #20]	@ (80002d4 <fpu_enable+0x50>)
 80002c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80002c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88


}
 80002c8:	bf00      	nop
 80002ca:	46bd      	mov	sp, r7
 80002cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop
 80002d4:	e000ed00 	.word	0xe000ed00

080002d8 <main>:
#include "bsp.h"


bool btn_state;
int main()
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
	//Enable FPU
	fpu_enable();
 80002dc:	f7ff ffd2 	bl	8000284 <fpu_enable>

	//Initialize UART
	debug_uart_init();
 80002e0:	f000 f848 	bl	8000374 <debug_uart_init>

	//Initialize the Timebase
	timbase_init();
 80002e4:	f000 f81c 	bl	8000320 <timbase_init>

	//Initilize LED
	led_init();
 80002e8:	f7ff ff80 	bl	80001ec <led_init>

	//Initilalize Push Button
	button_init();
 80002ec:	f7ff ff9a 	bl	8000224 <button_init>


	while(1)
	{

		btn_state = get_btn_state();
 80002f0:	f7ff ffb6 	bl	8000260 <get_btn_state>
 80002f4:	4603      	mov	r3, r0
 80002f6:	461a      	mov	r2, r3
 80002f8:	4b01      	ldr	r3, [pc, #4]	@ (8000300 <main+0x28>)
 80002fa:	701a      	strb	r2, [r3, #0]
 80002fc:	e7f8      	b.n	80002f0 <main+0x18>
 80002fe:	bf00      	nop
 8000300:	2000001c 	.word	0x2000001c

08000304 <tick_increment>:
	__enable_irq();

	return g_curr_tick_p;
}

void tick_increment(void){
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0
	g_curr_tick += TIKC_FREQ;
 8000308:	4b04      	ldr	r3, [pc, #16]	@ (800031c <tick_increment+0x18>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	3301      	adds	r3, #1
 800030e:	4a03      	ldr	r2, [pc, #12]	@ (800031c <tick_increment+0x18>)
 8000310:	6013      	str	r3, [r2, #0]
}
 8000312:	bf00      	nop
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr
 800031c:	20000020 	.word	0x20000020

08000320 <timbase_init>:

void timbase_init(void){
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000324:	b672      	cpsid	i
}
 8000326:	bf00      	nop

	/* Disable Global Interrupts*/
	__disable_irq();

	/*Load the timer with Number of CLock cycles for one second*/
	SysTick->LOAD = ONE_SEC_LOAD - 1;
 8000328:	4b0d      	ldr	r3, [pc, #52]	@ (8000360 <timbase_init+0x40>)
 800032a:	4a0e      	ldr	r2, [pc, #56]	@ (8000364 <timbase_init+0x44>)
 800032c:	605a      	str	r2, [r3, #4]

	/* Clear SysTick Current Value register*/
	SysTick->VAL = 0;
 800032e:	4b0c      	ldr	r3, [pc, #48]	@ (8000360 <timbase_init+0x40>)
 8000330:	2200      	movs	r2, #0
 8000332:	609a      	str	r2, [r3, #8]

	/* Select internal clock source*/
	SysTick->CTRL = CTRL_CLKSRC;
 8000334:	4b0a      	ldr	r3, [pc, #40]	@ (8000360 <timbase_init+0x40>)
 8000336:	2204      	movs	r2, #4
 8000338:	601a      	str	r2, [r3, #0]

	/* Enable the interrupt*/
	SysTick->CTRL |= CTRL_TICKINT;
 800033a:	4b09      	ldr	r3, [pc, #36]	@ (8000360 <timbase_init+0x40>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	4a08      	ldr	r2, [pc, #32]	@ (8000360 <timbase_init+0x40>)
 8000340:	f043 0302 	orr.w	r3, r3, #2
 8000344:	6013      	str	r3, [r2, #0]

	/* Enable SysTick*/
	SysTick->CTRL  |= CTRL_ENABLE;
 8000346:	4b06      	ldr	r3, [pc, #24]	@ (8000360 <timbase_init+0x40>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4a05      	ldr	r2, [pc, #20]	@ (8000360 <timbase_init+0x40>)
 800034c:	f043 0301 	orr.w	r3, r3, #1
 8000350:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000352:	b662      	cpsie	i
}
 8000354:	bf00      	nop

	/* Enable Global Interrupts*/
	__enable_irq();

}
 8000356:	bf00      	nop
 8000358:	46bd      	mov	sp, r7
 800035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035e:	4770      	bx	lr
 8000360:	e000e010 	.word	0xe000e010
 8000364:	00f423ff 	.word	0x00f423ff

08000368 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
	tick_increment();
 800036c:	f7ff ffca 	bl	8000304 <tick_increment>
}
 8000370:	bf00      	nop
 8000372:	bd80      	pop	{r7, pc}

08000374 <debug_uart_init>:
	uart_write(ch);
	return ch;
}

void debug_uart_init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0
	/* Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000378:	4b21      	ldr	r3, [pc, #132]	@ (8000400 <debug_uart_init+0x8c>)
 800037a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800037c:	4a20      	ldr	r2, [pc, #128]	@ (8000400 <debug_uart_init+0x8c>)
 800037e:	f043 0301 	orr.w	r3, r3, #1
 8000382:	6313      	str	r3, [r2, #48]	@ 0x30

	/* Set the mode of PA9 to alternate function mapping*/
	GPIOA->MODER &=~(1U<<18);
 8000384:	4b1f      	ldr	r3, [pc, #124]	@ (8000404 <debug_uart_init+0x90>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4a1e      	ldr	r2, [pc, #120]	@ (8000404 <debug_uart_init+0x90>)
 800038a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800038e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<19);
 8000390:	4b1c      	ldr	r3, [pc, #112]	@ (8000404 <debug_uart_init+0x90>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a1b      	ldr	r2, [pc, #108]	@ (8000404 <debug_uart_init+0x90>)
 8000396:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800039a:	6013      	str	r3, [r2, #0]

	/* Set Alternate function type to AF7(UART1_TX)*/
	GPIOA->AFR[1]  |= (1U <<4);
 800039c:	4b19      	ldr	r3, [pc, #100]	@ (8000404 <debug_uart_init+0x90>)
 800039e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a0:	4a18      	ldr	r2, [pc, #96]	@ (8000404 <debug_uart_init+0x90>)
 80003a2:	f043 0310 	orr.w	r3, r3, #16
 80003a6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1]  |= (1U <<5);
 80003a8:	4b16      	ldr	r3, [pc, #88]	@ (8000404 <debug_uart_init+0x90>)
 80003aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003ac:	4a15      	ldr	r2, [pc, #84]	@ (8000404 <debug_uart_init+0x90>)
 80003ae:	f043 0320 	orr.w	r3, r3, #32
 80003b2:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1]  |= (1U <<6);
 80003b4:	4b13      	ldr	r3, [pc, #76]	@ (8000404 <debug_uart_init+0x90>)
 80003b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003b8:	4a12      	ldr	r2, [pc, #72]	@ (8000404 <debug_uart_init+0x90>)
 80003ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003be:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1]  &=~ (1U <<7);
 80003c0:	4b10      	ldr	r3, [pc, #64]	@ (8000404 <debug_uart_init+0x90>)
 80003c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003c4:	4a0f      	ldr	r2, [pc, #60]	@ (8000404 <debug_uart_init+0x90>)
 80003c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80003ca:	6253      	str	r3, [r2, #36]	@ 0x24

	/* Enable Clock access to UART1*/
	RCC->APB2ENR |= UART1EN;
 80003cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000400 <debug_uart_init+0x8c>)
 80003ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80003d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000400 <debug_uart_init+0x8c>)
 80003d2:	f043 0310 	orr.w	r3, r3, #16
 80003d6:	6453      	str	r3, [r2, #68]	@ 0x44

	/* COnfigure the Baudrate*/
	uart_set_baudrate(APB2_CLK,DBG_UART_BAUDRATE);
 80003d8:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80003dc:	480a      	ldr	r0, [pc, #40]	@ (8000408 <debug_uart_init+0x94>)
 80003de:	f000 f82b 	bl	8000438 <uart_set_baudrate>

	/* Configure transfer direction */
	USART1->CR1 |= CR1_TE;
 80003e2:	4b0a      	ldr	r3, [pc, #40]	@ (800040c <debug_uart_init+0x98>)
 80003e4:	68db      	ldr	r3, [r3, #12]
 80003e6:	4a09      	ldr	r2, [pc, #36]	@ (800040c <debug_uart_init+0x98>)
 80003e8:	f043 0308 	orr.w	r3, r3, #8
 80003ec:	60d3      	str	r3, [r2, #12]

	/* Enable UART Module*/
	USART1->CR1 |= CR1_UE;
 80003ee:	4b07      	ldr	r3, [pc, #28]	@ (800040c <debug_uart_init+0x98>)
 80003f0:	68db      	ldr	r3, [r3, #12]
 80003f2:	4a06      	ldr	r2, [pc, #24]	@ (800040c <debug_uart_init+0x98>)
 80003f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003f8:	60d3      	str	r3, [r2, #12]

}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	40023800 	.word	0x40023800
 8000404:	40020000 	.word	0x40020000
 8000408:	00f42400 	.word	0x00f42400
 800040c:	40011000 	.word	0x40011000

08000410 <compute_uart_bd>:

	/* Write to transmit data register*/
	USART1->DR = (ch & 0xFF);
}

static uint16_t compute_uart_bd(uint32_t periph_clk, uint32_t baudrate){
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
 8000418:	6039      	str	r1, [r7, #0]
	return ((periph_clk + (baudrate/2U))/baudrate);
 800041a:	683b      	ldr	r3, [r7, #0]
 800041c:	085a      	lsrs	r2, r3, #1
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	441a      	add	r2, r3
 8000422:	683b      	ldr	r3, [r7, #0]
 8000424:	fbb2 f3f3 	udiv	r3, r2, r3
 8000428:	b29b      	uxth	r3, r3
}
 800042a:	4618      	mov	r0, r3
 800042c:	370c      	adds	r7, #12
 800042e:	46bd      	mov	sp, r7
 8000430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000434:	4770      	bx	lr
	...

08000438 <uart_set_baudrate>:

static void uart_set_baudrate(uint32_t periph_clk, uint32_t baudrate){
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
 8000440:	6039      	str	r1, [r7, #0]
	USART1->BRR = compute_uart_bd(periph_clk,baudrate);
 8000442:	6839      	ldr	r1, [r7, #0]
 8000444:	6878      	ldr	r0, [r7, #4]
 8000446:	f7ff ffe3 	bl	8000410 <compute_uart_bd>
 800044a:	4603      	mov	r3, r0
 800044c:	461a      	mov	r2, r3
 800044e:	4b03      	ldr	r3, [pc, #12]	@ (800045c <uart_set_baudrate+0x24>)
 8000450:	609a      	str	r2, [r3, #8]
}
 8000452:	bf00      	nop
 8000454:	3708      	adds	r7, #8
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	40011000 	.word	0x40011000

08000460 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000460:	480d      	ldr	r0, [pc, #52]	@ (8000498 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000462:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000464:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000468:	480c      	ldr	r0, [pc, #48]	@ (800049c <LoopForever+0x6>)
  ldr r1, =_edata
 800046a:	490d      	ldr	r1, [pc, #52]	@ (80004a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800046c:	4a0d      	ldr	r2, [pc, #52]	@ (80004a4 <LoopForever+0xe>)
  movs r3, #0
 800046e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000470:	e002      	b.n	8000478 <LoopCopyDataInit>

08000472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000476:	3304      	adds	r3, #4

08000478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800047a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800047c:	d3f9      	bcc.n	8000472 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800047e:	4a0a      	ldr	r2, [pc, #40]	@ (80004a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000480:	4c0a      	ldr	r4, [pc, #40]	@ (80004ac <LoopForever+0x16>)
  movs r3, #0
 8000482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000484:	e001      	b.n	800048a <LoopFillZerobss>

08000486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000488:	3204      	adds	r2, #4

0800048a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800048a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800048c:	d3fb      	bcc.n	8000486 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800048e:	f000 f811 	bl	80004b4 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000492:	f7ff ff21 	bl	80002d8 <main>

08000496 <LoopForever>:

LoopForever:
  b LoopForever
 8000496:	e7fe      	b.n	8000496 <LoopForever>
  ldr   r0, =_estack
 8000498:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800049c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80004a4:	0800051c 	.word	0x0800051c
  ldr r2, =_sbss
 80004a8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004ac:	20000024 	.word	0x20000024

080004b0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004b0:	e7fe      	b.n	80004b0 <ADC_IRQHandler>
	...

080004b4 <__libc_init_array>:
 80004b4:	b570      	push	{r4, r5, r6, lr}
 80004b6:	4d0d      	ldr	r5, [pc, #52]	@ (80004ec <__libc_init_array+0x38>)
 80004b8:	4c0d      	ldr	r4, [pc, #52]	@ (80004f0 <__libc_init_array+0x3c>)
 80004ba:	1b64      	subs	r4, r4, r5
 80004bc:	10a4      	asrs	r4, r4, #2
 80004be:	2600      	movs	r6, #0
 80004c0:	42a6      	cmp	r6, r4
 80004c2:	d109      	bne.n	80004d8 <__libc_init_array+0x24>
 80004c4:	4d0b      	ldr	r5, [pc, #44]	@ (80004f4 <__libc_init_array+0x40>)
 80004c6:	4c0c      	ldr	r4, [pc, #48]	@ (80004f8 <__libc_init_array+0x44>)
 80004c8:	f000 f818 	bl	80004fc <_init>
 80004cc:	1b64      	subs	r4, r4, r5
 80004ce:	10a4      	asrs	r4, r4, #2
 80004d0:	2600      	movs	r6, #0
 80004d2:	42a6      	cmp	r6, r4
 80004d4:	d105      	bne.n	80004e2 <__libc_init_array+0x2e>
 80004d6:	bd70      	pop	{r4, r5, r6, pc}
 80004d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80004dc:	4798      	blx	r3
 80004de:	3601      	adds	r6, #1
 80004e0:	e7ee      	b.n	80004c0 <__libc_init_array+0xc>
 80004e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80004e6:	4798      	blx	r3
 80004e8:	3601      	adds	r6, #1
 80004ea:	e7f2      	b.n	80004d2 <__libc_init_array+0x1e>
 80004ec:	08000514 	.word	0x08000514
 80004f0:	08000514 	.word	0x08000514
 80004f4:	08000514 	.word	0x08000514
 80004f8:	08000518 	.word	0x08000518

080004fc <_init>:
 80004fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004fe:	bf00      	nop
 8000500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000502:	bc08      	pop	{r3}
 8000504:	469e      	mov	lr, r3
 8000506:	4770      	bx	lr

08000508 <_fini>:
 8000508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800050a:	bf00      	nop
 800050c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800050e:	bc08      	pop	{r3}
 8000510:	469e      	mov	lr, r3
 8000512:	4770      	bx	lr
