<stg><name>nfa_get_finals</name>


<trans_list>

<trans id="25" from="1" to="2">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="2" to="3">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="3" to="4">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="4" to="5">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="5" to="6">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="2" lat="2">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %nfa_finals_buckets_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %nfa_finals_buckets, i32 1)

]]></node>
<StgValue><ssdm name="nfa_finals_buckets_load_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="2">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %nfa_finals_buckets_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %nfa_finals_buckets, i32 1)

]]></node>
<StgValue><ssdm name="nfa_finals_buckets_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="9" st_id="3" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %nfa_finals_buckets_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %nfa_finals_buckets)

]]></node>
<StgValue><ssdm name="nfa_finals_buckets_read"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %nfa_finals_buckets_addr = getelementptr i32* %nfa_finals_buckets, i64 1

]]></node>
<StgValue><ssdm name="nfa_finals_buckets_addr"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="2" lat="2">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %nfa_finals_buckets_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %nfa_finals_buckets_addr, i32 1)

]]></node>
<StgValue><ssdm name="nfa_finals_buckets_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="12" st_id="5" stage="1" lat="2">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %nfa_finals_buckets_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %nfa_finals_buckets_addr, i32 1)

]]></node>
<StgValue><ssdm name="nfa_finals_buckets_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="13" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecIFCore(i32* %nfa_finals_buckets, [1 x i8]* @p_str212, [7 x i8]* @p_str31, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBus(i32* %nfa_finals_buckets, [7 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="6" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %nfa_finals_buckets_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %nfa_finals_buckets_addr)

]]></node>
<StgValue><ssdm name="nfa_finals_buckets_addr_read"/></StgValue>
</operation>

<operation id="16" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:7  %mrv = insertvalue { i32, i32 } undef, i32 %nfa_finals_buckets_read, 0

]]></node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="17" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:8  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %nfa_finals_buckets_addr_read, 1

]]></node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="64">
<![CDATA[
:9  ret { i32, i32 } %mrv_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
