#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ce0a76d7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ce0a76d940 .scope module, "top" "top" 3 2;
 .timescale -9 -12;
v000001ce0a763260_0 .var "bit_sel", 0 0;
v000001ce0a763300_0 .net "clk", 0 0, v000001ce0a733090_0;  1 drivers
v000001ce0a7633a0_0 .net "cs_fsm", 1 0, L_000001ce0a758090;  1 drivers
v000001ce0a763990_0 .var "part_sel", 0 0;
v000001ce0a763e90_0 .net "rst_n", 0 0, v000001ce0a762910_0;  1 drivers
v000001ce0a763d50_0 .net "start_fsm", 0 0, v000001ce0a7629b0_0;  1 drivers
S_000001ce0a768c90 .scope module, "inst_clkgen" "clkgen" 3 11, 4 2 0, S_000001ce0a76d940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
P_000001ce0a1996f0 .param/l "HALF_PERIOD" 0 4 2, +C4<00000000000000000000000000000101>;
v000001ce0a733090_0 .var "clk", 0 0;
S_000001ce0a768e20 .scope module, "inst_design_fsm" "design_fsm" 3 16, 5 1 0, S_000001ce0a76d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_fsm";
    .port_info 3 /OUTPUT 2 "cs_fsm";
P_000001ce0a19bd90 .param/l "FIRST" 1 5 9, +C4<00000000000000000000000000000001>;
P_000001ce0a19bdc8 .param/l "IDLE" 1 5 8, +C4<00000000000000000000000000000000>;
P_000001ce0a19be00 .param/l "LAST" 1 5 11, +C4<00000000000000000000000000000011>;
P_000001ce0a19be38 .param/l "SECOND" 1 5 10, +C4<00000000000000000000000000000010>;
L_000001ce0a758090 .functor BUFZ 2, v000001ce0a19bb90_0, C4<00>, C4<00>, C4<00>;
v000001ce0a765fc0_0 .net "clk", 0 0, v000001ce0a733090_0;  alias, 1 drivers
v000001ce0a19bb90_0 .var "cs", 1 0;
v000001ce0a768fb0_0 .net "cs_fsm", 1 0, L_000001ce0a758090;  alias, 1 drivers
v000001ce0a769050_0 .var "ns", 1 0;
v000001ce0a732ae0_0 .net "rst_n", 0 0, v000001ce0a762910_0;  alias, 1 drivers
v000001ce0a732b80_0 .net "start_fsm", 0 0, v000001ce0a7629b0_0;  alias, 1 drivers
E_000001ce0a198ef0 .event anyedge, v000001ce0a19bb90_0, v000001ce0a732b80_0;
E_000001ce0a199730 .event posedge, v000001ce0a733090_0;
S_000001ce0a732c20 .scope module, "inst_test_program" "test_program" 3 21, 6 1 0, S_000001ce0a76d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "start_fsm";
    .port_info 3 /INPUT 2 "cs_fsm";
v000001ce0a732db0_0 .net "clk", 0 0, v000001ce0a733090_0;  alias, 1 drivers
v000001ce0a732e50_0 .net "cs_fsm", 1 0, L_000001ce0a758090;  alias, 1 drivers
v000001ce0a762910_0 .var "rst_n", 0 0;
v000001ce0a7629b0_0 .var "start_fsm", 0 0;
E_000001ce0a199770 .event anyedge, v000001ce0a768fb0_0;
    .scope S_000001ce0a768c90;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0a733090_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001ce0a768c90;
T_1 ;
    %delay 658067456, 1164;
    %load/vec4 v000001ce0a733090_0;
    %inv;
    %store/vec4 v000001ce0a733090_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ce0a768e20;
T_2 ;
    %wait E_000001ce0a199730;
    %load/vec4 v000001ce0a732ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ce0a19bb90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ce0a769050_0;
    %assign/vec4 v000001ce0a19bb90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ce0a768e20;
T_3 ;
    %wait E_000001ce0a198ef0;
    %load/vec4 v000001ce0a19bb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0a769050_0, 0, 2;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v000001ce0a732b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %pad/s 2;
    %store/vec4 v000001ce0a769050_0, 0, 2;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0a769050_0, 0, 2;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0a769050_0, 0, 2;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0a769050_0, 0, 2;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ce0a732c20;
T_4 ;
    %vpi_call/w 6 9 "$display", "%0d", $time, " ns, start" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0a762910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0a7629b0_0, 0, 1;
    %delay 276447232, 23283;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce0a762910_0, 0, 1;
    %delay 276447232, 23283;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce0a7629b0_0, 0, 1;
T_4.0 ;
    %load/vec4 v000001ce0a732e50_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_000001ce0a199770;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 6 17 "$display", "%0d", $time, " ns, cs = LAST" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0a7629b0_0, 0, 1;
    %delay 276447232, 23283;
    %vpi_call/w 6 20 "$display", "%0d", $time, " ns, finish" {0 0 0};
    %vpi_call/w 6 21 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001ce0a76d940;
T_5 ;
    %load/vec4 v000001ce0a7633a0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000001ce0a763260_0, 0, 1;
    %load/vec4 v000001ce0a7633a0_0;
    %pad/u 1;
    %store/vec4 v000001ce0a763990_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001ce0a76d940;
T_6 ;
    %vpi_call/w 3 26 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/top.sv";
    "src/clkgen.sv";
    "src/design_fsm.sv";
    "src/test_program.sv";
