0.7
2020.2
Nov  8 2024
22:36:57
D:/programming/rtl projects/alu_4bit/instruction_regsiter_4bit/instruction_regsiter_4bit.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/programming/rtl projects/alu_4bit/instruction_regsiter_4bit/instruction_regsiter_4bit.srcs/sources_1/new/inst_reg.v,1742150034,verilog,,D:/programming/rtl projects/alu_4bit/instruction_regsiter_4bit/instruction_regsiter_4bit.srcs/sources_1/new/inst_reg_tb.v,,inst_reg,,,,,,,,
D:/programming/rtl projects/alu_4bit/instruction_regsiter_4bit/instruction_regsiter_4bit.srcs/sources_1/new/inst_reg_tb.v,1742150990,verilog,,,,inst_reg_tb,,,,,,,,
