
13. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mk_fp32_cfloat152.\_theResult___fst_mantissa__h539' from process `\mk_fp32_cfloat152.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat152.v:291$101'.
