[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  23763       tick       3644244       1647629       1592989       3644244 
      2  23763       tick       5008351       2363580       2334721       5008351 
      3  23763       tick       4952113       2338820       2322349       4952113 
      4  23763       tick       4954552       2338967       2314361       4954552 
      5  23763       tick       4957328       2342086       2319746       4957328 
      6  23763       tick       4956878       2341201       2320057       4956878 
      7  23763       tick       4956131       2339756       2316240       4956131 
      8  23763       tick       4949126       2338647       2320586       4949126 
      9  23763       tick       4950745       2338110       2321629       4950745 
     10  23763       tick       4955972       2340014       2317964       4955972 
     11  23763       tick       4956411       2341510       2319977       4956411 
     12  23763       tick       4952503       2339192       2316503       4952503 
     13  23763       tick       4952860       2338829       2323038       4952860 
     14  23763       tick       4952045       2340315       2324898       4952045 
     15  23763       tick       4962984       2344624       2318216       4962984 
     16  23763       tick       4956294       2341941       2326197       4956294 
     17  23763       tick       4955338       2340779       2321234       4955338 
     18  23763       tick       4955693       2340965       2323880       4955693 
     19  23763       tick       4948593       2337745       2321367       4948593 
     20  23763       exit       2713130       1281649       1267369       2713130 
