; ===============================================                    											
;   ADuC7128 HEADER FILE REV 1.2                            														
;   REV 1.1- Updated DAC Registers														
;   REV 0.7- Removed ID register        											
;               -  Renamed REF0CON to REFCON											
;               -  Renamed ADCCHNP to ADCCP											
;               -  Renamed ADCCHNN to ADCCN											
;               -  Renamed UART0 and UART1 registers
;               -  Added I2C0ADR2 and I2C1ADR2 
;               -  Removed I2C0DIVL I2C0DIVH I2C1DIVL I2C1DIVH
;               -  Removed FEE0PAR FEE1PAR
;               -  Corrected QENCLR and QENSET addresses
;   REV 0.6- Comment removals        
;   REV 0.5- Fixed  COM0DIVL COM0DIVH COM1DIVL COM1DIVH I2C0DIVL I2C0DIVH I2C1DIVL & I2C1DIVH        
;   REV 0.4 - Added FEExPAR and corrected FEExSIGN registers         
;   REV 0.3 - General update based on Rev 1.2                        
;             Corrected REF0CON name                                 
;             Removed GP2PAR                                         
;             Added GP4CLR GP4PAR I2C0CCNT I2C0FSTA I2C1CCNT I2C1FSTA
;             Corrected ADCCHNP ADCCHNN names            
;             Add interrupt definitions - IAR
;   REV 0.2 - Fixed typos                                            
;   REV 0.1 - Initial                                                
; ===============================================                    											
Z_BASE                         EQU       0xFFFF0000
F_BASE                         EQU       0xFFFFF000
MMR_BASE                       EQU       0xFFFF0000
MMR_BASE_LOW                   EQU       0xFFFF0000
MMR_BASE_HIGH                  EQU       0xFFFFF000

; INTERRUPT CONTROLLER

IRQBASE                        EQU       0xFFFF0000
IRQSTA                         EQU       0xFFFF0000
IRQSIG                         EQU       0xFFFF0004
IRQEN                          EQU       0xFFFF0008
IRQCLR                         EQU       0xFFFF000C
SWICFG                         EQU       0xFFFF0010
FIQSTA                         EQU       0xFFFF0100
FIQSIG                         EQU       0xFFFF0104
FIQEN                          EQU       0xFFFF0108
FIQCLR                         EQU       0xFFFF010C
Z_IRQSTA                       EQU       IRQSTA    -Z_BASE
Z_IRQSIG                       EQU       IRQSIG    -Z_BASE
Z_IRQEN                        EQU       IRQEN     -Z_BASE
Z_IRQCLR                       EQU       IRQCLR    -Z_BASE
Z_SWICFG                       EQU       SWICFG    -Z_BASE
Z_FIQSTA                       EQU       FIQSTA    -Z_BASE
Z_FIQSIG                       EQU       FIQSIG    -Z_BASE
Z_FIQEN                        EQU       FIQEN     -Z_BASE
Z_FIQCLR                       EQU       FIQCLR    -Z_BASE

T_IRQSTA                       EQU       IRQSTA    -IRQBASE   
T_IRQSIG                       EQU       IRQSIG    -IRQBASE   
T_IRQEN                        EQU       IRQEN     -IRQBASE   
T_IRQCLR                       EQU       IRQCLR    -IRQBASE   
T_SWICFG                       EQU       SWICFG    -IRQBASE   
T_FIQSTA                       EQU       FIQSTA    -IRQBASE   
T_FIQSIG                       EQU       FIQSIG    -IRQBASE   
T_FIQEN                        EQU       FIQEN     -IRQBASE   
T_FIQCLR                       EQU       FIQCLR    -IRQBASE   

IRQSTA_OFFSET                  EQU       0x0000
IRQSIG_OFFSET                  EQU       0x0004
IRQEN_OFFSET                   EQU       0x0008
IRQCLR_OFFSET                  EQU       0x000C
SWICFG_OFFSET                  EQU       0x0010
FIQSTA_OFFSET                  EQU       0x0100
FIQSIG_OFFSET                  EQU       0x0104
FIQEN_OFFSET                   EQU       0x0108
FIQCLR_OFFSET                  EQU       0x010C

; REMAP AND SYSTEM CONTROL

REMAPBASE                      EQU       0xFFFF0200
REMAP                          EQU       0xFFFF0220
RSTSET                         EQU       0xFFFF0230
RSTSTA                         EQU       0xFFFF0230
RSTCLR                         EQU       0xFFFF0234
Z_REMAP                        EQU       REMAP     -Z_BASE
Z_RSTSET                       EQU       RSTSET    -Z_BASE
Z_RSTSTA                       EQU       RSTSTA    -Z_BASE
Z_RSTCLR                       EQU       RSTCLR    -Z_BASE

T_REMAP                        EQU       REMAP     -REMAPBASE 
T_RSTSET                       EQU       RSTSET    -REMAPBASE 
T_RSTSTA                       EQU       RSTSTA    -REMAPBASE 
T_RSTCLR                       EQU       RSTCLR    -REMAPBASE 

REMAP_OFFSET                   EQU       0x0220
RSTSET_OFFSET                  EQU       0x0230
RSTSTA_OFFSET                  EQU       0x0230
RSTCLR_OFFSET                  EQU       0x0234

; TIMER 0

T0BASE                         EQU       0xFFFF0300
T0LD                           EQU       0xFFFF0300
T0VAL0                         EQU       0xFFFF0304
T0VAL1                         EQU       0xFFFF0308
T0CON                          EQU       0xFFFF030C
T0ICLR                         EQU       0xFFFF0310
T0CAP                          EQU       0xFFFF0314
Z_T0LD                         EQU       T0LD      -Z_BASE
Z_T0VAL0                       EQU       T0VAL0    -Z_BASE
Z_T0VAL1                       EQU       T0VAL1    -Z_BASE
Z_T0CON                        EQU       T0CON     -Z_BASE
Z_T0ICLR                       EQU       T0ICLR    -Z_BASE
Z_T0CAP                        EQU       T0CAP     -Z_BASE

T_T0LD                         EQU       T0LD      -T0BASE    
T_T0VAL0                       EQU       T0VAL0    -T0BASE    
T_T0VAL1                       EQU       T0VAL1    -T0BASE    
T_T0CON                        EQU       T0CON     -T0BASE    
T_T0ICLR                       EQU       T0ICLR    -T0BASE    
T_T0CAP                        EQU       T0CAP     -T0BASE    

T0LD_OFFSET                    EQU       0x0300
T0VAL0_OFFSET                  EQU       0x0304
T0VAL1_OFFSET                  EQU       0x0308
T0CON_OFFSET                   EQU       0x030C
T0ICLR_OFFSET                  EQU       0x0310
T0CAP_OFFSET                   EQU       0x0314

; GENERAL PURPOSE TIMER

T1BASE                         EQU       0xFFFF0320
T1LD                           EQU       0xFFFF0320
T1VAL                          EQU       0xFFFF0324
T1CON                          EQU       0xFFFF0328
T1ICLR                         EQU       0xFFFF032C
T1CAP                          EQU       0xFFFF0330
Z_T1LD                         EQU       T1LD      -Z_BASE
Z_T1VAL                        EQU       T1VAL     -Z_BASE
Z_T1CON                        EQU       T1CON     -Z_BASE
Z_T1ICLR                       EQU       T1ICLR    -Z_BASE
Z_T1CAP                        EQU       T1CAP     -Z_BASE

T_T1LD                         EQU       T1LD      -T1BASE    
T_T1VAL                        EQU       T1VAL     -T1BASE    
T_T1CON                        EQU       T1CON     -T1BASE    
T_T1ICLR                       EQU       T1ICLR    -T1BASE    
T_T1CAP                        EQU       T1CAP     -T1BASE    

T1LD_OFFSET                    EQU       0x0320
T1VAL_OFFSET                   EQU       0x0324
T1CON_OFFSET                   EQU       0x0328
T1ICLR_OFFSET                  EQU       0x032C
T1CAP_OFFSET                   EQU       0x0330

; WAKE UP TIMER

T2BASE                         EQU       0xFFFF0340
T2LD                           EQU       0xFFFF0340
T2VAL                          EQU       0xFFFF0344
T2CON                          EQU       0xFFFF0348
T2ICLR                         EQU       0xFFFF034C
Z_T2LD                         EQU       T2LD      -Z_BASE
Z_T2VAL                        EQU       T2VAL     -Z_BASE
Z_T2CON                        EQU       T2CON     -Z_BASE
Z_T2ICLR                       EQU       T2ICLR    -Z_BASE

T_T2LD                         EQU       T2LD      -T2BASE    
T_T2VAL                        EQU       T2VAL     -T2BASE    
T_T2CON                        EQU       T2CON     -T2BASE    
T_T2ICLR                       EQU       T2ICLR    -T2BASE    

T2LD_OFFSET                    EQU       0x0340
T2VAL_OFFSET                   EQU       0x0344
T2CON_OFFSET                   EQU       0x0348
T2ICLR_OFFSET                  EQU       0x034C

; WATCHDOG TIMER

T3BASE                         EQU       0xFFFF0360
T3LD                           EQU       0xFFFF0360
T3VAL                          EQU       0xFFFF0364
T3CON                          EQU       0xFFFF0368
T3ICLR                         EQU       0xFFFF036C
Z_T3LD                         EQU       T3LD      -Z_BASE
Z_T3VAL                        EQU       T3VAL     -Z_BASE
Z_T3CON                        EQU       T3CON     -Z_BASE
Z_T3ICLR                       EQU       T3ICLR    -Z_BASE

T_T3LD                         EQU       T3LD      -T3BASE    
T_T3VAL                        EQU       T3VAL     -T3BASE    
T_T3CON                        EQU       T3CON     -T3BASE    
T_T3ICLR                       EQU       T3ICLR    -T3BASE    

T3LD_OFFSET                    EQU       0x0360
T3VAL_OFFSET                   EQU       0x0364
T3CON_OFFSET                   EQU       0x0368
T3ICLR_OFFSET                  EQU       0x036C

; GENERAL PURPOSE TIMER 4

T4BASE                         EQU       0xFFFF0380
T4LD                           EQU       0xFFFF0380
T4VAL                          EQU       0xFFFF0384
T4CON                          EQU       0xFFFF0388
T4ICLR                         EQU       0xFFFF038C
T4CAP                          EQU       0xFFFF0390
Z_T4LD                         EQU       T4LD      -Z_BASE
Z_T4VAL                        EQU       T4VAL     -Z_BASE
Z_T4CON                        EQU       T4CON     -Z_BASE
Z_T4ICLR                       EQU       T4ICLR    -Z_BASE
Z_T4CAP                        EQU       T4CAP     -Z_BASE

T_T4LD                         EQU       T4LD      -T4BASE    
T_T4VAL                        EQU       T4VAL     -T4BASE    
T_T4CON                        EQU       T4CON     -T4BASE    
T_T4ICLR                       EQU       T4ICLR    -T4BASE    
T_T4CAP                        EQU       T4CAP     -T4BASE    

T4LD_OFFSET                    EQU       0x0380
T4VAL_OFFSET                   EQU       0x0384
T4CON_OFFSET                   EQU       0x0388
T4ICLR_OFFSET                  EQU       0x038C
T4CAP_OFFSET                   EQU       0x0390

; PLL AND OSCILLATOR CONTROL

PLLBASE                        EQU       0xFFFF0400
POWKEY1                        EQU       0xFFFF0404
POWCON                         EQU       0xFFFF0408
POWKEY2                        EQU       0xFFFF040C
PLLKEY1                        EQU       0xFFFF0410
PLLCON                         EQU       0xFFFF0414
PLLKEY2                        EQU       0xFFFF0418
Z_POWKEY1                      EQU       POWKEY1   -Z_BASE
Z_POWCON                       EQU       POWCON    -Z_BASE
Z_POWKEY2                      EQU       POWKEY2   -Z_BASE
Z_PLLKEY1                      EQU       PLLKEY1   -Z_BASE
Z_PLLCON                       EQU       PLLCON    -Z_BASE
Z_PLLKEY2                      EQU       PLLKEY2   -Z_BASE

T_POWKEY1                      EQU       POWKEY1   -PLLBASE   
T_POWCON                       EQU       POWCON    -PLLBASE   
T_POWKEY2                      EQU       POWKEY2   -PLLBASE   
T_PLLKEY1                      EQU       PLLKEY1   -PLLBASE   
T_PLLCON                       EQU       PLLCON    -PLLBASE   
T_PLLKEY2                      EQU       PLLKEY2   -PLLBASE   

POWKEY1_OFFSET                 EQU       0x0404
POWCON_OFFSET                  EQU       0x0408
POWKEY2_OFFSET                 EQU       0x040C
PLLKEY1_OFFSET                 EQU       0x0410
PLLCON_OFFSET                  EQU       0x0414
PLLKEY2_OFFSET                 EQU       0x0418

; POWER SUPPLY MONITOR

PSMBASE                        EQU       0xFFFF0440
PSMCON                         EQU       0xFFFF0440
CMPCON                         EQU       0xFFFF0444
Z_PSMCON                       EQU       PSMCON    -Z_BASE
Z_CMPCON                       EQU       CMPCON    -Z_BASE

T_PSMCON                       EQU       PSMCON    -PSMBASE   
T_CMPCON                       EQU       CMPCON    -PSMBASE   

PSMCON_OFFSET                  EQU       0x0440
CMPCON_OFFSET                  EQU       0x0444

; Band Gap Reference

REFBASE                        EQU       0xFFFF0480
REFCON                         EQU       0xFFFF048C
Z_REFCON                       EQU       REFCON    -Z_BASE

T_REFCON                       EQU       REFCON    -REFBASE   

REFCON_OFFSET                  EQU       0x048C

; ADC INTERFACE REGISTERS

ADCBASE                        EQU       0xFFFF0500
ADCCON                         EQU       0xFFFF0500
ADCCP                          EQU       0xFFFF0504
ADCCN                          EQU       0xFFFF0508
ADCSTA                         EQU       0xFFFF050C
ADCDAT                         EQU       0xFFFF0510
ADCRST                         EQU       0xFFFF0514
ADCGN                          EQU       0xFFFF0530
ADCOF                          EQU       0xFFFF0534
Z_ADCCON                       EQU       ADCCON    -Z_BASE
Z_ADCCP                        EQU       ADCCP     -Z_BASE
Z_ADCCN                        EQU       ADCCN     -Z_BASE
Z_ADCSTA                       EQU       ADCSTA    -Z_BASE
Z_ADCDAT                       EQU       ADCDAT    -Z_BASE
Z_ADCRST                       EQU       ADCRST    -Z_BASE
Z_ADCGN                        EQU       ADCGN     -Z_BASE
Z_ADCOF                        EQU       ADCOF     -Z_BASE

T_ADCCON                       EQU       ADCCON    -ADCBASE   
T_ADCCP                        EQU       ADCCP     -ADCBASE   
T_ADCCN                        EQU       ADCCN     -ADCBASE   
T_ADCSTA                       EQU       ADCSTA    -ADCBASE   
T_ADCDAT                       EQU       ADCDAT    -ADCBASE   
T_ADCRST                       EQU       ADCRST    -ADCBASE   
T_ADCGN                        EQU       ADCGN     -ADCBASE   
T_ADCOF                        EQU       ADCOF     -ADCBASE   

ADCCON_OFFSET                  EQU       0x0500
ADCCP_OFFSET                   EQU       0x0504
ADCCN_OFFSET                   EQU       0x0508
ADCSTA_OFFSET                  EQU       0x050C
ADCDAT_OFFSET                  EQU       0x0510
ADCRST_OFFSET                  EQU       0x0514
ADCGN_OFFSET                   EQU       0x0530
ADCOF_OFFSET                   EQU       0x0534

; DAC INTERFACE REGISTERS

DACBASE                        EQU       0xFFFF0670
DACCON                         EQU       0xFFFF0670
DACDAT                         EQU       0xFFFF06B4
Z_DACCON                       EQU       DACCON    -Z_BASE
Z_DACDAT                       EQU       DACDAT    -Z_BASE

T_DACCON                       EQU       DACCON    -DACBASE   
T_DACDAT                       EQU       DACDAT    -DACBASE   

DACCON_OFFSET                  EQU       0x0670
DACDAT_OFFSET                  EQU       0x06B4

; DDS INTERFACE REGISTERS

DDSBASE                        EQU       0xFFFF0690
DDSCON                         EQU       0xFFFF0690
DDSFRQ                         EQU       0xFFFF0694
DDSPHS                         EQU       0xFFFF0698
DACKEY0                        EQU       0xFFFF06A4
DACEN                          EQU       0xFFFF06B8
DACKEY1                        EQU       0xFFFF06BC
Z_DDSCON                       EQU       DDSCON    -Z_BASE
Z_DDSFRQ                       EQU       DDSFRQ    -Z_BASE
Z_DDSPHS                       EQU       DDSPHS    -Z_BASE
Z_DACKEY0                      EQU       DACKEY0   -Z_BASE
Z_DACEN                        EQU       DACEN     -Z_BASE
Z_DACKEY1                      EQU       DACKEY1   -Z_BASE

T_DDSCON                       EQU       DDSCON    -DDSBASE   
T_DDSFRQ                       EQU       DDSFRQ    -DDSBASE   
T_DDSPHS                       EQU       DDSPHS    -DDSBASE   
T_DACKEY0                      EQU       DACKEY0   -DDSBASE   
T_DACEN                        EQU       DACEN     -DDSBASE   
T_DACKEY1                      EQU       DACKEY1   -DDSBASE   

DDSCON_OFFSET                  EQU       0x0690
DDSFRQ_OFFSET                  EQU       0x0694
DDSPHS_OFFSET                  EQU       0x0698
DACKEY0_OFFSET                 EQU       0x06A4
DACEN_OFFSET                   EQU       0x06B8
DACKEY1_OFFSET                 EQU       0x06BC

; 450 COMPATIABLE UART 0 CORE REGISTERS

UART0BASE                      EQU       0xFFFF0700
COM0TX                         EQU       0xFFFF0700
COM0RX                         EQU       0xFFFF0700
COM0DIV0                       EQU       0xFFFF0700
COM0IEN0                       EQU       0xFFFF0704
COM0DIV1                       EQU       0xFFFF0704
COM0IID0                       EQU       0xFFFF0708
COM0CON0                       EQU       0xFFFF070C
COM0CON1                       EQU       0xFFFF0710
COM0STA0                       EQU       0xFFFF0714
COM0STA1                       EQU       0xFFFF0718
COM0SCR                        EQU       0xFFFF071C
COM0IEN1                       EQU       0xFFFF0720
COM0IID1                       EQU       0xFFFF0724
COM0ADR                        EQU       0xFFFF0728
COM0DIV2                       EQU       0xFFFF072C
Z_COM0TX                       EQU       COM0TX    -Z_BASE
Z_COM0RX                       EQU       COM0RX    -Z_BASE
Z_COM0DIV0                     EQU       COM0DIV0  -Z_BASE
Z_COM0IEN0                     EQU       COM0IEN0  -Z_BASE
Z_COM0DIV1                     EQU       COM0DIV1  -Z_BASE
Z_COM0IID0                     EQU       COM0IID0  -Z_BASE
Z_COM0CON0                     EQU       COM0CON0  -Z_BASE
Z_COM0CON1                     EQU       COM0CON1  -Z_BASE
Z_COM0STA0                     EQU       COM0STA0  -Z_BASE
Z_COM0STA1                     EQU       COM0STA1  -Z_BASE
Z_COM0SCR                      EQU       COM0SCR   -Z_BASE
Z_COM0IEN1                     EQU       COM0IEN1  -Z_BASE
Z_COM0IID1                     EQU       COM0IID1  -Z_BASE
Z_COM0ADR                      EQU       COM0ADR   -Z_BASE
Z_COM0DIV2                     EQU       COM0DIV2  -Z_BASE

T_COM0TX                       EQU       COM0TX    -UART0BASE 
T_COM0RX                       EQU       COM0RX    -UART0BASE 
T_COM0DIV0                     EQU       COM0DIV0  -UART0BASE 
T_COM0IEN0                     EQU       COM0IEN0  -UART0BASE 
T_COM0DIV1                     EQU       COM0DIV1  -UART0BASE 
T_COM0IID0                     EQU       COM0IID0  -UART0BASE 
T_COM0CON0                     EQU       COM0CON0  -UART0BASE 
T_COM0CON1                     EQU       COM0CON1  -UART0BASE 
T_COM0STA0                     EQU       COM0STA0  -UART0BASE 
T_COM0STA1                     EQU       COM0STA1  -UART0BASE 
T_COM0SCR                      EQU       COM0SCR   -UART0BASE 
T_COM0IEN1                     EQU       COM0IEN1  -UART0BASE 
T_COM0IID1                     EQU       COM0IID1  -UART0BASE 
T_COM0ADR                      EQU       COM0ADR   -UART0BASE 
T_COM0DIV2                     EQU       COM0DIV2  -UART0BASE 

COM0TX_OFFSET                  EQU       0x0700
COM0RX_OFFSET                  EQU       0x0700
COM0DIV0_OFFSET                EQU       0x0700
COM0IEN0_OFFSET                EQU       0x0704
COM0DIV1_OFFSET                EQU       0x0704
COM0IID0_OFFSET                EQU       0x0708
COM0CON0_OFFSET                EQU       0x070C
COM0CON1_OFFSET                EQU       0x0710
COM0STA0_OFFSET                EQU       0x0714
COM0STA1_OFFSET                EQU       0x0718
COM0SCR_OFFSET                 EQU       0x071C
COM0IEN1_OFFSET                EQU       0x0720
COM0IID1_OFFSET                EQU       0x0724
COM0ADR_OFFSET                 EQU       0x0728
COM0DIV2_OFFSET                EQU       0x072C

; 450 COMPATIABLE UART 1 CORE REGISTERS

UART1BASE                      EQU       0xFFFF0740
COM1TX                         EQU       0xFFFF0740
COM1RX                         EQU       0xFFFF0740
COM1DIV0                       EQU       0xFFFF0740
COM1IEN0                       EQU       0xFFFF0744
COM1DIV1                       EQU       0xFFFF0744
COM1IID0                       EQU       0xFFFF0748
COM1CON0                       EQU       0xFFFF074C
COM1CON1                       EQU       0xFFFF0750
COM1STA0                       EQU       0xFFFF0754
COM1STA1                       EQU       0xFFFF0758
COM1SCR                        EQU       0xFFFF075C
COM1IEN1                       EQU       0xFFFF0760
COM1IID1                       EQU       0xFFFF0764
COM1ADR                        EQU       0xFFFF0768
COM1DIV2                       EQU       0xFFFF076C
Z_COM1TX                       EQU       COM1TX    -Z_BASE
Z_COM1RX                       EQU       COM1RX    -Z_BASE
Z_COM1DIV0                     EQU       COM1DIV0  -Z_BASE
Z_COM1IEN0                     EQU       COM1IEN0  -Z_BASE
Z_COM1DIV1                     EQU       COM1DIV1  -Z_BASE
Z_COM1IID0                     EQU       COM1IID0  -Z_BASE
Z_COM1CON0                     EQU       COM1CON0  -Z_BASE
Z_COM1CON1                     EQU       COM1CON1  -Z_BASE
Z_COM1STA0                     EQU       COM1STA0  -Z_BASE
Z_COM1STA1                     EQU       COM1STA1  -Z_BASE
Z_COM1SCR                      EQU       COM1SCR   -Z_BASE
Z_COM1IEN1                     EQU       COM1IEN1  -Z_BASE
Z_COM1IID1                     EQU       COM1IID1  -Z_BASE
Z_COM1ADR                      EQU       COM1ADR   -Z_BASE
Z_COM1DIV2                     EQU       COM1DIV2  -Z_BASE

T_COM1TX                       EQU       COM1TX    -UART1BASE 
T_COM1RX                       EQU       COM1RX    -UART1BASE 
T_COM1DIV0                     EQU       COM1DIV0  -UART1BASE 
T_COM1IEN0                     EQU       COM1IEN0  -UART1BASE 
T_COM1DIV1                     EQU       COM1DIV1  -UART1BASE 
T_COM1IID0                     EQU       COM1IID0  -UART1BASE 
T_COM1CON0                     EQU       COM1CON0  -UART1BASE 
T_COM1CON1                     EQU       COM1CON1  -UART1BASE 
T_COM1STA0                     EQU       COM1STA0  -UART1BASE 
T_COM1STA1                     EQU       COM1STA1  -UART1BASE 
T_COM1SCR                      EQU       COM1SCR   -UART1BASE 
T_COM1IEN1                     EQU       COM1IEN1  -UART1BASE 
T_COM1IID1                     EQU       COM1IID1  -UART1BASE 
T_COM1ADR                      EQU       COM1ADR   -UART1BASE 
T_COM1DIV2                     EQU       COM1DIV2  -UART1BASE 

COM1TX_OFFSET                  EQU       0x0740
COM1RX_OFFSET                  EQU       0x0740
COM1DIV0_OFFSET                EQU       0x0740
COM1IEN0_OFFSET                EQU       0x0744
COM1DIV1_OFFSET                EQU       0x0744
COM1IID0_OFFSET                EQU       0x0748
COM1CON0_OFFSET                EQU       0x074C
COM1CON1_OFFSET                EQU       0x0750
COM1STA0_OFFSET                EQU       0x0754
COM1STA1_OFFSET                EQU       0x0758
COM1SCR_OFFSET                 EQU       0x075C
COM1IEN1_OFFSET                EQU       0x0760
COM1IID1_OFFSET                EQU       0x0764
COM1ADR_OFFSET                 EQU       0x0768
COM1DIV2_OFFSET                EQU       0x076C

; I2C BUS PERIPHERAL DEVICE 0

I2C0BASE                       EQU       0xFFFF0800
I2C0MSTA                       EQU       0xFFFF0800
I2C0SSTA                       EQU       0xFFFF0804
I2C0SRX                        EQU       0xFFFF0808
I2C0STX                        EQU       0xFFFF080C
I2C0MRX                        EQU       0xFFFF0810
I2C0MTX                        EQU       0xFFFF0814
I2C0CNT                        EQU       0xFFFF0818
I2C0ADR                        EQU       0xFFFF081C
I2C0BYT                        EQU       0xFFFF0824
I2C0ALT                        EQU       0xFFFF0828
I2C0CFG                        EQU       0xFFFF082C
I2C0DIV                        EQU       0xFFFF0830
I2C0ID0                        EQU       0xFFFF0838
I2C0ID1                        EQU       0xFFFF083C
I2C0ID2                        EQU       0xFFFF0840
I2C0ID3                        EQU       0xFFFF0844
I2C0SSC                        EQU       0xFFFF0848
I2C0FIF                        EQU       0xFFFF084C
Z_I2C0MSTA                     EQU       I2C0MSTA  -Z_BASE
Z_I2C0SSTA                     EQU       I2C0SSTA  -Z_BASE
Z_I2C0SRX                      EQU       I2C0SRX   -Z_BASE
Z_I2C0STX                      EQU       I2C0STX   -Z_BASE
Z_I2C0MRX                      EQU       I2C0MRX   -Z_BASE
Z_I2C0MTX                      EQU       I2C0MTX   -Z_BASE
Z_I2C0CNT                      EQU       I2C0CNT   -Z_BASE
Z_I2C0ADR                      EQU       I2C0ADR   -Z_BASE
Z_I2C0BYT                      EQU       I2C0BYT   -Z_BASE
Z_I2C0ALT                      EQU       I2C0ALT   -Z_BASE
Z_I2C0CFG                      EQU       I2C0CFG   -Z_BASE
Z_I2C0DIV                      EQU       I2C0DIV   -Z_BASE
Z_I2C0ID0                      EQU       I2C0ID0   -Z_BASE
Z_I2C0ID1                      EQU       I2C0ID1   -Z_BASE
Z_I2C0ID2                      EQU       I2C0ID2   -Z_BASE
Z_I2C0ID3                      EQU       I2C0ID3   -Z_BASE
Z_I2C0SSC                      EQU       I2C0SSC   -Z_BASE
Z_I2C0FIF                      EQU       I2C0FIF   -Z_BASE

T_I2C0MSTA                     EQU       I2C0MSTA  -I2C0BASE  
T_I2C0SSTA                     EQU       I2C0SSTA  -I2C0BASE  
T_I2C0SRX                      EQU       I2C0SRX   -I2C0BASE  
T_I2C0STX                      EQU       I2C0STX   -I2C0BASE  
T_I2C0MRX                      EQU       I2C0MRX   -I2C0BASE  
T_I2C0MTX                      EQU       I2C0MTX   -I2C0BASE  
T_I2C0CNT                      EQU       I2C0CNT   -I2C0BASE  
T_I2C0ADR                      EQU       I2C0ADR   -I2C0BASE  
T_I2C0BYT                      EQU       I2C0BYT   -I2C0BASE  
T_I2C0ALT                      EQU       I2C0ALT   -I2C0BASE  
T_I2C0CFG                      EQU       I2C0CFG   -I2C0BASE  
T_I2C0DIV                      EQU       I2C0DIV   -I2C0BASE  
T_I2C0ID0                      EQU       I2C0ID0   -I2C0BASE  
T_I2C0ID1                      EQU       I2C0ID1   -I2C0BASE  
T_I2C0ID2                      EQU       I2C0ID2   -I2C0BASE  
T_I2C0ID3                      EQU       I2C0ID3   -I2C0BASE  
T_I2C0SSC                      EQU       I2C0SSC   -I2C0BASE  
T_I2C0FIF                      EQU       I2C0FIF   -I2C0BASE  

I2C0MSTA_OFFSET                EQU       0x0800
I2C0SSTA_OFFSET                EQU       0x0804
I2C0SRX_OFFSET                 EQU       0x0808
I2C0STX_OFFSET                 EQU       0x080C
I2C0MRX_OFFSET                 EQU       0x0810
I2C0MTX_OFFSET                 EQU       0x0814
I2C0CNT_OFFSET                 EQU       0x0818
I2C0ADR_OFFSET                 EQU       0x081C
I2C0BYT_OFFSET                 EQU       0x0824
I2C0ALT_OFFSET                 EQU       0x0828
I2C0CFG_OFFSET                 EQU       0x082C
I2C0DIV_OFFSET                 EQU       0x0830
I2C0ID0_OFFSET                 EQU       0x0838
I2C0ID1_OFFSET                 EQU       0x083C
I2C0ID2_OFFSET                 EQU       0x0840
I2C0ID3_OFFSET                 EQU       0x0844
I2C0SSC_OFFSET                 EQU       0x0848
I2C0FIF_OFFSET                 EQU       0x084C

; I2C BUS PERIPHERAL DEVICE 1

I2C1BASE                       EQU       0xFFFF0900
I2C1MSTA                       EQU       0xFFFF0900
I2C1SSTA                       EQU       0xFFFF0904
I2C1SRX                        EQU       0xFFFF0908
I2C1STX                        EQU       0xFFFF090C
I2C1MRX                        EQU       0xFFFF0910
I2C1MTX                        EQU       0xFFFF0914
I2C1CNT                        EQU       0xFFFF0918
I2C1ADR                        EQU       0xFFFF091C
I2C1BYT                        EQU       0xFFFF0924
I2C1ALT                        EQU       0xFFFF0928
I2C1CFG                        EQU       0xFFFF092C
I2C1DIV                        EQU       0xFFFF0930
I2C1ID0                        EQU       0xFFFF0938
I2C1ID1                        EQU       0xFFFF093C
I2C1ID2                        EQU       0xFFFF0940
I2C1ID3                        EQU       0xFFFF0944
I2C1SSC                        EQU       0xFFFF0948
I2C1FIF                        EQU       0xFFFF094C
Z_I2C1MSTA                     EQU       I2C1MSTA  -Z_BASE
Z_I2C1SSTA                     EQU       I2C1SSTA  -Z_BASE
Z_I2C1SRX                      EQU       I2C1SRX   -Z_BASE
Z_I2C1STX                      EQU       I2C1STX   -Z_BASE
Z_I2C1MRX                      EQU       I2C1MRX   -Z_BASE
Z_I2C1MTX                      EQU       I2C1MTX   -Z_BASE
Z_I2C1CNT                      EQU       I2C1CNT   -Z_BASE
Z_I2C1ADR                      EQU       I2C1ADR   -Z_BASE
Z_I2C1BYT                      EQU       I2C1BYT   -Z_BASE
Z_I2C1ALT                      EQU       I2C1ALT   -Z_BASE
Z_I2C1CFG                      EQU       I2C1CFG   -Z_BASE
Z_I2C1DIV                      EQU       I2C1DIV   -Z_BASE
Z_I2C1ID0                      EQU       I2C1ID0   -Z_BASE
Z_I2C1ID1                      EQU       I2C1ID1   -Z_BASE
Z_I2C1ID2                      EQU       I2C1ID2   -Z_BASE
Z_I2C1ID3                      EQU       I2C1ID3   -Z_BASE
Z_I2C1SSC                      EQU       I2C1SSC   -Z_BASE
Z_I2C1FIF                      EQU       I2C1FIF   -Z_BASE

T_I2C1MSTA                     EQU       I2C1MSTA  -I2C1BASE  
T_I2C1SSTA                     EQU       I2C1SSTA  -I2C1BASE  
T_I2C1SRX                      EQU       I2C1SRX   -I2C1BASE  
T_I2C1STX                      EQU       I2C1STX   -I2C1BASE  
T_I2C1MRX                      EQU       I2C1MRX   -I2C1BASE  
T_I2C1MTX                      EQU       I2C1MTX   -I2C1BASE  
T_I2C1CNT                      EQU       I2C1CNT   -I2C1BASE  
T_I2C1ADR                      EQU       I2C1ADR   -I2C1BASE  
T_I2C1BYT                      EQU       I2C1BYT   -I2C1BASE  
T_I2C1ALT                      EQU       I2C1ALT   -I2C1BASE  
T_I2C1CFG                      EQU       I2C1CFG   -I2C1BASE  
T_I2C1DIV                      EQU       I2C1DIV   -I2C1BASE  
T_I2C1ID0                      EQU       I2C1ID0   -I2C1BASE  
T_I2C1ID1                      EQU       I2C1ID1   -I2C1BASE  
T_I2C1ID2                      EQU       I2C1ID2   -I2C1BASE  
T_I2C1ID3                      EQU       I2C1ID3   -I2C1BASE  
T_I2C1SSC                      EQU       I2C1SSC   -I2C1BASE  
T_I2C1FIF                      EQU       I2C1FIF   -I2C1BASE  

I2C1MSTA_OFFSET                EQU       0x0900
I2C1SSTA_OFFSET                EQU       0x0904
I2C1SRX_OFFSET                 EQU       0x0908
I2C1STX_OFFSET                 EQU       0x090C
I2C1MRX_OFFSET                 EQU       0x0910
I2C1MTX_OFFSET                 EQU       0x0914
I2C1CNT_OFFSET                 EQU       0x0918
I2C1ADR_OFFSET                 EQU       0x091C
I2C1BYT_OFFSET                 EQU       0x0924
I2C1ALT_OFFSET                 EQU       0x0928
I2C1CFG_OFFSET                 EQU       0x092C
I2C1DIV_OFFSET                 EQU       0x0930
I2C1ID0_OFFSET                 EQU       0x0938
I2C1ID1_OFFSET                 EQU       0x093C
I2C1ID2_OFFSET                 EQU       0x0940
I2C1ID3_OFFSET                 EQU       0x0944
I2C1SSC_OFFSET                 EQU       0x0948
I2C1FIF_OFFSET                 EQU       0x094C

; SERIAL PERIPHERAL INTERFACE

SPIBASE                        EQU       0xFFFF0A00
SPISTA                         EQU       0xFFFF0A00
SPIRX                          EQU       0xFFFF0A04
SPITX                          EQU       0xFFFF0A08
SPIDIV                         EQU       0xFFFF0A0C
SPICON                         EQU       0xFFFF0A10
Z_SPISTA                       EQU       SPISTA    -Z_BASE
Z_SPIRX                        EQU       SPIRX     -Z_BASE
Z_SPITX                        EQU       SPITX     -Z_BASE
Z_SPIDIV                       EQU       SPIDIV    -Z_BASE
Z_SPICON                       EQU       SPICON    -Z_BASE

T_SPISTA                       EQU       SPISTA    -SPIBASE   
T_SPIRX                        EQU       SPIRX     -SPIBASE   
T_SPITX                        EQU       SPITX     -SPIBASE   
T_SPIDIV                       EQU       SPIDIV    -SPIBASE   
T_SPICON                       EQU       SPICON    -SPIBASE   

SPISTA_OFFSET                  EQU       0x0A00
SPIRX_OFFSET                   EQU       0x0A04
SPITX_OFFSET                   EQU       0x0A08
SPIDIV_OFFSET                  EQU       0x0A0C
SPICON_OFFSET                  EQU       0x0A10

; PROGRAMABLE LOGIC ARRAY

PLABASE                        EQU       0xFFFF0B00
PLAELM0                        EQU       0xFFFF0B00
PLAELM1                        EQU       0xFFFF0B04
PLAELM2                        EQU       0xFFFF0B08
PLAELM3                        EQU       0xFFFF0B0C
PLAELM4                        EQU       0xFFFF0B10
PLAELM5                        EQU       0xFFFF0B14
PLAELM6                        EQU       0xFFFF0B18
PLAELM7                        EQU       0xFFFF0B1C
PLAELM8                        EQU       0xFFFF0B20
PLAELM9                        EQU       0xFFFF0B24
PLAELM10                       EQU       0xFFFF0B28
PLAELM11                       EQU       0xFFFF0B2C
PLAELM12                       EQU       0xFFFF0B30
PLAELM13                       EQU       0xFFFF0B34
PLAELM14                       EQU       0xFFFF0B38
PLAELM15                       EQU       0xFFFF0B3C
PLACLK                         EQU       0xFFFF0B40
PLAIRQ                         EQU       0xFFFF0B44
PLAADC                         EQU       0xFFFF0B48
PLADIN                         EQU       0xFFFF0B4C
PLAOUT                         EQU       0xFFFF0B50
Z_PLAELM0                      EQU       PLAELM0   -Z_BASE
Z_PLAELM1                      EQU       PLAELM1   -Z_BASE
Z_PLAELM2                      EQU       PLAELM2   -Z_BASE
Z_PLAELM3                      EQU       PLAELM3   -Z_BASE
Z_PLAELM4                      EQU       PLAELM4   -Z_BASE
Z_PLAELM5                      EQU       PLAELM5   -Z_BASE
Z_PLAELM6                      EQU       PLAELM6   -Z_BASE
Z_PLAELM7                      EQU       PLAELM7   -Z_BASE
Z_PLAELM8                      EQU       PLAELM8   -Z_BASE
Z_PLAELM9                      EQU       PLAELM9   -Z_BASE
Z_PLAELM10                     EQU       PLAELM10  -Z_BASE
Z_PLAELM11                     EQU       PLAELM11  -Z_BASE
Z_PLAELM12                     EQU       PLAELM12  -Z_BASE
Z_PLAELM13                     EQU       PLAELM13  -Z_BASE
Z_PLAELM14                     EQU       PLAELM14  -Z_BASE
Z_PLAELM15                     EQU       PLAELM15  -Z_BASE
Z_PLACLK                       EQU       PLACLK    -Z_BASE
Z_PLAIRQ                       EQU       PLAIRQ    -Z_BASE
Z_PLAADC                       EQU       PLAADC    -Z_BASE
Z_PLADIN                       EQU       PLADIN    -Z_BASE
Z_PLAOUT                       EQU       PLAOUT    -Z_BASE

T_PLAELM0                      EQU       PLAELM0   -PLABASE   
T_PLAELM1                      EQU       PLAELM1   -PLABASE   
T_PLAELM2                      EQU       PLAELM2   -PLABASE   
T_PLAELM3                      EQU       PLAELM3   -PLABASE   
T_PLAELM4                      EQU       PLAELM4   -PLABASE   
T_PLAELM5                      EQU       PLAELM5   -PLABASE   
T_PLAELM6                      EQU       PLAELM6   -PLABASE   
T_PLAELM7                      EQU       PLAELM7   -PLABASE   
T_PLAELM8                      EQU       PLAELM8   -PLABASE   
T_PLAELM9                      EQU       PLAELM9   -PLABASE   
T_PLAELM10                     EQU       PLAELM10  -PLABASE   
T_PLAELM11                     EQU       PLAELM11  -PLABASE   
T_PLAELM12                     EQU       PLAELM12  -PLABASE   
T_PLAELM13                     EQU       PLAELM13  -PLABASE   
T_PLAELM14                     EQU       PLAELM14  -PLABASE   
T_PLAELM15                     EQU       PLAELM15  -PLABASE   
T_PLACLK                       EQU       PLACLK    -PLABASE   
T_PLAIRQ                       EQU       PLAIRQ    -PLABASE   
T_PLAADC                       EQU       PLAADC    -PLABASE   
T_PLADIN                       EQU       PLADIN    -PLABASE   
T_PLAOUT                       EQU       PLAOUT    -PLABASE   

PLAELM0_OFFSET                 EQU       0x0B00
PLAELM1_OFFSET                 EQU       0x0B04
PLAELM2_OFFSET                 EQU       0x0B08
PLAELM3_OFFSET                 EQU       0x0B0C
PLAELM4_OFFSET                 EQU       0x0B10
PLAELM5_OFFSET                 EQU       0x0B14
PLAELM6_OFFSET                 EQU       0x0B18
PLAELM7_OFFSET                 EQU       0x0B1C
PLAELM8_OFFSET                 EQU       0x0B20
PLAELM9_OFFSET                 EQU       0x0B24
PLAELM10_OFFSET                EQU       0x0B28
PLAELM11_OFFSET                EQU       0x0B2C
PLAELM12_OFFSET                EQU       0x0B30
PLAELM13_OFFSET                EQU       0x0B34
PLAELM14_OFFSET                EQU       0x0B38
PLAELM15_OFFSET                EQU       0x0B3C
PLACLK_OFFSET                  EQU       0x0B40
PLAIRQ_OFFSET                  EQU       0x0B44
PLAADC_OFFSET                  EQU       0x0B48
PLADIN_OFFSET                  EQU       0x0B4C
PLAOUT_OFFSET                  EQU       0x0B50

; External Port

EPBASE                         EQU       0xFFFF0C00
XMCFG                          EQU       0xFFFF0C00
XM0CON                         EQU       0xFFFF0C10
XM1CON                         EQU       0xFFFF0C14
XM2CON                         EQU       0xFFFF0C18
XM3CON                         EQU       0xFFFF0C1C
XM0PAR                         EQU       0xFFFF0C20
XM1PAR                         EQU       0xFFFF0C24
XM2PAR                         EQU       0xFFFF0C28
XM3PAR                         EQU       0xFFFF0C2C
Z_XMCFG                        EQU       XMCFG     -Z_BASE
Z_XM0CON                       EQU       XM0CON    -Z_BASE
Z_XM1CON                       EQU       XM1CON    -Z_BASE
Z_XM2CON                       EQU       XM2CON    -Z_BASE
Z_XM3CON                       EQU       XM3CON    -Z_BASE
Z_XM0PAR                       EQU       XM0PAR    -Z_BASE
Z_XM1PAR                       EQU       XM1PAR    -Z_BASE
Z_XM2PAR                       EQU       XM2PAR    -Z_BASE
Z_XM3PAR                       EQU       XM3PAR    -Z_BASE

T_XMCFG                        EQU       XMCFG     -EPBASE    
T_XM0CON                       EQU       XM0CON    -EPBASE    
T_XM1CON                       EQU       XM1CON    -EPBASE    
T_XM2CON                       EQU       XM2CON    -EPBASE    
T_XM3CON                       EQU       XM3CON    -EPBASE    
T_XM0PAR                       EQU       XM0PAR    -EPBASE    
T_XM1PAR                       EQU       XM1PAR    -EPBASE    
T_XM2PAR                       EQU       XM2PAR    -EPBASE    
T_XM3PAR                       EQU       XM3PAR    -EPBASE    

XMCFG_OFFSET                   EQU       0x0C00
XM0CON_OFFSET                  EQU       0x0C10
XM1CON_OFFSET                  EQU       0x0C14
XM2CON_OFFSET                  EQU       0x0C18
XM3CON_OFFSET                  EQU       0x0C1C
XM0PAR_OFFSET                  EQU       0x0C20
XM1PAR_OFFSET                  EQU       0x0C24
XM2PAR_OFFSET                  EQU       0x0C28
XM3PAR_OFFSET                  EQU       0x0C2C

; GPIO AND SERIAL PORT MUX

GPIOBASE                       EQU       0xFFFF0D00
GP0CON                         EQU       0xFFFF0D00
GP1CON                         EQU       0xFFFF0D04
GP2CON                         EQU       0xFFFF0D08
GP3CON                         EQU       0xFFFF0D0C
GP4CON                         EQU       0xFFFF0D10
GP0DAT                         EQU       0xFFFF0D20
GP0SET                         EQU       0xFFFF0D24
GP0CLR                         EQU       0xFFFF0D28
GP0PAR                         EQU       0xFFFF0D2C
GP1DAT                         EQU       0xFFFF0D30
GP1SET                         EQU       0xFFFF0D34
GP1CLR                         EQU       0xFFFF0D38
GP1PAR                         EQU       0xFFFF0D3C
GP2DAT                         EQU       0xFFFF0D40
GP2SET                         EQU       0xFFFF0D44
GP2CLR                         EQU       0xFFFF0D48
GP3DAT                         EQU       0xFFFF0D50
GP3SET                         EQU       0xFFFF0D54
GP3CLR                         EQU       0xFFFF0D58
GP3PAR                         EQU       0xFFFF0D5C
GP4DAT                         EQU       0xFFFF0D60
GP4SET                         EQU       0xFFFF0D64
GP4CLR                         EQU       0xFFFF0D68
GP4PAR                         EQU       0xFFFF0D6C
Z_GP0CON                       EQU       GP0CON    -Z_BASE
Z_GP1CON                       EQU       GP1CON    -Z_BASE
Z_GP2CON                       EQU       GP2CON    -Z_BASE
Z_GP3CON                       EQU       GP3CON    -Z_BASE
Z_GP4CON                       EQU       GP4CON    -Z_BASE
Z_GP0DAT                       EQU       GP0DAT    -Z_BASE
Z_GP0SET                       EQU       GP0SET    -Z_BASE
Z_GP0CLR                       EQU       GP0CLR    -Z_BASE
Z_GP0PAR                       EQU       GP0PAR    -Z_BASE
Z_GP1DAT                       EQU       GP1DAT    -Z_BASE
Z_GP1SET                       EQU       GP1SET    -Z_BASE
Z_GP1CLR                       EQU       GP1CLR    -Z_BASE
Z_GP1PAR                       EQU       GP1PAR    -Z_BASE
Z_GP2DAT                       EQU       GP2DAT    -Z_BASE
Z_GP2SET                       EQU       GP2SET    -Z_BASE
Z_GP2CLR                       EQU       GP2CLR    -Z_BASE
Z_GP3DAT                       EQU       GP3DAT    -Z_BASE
Z_GP3SET                       EQU       GP3SET    -Z_BASE
Z_GP3CLR                       EQU       GP3CLR    -Z_BASE
Z_GP3PAR                       EQU       GP3PAR    -Z_BASE
Z_GP4DAT                       EQU       GP4DAT    -Z_BASE
Z_GP4SET                       EQU       GP4SET    -Z_BASE
Z_GP4CLR                       EQU       GP4CLR    -Z_BASE
Z_GP4PAR                       EQU       GP4PAR    -Z_BASE

T_GP0CON                       EQU       GP0CON    -GPIOBASE  
T_GP1CON                       EQU       GP1CON    -GPIOBASE  
T_GP2CON                       EQU       GP2CON    -GPIOBASE  
T_GP3CON                       EQU       GP3CON    -GPIOBASE  
T_GP4CON                       EQU       GP4CON    -GPIOBASE  
T_GP0DAT                       EQU       GP0DAT    -GPIOBASE  
T_GP0SET                       EQU       GP0SET    -GPIOBASE  
T_GP0CLR                       EQU       GP0CLR    -GPIOBASE  
T_GP0PAR                       EQU       GP0PAR    -GPIOBASE  
T_GP1DAT                       EQU       GP1DAT    -GPIOBASE  
T_GP1SET                       EQU       GP1SET    -GPIOBASE  
T_GP1CLR                       EQU       GP1CLR    -GPIOBASE  
T_GP1PAR                       EQU       GP1PAR    -GPIOBASE  
T_GP2DAT                       EQU       GP2DAT    -GPIOBASE  
T_GP2SET                       EQU       GP2SET    -GPIOBASE  
T_GP2CLR                       EQU       GP2CLR    -GPIOBASE  
T_GP3DAT                       EQU       GP3DAT    -GPIOBASE  
T_GP3SET                       EQU       GP3SET    -GPIOBASE  
T_GP3CLR                       EQU       GP3CLR    -GPIOBASE  
T_GP3PAR                       EQU       GP3PAR    -GPIOBASE  
T_GP4DAT                       EQU       GP4DAT    -GPIOBASE  
T_GP4SET                       EQU       GP4SET    -GPIOBASE  
T_GP4CLR                       EQU       GP4CLR    -GPIOBASE  
T_GP4PAR                       EQU       GP4PAR    -GPIOBASE  

GP0CON_OFFSET                  EQU       0x0D00
GP1CON_OFFSET                  EQU       0x0D04
GP2CON_OFFSET                  EQU       0x0D08
GP3CON_OFFSET                  EQU       0x0D0C
GP4CON_OFFSET                  EQU       0x0D10
GP0DAT_OFFSET                  EQU       0x0D20
GP0SET_OFFSET                  EQU       0x0D24
GP0CLR_OFFSET                  EQU       0x0D28
GP0PAR_OFFSET                  EQU       0x0D2C
GP1DAT_OFFSET                  EQU       0x0D30
GP1SET_OFFSET                  EQU       0x0D34
GP1CLR_OFFSET                  EQU       0x0D38
GP1PAR_OFFSET                  EQU       0x0D3C
GP2DAT_OFFSET                  EQU       0x0D40
GP2SET_OFFSET                  EQU       0x0D44
GP2CLR_OFFSET                  EQU       0x0D48
GP3DAT_OFFSET                  EQU       0x0D50
GP3SET_OFFSET                  EQU       0x0D54
GP3CLR_OFFSET                  EQU       0x0D58
GP3PAR_OFFSET                  EQU       0x0D5C
GP4DAT_OFFSET                  EQU       0x0D60
GP4SET_OFFSET                  EQU       0x0D64
GP4CLR_OFFSET                  EQU       0x0D68
GP4PAR_OFFSET                  EQU       0x0D6C

; FLASH CONTROL INTERFACE 0

FLASH0BASE                     EQU       0xFFFF0E00
FEE0STA                        EQU       0xFFFF0E00
FEE0MOD                        EQU       0xFFFF0E04
FEE0CON                        EQU       0xFFFF0E08
FEE0DAT                        EQU       0xFFFF0E0C
FEE0ADR                        EQU       0xFFFF0E10
FEE0SGN                        EQU       0xFFFF0E18
FEE0PRO                        EQU       0xFFFF0E1C
FEE0HID                        EQU       0xFFFF0E20
Z_FEE0STA                      EQU       FEE0STA   -Z_BASE
Z_FEE0MOD                      EQU       FEE0MOD   -Z_BASE
Z_FEE0CON                      EQU       FEE0CON   -Z_BASE
Z_FEE0DAT                      EQU       FEE0DAT   -Z_BASE
Z_FEE0ADR                      EQU       FEE0ADR   -Z_BASE
Z_FEE0SGN                      EQU       FEE0SGN   -Z_BASE
Z_FEE0PRO                      EQU       FEE0PRO   -Z_BASE
Z_FEE0HID                      EQU       FEE0HID   -Z_BASE

T_FEE0STA                      EQU       FEE0STA   -FLASH0BASE
T_FEE0MOD                      EQU       FEE0MOD   -FLASH0BASE
T_FEE0CON                      EQU       FEE0CON   -FLASH0BASE
T_FEE0DAT                      EQU       FEE0DAT   -FLASH0BASE
T_FEE0ADR                      EQU       FEE0ADR   -FLASH0BASE
T_FEE0SGN                      EQU       FEE0SGN   -FLASH0BASE
T_FEE0PRO                      EQU       FEE0PRO   -FLASH0BASE
T_FEE0HID                      EQU       FEE0HID   -FLASH0BASE

FEE0STA_OFFSET                 EQU       0x0E00
FEE0MOD_OFFSET                 EQU       0x0E04
FEE0CON_OFFSET                 EQU       0x0E08
FEE0DAT_OFFSET                 EQU       0x0E0C
FEE0ADR_OFFSET                 EQU       0x0E10
FEE0SGN_OFFSET                 EQU       0x0E18
FEE0PRO_OFFSET                 EQU       0x0E1C
FEE0HID_OFFSET                 EQU       0x0E20

; FLASH CONTROL INTERFACE 1

FLASH1BASE                     EQU       0xFFFF0E80
FEE1STA                        EQU       0xFFFF0E80
FEE1MOD                        EQU       0xFFFF0E84
FEE1CON                        EQU       0xFFFF0E88
FEE1DAT                        EQU       0xFFFF0E8C
FEE1ADR                        EQU       0xFFFF0E90
FEE1SGN                        EQU       0xFFFF0E98
FEE1PRO                        EQU       0xFFFF0E9C
FEE1HID                        EQU       0xFFFF0EA0
Z_FEE1STA                      EQU       FEE1STA   -Z_BASE
Z_FEE1MOD                      EQU       FEE1MOD   -Z_BASE
Z_FEE1CON                      EQU       FEE1CON   -Z_BASE
Z_FEE1DAT                      EQU       FEE1DAT   -Z_BASE
Z_FEE1ADR                      EQU       FEE1ADR   -Z_BASE
Z_FEE1SGN                      EQU       FEE1SGN   -Z_BASE
Z_FEE1PRO                      EQU       FEE1PRO   -Z_BASE
Z_FEE1HID                      EQU       FEE1HID   -Z_BASE

T_FEE1STA                      EQU       FEE1STA   -FLASH1BASE
T_FEE1MOD                      EQU       FEE1MOD   -FLASH1BASE
T_FEE1CON                      EQU       FEE1CON   -FLASH1BASE
T_FEE1DAT                      EQU       FEE1DAT   -FLASH1BASE
T_FEE1ADR                      EQU       FEE1ADR   -FLASH1BASE
T_FEE1SGN                      EQU       FEE1SGN   -FLASH1BASE
T_FEE1PRO                      EQU       FEE1PRO   -FLASH1BASE
T_FEE1HID                      EQU       FEE1HID   -FLASH1BASE

FEE1STA_OFFSET                 EQU       0x0E80
FEE1MOD_OFFSET                 EQU       0x0E84
FEE1CON_OFFSET                 EQU       0x0E88
FEE1DAT_OFFSET                 EQU       0x0E8C
FEE1ADR_OFFSET                 EQU       0x0E90
FEE1SGN_OFFSET                 EQU       0x0E98
FEE1PRO_OFFSET                 EQU       0x0E9C
FEE1HID_OFFSET                 EQU       0x0EA0

; Quadrature Encoder

QENBASE                        EQU       0xFFFF0F00
QENCON                         EQU       0xFFFF0F00
QENSTA                         EQU       0xFFFF0F04
QENDAT                         EQU       0xFFFF0F08
QENVAL                         EQU       0xFFFF0F0C
QENCLR                         EQU       0xFFFF0F14
QENSET                         EQU       0xFFFF0F18
Z_QENCON                       EQU       QENCON    -Z_BASE
Z_QENSTA                       EQU       QENSTA    -Z_BASE
Z_QENDAT                       EQU       QENDAT    -Z_BASE
Z_QENVAL                       EQU       QENVAL    -Z_BASE
Z_QENCLR                       EQU       QENCLR    -Z_BASE
Z_QENSET                       EQU       QENSET    -Z_BASE

T_QENCON                       EQU       QENCON    -QENBASE   
T_QENSTA                       EQU       QENSTA    -QENBASE   
T_QENDAT                       EQU       QENDAT    -QENBASE   
T_QENVAL                       EQU       QENVAL    -QENBASE   
T_QENCLR                       EQU       QENCLR    -QENBASE   
T_QENSET                       EQU       QENSET    -QENBASE   

QENCON_OFFSET                  EQU       0x0F00
QENSTA_OFFSET                  EQU       0x0F04
QENDAT_OFFSET                  EQU       0x0F08
QENVAL_OFFSET                  EQU       0x0F0C
QENCLR_OFFSET                  EQU       0x0F14
QENSET_OFFSET                  EQU       0x0F18

; Pulse Width Modulator

PWMBASE                        EQU       0xFFFF0F80
PWMCON1                        EQU       0xFFFF0F80
PWM1COM1                       EQU       0xFFFF0F84
PWM1COM2                       EQU       0xFFFF0F88
PWM1COM3                       EQU       0xFFFF0F8C
PWM1LEN                        EQU       0xFFFF0F90
PWM2COM1                       EQU       0xFFFF0F94
PWM2COM2                       EQU       0xFFFF0F98
PWM2COM3                       EQU       0xFFFF0F9C
PWM2LEN                        EQU       0xFFFF0FA0
PWM3COM1                       EQU       0xFFFF0FA4
PWM3COM2                       EQU       0xFFFF0FA8
PWM3COM3                       EQU       0xFFFF0FAC
PWM3LEN                        EQU       0xFFFF0FB0
PWMCON2                        EQU       0xFFFF0FB4
PWMICLR                        EQU       0xFFFF0FB8
Z_PWMCON1                      EQU       PWMCON1   -Z_BASE
Z_PWM1COM1                     EQU       PWM1COM1  -Z_BASE
Z_PWM1COM2                     EQU       PWM1COM2  -Z_BASE
Z_PWM1COM3                     EQU       PWM1COM3  -Z_BASE
Z_PWM1LEN                      EQU       PWM1LEN   -Z_BASE
Z_PWM2COM1                     EQU       PWM2COM1  -Z_BASE
Z_PWM2COM2                     EQU       PWM2COM2  -Z_BASE
Z_PWM2COM3                     EQU       PWM2COM3  -Z_BASE
Z_PWM2LEN                      EQU       PWM2LEN   -Z_BASE
Z_PWM3COM1                     EQU       PWM3COM1  -Z_BASE
Z_PWM3COM2                     EQU       PWM3COM2  -Z_BASE
Z_PWM3COM3                     EQU       PWM3COM3  -Z_BASE
Z_PWM3LEN                      EQU       PWM3LEN   -Z_BASE
Z_PWMCON2                      EQU       PWMCON2   -Z_BASE
Z_PWMICLR                      EQU       PWMICLR   -Z_BASE

T_PWMCON1                      EQU       PWMCON1   -PWMBASE   
T_PWM1COM1                     EQU       PWM1COM1  -PWMBASE   
T_PWM1COM2                     EQU       PWM1COM2  -PWMBASE   
T_PWM1COM3                     EQU       PWM1COM3  -PWMBASE   
T_PWM1LEN                      EQU       PWM1LEN   -PWMBASE   
T_PWM2COM1                     EQU       PWM2COM1  -PWMBASE   
T_PWM2COM2                     EQU       PWM2COM2  -PWMBASE   
T_PWM2COM3                     EQU       PWM2COM3  -PWMBASE   
T_PWM2LEN                      EQU       PWM2LEN   -PWMBASE   
T_PWM3COM1                     EQU       PWM3COM1  -PWMBASE   
T_PWM3COM2                     EQU       PWM3COM2  -PWMBASE   
T_PWM3COM3                     EQU       PWM3COM3  -PWMBASE   
T_PWM3LEN                      EQU       PWM3LEN   -PWMBASE   
T_PWMCON2                      EQU       PWMCON2   -PWMBASE   
T_PWMICLR                      EQU       PWMICLR   -PWMBASE   

PWMCON1_OFFSET                 EQU       0x0F80
PWM1COM1_OFFSET                EQU       0x0F84
PWM1COM2_OFFSET                EQU       0x0F88
PWM1COM3_OFFSET                EQU       0x0F8C
PWM1LEN_OFFSET                 EQU       0x0F90
PWM2COM1_OFFSET                EQU       0x0F94
PWM2COM2_OFFSET                EQU       0x0F98
PWM2COM3_OFFSET                EQU       0x0F9C
PWM2LEN_OFFSET                 EQU       0x0FA0
PWM3COM1_OFFSET                EQU       0x0FA4
PWM3COM2_OFFSET                EQU       0x0FA8
PWM3COM3_OFFSET                EQU       0x0FAC
PWM3LEN_OFFSET                 EQU       0x0FB0
PWMCON2_OFFSET                 EQU       0x0FB4
PWMICLR_OFFSET                 EQU       0x0FB8
	END

