/*
 *  Copyright (C) 2012 NetModule AG
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

/ {
	model = "NetModule ZE7000";
	compatible = "xlnx,zynq-zc770";
	#address-cells = <0x1>;
	#size-cells = <0x1>;
	interrupt-parent = <&gic>;
	
	aliases {
		serial0 = &uart0;
	} ;

	memory {
		device_type = "memory";
		reg = <0x0 0x10000000>; /* 256 MB until ZX3 Rev.B*/
	};

	chosen {
		linux,stdout-path = "@uart0";
	};

	pmu {
		compatible = "arm,cortex-a9-pmu";
		interrupts = <0 5 4>, <0 6 4>;
		interrupt-parent = <&gic>;
	};

	amba@0 {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;

		gic: intc@f8f01000 {
			interrupt-controller;
			compatible = "arm,cortex-a9-gic";
			#interrupt-cells = <3>;
			reg = < 0xf8f01000 0x1000 >,
			      < 0xf8f00100 0x0100 >;
		};

		pl310@f8f02000 {
			compatible = "arm,pl310-cache";
			cache-unified;
			cache-level = <0x2>;
			reg = <0xf8f02000 0x1000>;
			arm,data-latency = <0x3 0x2 0x2>;
			arm,tag-latency = <0x2 0x2 0x2>;
		};

		ps7_ddrc_0: ps7-ddrc@f8006000 {
			compatible = "xlnx,ps7-ddrc-1.00.a", "xlnx,ps7-ddrc";
			reg = < 0xf8006000 0x1000 >;
			xlnx,has-ecc = <0x0>;
		} ;

		ps7_ocm_0: ps7-ocm@0xfffc0000 {
			compatible = "xlnx,ps7-ocm";
			reg = <0xfffc0000 0x40000>; /* 256k */
		};

		uart0: uart@e0000000 {
			compatible = "xlnx,ps7-uart-1.00.a";
			reg = <0xE0000000 0x1000>;
			interrupts = <0 27 0>;
			interrupt-parent = <&gic>;
		};
		
		slcr: slcr@f8000000 {
			compatible = "xlnx,zynq-slcr";
			reg = <0xF8000000 0x1000>;
			clocks {
				#address-cells = <1>;
				#size-cells = <0>;
				armpll: armpll {
					#clock-cells = <0>;
					clock-output-names = "armpll";
					clocks = <&ps_clk>;
					compatible = "xlnx,zynq-pll";
					lockbit = <0>;
					reg = < 0x100 0x110 0x10c >;
				} ;
				ddrpll: ddrpll {
					#clock-cells = <0>;
					clock-output-names = "ddrpll";
					clocks = <&ps_clk>;
					compatible = "xlnx,zynq-pll";
					lockbit = <1>;
					reg = < 0x104 0x114 0x10c >;
				} ;
				iopll: iopll {
					#clock-cells = <0>;
					clock-output-names = "iopll";
					clocks = <&ps_clk>;
					compatible = "xlnx,zynq-pll";
					lockbit = <2>;
					reg = < 0x108 0x118 0x10c >;
				} ;
				ps_clk: ps_clk {
					#clock-cells = <0>;
					clock-frequency = <33333333>;
					clock-output-names = "ps_clk";
					compatible = "fixed-clock";
				} ;
			} ;
		};

		timer@0xf8001000 {
			compatible = "xlnx,ps7-ttc-1.00.a";
			reg = <0xf8001000 0x1000>;
			interrupts = <0 10 4>,<0 11 4>,<0 12 4>;
			interrupt-parent = <&gic>;
		};

		timer@f8f00600 {
			compatible = "arm,cortex-a9-twd-timer";
			reg = <0xf8f00600 0x20>;
			interrupts = <1 13 0x0301>;
			interrupt-parent = <&gic>;
		};

		swdt@f8005000 {
			device_type = "watchdog";
			compatible = "xlnx,ps7-wdt-1.00.a";
			interrupts = <0 9 4>;
			interrupt-parent = <&gic>;
			reg = <0xf8005000 0x100>;
			reset = <0>;
			timeout = <10>;
		};

		scuwdt@f8f00620 {
			device_type = "watchdog";
			compatible = "arm,mpcore_wdt";
			reg = <0xf8f00620 0x20>;
			clock-frequency = <400000000>;
			reset = <1>;
		};

		eth0: eth@e000b000 {
			compatible = "xlnx,ps7-ethernet-1.00.a";
			reg = <0xe000b000 0x1000>;
			interrupts = <0 22 4>;
			interrupt-parent = <&gic>;
			phy-handle = <&phy0>;
			phy-mode = "rgmii-id";
			xlnx,slcr-div0-1000Mbps = <8>;
			xlnx,slcr-div0-100Mbps = <8>;
			xlnx,slcr-div0-10Mbps = <8>;
			xlnx,slcr-div1-1000Mbps = <1>;
			xlnx,slcr-div1-100Mbps = <5>;
			xlnx,slcr-div1-10Mbps = <50>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			mdio {
				#address-cells = <1>;
				#size-cells = <0>;
				phy0: phy@3 {
					compatible = "micrel,ksz9031";
					device_type = "ethernet-phy";
					reg = <0x3>;
				};
			};
		};
		
		eth1: eth@e000c000 {
			compatible = "xlnx,ps7-ethernet-1.00.a";
			reg = <0xe000c000 0x1000>;
			interrupts = <0 45 0>;
			interrupt-parent = <&gic>;
			phy-handle = <&phy1>;
			phy-mode = "";
			/*
			xlnx,slcr-div0-1000Mbps = <8>;
			xlnx,slcr-div0-100Mbps = <8>;
			xlnx,slcr-div0-10Mbps = <8>;
			xlnx,slcr-div1-1000Mbps = <1>;
			xlnx,slcr-div1-100Mbps = <5>;
			xlnx,slcr-div1-10Mbps = <50>;
			*/
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			mdio {
				#address-cells = <1>;
				#size-cells = <0>;
				phy1: phy@4 {
					compatible = "marvell,88e1118";
					device_type = "ethernet-phy";
					reg = <7>;
				};
			} ;
		};

		gpio@e000a000 {
			compatible = "xlnx,ps7-gpio-1.00.a";
			reg = <0xe000a000 0x1000>;
			interrupts = <0 20 4>;
			interrupt-parent = <&gic>;
		};

		i2c@e0004000 {
			compatible = "xlnx,ps7-i2c-1.00.a";
			reg = <0xe0004000 0x1000>;
			interrupts = <0x0 0x19 0x0>;
			interrupt-parent = <&gic>;
			bus-id = <0x0>;
			input-clk = <0x69f6bc7>;
			i2c-clk = <0x186a0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			
			board_eeprom@54 {
				compatible = "at,24c64";
				reg = <0x54>;
			};

			rtc@6F {
				compatible = "isl12022";
				reg = <0x6F>;
			}; 
			
		};

		smc@0xe000e000 {
			compatible = "xlnx,ps7-smc";
			reg = <0xe000e000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			nand@e1000000 {
				compatible = "xlnx,ps7-nand-1.00.a";
				reg = <0xe1000000 0x1000000>;
				xlnx,nand-width = <8>;
				/* timings in smc cycles count */
				xlnx,nand-cycle-t0 = <3>; /* tRC */
				xlnx,nand-cycle-t1 = <3>; /* tWC */
				xlnx,nand-cycle-t2 = <1>; /* tREA */
				xlnx,nand-cycle-t3 = <2>; /* tWP */
				xlnx,nand-cycle-t4 = <2>; /* tCLR */
				xlnx,nand-cycle-t5 = <2>; /* tAR */
				xlnx,nand-cycle-t6 = <3>; /* tRR */
				#address-cells = <1>;
				#size-cells = <1>;

				partition@0 {
					label = "boot-img";
					reg = <0x0 0x1000000>; /* 16MB for boot image */
				};
				
				partition@1 {
					label = "linux";
					reg = <0x1000000 0x0>; /* maximum size */
				};
			};
		};

		devcfg@f8007000 {
			compatible = "xlnx,ps7-dev-cfg-1.00.a";
			reg = <0xf8007000 0x100>;
			interrupts = <0x0 0x8 0x0>;
			interrupt-parent = <&gic>;
		};
		
		ps7_dma_s: ps7-dma@f8003000 {
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <4>;
			arm,primecell-periphid = <0x41330>;
			compatible = "xlnx,ps7-dma-1.00.a", "arm,primecell", "arm,pl330";
			interrupt-parent = <&gic>;
			interrupts = < 0 13 4 0 14 4 0 15 4 0 16 4 0 17 4 0 40 4 0 41 4 0 42 4 0 43 4 >;
			reg = < 0xf8003000 0x1000 >;
		} ;
	};
};
