{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619474893068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619474893068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 26 19:08:12 2021 " "Processing started: Mon Apr 26 19:08:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619474893068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474893068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula_Enderecamento -c Aula_Enderecamento " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula_Enderecamento -c Aula_Enderecamento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474893068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619474893581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_enderecamento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_enderecamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula_Enderecamento-RTL " "Found design unit 1: Aula_Enderecamento-RTL" {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906561 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula_Enderecamento " "Found entity 1: Aula_Enderecamento" {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906563 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906564 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906566 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906568 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906570 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906571 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceleds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaceleds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceLEDs-comportamento " "Found design unit 1: interfaceLEDs-comportamento" {  } { { "interfaceLEDs.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/interfaceLEDs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906573 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceLEDs " "Found entity 1: interfaceLEDs" {  } { { "interfaceLEDs.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/interfaceLEDs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacechaves.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacechaves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceCHAVES-comportamento " "Found design unit 1: interfaceCHAVES-comportamento" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/interfaceCHAVES.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906575 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceCHAVES " "Found entity 1: interfaceCHAVES" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/interfaceCHAVES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador2x4-comportamento " "Found design unit 1: decodificador2x4-comportamento" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificador2x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906577 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador2x4 " "Found entity 1: decodificador2x4" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificador2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906578 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorinstrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificadorinstrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificadorInstrucoes-comportamento " "Found design unit 1: decodificadorInstrucoes-comportamento" {  } { { "decodificadorInstrucoes.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificadorInstrucoes.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906580 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificadorInstrucoes " "Found entity 1: decodificadorInstrucoes" {  } { { "decodificadorInstrucoes.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/decodificadorInstrucoes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantesprocessador.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constantesprocessador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantesProcessador " "Found design unit 1: constantesProcessador" {  } { { "constantesProcessador.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/constantesProcessador.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906584 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-arch_name " "Found design unit 1: calculadora-arch_name" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906585 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador_Calculadora-arch_name " "Found design unit 1: Processador_Calculadora-arch_name" {  } { { "Processador_Calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Processador_Calculadora.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador_Calculadora " "Found entity 1: Processador_Calculadora" {  } { { "Processador_Calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Processador_Calculadora.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_Controle-arch_name " "Found design unit 1: Unidade_Controle-arch_name" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Unidade_Controle.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906589 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle " "Found entity 1: Unidade_Controle" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Unidade_Controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619474906589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619474906635 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "barramentoLeituraDados calculadora.vhd(23) " "Verilog HDL or VHDL warning at calculadora.vhd(23): object \"barramentoLeituraDados\" assigned a value but never read" {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619474906636 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "barramentoEscritaDados calculadora.vhd(23) " "VHDL Signal Declaration warning at calculadora.vhd(23): used implicit default value for signal \"barramentoEscritaDados\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474906636 "|calculadora"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habilitaBlocos calculadora.vhd(24) " "VHDL Signal Declaration warning at calculadora.vhd(24): used implicit default value for signal \"habilitaBlocos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "calculadora.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474906636 "|calculadora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador_Calculadora Processador_Calculadora:CPU " "Elaborating entity \"Processador_Calculadora\" for hierarchy \"Processador_Calculadora:CPU\"" {  } { { "calculadora.vhd" "CPU" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/calculadora.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474906652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aula_Enderecamento Processador_Calculadora:CPU\|Aula_Enderecamento:FD " "Elaborating entity \"Aula_Enderecamento\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\"" {  } { { "Processador_Calculadora.vhd" "FD" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Processador_Calculadora.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474906664 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saidaRegistradores Aula_Enderecamento.vhd(15) " "VHDL Signal Declaration warning at Aula_Enderecamento.vhd(15): used implicit default value for signal \"saidaRegistradores\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474906664 "|calculadora|Processador_Calculadora:CPU|Aula_Enderecamento:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "programCounter Aula_Enderecamento.vhd(16) " "VHDL Signal Declaration warning at Aula_Enderecamento.vhd(16): used implicit default value for signal \"programCounter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474906665 "|calculadora|Processador_Calculadora:CPU|Aula_Enderecamento:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opCode Aula_Enderecamento.vhd(17) " "VHDL Signal Declaration warning at Aula_Enderecamento.vhd(17): used implicit default value for signal \"opCode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474906665 "|calculadora|Processador_Calculadora:CPU|Aula_Enderecamento:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "barramentoEscritaDados Aula_Enderecamento.vhd(26) " "VHDL Signal Declaration warning at Aula_Enderecamento.vhd(26): used implicit default value for signal \"barramentoEscritaDados\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula_Enderecamento.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619474906665 "|calculadora|Processador_Calculadora:CPU|Aula_Enderecamento:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|ULA:ULA\"" {  } { { "Aula_Enderecamento.vhd" "ULA" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474906685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|memoriaRAM:RAM\"" {  } { { "Aula_Enderecamento.vhd" "RAM" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474906700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|muxGenerico2x1:MUX_proxPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|muxGenerico2x1:MUX_proxPC\"" {  } { { "Aula_Enderecamento.vhd" "MUX_proxPC" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474906702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|somaConstante:incremento " "Elaborating entity \"somaConstante\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|somaConstante:incremento\"" {  } { { "Aula_Enderecamento.vhd" "incremento" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474906703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|memoriaROM:ROM\"" {  } { { "Aula_Enderecamento.vhd" "ROM" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474906706 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000000000010000000\" 19 16 memoriaROM.vhd(22) " "VHDL Expression error at memoriaROM.vhd(22): expression \"\"0000000000010000000\"\" has 19 elements ; expected 16 elements." {  } { { "memoriaROM.vhd" "" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/memoriaROM.vhd" 22 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1619474906707 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|memoriaROM:ROM " "Can't elaborate user hierarchy \"Processador_Calculadora:CPU\|Aula_Enderecamento:FD\|memoriaROM:ROM\"" {  } { { "Aula_Enderecamento.vhd" "ROM" { Text "C:/Users/55129/Documents/7semestre/descomp/aula6/v2/Aula_Enderecamento_v2021s1 (1)_restored/Aula_Enderecamento.vhd" 67 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619474906708 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619474906851 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 26 19:08:26 2021 " "Processing ended: Mon Apr 26 19:08:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619474906851 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619474906851 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619474906851 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619474906851 ""}
