{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494493052927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494493052933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 16:57:32 2017 " "Processing started: Thu May 11 16:57:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494493052933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493052933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUSIC-BUZZER -c MUSIC-BUZZER " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUSIC-BUZZER -c MUSIC-BUZZER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493052933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494493053284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494493053284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file music_buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUSIC_BUZZER-BEHAV " "Found design unit 1: MUSIC_BUZZER-BEHAV" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493064264 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUSIC_BUZZER " "Found entity 1: MUSIC_BUZZER" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493064264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493064264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_data_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file music_data_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 music_data_rom-SYN " "Found design unit 1: music_data_rom-SYN" {  } { { "MUSIC_DATA_ROM.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_DATA_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493064266 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUSIC_DATA_ROM " "Found entity 1: MUSIC_DATA_ROM" {  } { { "MUSIC_DATA_ROM.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_DATA_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493064266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493064266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUSIC_BUZZER " "Elaborating entity \"MUSIC_BUZZER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494493064300 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_BASS_DO MUSIC_BUZZER.vhd(328) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(328): signal \"OUTPUT_BASS_DO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_BASS_RE MUSIC_BUZZER.vhd(329) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(329): signal \"OUTPUT_BASS_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_BASS_MI MUSIC_BUZZER.vhd(330) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(330): signal \"OUTPUT_BASS_MI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_BASS_FA MUSIC_BUZZER.vhd(331) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(331): signal \"OUTPUT_BASS_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_BASS_SO MUSIC_BUZZER.vhd(332) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(332): signal \"OUTPUT_BASS_SO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_BASS_LA MUSIC_BUZZER.vhd(333) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(333): signal \"OUTPUT_BASS_LA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_BASS_XI MUSIC_BUZZER.vhd(334) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(334): signal \"OUTPUT_BASS_XI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_ALTO_DO MUSIC_BUZZER.vhd(335) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(335): signal \"OUTPUT_ALTO_DO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_ALTO_RE MUSIC_BUZZER.vhd(336) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(336): signal \"OUTPUT_ALTO_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_ALTO_MI MUSIC_BUZZER.vhd(337) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(337): signal \"OUTPUT_ALTO_MI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_ALTO_FA MUSIC_BUZZER.vhd(338) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(338): signal \"OUTPUT_ALTO_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_ALTO_SO MUSIC_BUZZER.vhd(339) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(339): signal \"OUTPUT_ALTO_SO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064308 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_ALTO_LA MUSIC_BUZZER.vhd(340) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(340): signal \"OUTPUT_ALTO_LA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064309 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_ALTO_XI MUSIC_BUZZER.vhd(341) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(341): signal \"OUTPUT_ALTO_XI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064309 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_TREBLE_DO MUSIC_BUZZER.vhd(342) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(342): signal \"OUTPUT_TREBLE_DO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064309 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_TREBLE_RE MUSIC_BUZZER.vhd(343) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(343): signal \"OUTPUT_TREBLE_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064309 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_TREBLE_MI MUSIC_BUZZER.vhd(344) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(344): signal \"OUTPUT_TREBLE_MI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064309 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_TREBLE_FA MUSIC_BUZZER.vhd(345) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(345): signal \"OUTPUT_TREBLE_FA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064309 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_TREBLE_SO MUSIC_BUZZER.vhd(346) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(346): signal \"OUTPUT_TREBLE_SO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064309 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_TREBLE_LA MUSIC_BUZZER.vhd(347) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(347): signal \"OUTPUT_TREBLE_LA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064309 "|MUSIC_BUZZER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUT_TREBLE_XI MUSIC_BUZZER.vhd(348) " "VHDL Process Statement warning at MUSIC_BUZZER.vhd(348): signal \"OUTPUT_TREBLE_XI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUSIC_BUZZER.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494493064309 "|MUSIC_BUZZER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUSIC_DATA_ROM MUSIC_DATA_ROM:ROM " "Elaborating entity \"MUSIC_DATA_ROM\" for hierarchy \"MUSIC_DATA_ROM:ROM\"" {  } { { "MUSIC_BUZZER.vhd" "ROM" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_BUZZER.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493064376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "MUSIC_DATA_ROM.vhd" "altsyncram_component" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_DATA_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493064430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "MUSIC_DATA_ROM.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_DATA_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493064448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MUSIC_DATA.mif " "Parameter \"init_file\" = \"MUSIC_DATA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064448 ""}  } { { "MUSIC_DATA_ROM.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/MUSIC_DATA_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494493064448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6cu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6cu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6cu3 " "Found entity 1: altsyncram_6cu3" {  } { { "db/altsyncram_6cu3.tdf" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/altsyncram_6cu3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493064489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493064489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6cu3 MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated " "Elaborating entity \"altsyncram_6cu3\" for hierarchy \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493064490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9uu2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9uu2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9uu2 " "Found entity 1: altsyncram_9uu2" {  } { { "db/altsyncram_9uu2.tdf" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/altsyncram_9uu2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493064548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493064548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9uu2 MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|altsyncram_9uu2:altsyncram1 " "Elaborating entity \"altsyncram_9uu2\" for hierarchy \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|altsyncram_9uu2:altsyncram1\"" {  } { { "db/altsyncram_6cu3.tdf" "altsyncram1" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/altsyncram_6cu3.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493064548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6cu3.tdf" "mgl_prim2" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/altsyncram_6cu3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493064743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6cu3.tdf" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/altsyncram_6cu3.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493064765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000 " "Parameter \"CVALUE\" = \"000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928816 " "Parameter \"NODE_NAME\" = \"1380928816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494493064765 ""}  } { { "db/altsyncram_6cu3.tdf" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/altsyncram_6cu3.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494493064765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493064939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493065121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MUSIC_DATA_ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_6cu3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493065289 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1494493065610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.05.11.16:57:50 Progress: Loading sld51b63651/alt_sld_fab_wrapper_hw.tcl " "2017.05.11.16:57:50 Progress: Loading sld51b63651/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493070328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493073046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493073213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493075295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493075450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493075609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493075782 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493075790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493075801 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1494493076487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld51b63651/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld51b63651/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld51b63651/alt_sld_fab.v" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/ip/sld51b63651/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493076806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493076806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493076926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493076926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493076928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493076928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493077029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493077029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493077154 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493077154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493077154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Develop/FPGA/Project/MUSIC-BUZZER/db/ip/sld51b63651/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494493077262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493077262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493079964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494493082367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494493082367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1150 " "Implemented 1150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494493082510 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494493082510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1134 " "Implemented 1134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494493082510 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1494493082510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494493082510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494493082547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 16:58:02 2017 " "Processing ended: Thu May 11 16:58:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494493082547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494493082547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494493082547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494493082547 ""}
