#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18f8de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18d5160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x191f070 .functor NOT 1, L_0x1921c70, C4<0>, C4<0>, C4<0>;
L_0x1921a00 .functor XOR 5, L_0x19218c0, L_0x1921960, C4<00000>, C4<00000>;
L_0x1921b60 .functor XOR 5, L_0x1921a00, L_0x1921ac0, C4<00000>, C4<00000>;
v0x191e3f0_0 .net *"_ivl_10", 4 0, L_0x1921ac0;  1 drivers
v0x191e4f0_0 .net *"_ivl_12", 4 0, L_0x1921b60;  1 drivers
v0x191e5d0_0 .net *"_ivl_2", 4 0, L_0x1921820;  1 drivers
v0x191e690_0 .net *"_ivl_4", 4 0, L_0x19218c0;  1 drivers
v0x191e770_0 .net *"_ivl_6", 4 0, L_0x1921960;  1 drivers
v0x191e8a0_0 .net *"_ivl_8", 4 0, L_0x1921a00;  1 drivers
v0x191e980_0 .var "clk", 0 0;
v0x191ea20_0 .var/2u "stats1", 159 0;
v0x191eae0_0 .var/2u "strobe", 0 0;
v0x191ec30_0 .net "sum_dut", 4 0, L_0x1921640;  1 drivers
v0x191ecf0_0 .net "sum_ref", 4 0, L_0x191f3e0;  1 drivers
v0x191ed90_0 .net "tb_match", 0 0, L_0x1921c70;  1 drivers
v0x191ee30_0 .net "tb_mismatch", 0 0, L_0x191f070;  1 drivers
v0x191eef0_0 .net "x", 3 0, v0x191a840_0;  1 drivers
v0x191efb0_0 .net "y", 3 0, v0x191a900_0;  1 drivers
L_0x1921820 .concat [ 5 0 0 0], L_0x191f3e0;
L_0x19218c0 .concat [ 5 0 0 0], L_0x191f3e0;
L_0x1921960 .concat [ 5 0 0 0], L_0x1921640;
L_0x1921ac0 .concat [ 5 0 0 0], L_0x191f3e0;
L_0x1921c70 .cmp/eeq 5, L_0x1921820, L_0x1921b60;
S_0x18ded10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x18d5160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x18e4950_0 .net *"_ivl_0", 4 0, L_0x191f100;  1 drivers
L_0x7fbe78846018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18e20e0_0 .net *"_ivl_3", 0 0, L_0x7fbe78846018;  1 drivers
v0x18df840_0 .net *"_ivl_4", 4 0, L_0x191f260;  1 drivers
L_0x7fbe78846060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x191a0f0_0 .net *"_ivl_7", 0 0, L_0x7fbe78846060;  1 drivers
v0x191a1d0_0 .net "sum", 4 0, L_0x191f3e0;  alias, 1 drivers
v0x191a300_0 .net "x", 3 0, v0x191a840_0;  alias, 1 drivers
v0x191a3e0_0 .net "y", 3 0, v0x191a900_0;  alias, 1 drivers
L_0x191f100 .concat [ 4 1 0 0], v0x191a840_0, L_0x7fbe78846018;
L_0x191f260 .concat [ 4 1 0 0], v0x191a900_0, L_0x7fbe78846060;
L_0x191f3e0 .arith/sum 5, L_0x191f100, L_0x191f260;
S_0x191a540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x18d5160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x191a760_0 .net "clk", 0 0, v0x191e980_0;  1 drivers
v0x191a840_0 .var "x", 3 0;
v0x191a900_0 .var "y", 3 0;
E_0x18e8650/0 .event negedge, v0x191a760_0;
E_0x18e8650/1 .event posedge, v0x191a760_0;
E_0x18e8650 .event/or E_0x18e8650/0, E_0x18e8650/1;
S_0x191a9e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x18d5160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x191dba0_0 .net "c1", 0 0, L_0x191fa40;  1 drivers
v0x191dc60_0 .net "c2", 0 0, L_0x1920230;  1 drivers
v0x191dd70_0 .net "c3", 0 0, L_0x1920a10;  1 drivers
v0x191de60_0 .net "sum", 4 0, L_0x1921640;  alias, 1 drivers
v0x191df00_0 .net "x", 3 0, v0x191a840_0;  alias, 1 drivers
v0x191e060_0 .net "y", 3 0, v0x191a900_0;  alias, 1 drivers
L_0x191fb50 .part v0x191a840_0, 0, 1;
L_0x191fc80 .part v0x191a900_0, 0, 1;
L_0x1920340 .part v0x191a840_0, 1, 1;
L_0x1920470 .part v0x191a900_0, 1, 1;
L_0x1920b20 .part v0x191a840_0, 2, 1;
L_0x1920c50 .part v0x191a900_0, 2, 1;
L_0x1921310 .part v0x191a840_0, 3, 1;
L_0x1921440 .part v0x191a900_0, 3, 1;
LS_0x1921640_0_0 .concat8 [ 1 1 1 1], L_0x191f590, L_0x191feb0, L_0x1920640, L_0x1920e30;
LS_0x1921640_0_4 .concat8 [ 1 0 0 0], L_0x1921200;
L_0x1921640 .concat8 [ 4 1 0 0], LS_0x1921640_0_0, LS_0x1921640_0_4;
S_0x191abc0 .scope module, "u0" "full_adder" 4 9, 4 42 0, S_0x191a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x191f480 .functor XOR 1, L_0x191fb50, L_0x191fc80, C4<0>, C4<0>;
L_0x7fbe788460a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x191f590 .functor XOR 1, L_0x191f480, L_0x7fbe788460a8, C4<0>, C4<0>;
L_0x191f650 .functor AND 1, L_0x191fb50, L_0x191fc80, C4<1>, C4<1>;
L_0x191f790 .functor AND 1, L_0x191fb50, L_0x7fbe788460a8, C4<1>, C4<1>;
L_0x191f880 .functor OR 1, L_0x191f650, L_0x191f790, C4<0>, C4<0>;
L_0x191f990 .functor AND 1, L_0x191fc80, L_0x7fbe788460a8, C4<1>, C4<1>;
L_0x191fa40 .functor OR 1, L_0x191f880, L_0x191f990, C4<0>, C4<0>;
v0x191ae50_0 .net *"_ivl_0", 0 0, L_0x191f480;  1 drivers
v0x191af50_0 .net *"_ivl_10", 0 0, L_0x191f990;  1 drivers
v0x191b030_0 .net *"_ivl_4", 0 0, L_0x191f650;  1 drivers
v0x191b120_0 .net *"_ivl_6", 0 0, L_0x191f790;  1 drivers
v0x191b200_0 .net *"_ivl_8", 0 0, L_0x191f880;  1 drivers
v0x191b330_0 .net "a", 0 0, L_0x191fb50;  1 drivers
v0x191b3f0_0 .net "b", 0 0, L_0x191fc80;  1 drivers
v0x191b4b0_0 .net "cin", 0 0, L_0x7fbe788460a8;  1 drivers
v0x191b570_0 .net "cout", 0 0, L_0x191fa40;  alias, 1 drivers
v0x191b630_0 .net "sum", 0 0, L_0x191f590;  1 drivers
S_0x191b790 .scope module, "u1" "full_adder" 4 17, 4 42 0, S_0x191a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x191fe40 .functor XOR 1, L_0x1920340, L_0x1920470, C4<0>, C4<0>;
L_0x191feb0 .functor XOR 1, L_0x191fe40, L_0x191fa40, C4<0>, C4<0>;
L_0x191ffb0 .functor AND 1, L_0x1920340, L_0x1920470, C4<1>, C4<1>;
L_0x1920020 .functor AND 1, L_0x1920340, L_0x191fa40, C4<1>, C4<1>;
L_0x19200c0 .functor OR 1, L_0x191ffb0, L_0x1920020, C4<0>, C4<0>;
L_0x1920180 .functor AND 1, L_0x1920470, L_0x191fa40, C4<1>, C4<1>;
L_0x1920230 .functor OR 1, L_0x19200c0, L_0x1920180, C4<0>, C4<0>;
v0x191b9f0_0 .net *"_ivl_0", 0 0, L_0x191fe40;  1 drivers
v0x191bad0_0 .net *"_ivl_10", 0 0, L_0x1920180;  1 drivers
v0x191bbb0_0 .net *"_ivl_4", 0 0, L_0x191ffb0;  1 drivers
v0x191bca0_0 .net *"_ivl_6", 0 0, L_0x1920020;  1 drivers
v0x191bd80_0 .net *"_ivl_8", 0 0, L_0x19200c0;  1 drivers
v0x191beb0_0 .net "a", 0 0, L_0x1920340;  1 drivers
v0x191bf70_0 .net "b", 0 0, L_0x1920470;  1 drivers
v0x191c030_0 .net "cin", 0 0, L_0x191fa40;  alias, 1 drivers
v0x191c0d0_0 .net "cout", 0 0, L_0x1920230;  alias, 1 drivers
v0x191c200_0 .net "sum", 0 0, L_0x191feb0;  1 drivers
S_0x191c390 .scope module, "u2" "full_adder" 4 25, 4 42 0, S_0x191a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x19205d0 .functor XOR 1, L_0x1920b20, L_0x1920c50, C4<0>, C4<0>;
L_0x1920640 .functor XOR 1, L_0x19205d0, L_0x1920230, C4<0>, C4<0>;
L_0x1920740 .functor AND 1, L_0x1920b20, L_0x1920c50, C4<1>, C4<1>;
L_0x19207b0 .functor AND 1, L_0x1920b20, L_0x1920230, C4<1>, C4<1>;
L_0x1920850 .functor OR 1, L_0x1920740, L_0x19207b0, C4<0>, C4<0>;
L_0x1920960 .functor AND 1, L_0x1920c50, L_0x1920230, C4<1>, C4<1>;
L_0x1920a10 .functor OR 1, L_0x1920850, L_0x1920960, C4<0>, C4<0>;
v0x191c600_0 .net *"_ivl_0", 0 0, L_0x19205d0;  1 drivers
v0x191c6e0_0 .net *"_ivl_10", 0 0, L_0x1920960;  1 drivers
v0x191c7c0_0 .net *"_ivl_4", 0 0, L_0x1920740;  1 drivers
v0x191c8b0_0 .net *"_ivl_6", 0 0, L_0x19207b0;  1 drivers
v0x191c990_0 .net *"_ivl_8", 0 0, L_0x1920850;  1 drivers
v0x191cac0_0 .net "a", 0 0, L_0x1920b20;  1 drivers
v0x191cb80_0 .net "b", 0 0, L_0x1920c50;  1 drivers
v0x191cc40_0 .net "cin", 0 0, L_0x1920230;  alias, 1 drivers
v0x191cce0_0 .net "cout", 0 0, L_0x1920a10;  alias, 1 drivers
v0x191ce10_0 .net "sum", 0 0, L_0x1920640;  1 drivers
S_0x191cfa0 .scope module, "u3" "full_adder" 4 33, 4 42 0, S_0x191a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1920dc0 .functor XOR 1, L_0x1921310, L_0x1921440, C4<0>, C4<0>;
L_0x1920e30 .functor XOR 1, L_0x1920dc0, L_0x1920a10, C4<0>, C4<0>;
L_0x1920f30 .functor AND 1, L_0x1921310, L_0x1921440, C4<1>, C4<1>;
L_0x1920fa0 .functor AND 1, L_0x1921310, L_0x1920a10, C4<1>, C4<1>;
L_0x1921040 .functor OR 1, L_0x1920f30, L_0x1920fa0, C4<0>, C4<0>;
L_0x1921150 .functor AND 1, L_0x1921440, L_0x1920a10, C4<1>, C4<1>;
L_0x1921200 .functor OR 1, L_0x1921040, L_0x1921150, C4<0>, C4<0>;
v0x191d1e0_0 .net *"_ivl_0", 0 0, L_0x1920dc0;  1 drivers
v0x191d2e0_0 .net *"_ivl_10", 0 0, L_0x1921150;  1 drivers
v0x191d3c0_0 .net *"_ivl_4", 0 0, L_0x1920f30;  1 drivers
v0x191d4b0_0 .net *"_ivl_6", 0 0, L_0x1920fa0;  1 drivers
v0x191d590_0 .net *"_ivl_8", 0 0, L_0x1921040;  1 drivers
v0x191d6c0_0 .net "a", 0 0, L_0x1921310;  1 drivers
v0x191d780_0 .net "b", 0 0, L_0x1921440;  1 drivers
v0x191d840_0 .net "cin", 0 0, L_0x1920a10;  alias, 1 drivers
v0x191d8e0_0 .net "cout", 0 0, L_0x1921200;  1 drivers
v0x191da10_0 .net "sum", 0 0, L_0x1920e30;  1 drivers
S_0x191e1f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x18d5160;
 .timescale -12 -12;
E_0x18e8b00 .event anyedge, v0x191eae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x191eae0_0;
    %nor/r;
    %assign/vec4 v0x191eae0_0, 0;
    %wait E_0x18e8b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x191a540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18e8650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x191a900_0, 0;
    %assign/vec4 v0x191a840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18d5160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x191eae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x18d5160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x191e980_0;
    %inv;
    %store/vec4 v0x191e980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x18d5160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x191a760_0, v0x191ee30_0, v0x191eef0_0, v0x191efb0_0, v0x191ecf0_0, v0x191ec30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x18d5160;
T_5 ;
    %load/vec4 v0x191ea20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x191ea20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x191ea20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x191ea20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x191ea20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x191ea20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x191ea20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x18d5160;
T_6 ;
    %wait E_0x18e8650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x191ea20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191ea20_0, 4, 32;
    %load/vec4 v0x191ed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x191ea20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191ea20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x191ea20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191ea20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x191ecf0_0;
    %load/vec4 v0x191ecf0_0;
    %load/vec4 v0x191ec30_0;
    %xor;
    %load/vec4 v0x191ecf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x191ea20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191ea20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x191ea20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x191ea20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/m2014_q4j/iter0/response10/top_module.sv";
