Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 18 22:41:44 2024
| Host         : Petrichor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          2           
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.678        0.000                      0                 4754        0.059        0.000                      0                 4754        3.000        0.000                       0                  1361  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.087        0.000                      0                  191        0.248        0.000                      0                  191        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout2          37.582        0.000                      0                   20        0.283        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          33.163        0.000                      0                 3503        0.059        0.000                      0                 3503       48.870        0.000                       0                  1245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.835        0.000                      0                   17        0.270        0.000                      0                   17  
sys_clk_pin   clkout3             5.678        0.000                      0                   11        0.229        0.000                      0                   11  
clkout2       clkout3            16.116        0.000                      0                    2        1.025        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 91.939        0.000                      0                 1024        0.198        0.000                      0                 1024  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clkfbout                    
(none)        clkout2                     
(none)        clkout3                     
(none)        sys_clk_pin                 
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.716ns (21.473%)  route 2.618ns (78.527%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     4.586    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.778    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.105     5.883 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.243    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.348 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.158    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.127     7.285 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.636     7.921    uart_tx_ctrl/bitTmr
    SLICE_X59Y54         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism              0.244    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X59Y54         FDRE (Setup_fdre_C_R)       -0.515    14.008    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.716ns (21.473%)  route 2.618ns (78.527%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     4.586    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.778    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.105     5.883 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.243    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.348 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.158    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.127     7.285 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.636     7.921    uart_tx_ctrl/bitTmr
    SLICE_X59Y54         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism              0.244    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X59Y54         FDRE (Setup_fdre_C_R)       -0.515    14.008    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.716ns (21.741%)  route 2.577ns (78.259%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     4.586    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.778    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.105     5.883 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.243    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.348 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.158    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.127     7.285 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.595     7.880    uart_tx_ctrl/bitTmr
    SLICE_X59Y51         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/C
                         clock pessimism              0.244    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X59Y51         FDRE (Setup_fdre_C_R)       -0.515    14.008    uart_tx_ctrl/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.716ns (21.741%)  route 2.577ns (78.259%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     4.586    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.778    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.105     5.883 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.243    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.348 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.158    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.127     7.285 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.595     7.880    uart_tx_ctrl/bitTmr
    SLICE_X59Y51         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/C
                         clock pessimism              0.244    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X59Y51         FDRE (Setup_fdre_C_R)       -0.515    14.008    uart_tx_ctrl/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.716ns (21.741%)  route 2.577ns (78.259%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     4.586    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.778    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.105     5.883 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.243    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.348 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.158    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.127     7.285 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.595     7.880    uart_tx_ctrl/bitTmr
    SLICE_X59Y51         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/C
                         clock pessimism              0.244    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X59Y51         FDRE (Setup_fdre_C_R)       -0.515    14.008    uart_tx_ctrl/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.716ns (21.741%)  route 2.577ns (78.259%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     4.586    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.778    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.105     5.883 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.243    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.348 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.158    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.127     7.285 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.595     7.880    uart_tx_ctrl/bitTmr
    SLICE_X59Y51         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
                         clock pessimism              0.244    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X59Y51         FDRE (Setup_fdre_C_R)       -0.515    14.008    uart_tx_ctrl/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.716ns (21.663%)  route 2.589ns (78.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     4.586    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.778    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.105     5.883 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.243    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.348 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.158    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.127     7.285 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.607     7.892    uart_tx_ctrl/bitTmr
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
                         clock pessimism              0.272    14.586    
                         clock uncertainty           -0.035    14.551    
    SLICE_X59Y52         FDRE (Setup_fdre_C_R)       -0.515    14.036    uart_tx_ctrl/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.036    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.716ns (21.663%)  route 2.589ns (78.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     4.586    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.778    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.105     5.883 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.243    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.348 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.158    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.127     7.285 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.607     7.892    uart_tx_ctrl/bitTmr
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[5]/C
                         clock pessimism              0.272    14.586    
                         clock uncertainty           -0.035    14.551    
    SLICE_X59Y52         FDRE (Setup_fdre_C_R)       -0.515    14.036    uart_tx_ctrl/bitTmr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.036    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.716ns (21.663%)  route 2.589ns (78.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     4.586    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.778    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.105     5.883 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.243    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.348 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.158    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.127     7.285 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.607     7.892    uart_tx_ctrl/bitTmr
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[6]/C
                         clock pessimism              0.272    14.586    
                         clock uncertainty           -0.035    14.551    
    SLICE_X59Y52         FDRE (Setup_fdre_C_R)       -0.515    14.036    uart_tx_ctrl/bitTmr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.036    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.716ns (21.663%)  route 2.589ns (78.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     4.586    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  uart_tx_ctrl/bitTmr_reg[4]/Q
                         net (fo=2, routed)           0.812     5.778    uart_tx_ctrl/bitTmr_reg[4]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.105     5.883 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.361     6.243    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.105     6.348 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.810     7.158    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.127     7.285 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.607     7.892    uart_tx_ctrl/bitTmr
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
                         clock pessimism              0.272    14.586    
                         clock uncertainty           -0.035    14.551    
    SLICE_X59Y52         FDRE (Setup_fdre_C_R)       -0.515    14.036    uart_tx_ctrl/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.036    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  6.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.314%)  route 0.174ns (45.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  CLK_GEN/led_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  CLK_GEN/led_counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.821    CLK_GEN/led_counter[0]
    SLICE_X50Y91         LUT1 (Prop_lut1_I0_O)        0.043     1.864 r  CLK_GEN/led_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    CLK_GEN/p_1_in[0]
    SLICE_X50Y91         FDRE                                         r  CLK_GEN/led_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  CLK_GEN/led_counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.133     1.616    CLK_GEN/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/txData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.254ns (72.113%)  route 0.098ns (27.887%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  uart_tx_ctrl/txData_reg[2]/Q
                         net (fo=1, routed)           0.048     1.701    uart_tx_ctrl/txData[2]
    SLICE_X67Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.746 r  uart_tx_ctrl/txBit_i_5/O
                         net (fo=1, routed)           0.050     1.796    uart_tx_ctrl/txBit_i_5_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.841    uart_tx_ctrl/txBit_i_3_n_0
    SLICE_X67Y52         FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y52         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.504     1.501    
    SLICE_X67Y52         FDSE (Hold_fdse_C_D)         0.091     1.592    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[12]/Q
                         net (fo=2, routed)           0.115     1.740    CLK_GEN/led_counter[12]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  CLK_GEN/led_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.848    CLK_GEN/p_1_in[12]
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.115     1.740    CLK_GEN/led_counter[16]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  CLK_GEN/led_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.848    CLK_GEN/p_1_in[16]
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.115     1.740    CLK_GEN/led_counter[24]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.848    CLK_GEN/p_1_in[24]
    SLICE_X51Y96         FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.115     1.742    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  uart_tx_ctrl/bitTmr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    uart_tx_ctrl/bitTmr_reg[4]_i_1_n_4
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.838     2.003    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.105     1.591    uart_tx_ctrl/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[28]/Q
                         net (fo=2, routed)           0.115     1.741    CLK_GEN/led_counter[28]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.849    CLK_GEN/p_1_in[28]
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y53         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.115     1.742    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_4
    SLICE_X59Y53         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y53         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X59Y53         FDRE (Hold_fdre_C_D)         0.105     1.590    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.118     1.743    CLK_GEN/led_counter[20]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  CLK_GEN/led_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.851    CLK_GEN/p_1_in[20]
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[4]/Q
                         net (fo=2, routed)           0.118     1.742    CLK_GEN/led_counter[4]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  CLK_GEN/led_counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.850    CLK_GEN/p_1_in[4]
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y91     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y93     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y93     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y93     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y91     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y91     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y93     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y93     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y93     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y93     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y91     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y91     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y93     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y93     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y93     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y93     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       37.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.582ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 1.385ns (58.695%)  route 0.975ns (41.305%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 44.391 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.019 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.019    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    44.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.243    44.633    
                         clock uncertainty           -0.091    44.542    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    44.601    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         44.601    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                 37.582    

Slack (MET) :             37.587ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.380ns (58.608%)  route 0.975ns (41.392%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 44.391 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.014 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.014    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    44.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.243    44.633    
                         clock uncertainty           -0.091    44.542    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    44.601    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         44.601    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                 37.587    

Slack (MET) :             37.594ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.399ns (58.939%)  route 0.975ns (41.061%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 44.392 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.852 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.033 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.033    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.338    44.392    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.268    44.659    
                         clock uncertainty           -0.091    44.568    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.059    44.627    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         44.627    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                 37.594    

Slack (MET) :             37.630ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.350ns (58.074%)  route 0.975ns (41.927%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 44.392 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.852 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.984 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     6.984    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.338    44.392    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.268    44.659    
                         clock uncertainty           -0.091    44.568    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.046    44.614    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         44.614    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                 37.630    

Slack (MET) :             37.647ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.320ns (57.525%)  route 0.975ns (42.475%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 44.391 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.954 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.954    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    44.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.243    44.633    
                         clock uncertainty           -0.091    44.542    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    44.601    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         44.601    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                 37.647    

Slack (MET) :             37.666ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 1.301ns (57.171%)  route 0.975ns (42.829%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 44.391 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.935 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.935    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    44.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.243    44.633    
                         clock uncertainty           -0.091    44.542    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    44.601    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         44.601    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                 37.666    

Slack (MET) :             37.678ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 1.287ns (56.906%)  route 0.975ns (43.094%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.921 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.921    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 37.678    

Slack (MET) :             37.683ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.282ns (56.810%)  route 0.975ns (43.190%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.916 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.916    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                 37.683    

Slack (MET) :             37.743ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.222ns (55.630%)  route 0.975ns (44.370%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.856 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.856    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                 37.743    

Slack (MET) :             37.762ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 1.203ns (55.243%)  route 0.975ns (44.757%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.837 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.837    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                 37.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.249ns (62.045%)  route 0.152ns (37.955%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.152     1.809    BTN_SCAN/p_0_in
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.854    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.917 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.633    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.160     1.814    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.859    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.863     2.030    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.160     1.814    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.859    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.160     1.812    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.920 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.820%)  route 0.148ns (51.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.148     1.804    BTN_SCAN/p_0_in
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDRE (Hold_fdre_C_CE)       -0.039     1.489    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.166     1.821    BTN_SCAN/clk_count_reg_n_0_[12]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.866 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.866    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.936 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.166     1.818    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.863    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.166     1.820    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.865    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.166     1.820    BTN_SCAN/clk_count_reg_n_0_[8]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.865    BTN_SCAN/clk_count[8]_i_5_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.863     2.030    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.166     1.822    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.867 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.867    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.937 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.937    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.865     2.032    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y4    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       33.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.163ns  (required time - arrival time)
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.657ns  (logic 2.795ns (17.852%)  route 12.862ns (82.148%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.497ns = ( 56.497 - 50.000 ) 
    Source Clock Delay      (SCD):    7.295ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 r  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 r  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 r  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 r  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 r  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 r  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 r  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 f  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.126    21.273    core/mem/d_mem/Hexs[31]_i_6_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.105    21.378 r  core/mem/d_mem/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.573    22.952    core/mem/d_mem/data_reg_0_255_11_11/WE
    SLICE_X34Y62         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.730 r  BTN_SCAN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.268    56.497    core/mem/d_mem/data_reg_0_255_11_11/WCLK
    SLICE_X34Y62         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_A/CLK
                         clock pessimism              0.160    56.656    
                         clock uncertainty           -0.106    56.550    
    SLICE_X34Y62         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    56.115    core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         56.115    
                         arrival time                         -22.952    
  -------------------------------------------------------------------
                         slack                                 33.163    

Slack (MET) :             33.163ns  (required time - arrival time)
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.657ns  (logic 2.795ns (17.852%)  route 12.862ns (82.148%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.497ns = ( 56.497 - 50.000 ) 
    Source Clock Delay      (SCD):    7.295ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 r  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 r  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 r  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 r  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 r  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 r  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 r  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 f  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.126    21.273    core/mem/d_mem/Hexs[31]_i_6_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.105    21.378 r  core/mem/d_mem/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.573    22.952    core/mem/d_mem/data_reg_0_255_11_11/WE
    SLICE_X34Y62         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.730 r  BTN_SCAN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.268    56.497    core/mem/d_mem/data_reg_0_255_11_11/WCLK
    SLICE_X34Y62         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_B/CLK
                         clock pessimism              0.160    56.656    
                         clock uncertainty           -0.106    56.550    
    SLICE_X34Y62         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    56.115    core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         56.115    
                         arrival time                         -22.952    
  -------------------------------------------------------------------
                         slack                                 33.163    

Slack (MET) :             33.163ns  (required time - arrival time)
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.657ns  (logic 2.795ns (17.852%)  route 12.862ns (82.148%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.497ns = ( 56.497 - 50.000 ) 
    Source Clock Delay      (SCD):    7.295ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 r  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 r  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 r  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 r  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 r  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 r  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 r  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 f  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.126    21.273    core/mem/d_mem/Hexs[31]_i_6_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.105    21.378 r  core/mem/d_mem/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.573    22.952    core/mem/d_mem/data_reg_0_255_11_11/WE
    SLICE_X34Y62         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.730 r  BTN_SCAN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.268    56.497    core/mem/d_mem/data_reg_0_255_11_11/WCLK
    SLICE_X34Y62         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_C/CLK
                         clock pessimism              0.160    56.656    
                         clock uncertainty           -0.106    56.550    
    SLICE_X34Y62         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    56.115    core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         56.115    
                         arrival time                         -22.952    
  -------------------------------------------------------------------
                         slack                                 33.163    

Slack (MET) :             33.163ns  (required time - arrival time)
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.657ns  (logic 2.795ns (17.852%)  route 12.862ns (82.148%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.497ns = ( 56.497 - 50.000 ) 
    Source Clock Delay      (SCD):    7.295ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 r  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 r  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 r  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 r  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 r  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 r  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 r  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 f  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.126    21.273    core/mem/d_mem/Hexs[31]_i_6_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.105    21.378 r  core/mem/d_mem/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.573    22.952    core/mem/d_mem/data_reg_0_255_11_11/WE
    SLICE_X34Y62         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.730 r  BTN_SCAN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.268    56.497    core/mem/d_mem/data_reg_0_255_11_11/WCLK
    SLICE_X34Y62         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_D/CLK
                         clock pessimism              0.160    56.656    
                         clock uncertainty           -0.106    56.550    
    SLICE_X34Y62         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    56.115    core/mem/d_mem/data_reg_0_255_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         56.115    
                         arrival time                         -22.952    
  -------------------------------------------------------------------
                         slack                                 33.163    

Slack (MET) :             33.549ns  (required time - arrival time)
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.269ns  (logic 2.795ns (18.305%)  route 12.474ns (81.695%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 56.495 - 50.000 ) 
    Source Clock Delay      (SCD):    7.295ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 r  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 r  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 r  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 r  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 r  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 r  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 r  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 f  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.126    21.273    core/mem/d_mem/Hexs[31]_i_6_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.105    21.378 r  core/mem/d_mem/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.186    22.564    core/mem/d_mem/data_reg_0_255_6_6/WE
    SLICE_X42Y60         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.730 r  BTN_SCAN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.266    56.495    core/mem/d_mem/data_reg_0_255_6_6/WCLK
    SLICE_X42Y60         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_A/CLK
                         clock pessimism              0.160    56.654    
                         clock uncertainty           -0.106    56.548    
    SLICE_X42Y60         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    56.113    core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         56.113    
                         arrival time                         -22.564    
  -------------------------------------------------------------------
                         slack                                 33.549    

Slack (MET) :             33.549ns  (required time - arrival time)
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.269ns  (logic 2.795ns (18.305%)  route 12.474ns (81.695%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 56.495 - 50.000 ) 
    Source Clock Delay      (SCD):    7.295ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 r  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 r  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 r  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 r  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 r  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 r  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 r  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 f  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.126    21.273    core/mem/d_mem/Hexs[31]_i_6_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.105    21.378 r  core/mem/d_mem/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.186    22.564    core/mem/d_mem/data_reg_0_255_6_6/WE
    SLICE_X42Y60         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.730 r  BTN_SCAN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.266    56.495    core/mem/d_mem/data_reg_0_255_6_6/WCLK
    SLICE_X42Y60         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_B/CLK
                         clock pessimism              0.160    56.654    
                         clock uncertainty           -0.106    56.548    
    SLICE_X42Y60         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    56.113    core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         56.113    
                         arrival time                         -22.564    
  -------------------------------------------------------------------
                         slack                                 33.549    

Slack (MET) :             33.549ns  (required time - arrival time)
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.269ns  (logic 2.795ns (18.305%)  route 12.474ns (81.695%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 56.495 - 50.000 ) 
    Source Clock Delay      (SCD):    7.295ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 r  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 r  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 r  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 r  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 r  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 r  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 r  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 f  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.126    21.273    core/mem/d_mem/Hexs[31]_i_6_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.105    21.378 r  core/mem/d_mem/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.186    22.564    core/mem/d_mem/data_reg_0_255_6_6/WE
    SLICE_X42Y60         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.730 r  BTN_SCAN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.266    56.495    core/mem/d_mem/data_reg_0_255_6_6/WCLK
    SLICE_X42Y60         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_C/CLK
                         clock pessimism              0.160    56.654    
                         clock uncertainty           -0.106    56.548    
    SLICE_X42Y60         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    56.113    core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         56.113    
                         arrival time                         -22.564    
  -------------------------------------------------------------------
                         slack                                 33.549    

Slack (MET) :             33.549ns  (required time - arrival time)
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.269ns  (logic 2.795ns (18.305%)  route 12.474ns (81.695%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 56.495 - 50.000 ) 
    Source Clock Delay      (SCD):    7.295ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 r  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 r  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 r  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 r  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 r  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 r  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 r  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 f  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.126    21.273    core/mem/d_mem/Hexs[31]_i_6_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.105    21.378 r  core/mem/d_mem/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.186    22.564    core/mem/d_mem/data_reg_0_255_6_6/WE
    SLICE_X42Y60         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.730 r  BTN_SCAN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.266    56.495    core/mem/d_mem/data_reg_0_255_6_6/WCLK
    SLICE_X42Y60         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_D/CLK
                         clock pessimism              0.160    56.654    
                         clock uncertainty           -0.106    56.548    
    SLICE_X42Y60         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    56.113    core/mem/d_mem/data_reg_0_255_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         56.113    
                         arrival time                         -22.564    
  -------------------------------------------------------------------
                         slack                                 33.549    

Slack (MET) :             33.641ns  (required time - arrival time)
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_16_16/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.174ns  (logic 2.795ns (18.420%)  route 12.379ns (81.580%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 56.492 - 50.000 ) 
    Source Clock Delay      (SCD):    7.295ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 r  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 r  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 r  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 r  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 r  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 r  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 r  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 f  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.126    21.273    core/mem/d_mem/Hexs[31]_i_6_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.105    21.378 r  core/mem/d_mem/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.091    22.469    core/mem/d_mem/data_reg_0_255_16_16/WE
    SLICE_X42Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_16_16/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.730 r  BTN_SCAN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.263    56.492    core/mem/d_mem/data_reg_0_255_16_16/WCLK
    SLICE_X42Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_16_16/RAMS64E_A/CLK
                         clock pessimism              0.160    56.651    
                         clock uncertainty           -0.106    56.545    
    SLICE_X42Y64         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    56.110    core/mem/d_mem/data_reg_0_255_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         56.110    
                         arrival time                         -22.469    
  -------------------------------------------------------------------
                         slack                                 33.641    

Slack (MET) :             33.641ns  (required time - arrival time)
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_16_16/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        15.174ns  (logic 2.795ns (18.420%)  route 12.379ns (81.580%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 56.492 - 50.000 ) 
    Source Clock Delay      (SCD):    7.295ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 r  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 r  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 r  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 r  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 r  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 r  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 r  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 f  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.126    21.273    core/mem/d_mem/Hexs[31]_i_6_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.105    21.378 r  core/mem/d_mem/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.091    22.469    core/mem/d_mem/data_reg_0_255_16_16/WE
    SLICE_X42Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_16_16/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.730 r  BTN_SCAN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.263    56.492    core/mem/d_mem/data_reg_0_255_16_16/WCLK
    SLICE_X42Y64         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_16_16/RAMS64E_B/CLK
                         clock pessimism              0.160    56.651    
                         clock uncertainty           -0.106    56.545    
    SLICE_X42Y64         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435    56.110    core/mem/d_mem/data_reg_0_255_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         56.110    
                         arrival time                         -22.469    
  -------------------------------------------------------------------
                         slack                                 33.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.732%)  route 0.154ns (52.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.567     1.488    UART_BUFF/clk_cpu
    SLICE_X63Y52         FDRE                                         r  UART_BUFF/tail_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  UART_BUFF/tail_reg[3]/Q
                         net (fo=6, routed)           0.154     1.784    UART_BUFF/tail_reg_n_0_[3]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.875     2.042    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.725    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.455%)  route 0.169ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X63Y53         FDRE                                         r  UART_BUFF/tail_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  UART_BUFF/tail_reg[7]/Q
                         net (fo=3, routed)           0.169     1.798    UART_BUFF/tail_reg_n_0_[7]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.875     2.042    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.725    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.143%)  route 0.178ns (55.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.567     1.488    UART_BUFF/clk_cpu
    SLICE_X63Y52         FDRE                                         r  UART_BUFF/tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  UART_BUFF/tail_reg[4]/Q
                         net (fo=5, routed)           0.178     1.808    UART_BUFF/tail_reg_n_0_[4]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.875     2.042    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.725    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.612%)  route 0.190ns (57.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.567     1.488    UART_BUFF/clk_cpu
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  UART_BUFF/head_reg[5]/Q
                         net (fo=5, routed)           0.190     1.819    UART_BUFF/head[5]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.876     2.043    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.543    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.726    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.334%)  route 0.200ns (58.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.567     1.488    UART_BUFF/clk_cpu
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  UART_BUFF/head_reg[3]/Q
                         net (fo=8, routed)           0.200     1.829    UART_BUFF/head[3]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.876     2.043    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.543    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.726    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.158%)  route 0.075ns (34.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.565     1.486    clk_cpu
    SLICE_X32Y85         FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.075     1.703    rst_count[0]
    SLICE_X32Y85         FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.835     2.002    clk_cpu
    SLICE_X32Y85         FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.075     1.561    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.386%)  route 0.232ns (58.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  UART_BUFF/head_reg[6]/Q
                         net (fo=5, routed)           0.232     1.884    UART_BUFF/head[6]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.876     2.043    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.543    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.726    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.544%)  route 0.256ns (64.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.567     1.488    UART_BUFF/clk_cpu
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  UART_BUFF/head_reg[2]/Q
                         net (fo=9, routed)           0.256     1.885    UART_BUFF/head[2]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.876     2.043    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.543    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.726    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.142%)  route 0.258ns (66.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.567     1.488    UART_BUFF/clk_cpu
    SLICE_X65Y52         FDRE                                         r  UART_BUFF/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  UART_BUFF/tail_reg[1]/Q
                         net (fo=9, routed)           0.258     1.875    UART_BUFF/tail_reg_n_0_[1]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.875     2.042    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.479     1.563    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129     1.692    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.381%)  route 0.281ns (66.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.567     1.488    UART_BUFF/clk_cpu
    SLICE_X63Y52         FDRE                                         r  UART_BUFF/tail_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  UART_BUFF/tail_reg[5]/Q
                         net (fo=4, routed)           0.281     1.911    UART_BUFF/tail_reg_n_0_[5]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.875     2.042    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.725    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y20     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X1Y20     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y1    clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0    CLK_GEN/clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y2    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y80     rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y85     rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y84     rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y84     rst_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y62     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y62     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y60     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y62     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y62     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 2.125ns (76.576%)  route 0.650ns (23.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415     4.629    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.754 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.650     7.404    uart_tx_ctrl/D[0]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.205    14.272    
    SLICE_X66Y52         FDRE (Setup_fdre_C_D)       -0.033    14.239    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 2.125ns (76.548%)  route 0.651ns (23.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415     4.629    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.754 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.651     7.405    uart_tx_ctrl/D[3]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.205    14.272    
    SLICE_X66Y52         FDRE (Setup_fdre_C_D)       -0.031    14.241    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 2.125ns (76.660%)  route 0.647ns (23.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415     4.629    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.754 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.647     7.401    uart_tx_ctrl/D[2]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.205    14.272    
    SLICE_X66Y52         FDRE (Setup_fdre_C_D)       -0.031    14.241    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 2.125ns (76.395%)  route 0.657ns (23.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415     4.629    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     6.754 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.657     7.411    uart_tx_ctrl/D[5]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.205    14.272    
    SLICE_X66Y52         FDRE (Setup_fdre_C_D)       -0.017    14.255    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 2.125ns (76.771%)  route 0.643ns (23.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415     4.629    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.754 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.643     7.397    uart_tx_ctrl/D[1]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.205    14.272    
    SLICE_X66Y52         FDRE (Setup_fdre_C_D)       -0.029    14.243    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 2.125ns (76.313%)  route 0.660ns (23.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415     4.629    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     6.754 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.660     7.414    uart_tx_ctrl/D[4]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.205    14.272    
    SLICE_X66Y52         FDRE (Setup_fdre_C_D)       -0.004    14.268    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 2.125ns (76.450%)  route 0.655ns (23.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415     4.629    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.125     6.754 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.655     7.409    uart_tx_ctrl/D[7]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.205    14.272    
    SLICE_X66Y52         FDRE (Setup_fdre_C_D)       -0.002    14.270    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 2.125ns (79.291%)  route 0.555ns (20.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.415     4.629    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     6.754 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.555     7.309    uart_tx_ctrl/D[6]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.205    14.272    
    SLICE_X66Y52         FDRE (Setup_fdre_C_D)       -0.002    14.270    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.538ns (26.652%)  route 1.481ns (73.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.377     4.590    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.433     5.023 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.481     6.504    uart_tx_ctrl/E[0]
    SLICE_X65Y54         LUT6 (Prop_lut6_I3_O)        0.105     6.609 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.609    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.205    14.272    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)        0.030    14.302    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.433ns (26.655%)  route 1.191ns (73.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.377     4.590    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.433     5.023 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.191     6.215    uart_tx_ctrl/E[0]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.205    14.272    
    SLICE_X66Y52         FDRE (Setup_fdre_C_CE)      -0.136    14.136    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                  7.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.420%)  route 0.567ns (77.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.567     2.219    uart_tx_ctrl/E[0]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X66Y52         FDRE (Hold_fdre_C_CE)       -0.016     1.949    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.420%)  route 0.567ns (77.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.567     2.219    uart_tx_ctrl/E[0]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X66Y52         FDRE (Hold_fdre_C_CE)       -0.016     1.949    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.420%)  route 0.567ns (77.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.567     2.219    uart_tx_ctrl/E[0]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X66Y52         FDRE (Hold_fdre_C_CE)       -0.016     1.949    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.420%)  route 0.567ns (77.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.567     2.219    uart_tx_ctrl/E[0]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X66Y52         FDRE (Hold_fdre_C_CE)       -0.016     1.949    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.420%)  route 0.567ns (77.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.567     2.219    uart_tx_ctrl/E[0]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X66Y52         FDRE (Hold_fdre_C_CE)       -0.016     1.949    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.420%)  route 0.567ns (77.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.567     2.219    uart_tx_ctrl/E[0]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X66Y52         FDRE (Hold_fdre_C_CE)       -0.016     1.949    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.420%)  route 0.567ns (77.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.567     2.219    uart_tx_ctrl/E[0]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X66Y52         FDRE (Hold_fdre_C_CE)       -0.016     1.949    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.164ns (22.420%)  route 0.567ns (77.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.567     2.219    uart_tx_ctrl/E[0]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X66Y52         FDRE (Hold_fdre_C_CE)       -0.016     1.949    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.585ns (70.737%)  route 0.242ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.605     1.527    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     2.112 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.242     2.354    uart_tx_ctrl/D[6]
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y52         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X66Y52         FDRE (Hold_fdre_C_D)         0.064     2.029    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.259%)  route 0.690ns (76.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.566     1.487    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.690     2.341    uart_tx_ctrl/E[0]
    SLICE_X65Y54         LUT6 (Prop_lut6_I3_O)        0.045     2.386 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.386    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.840     2.005    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.245     1.759    
                         clock uncertainty            0.205     1.964    
    SLICE_X65Y54         FDRE (Hold_fdre_C_D)         0.091     2.055    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.079ns  (logic 1.675ns (41.063%)  route 2.404ns (58.937%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 104.318 - 100.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 94.590 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380    94.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.433    95.023 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.255    96.279    uart_tx_ctrl/txState[1]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.118    96.397 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.358    96.754    UART_BUFF/update_head
    SLICE_X63Y52         LUT6 (Prop_lut6_I3_O)        0.283    97.037 r  UART_BUFF/full0_carry_i_4/O
                         net (fo=1, routed)           0.455    97.492    UART_BUFF/full0_carry_i_4_n_0
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.105    97.597 r  UART_BUFF/full0_carry_i_2/O
                         net (fo=1, routed)           0.000    97.597    UART_BUFF/full0_carry_i_2_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    98.072 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.337    98.408    uart_tx_ctrl/full_reg[0]
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.261    98.669 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000    98.669    UART_BUFF/full_reg_0
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.264   104.318    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.159   104.476    
                         clock uncertainty           -0.205   104.272    
    SLICE_X62Y54         FDRE (Setup_fdre_C_D)        0.076   104.348    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.348    
                         arrival time                         -98.669    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.635ns  (logic 0.538ns (20.418%)  route 2.097ns (79.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 104.357 - 100.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 94.590 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380    94.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.433    95.023 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.473    96.497    UART_BUFF/txState[1]
    SLICE_X62Y52         LUT5 (Prop_lut5_I2_O)        0.105    96.602 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.624    97.225    UART_BUFF/buffer_reg_i_2_n_0
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.302   104.357    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.159   104.515    
                         clock uncertainty           -0.205   104.311    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387   103.924    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        103.924    
                         arrival time                         -97.225    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.213ns  (logic 0.551ns (24.902%)  route 1.662ns (75.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 104.318 - 100.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 94.590 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380    94.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.433    95.023 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.255    96.279    uart_tx_ctrl/txState[1]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.118    96.397 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.407    96.803    UART_BUFF/update_head
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.264   104.318    UART_BUFF/clk_cpu
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.159   104.476    
                         clock uncertainty           -0.205   104.272    
    SLICE_X63Y51         FDRE (Setup_fdre_C_CE)      -0.346   103.926    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        103.926    
                         arrival time                         -96.803    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.213ns  (logic 0.551ns (24.902%)  route 1.662ns (75.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 104.318 - 100.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 94.590 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380    94.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.433    95.023 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.255    96.279    uart_tx_ctrl/txState[1]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.118    96.397 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.407    96.803    UART_BUFF/update_head
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.264   104.318    UART_BUFF/clk_cpu
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.159   104.476    
                         clock uncertainty           -0.205   104.272    
    SLICE_X63Y51         FDRE (Setup_fdre_C_CE)      -0.346   103.926    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        103.926    
                         arrival time                         -96.803    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.213ns  (logic 0.551ns (24.902%)  route 1.662ns (75.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 104.318 - 100.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 94.590 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380    94.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.433    95.023 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.255    96.279    uart_tx_ctrl/txState[1]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.118    96.397 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.407    96.803    UART_BUFF/update_head
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.264   104.318    UART_BUFF/clk_cpu
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.159   104.476    
                         clock uncertainty           -0.205   104.272    
    SLICE_X63Y51         FDRE (Setup_fdre_C_CE)      -0.346   103.926    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        103.926    
                         arrival time                         -96.803    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.213ns  (logic 0.551ns (24.902%)  route 1.662ns (75.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 104.318 - 100.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 94.590 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380    94.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.433    95.023 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.255    96.279    uart_tx_ctrl/txState[1]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.118    96.397 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.407    96.803    UART_BUFF/update_head
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.264   104.318    UART_BUFF/clk_cpu
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.159   104.476    
                         clock uncertainty           -0.205   104.272    
    SLICE_X63Y51         FDRE (Setup_fdre_C_CE)      -0.346   103.926    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        103.926    
                         arrival time                         -96.803    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.091ns  (logic 0.551ns (26.353%)  route 1.540ns (73.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 104.318 - 100.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 94.590 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380    94.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.433    95.023 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.255    96.279    uart_tx_ctrl/txState[1]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.118    96.397 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.285    96.681    UART_BUFF/update_head
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.264   104.318    UART_BUFF/clk_cpu
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.159   104.476    
                         clock uncertainty           -0.205   104.272    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.314   103.958    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        103.958    
                         arrival time                         -96.681    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.091ns  (logic 0.551ns (26.353%)  route 1.540ns (73.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 104.318 - 100.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 94.590 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380    94.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.433    95.023 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.255    96.279    uart_tx_ctrl/txState[1]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.118    96.397 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.285    96.681    UART_BUFF/update_head
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.264   104.318    UART_BUFF/clk_cpu
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.159   104.476    
                         clock uncertainty           -0.205   104.272    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.314   103.958    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        103.958    
                         arrival time                         -96.681    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.091ns  (logic 0.551ns (26.353%)  route 1.540ns (73.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 104.318 - 100.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 94.590 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380    94.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.433    95.023 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.255    96.279    uart_tx_ctrl/txState[1]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.118    96.397 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.285    96.681    UART_BUFF/update_head
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.264   104.318    UART_BUFF/clk_cpu
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.159   104.476    
                         clock uncertainty           -0.205   104.272    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.314   103.958    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        103.958    
                         arrival time                         -96.681    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.091ns  (logic 0.551ns (26.353%)  route 1.540ns (73.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 104.318 - 100.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 94.590 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380    94.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.433    95.023 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.255    96.279    uart_tx_ctrl/txState[1]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.118    96.397 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.285    96.681    UART_BUFF/update_head
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.264   104.318    UART_BUFF/clk_cpu
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.159   104.476    
                         clock uncertainty           -0.205   104.272    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.314   103.958    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        103.958    
                         arrival time                         -96.681    
  -------------------------------------------------------------------
                         slack                                  7.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.525%)  route 0.640ns (77.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.640     2.268    uart_tx_ctrl/txState[0]
    SLICE_X62Y54         LUT6 (Prop_lut6_I1_O)        0.045     2.313 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.313    UART_BUFF/full_reg_0
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.837     2.004    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.121     2.084    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.390%)  route 0.645ns (77.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.645     2.273    UART_BUFF/txState[0]
    SLICE_X62Y54         LUT6 (Prop_lut6_I1_O)        0.045     2.318 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.318    UART_BUFF/send_i_1_n_0
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.837     2.004    UART_BUFF/clk_cpu
    SLICE_X62Y54         FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.120     2.083    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.447%)  route 0.880ns (82.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.561     2.190    UART_BUFF/txState[0]
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.045     2.235 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.319     2.553    UART_BUFF/buffer_reg_i_2_n_0
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.876     2.043    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.798    
                         clock uncertainty            0.205     2.003    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.099    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.184ns (20.797%)  route 0.701ns (79.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.562     2.190    uart_tx_ctrl/txState[0]
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.043     2.233 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.139     2.372    UART_BUFF/update_head
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.837     2.004    UART_BUFF/clk_cpu
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X62Y53         FDRE (Hold_fdre_C_CE)       -0.089     1.874    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.184ns (20.797%)  route 0.701ns (79.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.562     2.190    uart_tx_ctrl/txState[0]
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.043     2.233 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.139     2.372    UART_BUFF/update_head
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.837     2.004    UART_BUFF/clk_cpu
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X62Y53         FDRE (Hold_fdre_C_CE)       -0.089     1.874    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.184ns (20.797%)  route 0.701ns (79.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.562     2.190    uart_tx_ctrl/txState[0]
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.043     2.233 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.139     2.372    UART_BUFF/update_head
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.837     2.004    UART_BUFF/clk_cpu
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X62Y53         FDRE (Hold_fdre_C_CE)       -0.089     1.874    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.184ns (20.797%)  route 0.701ns (79.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.562     2.190    uart_tx_ctrl/txState[0]
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.043     2.233 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.139     2.372    UART_BUFF/update_head
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.837     2.004    UART_BUFF/clk_cpu
    SLICE_X62Y53         FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X62Y53         FDRE (Hold_fdre_C_CE)       -0.089     1.874    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.184ns (19.377%)  route 0.766ns (80.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.562     2.190    uart_tx_ctrl/txState[0]
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.043     2.233 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.204     2.437    UART_BUFF/update_head
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.838     2.005    UART_BUFF/clk_cpu
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.759    
                         clock uncertainty            0.205     1.964    
    SLICE_X63Y51         FDRE (Hold_fdre_C_CE)       -0.112     1.852    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.184ns (19.377%)  route 0.766ns (80.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.562     2.190    uart_tx_ctrl/txState[0]
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.043     2.233 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.204     2.437    UART_BUFF/update_head
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.838     2.005    UART_BUFF/clk_cpu
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.759    
                         clock uncertainty            0.205     1.964    
    SLICE_X63Y51         FDRE (Hold_fdre_C_CE)       -0.112     1.852    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.184ns (19.377%)  route 0.766ns (80.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.562     2.190    uart_tx_ctrl/txState[0]
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.043     2.233 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.204     2.437    UART_BUFF/update_head
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.838     2.005    UART_BUFF/clk_cpu
    SLICE_X63Y51         FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.759    
                         clock uncertainty            0.205     1.964    
    SLICE_X63Y51         FDRE (Hold_fdre_C_CE)       -0.112     1.852    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.585    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       16.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.116ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        3.455ns  (logic 0.484ns (14.007%)  route 2.971ns (85.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 104.309 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445    84.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.971    88.009    BTN_SCAN/result_reg[1]_0[0]
    SLICE_X54Y61         LUT5 (Prop_lut5_I1_O)        0.105    88.114 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    88.114    DEBUG_CTRL/done_reg_0
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.255   104.309    DEBUG_CTRL/clk_cpu
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.075   104.384    
                         clock uncertainty           -0.226   104.158    
    SLICE_X54Y61         FDRE (Setup_fdre_C_D)        0.072   104.230    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.230    
                         arrival time                         -88.114    
  -------------------------------------------------------------------
                         slack                                 16.116    

Slack (MET) :             16.129ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        3.446ns  (logic 0.484ns (14.044%)  route 2.962ns (85.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 104.309 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445    84.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.962    88.000    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X54Y61         LUT6 (Prop_lut6_I2_O)        0.105    88.105 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    88.105    DEBUG_CTRL/start_i_1_n_0
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.255   104.309    DEBUG_CTRL/clk_cpu
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.075   104.384    
                         clock uncertainty           -0.226   104.158    
    SLICE_X54Y61         FDRE (Setup_fdre_C_D)        0.076   104.234    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.234    
                         arrival time                         -88.105    
  -------------------------------------------------------------------
                         slack                                 16.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.186ns (11.175%)  route 1.478ns (88.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.478     3.134    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X54Y61         LUT6 (Prop_lut6_I2_O)        0.045     3.179 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     3.179    DEBUG_CTRL/start_i_1_n_0
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.830     1.997    DEBUG_CTRL/clk_cpu
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.807    
                         clock uncertainty            0.226     2.033    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.121     2.154    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.186ns (11.142%)  route 1.483ns (88.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.483     3.139    BTN_SCAN/result_reg[1]_0[0]
    SLICE_X54Y61         LUT5 (Prop_lut5_I1_O)        0.045     3.184 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     3.184    DEBUG_CTRL/done_reg_0
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.830     1.997    DEBUG_CTRL/clk_cpu
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.807    
                         clock uncertainty            0.226     2.033    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.120     2.153    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  1.031    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       91.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.939ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[16][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 0.379ns (3.795%)  route 9.608ns (96.205%))
  Logic Levels:           0  
  Clock Path Skew:        2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.715ns = ( 106.715 - 100.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.584    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.379     4.963 f  rst_all_reg/Q
                         net (fo=1084, routed)        9.608    14.572    core/core/rst
    SLICE_X62Y62         FDCE                                         f  core/core/regfile/regs_reg[16][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.716   104.770    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084   104.854 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.523   105.378    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.455 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.261   106.715    core/core/clk
    SLICE_X62Y62         FDCE                                         r  core/core/regfile/regs_reg[16][14]/C
                         clock pessimism              0.160   106.875    
                         clock uncertainty           -0.106   106.769    
    SLICE_X62Y62         FDCE (Recov_fdce_C_CLR)     -0.258   106.511    core/core/regfile/regs_reg[16][14]
  -------------------------------------------------------------------
                         required time                        106.511    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                 91.939    

Slack (MET) :             92.047ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[16][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.878ns  (logic 0.379ns (3.837%)  route 9.499ns (96.163%))
  Logic Levels:           0  
  Clock Path Skew:        2.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.714ns = ( 106.714 - 100.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.584    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.379     4.963 f  rst_all_reg/Q
                         net (fo=1084, routed)        9.499    14.463    core/core/rst
    SLICE_X62Y63         FDCE                                         f  core/core/regfile/regs_reg[16][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.716   104.770    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084   104.854 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.523   105.378    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.455 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.260   106.714    core/core/clk
    SLICE_X62Y63         FDCE                                         r  core/core/regfile/regs_reg[16][17]/C
                         clock pessimism              0.160   106.874    
                         clock uncertainty           -0.106   106.768    
    SLICE_X62Y63         FDCE (Recov_fdce_C_CLR)     -0.258   106.510    core/core/regfile/regs_reg[16][17]
  -------------------------------------------------------------------
                         required time                        106.510    
                         arrival time                         -14.463    
  -------------------------------------------------------------------
                         slack                                 92.047    

Slack (MET) :             92.288ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[29][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.379ns (3.964%)  route 9.182ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 106.711 - 100.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.584    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.379     4.963 f  rst_all_reg/Q
                         net (fo=1084, routed)        9.182    14.146    core/core/rst
    SLICE_X61Y63         FDCE                                         f  core/core/regfile/regs_reg[29][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.716   104.770    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084   104.854 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.523   105.378    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.455 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.257   106.711    core/core/clk
    SLICE_X61Y63         FDCE                                         r  core/core/regfile/regs_reg[29][17]/C
                         clock pessimism              0.160   106.871    
                         clock uncertainty           -0.106   106.765    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.331   106.434    core/core/regfile/regs_reg[29][17]
  -------------------------------------------------------------------
                         required time                        106.434    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 92.288    

Slack (MET) :             92.288ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[29][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.379ns (3.964%)  route 9.182ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 106.711 - 100.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.584    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.379     4.963 f  rst_all_reg/Q
                         net (fo=1084, routed)        9.182    14.146    core/core/rst
    SLICE_X61Y63         FDCE                                         f  core/core/regfile/regs_reg[29][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.716   104.770    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084   104.854 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.523   105.378    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.455 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.257   106.711    core/core/clk
    SLICE_X61Y63         FDCE                                         r  core/core/regfile/regs_reg[29][28]/C
                         clock pessimism              0.160   106.871    
                         clock uncertainty           -0.106   106.765    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.331   106.434    core/core/regfile/regs_reg[29][28]
  -------------------------------------------------------------------
                         required time                        106.434    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 92.288    

Slack (MET) :             92.300ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[5][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 0.379ns (3.965%)  route 9.180ns (96.035%))
  Logic Levels:           0  
  Clock Path Skew:        2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.721ns = ( 106.721 - 100.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.584    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.379     4.963 f  rst_all_reg/Q
                         net (fo=1084, routed)        9.180    14.144    core/core/rst
    SLICE_X31Y64         FDCE                                         f  core/core/regfile/regs_reg[5][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.716   104.770    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084   104.854 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.523   105.378    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.455 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.267   106.721    core/core/clk
    SLICE_X31Y64         FDCE                                         r  core/core/regfile/regs_reg[5][15]/C
                         clock pessimism              0.160   106.881    
                         clock uncertainty           -0.106   106.775    
    SLICE_X31Y64         FDCE (Recov_fdce_C_CLR)     -0.331   106.444    core/core/regfile/regs_reg[5][15]
  -------------------------------------------------------------------
                         required time                        106.444    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                 92.300    

Slack (MET) :             92.327ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[28][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.379ns (3.964%)  route 9.182ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 106.711 - 100.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.584    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.379     4.963 f  rst_all_reg/Q
                         net (fo=1084, routed)        9.182    14.146    core/core/rst
    SLICE_X60Y63         FDCE                                         f  core/core/regfile/regs_reg[28][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.716   104.770    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084   104.854 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.523   105.378    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.455 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.257   106.711    core/core/clk
    SLICE_X60Y63         FDCE                                         r  core/core/regfile/regs_reg[28][22]/C
                         clock pessimism              0.160   106.871    
                         clock uncertainty           -0.106   106.765    
    SLICE_X60Y63         FDCE (Recov_fdce_C_CLR)     -0.292   106.473    core/core/regfile/regs_reg[28][22]
  -------------------------------------------------------------------
                         required time                        106.473    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 92.327    

Slack (MET) :             92.327ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[28][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.379ns (3.964%)  route 9.182ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 106.711 - 100.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.584    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.379     4.963 f  rst_all_reg/Q
                         net (fo=1084, routed)        9.182    14.146    core/core/rst
    SLICE_X60Y63         FDCE                                         f  core/core/regfile/regs_reg[28][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.716   104.770    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084   104.854 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.523   105.378    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.455 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.257   106.711    core/core/clk
    SLICE_X60Y63         FDCE                                         r  core/core/regfile/regs_reg[28][28]/C
                         clock pessimism              0.160   106.871    
                         clock uncertainty           -0.106   106.765    
    SLICE_X60Y63         FDCE (Recov_fdce_C_CLR)     -0.292   106.473    core/core/regfile/regs_reg[28][28]
  -------------------------------------------------------------------
                         required time                        106.473    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 92.327    

Slack (MET) :             92.340ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[9][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.499ns  (logic 0.379ns (3.990%)  route 9.120ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        2.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 106.700 - 100.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.584    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.379     4.963 f  rst_all_reg/Q
                         net (fo=1084, routed)        9.120    14.083    core/core/rst
    SLICE_X55Y72         FDCE                                         f  core/core/regfile/regs_reg[9][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.716   104.770    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084   104.854 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.523   105.378    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.455 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.246   106.700    core/core/clk
    SLICE_X55Y72         FDCE                                         r  core/core/regfile/regs_reg[9][25]/C
                         clock pessimism              0.160   106.860    
                         clock uncertainty           -0.106   106.754    
    SLICE_X55Y72         FDCE (Recov_fdce_C_CLR)     -0.331   106.423    core/core/regfile/regs_reg[9][25]
  -------------------------------------------------------------------
                         required time                        106.423    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                 92.340    

Slack (MET) :             92.340ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[9][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.499ns  (logic 0.379ns (3.990%)  route 9.120ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        2.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 106.700 - 100.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.584    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.379     4.963 f  rst_all_reg/Q
                         net (fo=1084, routed)        9.120    14.083    core/core/rst
    SLICE_X55Y72         FDCE                                         f  core/core/regfile/regs_reg[9][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.716   104.770    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084   104.854 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.523   105.378    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.455 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.246   106.700    core/core/clk
    SLICE_X55Y72         FDCE                                         r  core/core/regfile/regs_reg[9][31]/C
                         clock pessimism              0.160   106.860    
                         clock uncertainty           -0.106   106.754    
    SLICE_X55Y72         FDCE (Recov_fdce_C_CLR)     -0.331   106.423    core/core/regfile/regs_reg[9][31]
  -------------------------------------------------------------------
                         required time                        106.423    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                 92.340    

Slack (MET) :             92.361ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[28][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.379ns (3.964%)  route 9.182ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.711ns = ( 106.711 - 100.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.584    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.379     4.963 f  rst_all_reg/Q
                         net (fo=1084, routed)        9.182    14.146    core/core/rst
    SLICE_X60Y63         FDCE                                         f  core/core/regfile/regs_reg[28][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.716   104.770    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084   104.854 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.523   105.378    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.455 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.257   106.711    core/core/clk
    SLICE_X60Y63         FDCE                                         r  core/core/regfile/regs_reg[28][14]/C
                         clock pessimism              0.160   106.871    
                         clock uncertainty           -0.106   106.765    
    SLICE_X60Y63         FDCE (Recov_fdce_C_CLR)     -0.258   106.507    core/core/regfile/regs_reg[28][14]
  -------------------------------------------------------------------
                         required time                        106.507    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                 92.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[15][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.141ns (7.555%)  route 1.725ns (92.445%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  rst_all_reg/Q
                         net (fo=1084, routed)        1.725     3.349    core/core/rst
    SLICE_X41Y75         FDCE                                         f  core/core/regfile/regs_reg[15][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.822     3.488    core/core/clk
    SLICE_X41Y75         FDCE                                         r  core/core/regfile/regs_reg[15][23]/C
                         clock pessimism             -0.245     3.243    
    SLICE_X41Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.151    core/core/regfile/regs_reg[15][23]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[8][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.141ns (7.540%)  route 1.729ns (92.460%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  rst_all_reg/Q
                         net (fo=1084, routed)        1.729     3.352    core/core/rst
    SLICE_X40Y75         FDCE                                         f  core/core/regfile/regs_reg[8][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.822     3.488    core/core/clk
    SLICE_X40Y75         FDCE                                         r  core/core/regfile/regs_reg[8][23]/C
                         clock pessimism             -0.245     3.243    
    SLICE_X40Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.151    core/core/regfile/regs_reg[8][23]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[8][30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.141ns (7.540%)  route 1.729ns (92.460%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  rst_all_reg/Q
                         net (fo=1084, routed)        1.729     3.352    core/core/rst
    SLICE_X40Y75         FDCE                                         f  core/core/regfile/regs_reg[8][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.822     3.488    core/core/clk
    SLICE_X40Y75         FDCE                                         r  core/core/regfile/regs_reg[8][30]/C
                         clock pessimism             -0.245     3.243    
    SLICE_X40Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.151    core/core/regfile/regs_reg[8][30]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[12][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.141ns (7.295%)  route 1.792ns (92.705%))
  Logic Levels:           0  
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  rst_all_reg/Q
                         net (fo=1084, routed)        1.792     3.415    core/core/rst
    SLICE_X32Y75         FDCE                                         f  core/core/regfile/regs_reg[12][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.824     3.490    core/core/clk
    SLICE_X32Y75         FDCE                                         r  core/core/regfile/regs_reg[12][24]/C
                         clock pessimism             -0.245     3.245    
    SLICE_X32Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.153    core/core/regfile/regs_reg[12][24]
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[12][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.141ns (6.811%)  route 1.929ns (93.189%))
  Logic Levels:           0  
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  rst_all_reg/Q
                         net (fo=1084, routed)        1.929     3.552    core/core/rst
    SLICE_X42Y75         FDCE                                         f  core/core/regfile/regs_reg[12][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.820     3.486    core/core/clk
    SLICE_X42Y75         FDCE                                         r  core/core/regfile/regs_reg[12][23]/C
                         clock pessimism             -0.245     3.241    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     3.174    core/core/regfile/regs_reg[12][23]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[12][30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.141ns (6.811%)  route 1.929ns (93.189%))
  Logic Levels:           0  
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  rst_all_reg/Q
                         net (fo=1084, routed)        1.929     3.552    core/core/rst
    SLICE_X42Y75         FDCE                                         f  core/core/regfile/regs_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.820     3.486    core/core/clk
    SLICE_X42Y75         FDCE                                         r  core/core/regfile/regs_reg[12][30]/C
                         clock pessimism             -0.245     3.241    
    SLICE_X42Y75         FDCE (Remov_fdce_C_CLR)     -0.067     3.174    core/core/regfile/regs_reg[12][30]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[7][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.141ns (6.813%)  route 1.929ns (93.187%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  rst_all_reg/Q
                         net (fo=1084, routed)        1.929     3.552    core/core/rst
    SLICE_X41Y74         FDCE                                         f  core/core/regfile/regs_reg[7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.822     3.488    core/core/clk
    SLICE_X41Y74         FDCE                                         r  core/core/regfile/regs_reg[7][23]/C
                         clock pessimism             -0.245     3.243    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.151    core/core/regfile/regs_reg[7][23]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[4][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.141ns (6.811%)  route 1.929ns (93.189%))
  Logic Levels:           0  
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  rst_all_reg/Q
                         net (fo=1084, routed)        1.929     3.552    core/core/rst
    SLICE_X43Y75         FDCE                                         f  core/core/regfile/regs_reg[4][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.820     3.486    core/core/clk
    SLICE_X43Y75         FDCE                                         r  core/core/regfile/regs_reg[4][23]/C
                         clock pessimism             -0.245     3.241    
    SLICE_X43Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.149    core/core/regfile/regs_reg[4][23]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[4][30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.141ns (6.811%)  route 1.929ns (93.189%))
  Logic Levels:           0  
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  rst_all_reg/Q
                         net (fo=1084, routed)        1.929     3.552    core/core/rst
    SLICE_X43Y75         FDCE                                         f  core/core/regfile/regs_reg[4][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.820     3.486    core/core/clk
    SLICE_X43Y75         FDCE                                         r  core/core/regfile/regs_reg[4][30]/C
                         clock pessimism             -0.245     3.241    
    SLICE_X43Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.149    core/core/regfile/regs_reg[4][30]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/regfile/regs_reg[30][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.141ns (6.801%)  route 1.932ns (93.199%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    clk_cpu
    SLICE_X32Y80         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  rst_all_reg/Q
                         net (fo=1084, routed)        1.932     3.556    core/core/rst
    SLICE_X40Y74         FDCE                                         f  core/core/regfile/regs_reg[30][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.822     3.488    core/core/clk
    SLICE_X40Y74         FDCE                                         r  core/core/regfile/regs_reg[30][23]/C
                         clock pessimism             -0.245     3.243    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.151    core/core/regfile/regs_reg[30][23]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.405    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/Hexs_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 4.210ns (42.676%)  route 5.655ns (57.324%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[2]/C
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  core/dr/Hexs_reg[2]/Q
                         net (fo=2, routed)           1.298     1.677    core/dr/c0/Q[2]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.105     1.782 r  core/dr/c0/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    core/dr/c0/CA_OBUF_inst_i_10_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.178     1.960 r  core/dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.960     2.921    core/dr/c0/CA_OBUF_inst_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I1_O)        0.252     3.173 r  core/dr/c0/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.396     6.569    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.296     9.865 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.865    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.605ns  (logic 4.695ns (48.880%)  route 4.910ns (51.120%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.910     6.308    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.297     9.605 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.605    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.222ns  (logic 4.374ns (47.429%)  route 4.848ns (52.571%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[2]/C
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  core/dr/Hexs_reg[2]/Q
                         net (fo=2, routed)           1.298     1.677    core/dr/c0/Q[2]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.105     1.782 r  core/dr/c0/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    core/dr/c0/CA_OBUF_inst_i_10_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.178     1.960 r  core/dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.949     2.910    core/dr/c0/CA_OBUF_inst_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.266     3.176 r  core/dr/c0/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.601     5.776    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.446     9.222 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.222    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.193ns  (logic 4.153ns (45.171%)  route 5.040ns (54.829%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[2]/C
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  core/dr/Hexs_reg[2]/Q
                         net (fo=2, routed)           1.298     1.677    core/dr/c0/Q[2]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.105     1.782 r  core/dr/c0/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    core/dr/c0/CA_OBUF_inst_i_10_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.178     1.960 r  core/dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.976     2.936    core/dr/c0/CA_OBUF_inst_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I1_O)        0.252     3.188 r  core/dr/c0/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.766     5.954    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.239     9.193 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     9.193    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.052ns  (logic 4.394ns (48.544%)  route 4.658ns (51.456%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[2]/C
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core/dr/Hexs_reg[2]/Q
                         net (fo=2, routed)           1.298     1.677    core/dr/c0/Q[2]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.105     1.782 f  core/dr/c0/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    core/dr/c0/CA_OBUF_inst_i_10_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.178     1.960 f  core/dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.975     2.935    core/dr/c0/CA_OBUF_inst_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.272     3.207 r  core/dr/c0/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.384     5.592    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.460     9.052 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     9.052    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 4.237ns (47.687%)  route 4.648ns (52.313%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[2]/C
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  core/dr/Hexs_reg[2]/Q
                         net (fo=2, routed)           1.298     1.677    core/dr/c0/Q[2]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.105     1.782 r  core/dr/c0/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    core/dr/c0/CA_OBUF_inst_i_10_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.178     1.960 r  core/dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.975     2.935    core/dr/c0/CA_OBUF_inst_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I3_O)        0.252     3.187 r  core/dr/c0/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.375     5.562    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323     8.884 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     8.884    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.851ns  (logic 4.392ns (49.623%)  route 4.459ns (50.377%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[2]/C
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  core/dr/Hexs_reg[2]/Q
                         net (fo=2, routed)           1.298     1.677    core/dr/c0/Q[2]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.105     1.782 r  core/dr/c0/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    core/dr/c0/CA_OBUF_inst_i_10_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.178     1.960 r  core/dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.976     2.936    core/dr/c0/CA_OBUF_inst_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I3_O)        0.273     3.209 r  core/dr/c0/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.185     5.394    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.457     8.851 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.851    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.818ns  (logic 4.207ns (47.714%)  route 4.610ns (52.286%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=8, routed)           4.610     5.524    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.293     8.818 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.818    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/Hexs_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 4.220ns (49.068%)  route 4.381ns (50.932%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[2]/C
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  core/dr/Hexs_reg[2]/Q
                         net (fo=2, routed)           1.298     1.677    core/dr/c0/Q[2]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.105     1.782 r  core/dr/c0/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    core/dr/c0/CA_OBUF_inst_i_10_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.178     1.960 r  core/dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.949     2.910    core/dr/c0/CA_OBUF_inst_i_4_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.252     3.162 r  core/dr/c0/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.133     5.295    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.306     8.601 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     8.601    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.199ns (48.895%)  route 4.389ns (51.105%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.899     0.899 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.389     5.288    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.300     8.587 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.587    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.252ns (61.972%)  route 0.155ns (38.028%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[2]/C
    SLICE_X40Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core/dr/c0/clk_div_reg[2]/Q
                         net (fo=13, routed)          0.155     0.296    core/dr/c0/clk_div_reg[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.407 r  core/dr/c0/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.407    core/dr/c0/clk_div_reg[0]_i_1_n_5
    SLICE_X40Y70         FDCE                                         r  core/dr/c0/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.251ns (55.770%)  route 0.199ns (44.230%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X40Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          0.199     0.340    core/dr/c0/clk_div_reg[1]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.450 r  core/dr/c0/clk_div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.450    core/dr/c0/clk_div_reg[0]_i_1_n_6
    SLICE_X40Y70         FDCE                                         r  core/dr/c0/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.256ns (56.005%)  route 0.201ns (43.995%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X40Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          0.201     0.342    core/dr/c0/clk_div_reg[0]
    SLICE_X40Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.387 r  core/dr/c0/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     0.387    core/dr/c0/clk_div[0]_i_2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.457 r  core/dr/c0/clk_div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.457    core/dr/c0/clk_div_reg[0]_i_1_n_7
    SLICE_X40Y70         FDCE                                         r  core/dr/c0/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.517ns (80.826%)  route 0.360ns (19.174%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.360     0.622    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.877 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.877    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.467ns (73.955%)  route 0.517ns (26.045%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.517     0.762    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.983 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.983    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.546ns (77.669%)  route 0.444ns (22.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           0.444     0.735    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.990 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.990    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.484ns (74.308%)  route 0.513ns (25.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           0.513     0.760    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.996 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.996    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.513ns (75.699%)  route 0.486ns (24.301%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.486     0.746    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.998 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.998    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.496ns (74.453%)  route 0.513ns (25.547%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.513     0.758    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.010 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.010    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.503ns (73.815%)  route 0.533ns (26.185%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.533     0.783    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.036 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.036    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.344ns  (logic 0.081ns (2.422%)  route 3.263ns (97.578%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     8.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     9.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.344     6.419 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.714     8.133    CLK_GEN/clkfbout
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     8.214 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.549     9.763    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkfbout
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 3.694ns (63.817%)  route 2.094ns (36.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           2.094     7.133    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.315    10.447 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.447    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.543ns  (logic 3.695ns (66.659%)  route 1.848ns (33.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.848     6.886    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.316    10.201 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.201    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.412ns (71.997%)  route 0.549ns (28.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.549     2.204    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.475 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.475    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.410ns (67.146%)  route 0.690ns (32.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           0.690     2.346    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.616 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.616    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.976ns  (logic 2.795ns (17.495%)  route 13.181ns (82.505%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 f  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 f  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 f  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 f  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 f  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 f  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 f  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 r  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.512    21.659    core/dr/Hexs_reg[0]_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.764 r  core/dr/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.507    23.271    core/dr/memacc/o_drwen
    SLICE_X43Y61         FDRE                                         r  core/dr/Hexs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.826ns  (logic 2.795ns (17.660%)  route 13.031ns (82.340%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 f  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 f  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 f  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 f  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 f  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 f  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 f  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 r  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.512    21.659    core/dr/Hexs_reg[0]_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.764 r  core/dr/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.357    23.121    core/dr/memacc/o_drwen
    SLICE_X37Y61         FDRE                                         r  core/dr/Hexs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.718ns  (logic 2.795ns (17.782%)  route 12.923ns (82.218%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 f  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 f  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 f  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 f  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 f  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 f  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 f  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 r  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.512    21.659    core/dr/Hexs_reg[0]_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.764 r  core/dr/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.249    23.013    core/dr/memacc/o_drwen
    SLICE_X37Y62         FDRE                                         r  core/dr/Hexs_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.657ns  (logic 2.795ns (17.851%)  route 12.862ns (82.149%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 f  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 f  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 f  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 f  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 f  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 f  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 f  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 r  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.512    21.659    core/dr/Hexs_reg[0]_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.764 r  core/dr/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.188    22.952    core/dr/memacc/o_drwen
    SLICE_X47Y65         FDRE                                         r  core/dr/Hexs_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.657ns  (logic 2.795ns (17.851%)  route 12.862ns (82.149%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 f  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 f  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 f  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 f  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 f  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 f  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 f  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 r  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.512    21.659    core/dr/Hexs_reg[0]_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.764 r  core/dr/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.188    22.952    core/dr/memacc/o_drwen
    SLICE_X47Y65         FDRE                                         r  core/dr/Hexs_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.657ns  (logic 2.795ns (17.851%)  route 12.862ns (82.149%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 f  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 f  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 f  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 f  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 f  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 f  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 f  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 r  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.512    21.659    core/dr/Hexs_reg[0]_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.764 r  core/dr/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.188    22.952    core/dr/memacc/o_drwen
    SLICE_X47Y65         FDRE                                         r  core/dr/Hexs_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.580ns  (logic 2.795ns (17.940%)  route 12.785ns (82.060%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 f  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 f  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 f  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 f  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 f  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 f  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 f  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 r  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.512    21.659    core/dr/Hexs_reg[0]_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.764 r  core/dr/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.111    22.875    core/dr/memacc/o_drwen
    SLICE_X36Y64         FDRE                                         r  core/dr/Hexs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.580ns  (logic 2.795ns (17.940%)  route 12.785ns (82.060%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 f  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 f  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 f  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 f  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 f  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 f  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 f  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 r  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.512    21.659    core/dr/Hexs_reg[0]_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.764 r  core/dr/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.111    22.875    core/dr/memacc/o_drwen
    SLICE_X36Y64         FDRE                                         r  core/dr/Hexs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.567ns  (logic 2.795ns (17.955%)  route 12.772ns (82.045%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 f  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 f  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 f  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 f  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 f  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 f  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 f  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 r  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.512    21.659    core/dr/Hexs_reg[0]_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.764 r  core/dr/Hexs[31]_i_1/O
                         net (fo=32, routed)          1.098    22.862    core/dr/memacc/o_drwen
    SLICE_X40Y62         FDRE                                         r  core/dr/Hexs_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.447ns  (logic 2.795ns (18.094%)  route 12.652ns (81.906%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.930     5.144    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.105     5.249 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.589     5.838    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.919 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        1.376     7.295    core/core/clk
    SLICE_X39Y62         FDCE                                         r  core/core/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     7.674 r  core/core/pc_reg[4]/Q
                         net (fo=22, routed)          1.083     8.757    core/imem_addr[4]
    SLICE_X41Y62         LUT5 (Prop_lut5_I1_O)        0.119     8.876 r  core/core_i_6/O
                         net (fo=133, routed)         1.447    10.323    core/core/imem_o_data[21]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.267    10.590 r  core/core/dmem_i_data[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.590    core/core/dmem_i_data[3]_INST_0_i_11_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I0_O)      0.178    10.768 r  core/core/dmem_i_data[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.887    11.655    core/core/dmem_i_data[3]_INST_0_i_4_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.268    11.923 r  core/core/dmem_i_data[3]_INST_0/O
                         net (fo=10, routed)          0.411    12.334    core/core/dmem_i_data[3]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.287    12.621 r  core/core/dmem_addr[3]_INST_0_i_2/O
                         net (fo=127, routed)         2.574    15.195    core/core/b_val[3]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.267    15.462 f  core/core/dmem_addr[5]_INST_0_i_12/O
                         net (fo=4, routed)           0.816    16.278    core/core/dmem_addr[5]_INST_0_i_12_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.105    16.383 f  core/core/dmem_addr[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.669    17.052    core/core/alu/data2[4]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.105    17.157 f  core/core/dmem_addr[4]_INST_0_i_3/O
                         net (fo=2, routed)           0.552    17.709    core/core/dmem_addr[4]_INST_0_i_3_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.105    17.814 f  core/core/dmem_addr[4]_INST_0/O
                         net (fo=130, routed)         1.695    19.509    core/mem/d_mem/dmem_addr[4]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.125    19.634 f  core/mem/d_mem/Hexs[31]_i_9/O
                         net (fo=2, routed)           0.219    19.853    core/mem/d_mem/bbstub_dmem_addr[3]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.275    20.128 f  core/mem/d_mem/Hexs[31]_i_7/O
                         net (fo=1, routed)           0.456    20.584    core/mem/d_mem/Hexs[31]_i_7_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    20.689 f  core/mem/d_mem/Hexs[31]_i_6/O
                         net (fo=1, routed)           0.353    21.042    core/mem/d_mem/Hexs[31]_i_6_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.105    21.147 r  core/mem/d_mem/Hexs[31]_i_3/O
                         net (fo=2, routed)           0.512    21.659    core/dr/Hexs_reg[0]_1
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.764 r  core/dr/Hexs[31]_i_1/O
                         net (fo=32, routed)          0.978    22.742    core/dr/memacc/o_drwen
    SLICE_X41Y64         FDRE                                         r  core/dr/Hexs_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/core/regfile/regs_reg[11][17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.838ns  (logic 0.356ns (42.471%)  route 0.482ns (57.529%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.801     1.723    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.258     2.026    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.052 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.558     2.610    core/core/clk
    SLICE_X52Y64         FDCE                                         r  core/core/regfile/regs_reg[11][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.141     2.751 r  core/core/regfile/regs_reg[11][17]/Q
                         net (fo=3, routed)           0.097     2.848    core/core/dbg_regs11[17]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  core/core/dmem_i_data[17]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.893    core/core/dmem_i_data[17]_INST_0_i_9_n_0
    SLICE_X53Y64         MUXF7 (Prop_muxf7_I0_O)      0.062     2.955 r  core/core/dmem_i_data[17]_INST_0_i_3/O
                         net (fo=1, routed)           0.137     3.092    core/core/dmem_i_data[17]_INST_0_i_3_n_0
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.108     3.200 r  core/core/dmem_i_data[17]_INST_0/O
                         net (fo=6, routed)           0.247     3.448    core/dr/i_data[17]
    SLICE_X47Y65         FDRE                                         r  core/dr/Hexs_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/regfile/regs_reg[15][0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.368ns (42.611%)  route 0.496ns (57.389%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.801     1.723    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.258     2.026    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.052 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.565     2.617    core/core/clk
    SLICE_X44Y58         FDCE                                         r  core/core/regfile/regs_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.141     2.758 r  core/core/regfile/regs_reg[15][0]/Q
                         net (fo=3, routed)           0.148     2.906    core/core/dbg_regs15[0]
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.951 r  core/core/dmem_i_data[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.951    core/core/dmem_i_data[0]_INST_0_i_10_n_0
    SLICE_X43Y57         MUXF7 (Prop_muxf7_I1_O)      0.074     3.025 r  core/core/dmem_i_data[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.196     3.221    core/core/dmem_i_data[0]_INST_0_i_3_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.108     3.329 r  core/core/dmem_i_data[0]_INST_0/O
                         net (fo=7, routed)           0.152     3.480    core/dr/i_data[0]
    SLICE_X43Y61         FDRE                                         r  core/dr/Hexs_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/regfile/regs_reg[7][14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.359ns (40.635%)  route 0.524ns (59.365%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.801     1.723    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.258     2.026    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.052 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.562     2.614    core/core/clk
    SLICE_X49Y61         FDCE                                         r  core/core/regfile/regs_reg[7][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141     2.755 r  core/core/regfile/regs_reg[7][14]/Q
                         net (fo=3, routed)           0.157     2.912    core/core/dbg_regs7[14]
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.045     2.957 r  core/core/dmem_i_data[14]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.957    core/core/dmem_i_data[14]_INST_0_i_12_n_0
    SLICE_X48Y61         MUXF7 (Prop_muxf7_I1_O)      0.065     3.022 r  core/core/dmem_i_data[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.145     3.166    core/core/dmem_i_data[14]_INST_0_i_4_n_0
    SLICE_X48Y61         LUT3 (Prop_lut3_I2_O)        0.108     3.274 r  core/core/dmem_i_data[14]_INST_0/O
                         net (fo=6, routed)           0.223     3.497    core/dr/i_data[14]
    SLICE_X47Y65         FDRE                                         r  core/dr/Hexs_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/regfile/regs_reg[7][10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.368ns (40.505%)  route 0.541ns (59.495%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.801     1.723    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.258     2.026    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.052 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.564     2.616    core/core/clk
    SLICE_X43Y60         FDCE                                         r  core/core/regfile/regs_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     2.757 r  core/core/regfile/regs_reg[7][10]/Q
                         net (fo=3, routed)           0.102     2.859    core/core/dbg_regs7[10]
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.045     2.904 r  core/core/dmem_i_data[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.904    core/core/dmem_i_data[10]_INST_0_i_12_n_0
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I1_O)      0.074     2.978 r  core/core/dmem_i_data[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.164     3.142    core/core/dmem_i_data[10]_INST_0_i_4_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I2_O)        0.108     3.250 r  core/core/dmem_i_data[10]_INST_0/O
                         net (fo=6, routed)           0.274     3.524    core/dr/i_data[10]
    SLICE_X43Y63         FDRE                                         r  core/dr/Hexs_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/regfile/regs_reg[8][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.357ns (38.662%)  route 0.566ns (61.338%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.801     1.723    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.258     2.026    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.052 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.557     2.609    core/core/clk
    SLICE_X53Y66         FDCE                                         r  core/core/regfile/regs_reg[8][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDCE (Prop_fdce_C_Q)         0.141     2.750 r  core/core/regfile/regs_reg[8][28]/Q
                         net (fo=3, routed)           0.126     2.875    core/core/dbg_regs8[28]
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.920 r  core/core/dmem_i_data[28]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.920    core/core/dmem_i_data[28]_INST_0_i_9_n_0
    SLICE_X52Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     2.982 r  core/core/dmem_i_data[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.264     3.246    core/core/dmem_i_data[28]_INST_0_i_3_n_0
    SLICE_X48Y65         LUT3 (Prop_lut3_I0_O)        0.109     3.355 r  core/core/dmem_i_data[28]_INST_0/O
                         net (fo=6, routed)           0.177     3.532    core/dr/i_data[28]
    SLICE_X47Y65         FDRE                                         r  core/dr/Hexs_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/regfile/regs_reg[10][29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.360ns (38.258%)  route 0.581ns (61.742%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.801     1.723    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.258     2.026    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.052 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.552     2.604    core/core/clk
    SLICE_X48Y73         FDCE                                         r  core/core/regfile/regs_reg[10][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.141     2.745 r  core/core/regfile/regs_reg[10][29]/Q
                         net (fo=3, routed)           0.128     2.873    core/core/dbg_regs10[29]
    SLICE_X50Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.918 r  core/core/dmem_i_data[29]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.918    core/core/dmem_i_data[29]_INST_0_i_9_n_0
    SLICE_X50Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     2.980 r  core/core/dmem_i_data[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.139     3.119    core/core/dmem_i_data[29]_INST_0_i_3_n_0
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.112     3.231 r  core/core/dmem_i_data[29]_INST_0/O
                         net (fo=6, routed)           0.314     3.545    core/dr/i_data[29]
    SLICE_X45Y71         FDRE                                         r  core/dr/Hexs_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/regfile/regs_reg[9][15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.379ns (40.424%)  route 0.559ns (59.576%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.801     1.723    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.258     2.026    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.052 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.567     2.619    core/core/clk
    SLICE_X30Y61         FDCE                                         r  core/core/regfile/regs_reg[9][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDCE (Prop_fdce_C_Q)         0.164     2.783 r  core/core/regfile/regs_reg[9][15]/Q
                         net (fo=3, routed)           0.106     2.888    core/core/dbg_regs9[15]
    SLICE_X31Y61         LUT6 (Prop_lut6_I3_O)        0.045     2.933 r  core/core/dmem_i_data[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.933    core/core/dmem_i_data[15]_INST_0_i_9_n_0
    SLICE_X31Y61         MUXF7 (Prop_muxf7_I0_O)      0.062     2.995 r  core/core/dmem_i_data[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.143     3.138    core/core/dmem_i_data[15]_INST_0_i_3_n_0
    SLICE_X32Y61         LUT3 (Prop_lut3_I0_O)        0.108     3.246 r  core/core/dmem_i_data[15]_INST_0/O
                         net (fo=6, routed)           0.310     3.556    core/dr/i_data[15]
    SLICE_X41Y64         FDRE                                         r  core/dr/Hexs_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/regfile/regs_reg[1][26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.960ns  (logic 0.356ns (37.069%)  route 0.604ns (62.931%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.801     1.723    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.258     2.026    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.052 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.553     2.605    core/core/clk
    SLICE_X51Y72         FDCE                                         r  core/core/regfile/regs_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.141     2.746 r  core/core/regfile/regs_reg[1][26]/Q
                         net (fo=3, routed)           0.114     2.860    core/core/dbg_regs1[26]
    SLICE_X51Y71         LUT6 (Prop_lut6_I3_O)        0.045     2.905 r  core/core/dmem_i_data[26]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.905    core/core/dmem_i_data[26]_INST_0_i_11_n_0
    SLICE_X51Y71         MUXF7 (Prop_muxf7_I0_O)      0.062     2.967 r  core/core/dmem_i_data[26]_INST_0_i_4/O
                         net (fo=1, routed)           0.278     3.245    core/core/dmem_i_data[26]_INST_0_i_4_n_0
    SLICE_X50Y72         LUT3 (Prop_lut3_I2_O)        0.108     3.353 r  core/core/dmem_i_data[26]_INST_0/O
                         net (fo=6, routed)           0.212     3.565    core/dr/i_data[26]
    SLICE_X48Y66         FDRE                                         r  core/dr/Hexs_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/regfile/regs_reg[10][18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.356ns (37.155%)  route 0.602ns (62.845%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.801     1.723    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.258     2.026    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.052 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.558     2.610    core/core/clk
    SLICE_X51Y66         FDCE                                         r  core/core/regfile/regs_reg[10][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.141     2.751 r  core/core/regfile/regs_reg[10][18]/Q
                         net (fo=3, routed)           0.102     2.853    core/core/dbg_regs10[18]
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.898 r  core/core/dmem_i_data[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.898    core/core/dmem_i_data[18]_INST_0_i_9_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.960 r  core/core/dmem_i_data[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.310     3.269    core/core/dmem_i_data[18]_INST_0_i_3_n_0
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.108     3.377 r  core/core/dmem_i_data[18]_INST_0/O
                         net (fo=6, routed)           0.191     3.568    core/dr/i_data[18]
    SLICE_X48Y66         FDRE                                         r  core/dr/Hexs_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/regfile/regs_reg[14][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.359ns (37.752%)  route 0.592ns (62.248%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.801     1.723    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.258     2.026    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.052 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.566     2.618    core/core/clk
    SLICE_X45Y54         FDCE                                         r  core/core/regfile/regs_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDCE (Prop_fdce_C_Q)         0.141     2.759 r  core/core/regfile/regs_reg[14][4]/Q
                         net (fo=3, routed)           0.104     2.863    core/core/dbg_regs14[4]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.045     2.908 r  core/core/dmem_i_data[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.908    core/core/dmem_i_data[4]_INST_0_i_10_n_0
    SLICE_X44Y54         MUXF7 (Prop_muxf7_I1_O)      0.065     2.973 r  core/core/dmem_i_data[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.122     3.094    core/core/dmem_i_data[4]_INST_0_i_3_n_0
    SLICE_X44Y56         LUT3 (Prop_lut3_I0_O)        0.108     3.202 r  core/core/dmem_i_data[4]_INST_0/O
                         net (fo=79, routed)          0.366     3.569    core/dr/i_data[4]
    SLICE_X43Y64         FDRE                                         r  core/dr/Hexs_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.554ns  (logic 3.680ns (48.714%)  route 3.874ns (51.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.380     4.590    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y52         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDSE (Prop_fdse_C_Q)         0.379     4.969 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           3.874     8.844    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.301    12.144 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.144    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.071ns  (logic 1.397ns (45.486%)  route 1.674ns (54.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y52         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           1.674     3.304    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.559 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     4.559    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 1.408ns (66.060%)  route 0.723ns (33.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.723     2.131    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.338     4.392    BTN_SCAN/clk_disp
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 1.398ns (69.922%)  route 0.602ns (30.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.000    BTN_SCAN/BTN_R_IBUF
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337     4.391    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.235ns (45.099%)  route 0.287ns (54.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.287     0.522    BTN_SCAN/BTN_R_IBUF
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C

Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.244ns (41.389%)  route 0.346ns (58.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.346     0.591    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.865     2.032    BTN_SCAN/clk_disp
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay          1034 Endpoints
Min Delay          1034 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.402ns  (logic 2.566ns (16.657%)  route 12.837ns (83.343%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.480    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X52Y59         LUT3 (Prop_lut3_I2_O)        0.105     4.585 r  DEBUG_CTRL/buffer_reg_i_468/O
                         net (fo=256, routed)         5.135     9.720    core/buffer_reg_i_483_1
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.105     9.825 f  core/buffer_reg_i_612/O
                         net (fo=1, routed)           0.000     9.825    core/buffer_reg_i_612_n_0
    SLICE_X29Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    10.007 f  core/buffer_reg_i_480/O
                         net (fo=1, routed)           0.000    10.007    core/buffer_reg_i_480_n_0
    SLICE_X29Y59         MUXF8 (Prop_muxf8_I1_O)      0.079    10.086 f  core/buffer_reg_i_300/O
                         net (fo=1, routed)           0.948    11.034    DEBUG_CTRL/buffer_reg_i_128_1
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.264    11.298 r  DEBUG_CTRL/buffer_reg_i_196/O
                         net (fo=9, routed)           0.907    12.206    DEBUG_CTRL/buffer_reg_i_196_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I3_O)        0.105    12.311 f  DEBUG_CTRL/buffer_reg_i_151/O
                         net (fo=1, routed)           0.670    12.981    DEBUG_CTRL/buffer_reg_i_151_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.105    13.086 r  DEBUG_CTRL/buffer_reg_i_79/O
                         net (fo=1, routed)           0.556    13.642    DEBUG_CTRL/buffer_reg_i_79_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I4_O)        0.105    13.747 r  DEBUG_CTRL/buffer_reg_i_27/O
                         net (fo=1, routed)           0.675    14.422    DEBUG_CTRL/buffer_reg_i_27_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.105    14.527 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           0.875    15.402    UART_BUFF/DIADI[1]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.302     4.357    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.056ns  (logic 2.742ns (18.209%)  route 12.315ns (81.791%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.480    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X52Y59         LUT3 (Prop_lut3_I2_O)        0.105     4.585 r  DEBUG_CTRL/buffer_reg_i_468/O
                         net (fo=256, routed)         5.135     9.720    core/buffer_reg_i_483_1
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.105     9.825 r  core/buffer_reg_i_612/O
                         net (fo=1, routed)           0.000     9.825    core/buffer_reg_i_612_n_0
    SLICE_X29Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    10.007 r  core/buffer_reg_i_480/O
                         net (fo=1, routed)           0.000    10.007    core/buffer_reg_i_480_n_0
    SLICE_X29Y59         MUXF8 (Prop_muxf8_I1_O)      0.079    10.086 r  core/buffer_reg_i_300/O
                         net (fo=1, routed)           0.948    11.034    DEBUG_CTRL/buffer_reg_i_128_1
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.264    11.298 f  DEBUG_CTRL/buffer_reg_i_196/O
                         net (fo=9, routed)           0.794    12.092    DEBUG_CTRL/buffer_reg_i_196_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I4_O)        0.119    12.211 r  DEBUG_CTRL/buffer_reg_i_112/O
                         net (fo=1, routed)           0.516    12.727    DEBUG_CTRL/buffer_reg_i_112_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.267    12.994 f  DEBUG_CTRL/buffer_reg_i_45/O
                         net (fo=1, routed)           0.432    13.426    DEBUG_CTRL/buffer_reg_i_45_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.105    13.531 f  DEBUG_CTRL/buffer_reg_i_15/O
                         net (fo=2, routed)           0.676    14.208    DEBUG_CTRL/buffer_reg_i_15_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.105    14.313 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           0.744    15.056    UART_BUFF/DIADI[5]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.302     4.357    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.964ns  (logic 2.742ns (18.322%)  route 12.222ns (81.678%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.480    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X52Y59         LUT3 (Prop_lut3_I2_O)        0.105     4.585 r  DEBUG_CTRL/buffer_reg_i_468/O
                         net (fo=256, routed)         5.135     9.720    core/buffer_reg_i_483_1
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.105     9.825 r  core/buffer_reg_i_612/O
                         net (fo=1, routed)           0.000     9.825    core/buffer_reg_i_612_n_0
    SLICE_X29Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    10.007 r  core/buffer_reg_i_480/O
                         net (fo=1, routed)           0.000    10.007    core/buffer_reg_i_480_n_0
    SLICE_X29Y59         MUXF8 (Prop_muxf8_I1_O)      0.079    10.086 r  core/buffer_reg_i_300/O
                         net (fo=1, routed)           0.948    11.034    DEBUG_CTRL/buffer_reg_i_128_1
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.264    11.298 f  DEBUG_CTRL/buffer_reg_i_196/O
                         net (fo=9, routed)           0.794    12.092    DEBUG_CTRL/buffer_reg_i_196_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I4_O)        0.119    12.211 r  DEBUG_CTRL/buffer_reg_i_112/O
                         net (fo=1, routed)           0.516    12.727    DEBUG_CTRL/buffer_reg_i_112_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.267    12.994 f  DEBUG_CTRL/buffer_reg_i_45/O
                         net (fo=1, routed)           0.432    13.426    DEBUG_CTRL/buffer_reg_i_45_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.105    13.531 f  DEBUG_CTRL/buffer_reg_i_15/O
                         net (fo=2, routed)           0.475    14.007    DEBUG_CTRL/buffer_reg_i_15_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.105    14.112 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           0.852    14.964    UART_BUFF/DIADI[4]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.302     4.357    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.957ns  (logic 2.747ns (18.364%)  route 12.210ns (81.636%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.480    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X52Y59         LUT3 (Prop_lut3_I2_O)        0.105     4.585 r  DEBUG_CTRL/buffer_reg_i_468/O
                         net (fo=256, routed)         5.135     9.720    core/buffer_reg_i_483_1
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.105     9.825 f  core/buffer_reg_i_612/O
                         net (fo=1, routed)           0.000     9.825    core/buffer_reg_i_612_n_0
    SLICE_X29Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    10.007 f  core/buffer_reg_i_480/O
                         net (fo=1, routed)           0.000    10.007    core/buffer_reg_i_480_n_0
    SLICE_X29Y59         MUXF8 (Prop_muxf8_I1_O)      0.079    10.086 f  core/buffer_reg_i_300/O
                         net (fo=1, routed)           0.948    11.034    DEBUG_CTRL/buffer_reg_i_128_1
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.264    11.298 r  DEBUG_CTRL/buffer_reg_i_196/O
                         net (fo=9, routed)           0.683    11.982    DEBUG_CTRL/buffer_reg_i_196_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.106 f  DEBUG_CTRL/buffer_reg_i_123/O
                         net (fo=2, routed)           0.340    12.446    DEBUG_CTRL/buffer_reg_i_123_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.267    12.713 f  DEBUG_CTRL/buffer_reg_i_64/O
                         net (fo=1, routed)           0.461    13.174    DEBUG_CTRL/buffer_reg_i_64_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.105    13.279 r  DEBUG_CTRL/buffer_reg_i_22/O
                         net (fo=1, routed)           0.792    14.072    DEBUG_CTRL/buffer_reg_i_22_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I3_O)        0.105    14.177 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           0.780    14.957    UART_BUFF/DIADI[3]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.302     4.357    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.911ns  (logic 2.639ns (17.695%)  route 12.273ns (82.305%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.480    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X52Y59         LUT3 (Prop_lut3_I2_O)        0.105     4.585 r  DEBUG_CTRL/buffer_reg_i_468/O
                         net (fo=256, routed)         5.135     9.720    core/buffer_reg_i_483_1
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.105     9.825 r  core/buffer_reg_i_612/O
                         net (fo=1, routed)           0.000     9.825    core/buffer_reg_i_612_n_0
    SLICE_X29Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    10.007 r  core/buffer_reg_i_480/O
                         net (fo=1, routed)           0.000    10.007    core/buffer_reg_i_480_n_0
    SLICE_X29Y59         MUXF8 (Prop_muxf8_I1_O)      0.079    10.086 r  core/buffer_reg_i_300/O
                         net (fo=1, routed)           0.948    11.034    DEBUG_CTRL/buffer_reg_i_128_1
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.264    11.298 f  DEBUG_CTRL/buffer_reg_i_196/O
                         net (fo=9, routed)           0.773    12.071    DEBUG_CTRL/buffer_reg_i_196_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.105    12.176 r  DEBUG_CTRL/buffer_reg_i_128/O
                         net (fo=1, routed)           0.619    12.796    DEBUG_CTRL/buffer_reg_i_128_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.105    12.901 r  DEBUG_CTRL/buffer_reg_i_69/O
                         net (fo=1, routed)           0.920    13.821    DEBUG_CTRL/buffer_reg_i_69_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.105    13.926 r  DEBUG_CTRL/buffer_reg_i_24/O
                         net (fo=1, routed)           0.000    13.926    DEBUG_CTRL/buffer_reg_i_24_n_0
    SLICE_X49Y57         MUXF7 (Prop_muxf7_I0_O)      0.178    14.104 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           0.807    14.911    UART_BUFF/DIADI[2]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.302     4.357    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.805ns  (logic 2.566ns (17.329%)  route 12.240ns (82.671%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.480    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X52Y59         LUT3 (Prop_lut3_I2_O)        0.105     4.585 r  DEBUG_CTRL/buffer_reg_i_468/O
                         net (fo=256, routed)         5.135     9.720    core/buffer_reg_i_483_1
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.105     9.825 f  core/buffer_reg_i_612/O
                         net (fo=1, routed)           0.000     9.825    core/buffer_reg_i_612_n_0
    SLICE_X29Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    10.007 f  core/buffer_reg_i_480/O
                         net (fo=1, routed)           0.000    10.007    core/buffer_reg_i_480_n_0
    SLICE_X29Y59         MUXF8 (Prop_muxf8_I1_O)      0.079    10.086 f  core/buffer_reg_i_300/O
                         net (fo=1, routed)           0.948    11.034    DEBUG_CTRL/buffer_reg_i_128_1
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.264    11.298 r  DEBUG_CTRL/buffer_reg_i_196/O
                         net (fo=9, routed)           0.794    12.092    DEBUG_CTRL/buffer_reg_i_196_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.105    12.197 r  DEBUG_CTRL/buffer_reg_i_106/O
                         net (fo=1, routed)           0.547    12.744    DEBUG_CTRL/buffer_reg_i_106_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.105    12.849 f  DEBUG_CTRL/buffer_reg_i_37/O
                         net (fo=1, routed)           0.639    13.488    DEBUG_CTRL/buffer_reg_i_37_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I4_O)        0.105    13.593 r  DEBUG_CTRL/buffer_reg_i_12/O
                         net (fo=1, routed)           0.358    13.951    DEBUG_CTRL/buffer_reg_i_12_n_0
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.105    14.056 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           0.750    14.805    UART_BUFF/DIADI[6]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.302     4.357    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.776ns  (logic 2.639ns (17.858%)  route 12.137ns (82.142%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           3.069     4.480    DEBUG_CTRL/LED_OBUF[1]
    SLICE_X52Y59         LUT3 (Prop_lut3_I2_O)        0.105     4.585 r  DEBUG_CTRL/buffer_reg_i_468/O
                         net (fo=256, routed)         5.135     9.720    core/buffer_reg_i_483_1
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.105     9.825 f  core/buffer_reg_i_612/O
                         net (fo=1, routed)           0.000     9.825    core/buffer_reg_i_612_n_0
    SLICE_X29Y59         MUXF7 (Prop_muxf7_I1_O)      0.182    10.007 f  core/buffer_reg_i_480/O
                         net (fo=1, routed)           0.000    10.007    core/buffer_reg_i_480_n_0
    SLICE_X29Y59         MUXF8 (Prop_muxf8_I1_O)      0.079    10.086 f  core/buffer_reg_i_300/O
                         net (fo=1, routed)           0.948    11.034    DEBUG_CTRL/buffer_reg_i_128_1
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.264    11.298 r  DEBUG_CTRL/buffer_reg_i_196/O
                         net (fo=9, routed)           0.926    12.224    DEBUG_CTRL/buffer_reg_i_196_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.105    12.329 r  DEBUG_CTRL/buffer_reg_i_167/O
                         net (fo=1, routed)           0.315    12.644    DEBUG_CTRL/buffer_reg_i_167_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.105    12.749 r  DEBUG_CTRL/buffer_reg_i_90/O
                         net (fo=1, routed)           0.836    13.585    DEBUG_CTRL/buffer_reg_i_90_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I3_O)        0.105    13.690 r  DEBUG_CTRL/buffer_reg_i_31/O
                         net (fo=1, routed)           0.000    13.690    DEBUG_CTRL/buffer_reg_i_31_n_0
    SLICE_X49Y55         MUXF7 (Prop_muxf7_I0_O)      0.178    13.868 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           0.908    14.776    UART_BUFF/DIADI[0]
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.302     4.357    UART_BUFF/clk_cpu
    RAMB18_X1Y20         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.514ns (32.962%)  route 3.078ns (67.038%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           3.078     4.487    BTN_SCAN/LED_OBUF[0]
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.105     4.592 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     4.592    DEBUG_CTRL/done_reg_0
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.255     4.309    DEBUG_CTRL/clk_cpu
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/done_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 1.514ns (32.990%)  route 3.074ns (67.010%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           3.074     4.483    DEBUG_CTRL/LED_OBUF[0]
    SLICE_X54Y61         LUT6 (Prop_lut6_I3_O)        0.105     4.588 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     4.588    DEBUG_CTRL/start_i_1_n_0
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.255     4.309    DEBUG_CTRL/clk_cpu
    SLICE_X54Y61         FDRE                                         r  DEBUG_CTRL/start_reg/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.540ns  (logic 1.543ns (33.988%)  route 2.997ns (66.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           2.997     4.435    RSTN_IBUF
    SLICE_X32Y85         LUT1 (Prop_lut1_I0_O)        0.105     4.540 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.540    p_1_out[0]
    SLICE_X32Y85         FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.267     4.321    clk_cpu
    SLICE_X32Y85         FDRE                                         r  rst_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/Hexs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/regfile/regs_reg[11][5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.276ns (32.600%)  route 0.571ns (67.400%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[5]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[5]/Q
                         net (fo=2, routed)           0.068     0.209    core/dr/data1[1]
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.254 r  core/dr/core_i_49/O
                         net (fo=1, routed)           0.152     0.406    core/core/dmem_o_data[5]
    SLICE_X37Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.451 r  core/core/regs[0][5]_i_3/O
                         net (fo=1, routed)           0.118     0.569    core/core/regs[0][5]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.614 r  core/core/regs[0][5]_i_1/O
                         net (fo=32, routed)          0.232     0.847    core/core/reg_i_data[5]
    SLICE_X32Y56         FDCE                                         r  core/core/regfile/regs_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.840     3.506    core/core/clk
    SLICE_X32Y56         FDCE                                         r  core/core/regfile/regs_reg[11][5]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/regfile/regs_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.276ns (32.558%)  route 0.572ns (67.442%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[5]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[5]/Q
                         net (fo=2, routed)           0.068     0.209    core/dr/data1[1]
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.254 r  core/dr/core_i_49/O
                         net (fo=1, routed)           0.152     0.406    core/core/dmem_o_data[5]
    SLICE_X37Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.451 r  core/core/regs[0][5]_i_3/O
                         net (fo=1, routed)           0.118     0.569    core/core/regs[0][5]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.614 r  core/core/regs[0][5]_i_1/O
                         net (fo=32, routed)          0.233     0.848    core/core/reg_i_data[5]
    SLICE_X33Y57         FDCE                                         r  core/core/regfile/regs_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.839     3.505    core/core/clk
    SLICE_X33Y57         FDCE                                         r  core/core/regfile/regs_reg[14][5]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/regfile/regs_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.276ns (32.269%)  route 0.579ns (67.731%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[5]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[5]/Q
                         net (fo=2, routed)           0.068     0.209    core/dr/data1[1]
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.254 r  core/dr/core_i_49/O
                         net (fo=1, routed)           0.152     0.406    core/core/dmem_o_data[5]
    SLICE_X37Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.451 r  core/core/regs[0][5]_i_3/O
                         net (fo=1, routed)           0.118     0.569    core/core/regs[0][5]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.614 r  core/core/regs[0][5]_i_1/O
                         net (fo=32, routed)          0.241     0.855    core/core/reg_i_data[5]
    SLICE_X34Y57         FDCE                                         r  core/core/regfile/regs_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.838     3.504    core/core/clk
    SLICE_X34Y57         FDCE                                         r  core/core/regfile/regs_reg[10][5]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/regfile/regs_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.276ns (31.126%)  route 0.611ns (68.874%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[5]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[5]/Q
                         net (fo=2, routed)           0.068     0.209    core/dr/data1[1]
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.254 r  core/dr/core_i_49/O
                         net (fo=1, routed)           0.152     0.406    core/core/dmem_o_data[5]
    SLICE_X37Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.451 r  core/core/regs[0][5]_i_3/O
                         net (fo=1, routed)           0.118     0.569    core/core/regs[0][5]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.614 r  core/core/regs[0][5]_i_1/O
                         net (fo=32, routed)          0.272     0.887    core/core/reg_i_data[5]
    SLICE_X31Y57         FDCE                                         r  core/core/regfile/regs_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.839     3.505    core/core/clk
    SLICE_X31Y57         FDCE                                         r  core/core/regfile/regs_reg[5][5]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/regfile/regs_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.276ns (30.441%)  route 0.631ns (69.559%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[4]/C
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[4]/Q
                         net (fo=2, routed)           0.207     0.348    core/dr/data1[0]
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.393 r  core/dr/core_i_50/O
                         net (fo=1, routed)           0.104     0.496    core/core/dmem_o_data[4]
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.541 r  core/core/regs[0][4]_i_3/O
                         net (fo=1, routed)           0.114     0.655    core/core/regs[0][4]_i_3_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.700 r  core/core/regs[0][4]_i_1/O
                         net (fo=32, routed)          0.206     0.907    core/core/reg_i_data[4]
    SLICE_X46Y58         FDCE                                         r  core/core/regfile/regs_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.834     3.500    core/core/clk
    SLICE_X46Y58         FDCE                                         r  core/core/regfile/regs_reg[1][4]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/regfile/regs_reg[12][5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.276ns (30.147%)  route 0.640ns (69.853%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[5]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[5]/Q
                         net (fo=2, routed)           0.068     0.209    core/dr/data1[1]
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.254 r  core/dr/core_i_49/O
                         net (fo=1, routed)           0.152     0.406    core/core/dmem_o_data[5]
    SLICE_X37Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.451 r  core/core/regs[0][5]_i_3/O
                         net (fo=1, routed)           0.118     0.569    core/core/regs[0][5]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.614 r  core/core/regs[0][5]_i_1/O
                         net (fo=32, routed)          0.301     0.916    core/core/reg_i_data[5]
    SLICE_X32Y57         FDCE                                         r  core/core/regfile/regs_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.839     3.505    core/core/clk
    SLICE_X32Y57         FDCE                                         r  core/core/regfile/regs_reg[12][5]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/regfile/regs_reg[21][24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.276ns (30.065%)  route 0.642ns (69.935%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[24]/C
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[24]/Q
                         net (fo=2, routed)           0.158     0.299    core/dr/data6[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  core/dr/core_i_30/O
                         net (fo=1, routed)           0.197     0.541    core/core/dmem_o_data[24]
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.586 r  core/core/regs[0][24]_i_3/O
                         net (fo=1, routed)           0.136     0.722    core/core/regs[0][24]_i_3_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.767 r  core/core/regs[0][24]_i_1/O
                         net (fo=32, routed)          0.151     0.918    core/core/reg_i_data[24]
    SLICE_X44Y72         FDCE                                         r  core/core/regfile/regs_reg[21][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.823     3.489    core/core/clk
    SLICE_X44Y72         FDCE                                         r  core/core/regfile/regs_reg[21][24]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/regfile/regs_reg[13][3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.276ns (29.679%)  route 0.654ns (70.321%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[3]/C
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[3]/Q
                         net (fo=2, routed)           0.205     0.346    core/dr/Hexs_reg_n_0_[3]
    SLICE_X37Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.391 r  core/dr/core_i_51/O
                         net (fo=1, routed)           0.102     0.493    core/core/dmem_o_data[3]
    SLICE_X37Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.538 r  core/core/regs[0][3]_i_3/O
                         net (fo=1, routed)           0.125     0.663    core/core/regs[0][3]_i_3_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.708 r  core/core/regs[0][3]_i_1/O
                         net (fo=32, routed)          0.222     0.930    core/core/reg_i_data[3]
    SLICE_X30Y57         FDCE                                         r  core/core/regfile/regs_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.839     3.505    core/core/clk
    SLICE_X30Y57         FDCE                                         r  core/core/regfile/regs_reg[13][3]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/regfile/regs_reg[13][5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.276ns (29.587%)  route 0.657ns (70.413%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[5]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[5]/Q
                         net (fo=2, routed)           0.068     0.209    core/dr/data1[1]
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.254 r  core/dr/core_i_49/O
                         net (fo=1, routed)           0.152     0.406    core/core/dmem_o_data[5]
    SLICE_X37Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.451 r  core/core/regs[0][5]_i_3/O
                         net (fo=1, routed)           0.118     0.569    core/core/regs[0][5]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.614 r  core/core/regs[0][5]_i_1/O
                         net (fo=32, routed)          0.318     0.933    core/core/reg_i_data[5]
    SLICE_X34Y56         FDCE                                         r  core/core/regfile/regs_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.839     3.505    core/core/clk
    SLICE_X34Y56         FDCE                                         r  core/core/regfile/regs_reg[13][5]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/regfile/regs_reg[9][5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.276ns (29.587%)  route 0.657ns (70.413%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[5]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[5]/Q
                         net (fo=2, routed)           0.068     0.209    core/dr/data1[1]
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.254 r  core/dr/core_i_49/O
                         net (fo=1, routed)           0.152     0.406    core/core/dmem_o_data[5]
    SLICE_X37Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.451 r  core/core/regs[0][5]_i_3/O
                         net (fo=1, routed)           0.118     0.569    core/core/regs[0][5]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.614 r  core/core/regs[0][5]_i_1/O
                         net (fo=32, routed)          0.318     0.933    core/core/reg_i_data[5]
    SLICE_X35Y56         FDCE                                         r  core/core/regfile/regs_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.122     2.289    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056     2.345 r  CLK_GEN/core_i_1/O
                         net (fo=1, routed)           0.292     2.637    CLK_GEN/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.666 r  CLK_GEN/clk_BUFG_inst/O
                         net (fo=1056, routed)        0.839     3.505    core/core/clk
    SLICE_X35Y56         FDCE                                         r  core/core/regfile/regs_reg[9][5]/C





