**Target language:** ***Verilog***

**Inference :**
  Create new project. 
  Verilog file *"adder.v"* is uploaded in design sources. 
  Basys3 board is selected. 
  To automate verifying testbench file *"adder_tb.v"* is addded. 
  We can verify the block diagram by opening elaborated design. 
  Simulation is run and checked for errors. 
  Output is viewed in Tcl console and wave window.
