/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/unisim
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap unisim /home/feilong/Storages/fpga/000_vivado_sim_linux32/unisim
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom -source -93 -32 -work unisim -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/unisim/.cxl.vhdl.unisim.unisim.lin64.cmf -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.lin64.cmf
/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/unimacro
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap unimacro /home/feilong/Storages/fpga/000_vivado_sim_linux32/unimacro
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom -source -93 -32 -work unimacro -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.cmf
/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/unifast
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap unifast /home/feilong/Storages/fpga/000_vivado_sim_linux32/unifast
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom -source -93 -32 -work unifast -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/unifast/.cxl.vhdl.unifast.unifast.lin64.cmf
