// Seed: 696897758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_3 = 0;
  wire [-1 : 1] id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1,
      id_5,
      id_4,
      id_5
  );
  always @* begin : LABEL_0
    deassign id_3;
  end
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    id_1,
    _id_2
);
  output wire _id_2;
  output wire id_1;
  logic [-1 : id_2] id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3
  );
  wire id_4;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11, id_12;
endmodule
