#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Apr 21 10:29:55 2015
# Process ID: 19196
# Log file: Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/planAhead_run_3/planAhead.log
# Journal file: Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -264 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/pa.fromNetlist.tcl}
# create_project -name Lab5-manual -dir "Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/planAhead_run_3" -part xc3s1000ft256-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/lab5_manual.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual} }
# set_property target_constrs_file "lab5_manual.ucf" [current_fileset -constrset]
Adding file 'Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/lab5_manual.ucf' to fileset 'constrs_1'
# add_files [list {lab5_manual.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1000ft256-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab5_manual.ngc ...
WARNING:NetListWriters:298 - No output is written to lab5_manual.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lab5_manual.edif ...
ngc2edif: Total memory usage is 79360 kilobytes

Parsing EDIF File [./planAhead_run_3/Lab5-manual.data/cache/lab5_manual_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/Lab5-manual.data/cache/lab5_manual_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/lab5_manual.ucf]
WARNING: [Constraints 18-7] Clock terminal CLK is located on a non-clock IO location F12 this can produce sub-optimal results [Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/lab5_manual.ucf:4]
Finished Parsing UCF File [Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual/lab5_manual.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 09e05067
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 511.512 ; gain = 70.168
startgroup
set_property package_pin N14 [get_ports Z]
endgroup
startgroup
set_property package_pin P13 [get_ports Z]
endgroup
startgroup
set_property package_pin L12 [get_ports Q1]
endgroup
startgroup
set_property package_pin P14 [get_ports Q2]
endgroup
startgroup
set_property package_pin K12 [get_ports Q3]
endgroup
startgroup
set_property package_pin H13 [get_ports SET]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See Z:/__SchoolWork/EE316_Lab5/lab5-part 2/Lab5-manual\planAhead_pid19196.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Apr 21 10:31:43 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
