PS_system_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/PS_system/ip/PS_system_processing_system7_0_0/sim/PS_system_processing_system7_0_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/PS_system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/PS_system/ipshared/8c62/hdl"incdir="../../../../lab1.srcs/sources_1/bd/PS_system/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/PS_system/ipshared/8c62/hdl"incdir="../../../../lab1.srcs/sources_1/bd/PS_system/ip/PS_system_processing_system7_0_0"
PS_system.v,verilog,xil_defaultlib,../../../bd/PS_system/sim/PS_system.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/PS_system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/PS_system/ipshared/8c62/hdl"incdir="../../../../lab1.srcs/sources_1/bd/PS_system/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/PS_system/ipshared/8c62/hdl"incdir="../../../../lab1.srcs/sources_1/bd/PS_system/ip/PS_system_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
