Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov  1 21:20:26 2023
| Host         : GaryPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mantis_synth_wrapper_timing_summary_routed.rpt -pb mantis_synth_wrapper_timing_summary_routed.pb -rpx mantis_synth_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mantis_synth_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  202         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (202)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (400)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (202)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: mantis_synth_i/mantis_synth_0/inst/mantis_synth_v1_0_S_AXI_inst/synth_core/freq_sel/divclk_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/synth_core/freq_sel/divclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (400)
--------------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.954        0.000                      0                 2364        0.044        0.000                      0                 2364        9.020        0.000                       0                  1039  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.954        0.000                      0                 2364        0.044        0.000                      0                 2364        9.020        0.000                       0                  1039  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.954ns  (required time - arrival time)
  Source:                 mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 1.991ns (32.178%)  route 4.196ns (67.822%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.768     3.807    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.494     6.636    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.891     7.651    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.150     7.801 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          1.165     8.966    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.383     9.349 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.646     9.995    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X21Y47         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.503    23.261    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.397    23.657    
                         clock uncertainty           -0.302    23.355    
    SLICE_X21Y47         FDRE (Setup_fdre_C_CE)      -0.407    22.948    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         22.948    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                 12.954    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.985ns (33.070%)  route 4.017ns (66.930%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.768     3.807    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.494     6.636    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.891     7.651    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.150     7.801 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          1.015     8.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X16Y50         LUT4 (Prop_lut4_I0_O)        0.377     9.193 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.616     9.809    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.488    23.245    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.282    23.527    
                         clock uncertainty           -0.302    23.225    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.409    22.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.985ns (33.070%)  route 4.017ns (66.930%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.768     3.807    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.494     6.636    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.891     7.651    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.150     7.801 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          1.015     8.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X16Y50         LUT4 (Prop_lut4_I0_O)        0.377     9.193 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.616     9.809    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.488    23.245    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.282    23.527    
                         clock uncertainty           -0.302    23.225    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.409    22.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.985ns (33.070%)  route 4.017ns (66.930%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.768     3.807    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.494     6.636    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.891     7.651    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.150     7.801 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          1.015     8.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X16Y50         LUT4 (Prop_lut4_I0_O)        0.377     9.193 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.616     9.809    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.488    23.245    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism              0.282    23.527    
                         clock uncertainty           -0.302    23.225    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.409    22.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.985ns (33.070%)  route 4.017ns (66.930%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.768     3.807    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.494     6.636    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.891     7.651    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.150     7.801 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          1.015     8.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X16Y50         LUT4 (Prop_lut4_I0_O)        0.377     9.193 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.616     9.809    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.488    23.245    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[27]/C
                         clock pessimism              0.282    23.527    
                         clock uncertainty           -0.302    23.225    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.409    22.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.985ns (33.070%)  route 4.017ns (66.930%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.768     3.807    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.494     6.636    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.891     7.651    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.150     7.801 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          1.015     8.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X16Y50         LUT4 (Prop_lut4_I0_O)        0.377     9.193 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.616     9.809    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.488    23.245    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[28]/C
                         clock pessimism              0.282    23.527    
                         clock uncertainty           -0.302    23.225    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.409    22.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.985ns (33.070%)  route 4.017ns (66.930%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.768     3.807    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.494     6.636    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.891     7.651    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.150     7.801 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          1.015     8.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X16Y50         LUT4 (Prop_lut4_I0_O)        0.377     9.193 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.616     9.809    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.488    23.245    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[29]/C
                         clock pessimism              0.282    23.527    
                         clock uncertainty           -0.302    23.225    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.409    22.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.985ns (33.070%)  route 4.017ns (66.930%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.768     3.807    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.494     6.636    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.891     7.651    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.150     7.801 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          1.015     8.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X16Y50         LUT4 (Prop_lut4_I0_O)        0.377     9.193 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.616     9.809    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.488    23.245    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[30]/C
                         clock pessimism              0.282    23.527    
                         clock uncertainty           -0.302    23.225    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.409    22.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.985ns (33.070%)  route 4.017ns (66.930%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.768     3.807    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.494     6.636    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.891     7.651    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.150     7.801 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          1.015     8.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X16Y50         LUT4 (Prop_lut4_I0_O)        0.377     9.193 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.616     9.809    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.488    23.245    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[31]/C
                         clock pessimism              0.282    23.527    
                         clock uncertainty           -0.302    23.225    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.409    22.816    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.013ns  (required time - arrival time)
  Source:                 mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 1.991ns (32.484%)  route 4.138ns (67.516%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.768     3.807    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.494     6.636    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y51          LUT5 (Prop_lut5_I1_O)        0.124     6.760 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.891     7.651    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.150     7.801 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          1.165     8.966    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.383     9.349 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.588     9.936    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X17Y47         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        1.504    23.262    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y47         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.397    23.658    
                         clock uncertainty           -0.302    23.356    
    SLICE_X17Y47         FDRE (Setup_fdre_C_CE)      -0.407    22.949    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         22.949    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 13.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.226ns (56.534%)  route 0.174ns (43.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.566     1.396    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.128     1.524 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=1, routed)           0.174     1.698    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/slv_reg0_reg_n_0_[30]
    SLICE_X15Y50         LUT6 (Prop_lut6_I5_O)        0.098     1.796 r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.796    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/reg_data_out[30]
    SLICE_X15Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.829     1.777    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.118     1.659    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.092     1.751    mantis_synth_i/mantis_synth_1/inst/mantis_synth_v1_0_S_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.227%)  route 0.225ns (54.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.563     1.393    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y50          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.534 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/Q
                         net (fo=25, routed)          0.225     1.759    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.045     1.804 r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[4]
    SLICE_X7Y49          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.837     1.785    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y49          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                         clock pessimism             -0.118     1.667    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.092     1.759    mantis_synth_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.164%)  route 0.219ns (60.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.582     1.412    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.219     1.772    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.895     1.843    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.725    mantis_synth_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.162%)  route 0.219ns (60.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.582     1.412    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.219     1.772    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.895     1.843    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.725    mantis_synth_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.162%)  route 0.219ns (60.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.582     1.412    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.219     1.772    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.895     1.843    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.725    mantis_synth_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.582     1.412    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.663    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y50          SRL16E                                       r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.851     1.799    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.371     1.428    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.611    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.580     1.410    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/Q
                         net (fo=1, routed)           0.253     1.804    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[36]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.849    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[36]
    SLICE_X1Y49          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.854     1.802    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.118     1.684    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.791    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.356%)  route 0.247ns (63.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.582     1.412    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.247     1.800    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.895     1.843    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.725    mantis_synth_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.316%)  route 0.247ns (63.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.582     1.412    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.247     1.800    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.895     1.843    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.725    mantis_synth_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.582     1.412    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.751    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    mantis_synth_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1039, routed)        0.895     1.843    mantis_synth_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mantis_synth_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.671    mantis_synth_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mantis_synth_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  mantis_synth_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y53    mantis_synth_i/mantis_synth_0/inst/mantis_synth_v1_0_S_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y53    mantis_synth_i/mantis_synth_0/inst/mantis_synth_v1_0_S_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y54    mantis_synth_i/mantis_synth_0/inst/mantis_synth_v1_0_S_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y54    mantis_synth_i/mantis_synth_0/inst/mantis_synth_v1_0_S_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y52    mantis_synth_i/mantis_synth_0/inst/mantis_synth_v1_0_S_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y52    mantis_synth_i/mantis_synth_0/inst/mantis_synth_v1_0_S_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y53    mantis_synth_i/mantis_synth_0/inst/mantis_synth_v1_0_S_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y53    mantis_synth_i/mantis_synth_0/inst/mantis_synth_v1_0_S_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X16Y44    mantis_synth_i/mantis_synth_0/inst/mantis_synth_v1_0_S_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y41    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y41    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y41    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y41    mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     mantis_synth_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



