{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: kernelV4"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
            , "line":124
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck blocks: kernelV4.B1, kernelV4.B6, kernelV4.B8"
        }
        , {
          "type":"text"
          , "text":"Use the %L report to view more details"
          , "links":
          [
            {
              "view":"Fmax II Report"
            }
          ]
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"primitives.hpp"
                , "line":89
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"primitives.hpp"
                , "line":89
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"primitives.hpp"
                , "line":89
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"primitives.hpp"
                , "line":89
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"primitives.hpp"
                , "line":131
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"primitives.hpp"
                    , "line":134
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"primitives.hpp"
                , "line":477
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"primitives.hpp"
                , "line":569
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"16X Partially unrolled kernelV4.B1"
          , "data":
          ["Yes", "1", "8"]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":159
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stallable instruction: None"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"kernelV4.B3"
          , "data":
          ["Yes", ">=2", "2"]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":230
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"kernelV4.B5"
              , "data":
              ["Yes", ">=1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                    , "line":239
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 16 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"kernelV4.B6"
                  , "data":
                  ["Yes", "3", "2"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"Unknown location"
                        , "line":0
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Memory dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"247"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                              , "line":"413"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Store Operation (%L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"260"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"247"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                              , "line":"413"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Load Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"247"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                              , "line":"413"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"247"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                              , "line":"413"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Load Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"233"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                              , "line":"522"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"262"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                              , "line":"481"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Store Operation (%L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"262"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"262"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                              , "line":"481"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Load Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"247"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                              , "line":"413"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"From: Load Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"262"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                              , "line":"481"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"To: Load Operation (%L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1100"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                              , "line":"233"
                            }
                            , {
                              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                              , "line":"522"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Most critical loop feedback path during scheduling:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 17 failing nodes are listed."
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"1.05 clock cycle 32-bit Integer Compare Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"260"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"478"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.05 clock cycle 32-bit Integer Compare Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"255"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"413"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 1-bit Select Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"257"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"273"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"260"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"478"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 1-bit Select Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"257"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"273"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 1-bit Select Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"257"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"273"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle Load Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"247"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"413"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 1-bit Select Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"257"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"273"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 1-bit Select Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"257"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"273"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 1-bit Select Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"257"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"273"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle Store Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"260"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 1-bit Select Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"257"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"273"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 1-bit Select Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"257"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"273"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle Load Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"260"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"478"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"1.00 clock cycle 1-bit Select Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"257"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"273"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"0.53 clock cycles 1-bit Or Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"260"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"478"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"0.53 clock cycles 1-bit Or Operation (%L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1100"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                                  , "line":"260"
                                }
                                , {
                                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                                  , "line":"478"
                                }
                              ]
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: None"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"primitives.hpp"
                            , "line":222
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"primitives.hpp"
                            , "line":272
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"primitives.hpp"
                            , "line":272
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"primitives.hpp"
                            , "line":412
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"primitives.hpp"
                            , "line":412
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"primitives.hpp"
                            , "line":452
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"primitives.hpp"
                            , "line":477
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"primitives.hpp"
                            , "line":477
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"kernelV4.B8"
          , "data":
          ["Yes", "~1", "4"]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                , "line":280
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Store Operation (%L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"282"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":"502"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":"283"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":"502"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Average Trip count: 52 (exact)"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"primitives.hpp"
                    , "line":501
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"primitives.hpp"
                    , "line":501
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
  ]
}
