
Web_MMS_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012a48  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013f8  08012bcc  08012bcc  00022bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013fc4  08013fc4  000303d8  2**0
                  CONTENTS
  4 .ARM          00000008  08013fc4  08013fc4  00023fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013fcc  08013fcc  000303d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013fcc  08013fcc  00023fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013fd0  08013fd0  00023fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003d8  20000000  08013fd4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007814  200003d8  080143ac  000303d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  20007bec  080143ac  00037bec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000303d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003d2ff  00000000  00000000  00030401  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007cae  00000000  00000000  0006d700  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002478  00000000  00000000  000753b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002110  00000000  00000000  00077828  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00033c9d  00000000  00000000  00079938  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002dcf4  00000000  00000000  000ad5d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f2ef1  00000000  00000000  000db2c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001ce1ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009f9c  00000000  00000000  001ce238  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200003d8 	.word	0x200003d8
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08012bb4 	.word	0x08012bb4

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200003dc 	.word	0x200003dc
 80001c0:	08012bb4 	.word	0x08012bb4

080001c4 <strlen>:
 80001c4:	4603      	mov	r3, r0
 80001c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ca:	2a00      	cmp	r2, #0
 80001cc:	d1fb      	bne.n	80001c6 <strlen+0x2>
 80001ce:	1a18      	subs	r0, r3, r0
 80001d0:	3801      	subs	r0, #1
 80001d2:	4770      	bx	lr

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b974 	b.w	80004d4 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	468c      	mov	ip, r1
 800020a:	4604      	mov	r4, r0
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d14b      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000212:	428a      	cmp	r2, r1
 8000214:	4615      	mov	r5, r2
 8000216:	d967      	bls.n	80002e8 <__udivmoddi4+0xe4>
 8000218:	fab2 f282 	clz	r2, r2
 800021c:	b14a      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 800021e:	f1c2 0720 	rsb	r7, r2, #32
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	fa20 f707 	lsr.w	r7, r0, r7
 800022a:	4095      	lsls	r5, r2
 800022c:	ea47 0c03 	orr.w	ip, r7, r3
 8000230:	4094      	lsls	r4, r2
 8000232:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000236:	fbbc f7fe 	udiv	r7, ip, lr
 800023a:	fa1f f885 	uxth.w	r8, r5
 800023e:	fb0e c317 	mls	r3, lr, r7, ip
 8000242:	fb07 f908 	mul.w	r9, r7, r8
 8000246:	0c21      	lsrs	r1, r4, #16
 8000248:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024c:	4599      	cmp	r9, r3
 800024e:	d909      	bls.n	8000264 <__udivmoddi4+0x60>
 8000250:	18eb      	adds	r3, r5, r3
 8000252:	f107 31ff 	add.w	r1, r7, #4294967295
 8000256:	f080 811c 	bcs.w	8000492 <__udivmoddi4+0x28e>
 800025a:	4599      	cmp	r9, r3
 800025c:	f240 8119 	bls.w	8000492 <__udivmoddi4+0x28e>
 8000260:	3f02      	subs	r7, #2
 8000262:	442b      	add	r3, r5
 8000264:	eba3 0309 	sub.w	r3, r3, r9
 8000268:	fbb3 f0fe 	udiv	r0, r3, lr
 800026c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000270:	fb00 f108 	mul.w	r1, r0, r8
 8000274:	b2a4      	uxth	r4, r4
 8000276:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027a:	42a1      	cmp	r1, r4
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	192c      	adds	r4, r5, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 8107 	bcs.w	8000496 <__udivmoddi4+0x292>
 8000288:	42a1      	cmp	r1, r4
 800028a:	f240 8104 	bls.w	8000496 <__udivmoddi4+0x292>
 800028e:	3802      	subs	r0, #2
 8000290:	442c      	add	r4, r5
 8000292:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000296:	2700      	movs	r7, #0
 8000298:	1a64      	subs	r4, r4, r1
 800029a:	b11e      	cbz	r6, 80002a4 <__udivmoddi4+0xa0>
 800029c:	2300      	movs	r3, #0
 800029e:	40d4      	lsrs	r4, r2
 80002a0:	e9c6 4300 	strd	r4, r3, [r6]
 80002a4:	4639      	mov	r1, r7
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xbe>
 80002ae:	2e00      	cmp	r6, #0
 80002b0:	f000 80ec 	beq.w	800048c <__udivmoddi4+0x288>
 80002b4:	2700      	movs	r7, #0
 80002b6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ba:	4638      	mov	r0, r7
 80002bc:	4639      	mov	r1, r7
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f783 	clz	r7, r3
 80002c6:	2f00      	cmp	r7, #0
 80002c8:	d148      	bne.n	800035c <__udivmoddi4+0x158>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd0>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fb 	bhi.w	80004ca <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469c      	mov	ip, r3
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa0>
 80002e2:	e9c6 4c00 	strd	r4, ip, [r6]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa0>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xe8>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 808f 	bne.w	8000414 <__udivmoddi4+0x210>
 80002f6:	2701      	movs	r7, #1
 80002f8:	1b49      	subs	r1, r1, r5
 80002fa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80002fe:	fa1f f985 	uxth.w	r9, r5
 8000302:	fbb1 fef8 	udiv	lr, r1, r8
 8000306:	fb08 111e 	mls	r1, r8, lr, r1
 800030a:	fb09 f00e 	mul.w	r0, r9, lr
 800030e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000312:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000316:	4298      	cmp	r0, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x126>
 800031a:	18eb      	adds	r3, r5, r3
 800031c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x124>
 8000322:	4298      	cmp	r0, r3
 8000324:	f200 80cd 	bhi.w	80004c2 <__udivmoddi4+0x2be>
 8000328:	468e      	mov	lr, r1
 800032a:	1a1b      	subs	r3, r3, r0
 800032c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000330:	fb08 3310 	mls	r3, r8, r0, r3
 8000334:	fb09 f900 	mul.w	r9, r9, r0
 8000338:	b2a4      	uxth	r4, r4
 800033a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800033e:	45a1      	cmp	r9, r4
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x14e>
 8000342:	192c      	adds	r4, r5, r4
 8000344:	f100 33ff 	add.w	r3, r0, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x14c>
 800034a:	45a1      	cmp	r9, r4
 800034c:	f200 80b6 	bhi.w	80004bc <__udivmoddi4+0x2b8>
 8000350:	4618      	mov	r0, r3
 8000352:	eba4 0409 	sub.w	r4, r4, r9
 8000356:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800035a:	e79e      	b.n	800029a <__udivmoddi4+0x96>
 800035c:	f1c7 0520 	rsb	r5, r7, #32
 8000360:	40bb      	lsls	r3, r7
 8000362:	fa22 fc05 	lsr.w	ip, r2, r5
 8000366:	ea4c 0c03 	orr.w	ip, ip, r3
 800036a:	fa21 f405 	lsr.w	r4, r1, r5
 800036e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000372:	fbb4 f9fe 	udiv	r9, r4, lr
 8000376:	fa1f f88c 	uxth.w	r8, ip
 800037a:	fb0e 4419 	mls	r4, lr, r9, r4
 800037e:	fa20 f305 	lsr.w	r3, r0, r5
 8000382:	40b9      	lsls	r1, r7
 8000384:	fb09 fa08 	mul.w	sl, r9, r8
 8000388:	4319      	orrs	r1, r3
 800038a:	0c0b      	lsrs	r3, r1, #16
 800038c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000390:	45a2      	cmp	sl, r4
 8000392:	fa02 f207 	lsl.w	r2, r2, r7
 8000396:	fa00 f307 	lsl.w	r3, r0, r7
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b0>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a4:	f080 8088 	bcs.w	80004b8 <__udivmoddi4+0x2b4>
 80003a8:	45a2      	cmp	sl, r4
 80003aa:	f240 8085 	bls.w	80004b8 <__udivmoddi4+0x2b4>
 80003ae:	f1a9 0902 	sub.w	r9, r9, #2
 80003b2:	4464      	add	r4, ip
 80003b4:	eba4 040a 	sub.w	r4, r4, sl
 80003b8:	fbb4 f0fe 	udiv	r0, r4, lr
 80003bc:	fb0e 4410 	mls	r4, lr, r0, r4
 80003c0:	fb00 fa08 	mul.w	sl, r0, r8
 80003c4:	b289      	uxth	r1, r1
 80003c6:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d908      	bls.n	80003e0 <__udivmoddi4+0x1dc>
 80003ce:	eb1c 0404 	adds.w	r4, ip, r4
 80003d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003d6:	d26b      	bcs.n	80004b0 <__udivmoddi4+0x2ac>
 80003d8:	45a2      	cmp	sl, r4
 80003da:	d969      	bls.n	80004b0 <__udivmoddi4+0x2ac>
 80003dc:	3802      	subs	r0, #2
 80003de:	4464      	add	r4, ip
 80003e0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e4:	fba0 8902 	umull	r8, r9, r0, r2
 80003e8:	eba4 040a 	sub.w	r4, r4, sl
 80003ec:	454c      	cmp	r4, r9
 80003ee:	4641      	mov	r1, r8
 80003f0:	46ce      	mov	lr, r9
 80003f2:	d354      	bcc.n	800049e <__udivmoddi4+0x29a>
 80003f4:	d051      	beq.n	800049a <__udivmoddi4+0x296>
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	d069      	beq.n	80004ce <__udivmoddi4+0x2ca>
 80003fa:	1a5a      	subs	r2, r3, r1
 80003fc:	eb64 040e 	sbc.w	r4, r4, lr
 8000400:	fa04 f505 	lsl.w	r5, r4, r5
 8000404:	fa22 f307 	lsr.w	r3, r2, r7
 8000408:	40fc      	lsrs	r4, r7
 800040a:	431d      	orrs	r5, r3
 800040c:	e9c6 5400 	strd	r5, r4, [r6]
 8000410:	2700      	movs	r7, #0
 8000412:	e747      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000414:	4095      	lsls	r5, r2
 8000416:	f1c2 0320 	rsb	r3, r2, #32
 800041a:	fa21 f003 	lsr.w	r0, r1, r3
 800041e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000422:	fbb0 f7f8 	udiv	r7, r0, r8
 8000426:	fa1f f985 	uxth.w	r9, r5
 800042a:	fb08 0017 	mls	r0, r8, r7, r0
 800042e:	fa24 f303 	lsr.w	r3, r4, r3
 8000432:	4091      	lsls	r1, r2
 8000434:	fb07 fc09 	mul.w	ip, r7, r9
 8000438:	430b      	orrs	r3, r1
 800043a:	0c19      	lsrs	r1, r3, #16
 800043c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000440:	458c      	cmp	ip, r1
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d907      	bls.n	8000458 <__udivmoddi4+0x254>
 8000448:	1869      	adds	r1, r5, r1
 800044a:	f107 30ff 	add.w	r0, r7, #4294967295
 800044e:	d231      	bcs.n	80004b4 <__udivmoddi4+0x2b0>
 8000450:	458c      	cmp	ip, r1
 8000452:	d92f      	bls.n	80004b4 <__udivmoddi4+0x2b0>
 8000454:	3f02      	subs	r7, #2
 8000456:	4429      	add	r1, r5
 8000458:	eba1 010c 	sub.w	r1, r1, ip
 800045c:	fbb1 f0f8 	udiv	r0, r1, r8
 8000460:	fb08 1c10 	mls	ip, r8, r0, r1
 8000464:	fb00 fe09 	mul.w	lr, r0, r9
 8000468:	b299      	uxth	r1, r3
 800046a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046e:	458e      	cmp	lr, r1
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x27e>
 8000472:	1869      	adds	r1, r5, r1
 8000474:	f100 33ff 	add.w	r3, r0, #4294967295
 8000478:	d218      	bcs.n	80004ac <__udivmoddi4+0x2a8>
 800047a:	458e      	cmp	lr, r1
 800047c:	d916      	bls.n	80004ac <__udivmoddi4+0x2a8>
 800047e:	3802      	subs	r0, #2
 8000480:	4429      	add	r1, r5
 8000482:	eba1 010e 	sub.w	r1, r1, lr
 8000486:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048a:	e73a      	b.n	8000302 <__udivmoddi4+0xfe>
 800048c:	4637      	mov	r7, r6
 800048e:	4630      	mov	r0, r6
 8000490:	e708      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000492:	460f      	mov	r7, r1
 8000494:	e6e6      	b.n	8000264 <__udivmoddi4+0x60>
 8000496:	4618      	mov	r0, r3
 8000498:	e6fb      	b.n	8000292 <__udivmoddi4+0x8e>
 800049a:	4543      	cmp	r3, r8
 800049c:	d2ab      	bcs.n	80003f6 <__udivmoddi4+0x1f2>
 800049e:	ebb8 0102 	subs.w	r1, r8, r2
 80004a2:	eb69 020c 	sbc.w	r2, r9, ip
 80004a6:	3801      	subs	r0, #1
 80004a8:	4696      	mov	lr, r2
 80004aa:	e7a4      	b.n	80003f6 <__udivmoddi4+0x1f2>
 80004ac:	4618      	mov	r0, r3
 80004ae:	e7e8      	b.n	8000482 <__udivmoddi4+0x27e>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e795      	b.n	80003e0 <__udivmoddi4+0x1dc>
 80004b4:	4607      	mov	r7, r0
 80004b6:	e7cf      	b.n	8000458 <__udivmoddi4+0x254>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e77b      	b.n	80003b4 <__udivmoddi4+0x1b0>
 80004bc:	3802      	subs	r0, #2
 80004be:	442c      	add	r4, r5
 80004c0:	e747      	b.n	8000352 <__udivmoddi4+0x14e>
 80004c2:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c6:	442b      	add	r3, r5
 80004c8:	e72f      	b.n	800032a <__udivmoddi4+0x126>
 80004ca:	4638      	mov	r0, r7
 80004cc:	e707      	b.n	80002de <__udivmoddi4+0xda>
 80004ce:	4637      	mov	r7, r6
 80004d0:	e6e8      	b.n	80002a4 <__udivmoddi4+0xa0>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004dc:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <__NVIC_GetPriorityGrouping+0x18>)
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	0a1b      	lsrs	r3, r3, #8
 80004e2:	f003 0307 	and.w	r3, r3, #7
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bc80      	pop	{r7}
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	e000ed00 	.word	0xe000ed00

080004f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000502:	2b00      	cmp	r3, #0
 8000504:	db0b      	blt.n	800051e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	f003 021f 	and.w	r2, r3, #31
 800050c:	4906      	ldr	r1, [pc, #24]	; (8000528 <__NVIC_EnableIRQ+0x34>)
 800050e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000512:	095b      	lsrs	r3, r3, #5
 8000514:	2001      	movs	r0, #1
 8000516:	fa00 f202 	lsl.w	r2, r0, r2
 800051a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800051e:	bf00      	nop
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr
 8000528:	e000e100 	.word	0xe000e100

0800052c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	6039      	str	r1, [r7, #0]
 8000536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053c:	2b00      	cmp	r3, #0
 800053e:	db0a      	blt.n	8000556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	b2da      	uxtb	r2, r3
 8000544:	490c      	ldr	r1, [pc, #48]	; (8000578 <__NVIC_SetPriority+0x4c>)
 8000546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054a:	0112      	lsls	r2, r2, #4
 800054c:	b2d2      	uxtb	r2, r2
 800054e:	440b      	add	r3, r1
 8000550:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000554:	e00a      	b.n	800056c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	b2da      	uxtb	r2, r3
 800055a:	4908      	ldr	r1, [pc, #32]	; (800057c <__NVIC_SetPriority+0x50>)
 800055c:	79fb      	ldrb	r3, [r7, #7]
 800055e:	f003 030f 	and.w	r3, r3, #15
 8000562:	3b04      	subs	r3, #4
 8000564:	0112      	lsls	r2, r2, #4
 8000566:	b2d2      	uxtb	r2, r2
 8000568:	440b      	add	r3, r1
 800056a:	761a      	strb	r2, [r3, #24]
}
 800056c:	bf00      	nop
 800056e:	370c      	adds	r7, #12
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000e100 	.word	0xe000e100
 800057c:	e000ed00 	.word	0xe000ed00

08000580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000580:	b480      	push	{r7}
 8000582:	b089      	sub	sp, #36	; 0x24
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	f003 0307 	and.w	r3, r3, #7
 8000592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000594:	69fb      	ldr	r3, [r7, #28]
 8000596:	f1c3 0307 	rsb	r3, r3, #7
 800059a:	2b04      	cmp	r3, #4
 800059c:	bf28      	it	cs
 800059e:	2304      	movcs	r3, #4
 80005a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	3304      	adds	r3, #4
 80005a6:	2b06      	cmp	r3, #6
 80005a8:	d902      	bls.n	80005b0 <NVIC_EncodePriority+0x30>
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	3b03      	subs	r3, #3
 80005ae:	e000      	b.n	80005b2 <NVIC_EncodePriority+0x32>
 80005b0:	2300      	movs	r3, #0
 80005b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b4:	f04f 32ff 	mov.w	r2, #4294967295
 80005b8:	69bb      	ldr	r3, [r7, #24]
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	43da      	mvns	r2, r3
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	401a      	ands	r2, r3
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005c8:	f04f 31ff 	mov.w	r1, #4294967295
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	fa01 f303 	lsl.w	r3, r1, r3
 80005d2:	43d9      	mvns	r1, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005d8:	4313      	orrs	r3, r2
         );
}
 80005da:	4618      	mov	r0, r3
 80005dc:	3724      	adds	r7, #36	; 0x24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr

080005e4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f043 0201 	orr.w	r2, r3, #1
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	601a      	str	r2, [r3, #0]
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr

08000602 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	601a      	str	r2, [r3, #0]
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	bc80      	pop	{r7}
 800061e:	4770      	bx	lr

08000620 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	689b      	ldr	r3, [r3, #8]
 800062e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000632:	f023 0307 	bic.w	r3, r3, #7
 8000636:	683a      	ldr	r2, [r7, #0]
 8000638:	431a      	orrs	r2, r3
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	609a      	str	r2, [r3, #8]
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr

08000648 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	431a      	orrs	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	605a      	str	r2, [r3, #4]
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr

0800066c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	609a      	str	r2, [r3, #8]
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	bc80      	pop	{r7}
 8000688:	4770      	bx	lr

0800068a <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800068a:	b480      	push	{r7}
 800068c:	b083      	sub	sp, #12
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	f06f 0201 	mvn.w	r2, #1
 8000698:	611a      	str	r2, [r3, #16]
}
 800069a:	bf00      	nop
 800069c:	370c      	adds	r7, #12
 800069e:	46bd      	mov	sp, r7
 80006a0:	bc80      	pop	{r7}
 80006a2:	4770      	bx	lr

080006a4 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	68db      	ldr	r3, [r3, #12]
 80006b0:	f043 0201 	orr.w	r2, r3, #1
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	60da      	str	r2, [r3, #12]
}
 80006b8:	bf00      	nop
 80006ba:	370c      	adds	r7, #12
 80006bc:	46bd      	mov	sp, r7
 80006be:	bc80      	pop	{r7}
 80006c0:	4770      	bx	lr
	...

080006c4 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80006cc:	4b08      	ldr	r3, [pc, #32]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006d0:	4907      	ldr	r1, [pc, #28]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80006d8:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4013      	ands	r3, r2
 80006e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006e2:	68fb      	ldr	r3, [r7, #12]
}
 80006e4:	bf00      	nop
 80006e6:	3714      	adds	r7, #20
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bc80      	pop	{r7}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800

080006f4 <HAL_GPIO_EXTI_Callback>:
			adcValue[1], adcValue[2], adcValue[3]);
	CDC_Transmit_FS(buf, strlen(buf));
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == STROBE0_Pin)
 80006fe:	88fb      	ldrh	r3, [r7, #6]
 8000700:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000704:	d106      	bne.n	8000714 <HAL_GPIO_EXTI_Callback+0x20>
	{
		stb0 = 1;
 8000706:	4b14      	ldr	r3, [pc, #80]	; (8000758 <HAL_GPIO_EXTI_Callback+0x64>)
 8000708:	2201      	movs	r2, #1
 800070a:	701a      	strb	r2, [r3, #0]
		//CDC_Transmit_FS("1", 1);
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800070c:	2101      	movs	r1, #1
 800070e:	4813      	ldr	r0, [pc, #76]	; (800075c <HAL_GPIO_EXTI_Callback+0x68>)
 8000710:	f003 fdc5 	bl	800429e <HAL_GPIO_TogglePin>
	}
	if (GPIO_Pin == STROBE1_Pin)
 8000714:	88fb      	ldrh	r3, [r7, #6]
 8000716:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800071a:	d106      	bne.n	800072a <HAL_GPIO_EXTI_Callback+0x36>
	{
		stb1 = 1;
 800071c:	4b10      	ldr	r3, [pc, #64]	; (8000760 <HAL_GPIO_EXTI_Callback+0x6c>)
 800071e:	2201      	movs	r2, #1
 8000720:	701a      	strb	r2, [r3, #0]
		//CDC_Transmit_FS("2", 1);
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000722:	2180      	movs	r1, #128	; 0x80
 8000724:	480d      	ldr	r0, [pc, #52]	; (800075c <HAL_GPIO_EXTI_Callback+0x68>)
 8000726:	f003 fdba 	bl	800429e <HAL_GPIO_TogglePin>
	}
	if (GPIO_Pin == STROBE_CHK_Pin)
 800072a:	88fb      	ldrh	r3, [r7, #6]
 800072c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000730:	d10d      	bne.n	800074e <HAL_GPIO_EXTI_Callback+0x5a>
	{
		stb_all = 1;
 8000732:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <HAL_GPIO_EXTI_Callback+0x70>)
 8000734:	2201      	movs	r2, #1
 8000736:	701a      	strb	r2, [r3, #0]
		//CDC_Transmit_FS("8", 1);
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000738:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800073c:	4807      	ldr	r0, [pc, #28]	; (800075c <HAL_GPIO_EXTI_Callback+0x68>)
 800073e:	f003 fdae 	bl	800429e <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
 8000742:	2201      	movs	r2, #1
 8000744:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000748:	4807      	ldr	r0, [pc, #28]	; (8000768 <HAL_GPIO_EXTI_Callback+0x74>)
 800074a:	f003 fd90 	bl	800426e <HAL_GPIO_WritePin>
	}
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	200003fc 	.word	0x200003fc
 800075c:	40020400 	.word	0x40020400
 8000760:	200003fd 	.word	0x200003fd
 8000764:	200003fe 	.word	0x200003fe
 8000768:	40021000 	.word	0x40021000

0800076c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b086      	sub	sp, #24
 8000770:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000772:	f001 f9c3 	bl	8001afc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000776:	f000 f969 	bl	8000a4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077a:	f000 fb65 	bl	8000e48 <MX_GPIO_Init>
  MX_DMA_Init();
 800077e:	f000 fb15 	bl	8000dac <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000782:	f000 fae9 	bl	8000d58 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8000786:	f010 fa19 	bl	8010bbc <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 800078a:	f000 fa4d 	bl	8000c28 <MX_TIM3_Init>
  MX_ADC1_Init();
 800078e:	f000 f9a5 	bl	8000adc <MX_ADC1_Init>
  MX_SDIO_SD_Init();
 8000792:	f000 f9f3 	bl	8000b7c <MX_SDIO_SD_Init>
  MX_TIM8_Init();
 8000796:	f000 fa87 	bl	8000ca8 <MX_TIM8_Init>
  MX_FATFS_Init();
 800079a:	f009 fdaf 	bl	800a2fc <MX_FATFS_Init>
  MX_LWIP_Init();
 800079e:	f009 fe97 	bl	800a4d0 <MX_LWIP_Init>
  MX_SPI2_Init();
 80007a2:	f000 fa0b 	bl	8000bbc <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 80007a6:	488f      	ldr	r0, [pc, #572]	; (80009e4 <main+0x278>)
 80007a8:	f7ff ff7c 	bl	80006a4 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1);
 80007ac:	2100      	movs	r1, #0
 80007ae:	488e      	ldr	r0, [pc, #568]	; (80009e8 <main+0x27c>)
 80007b0:	f007 f9a3 	bl	8007afa <HAL_TIM_Encoder_Start>
	udp_echoserver_init();
 80007b4:	f001 f922 	bl	80019fc <udp_echoserver_init>
	int temp = 0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	UFlag = 0;
 80007bc:	4b8b      	ldr	r3, [pc, #556]	; (80009ec <main+0x280>)
 80007be:	2200      	movs	r2, #0
 80007c0:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 80007c2:	4b8b      	ldr	r3, [pc, #556]	; (80009f0 <main+0x284>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN 3 */

		//udp_sendto_if(pcb, p, dst_ip, dst_port, netif)
		//udp_recv(pcb, recv, recv_arg)
		MX_LWIP_Process();
 80007c8:	f009 ffb4 	bl	800a734 <MX_LWIP_Process>
		char buf[10] =
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]
 80007d4:	811a      	strh	r2, [r3, #8]
		{ 0, };

		if (stb0)
 80007d6:	4b87      	ldr	r3, [pc, #540]	; (80009f4 <main+0x288>)
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d00f      	beq.n	8000800 <main+0x94>
		{
			strcat(buf, "A ");
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fcee 	bl	80001c4 <strlen>
 80007e8:	4603      	mov	r3, r0
 80007ea:	461a      	mov	r2, r3
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	4413      	add	r3, r2
 80007f0:	4a81      	ldr	r2, [pc, #516]	; (80009f8 <main+0x28c>)
 80007f2:	8811      	ldrh	r1, [r2, #0]
 80007f4:	7892      	ldrb	r2, [r2, #2]
 80007f6:	8019      	strh	r1, [r3, #0]
 80007f8:	709a      	strb	r2, [r3, #2]
			stb0 = 0;
 80007fa:	4b7e      	ldr	r3, [pc, #504]	; (80009f4 <main+0x288>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	701a      	strb	r2, [r3, #0]
		}
		if (stb1)
 8000800:	4b7e      	ldr	r3, [pc, #504]	; (80009fc <main+0x290>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	b2db      	uxtb	r3, r3
 8000806:	2b00      	cmp	r3, #0
 8000808:	d00f      	beq.n	800082a <main+0xbe>
		{
			strcat(buf, "B ");
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff fcd9 	bl	80001c4 <strlen>
 8000812:	4603      	mov	r3, r0
 8000814:	461a      	mov	r2, r3
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	4413      	add	r3, r2
 800081a:	4a79      	ldr	r2, [pc, #484]	; (8000a00 <main+0x294>)
 800081c:	8811      	ldrh	r1, [r2, #0]
 800081e:	7892      	ldrb	r2, [r2, #2]
 8000820:	8019      	strh	r1, [r3, #0]
 8000822:	709a      	strb	r2, [r3, #2]
			stb1 = 0;
 8000824:	4b75      	ldr	r3, [pc, #468]	; (80009fc <main+0x290>)
 8000826:	2200      	movs	r2, #0
 8000828:	701a      	strb	r2, [r3, #0]
		}
		if (stb_all)
 800082a:	4b76      	ldr	r3, [pc, #472]	; (8000a04 <main+0x298>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	b2db      	uxtb	r3, r3
 8000830:	2b00      	cmp	r3, #0
 8000832:	d00f      	beq.n	8000854 <main+0xe8>
		{
			strcat(buf, "C ");
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff fcc4 	bl	80001c4 <strlen>
 800083c:	4603      	mov	r3, r0
 800083e:	461a      	mov	r2, r3
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	4413      	add	r3, r2
 8000844:	4a70      	ldr	r2, [pc, #448]	; (8000a08 <main+0x29c>)
 8000846:	8811      	ldrh	r1, [r2, #0]
 8000848:	7892      	ldrb	r2, [r2, #2]
 800084a:	8019      	strh	r1, [r3, #0]
 800084c:	709a      	strb	r2, [r3, #2]
			stb_all = 0;
 800084e:	4b6d      	ldr	r3, [pc, #436]	; (8000a04 <main+0x298>)
 8000850:	2200      	movs	r2, #0
 8000852:	701a      	strb	r2, [r3, #0]
		}
		size_t len = strlen(buf);
 8000854:	1d3b      	adds	r3, r7, #4
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff fcb4 	bl	80001c4 <strlen>
 800085c:	6138      	str	r0, [r7, #16]
		if (len)
 800085e:	693b      	ldr	r3, [r7, #16]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d007      	beq.n	8000874 <main+0x108>
		{
			HAL_Delay(1);
 8000864:	2001      	movs	r0, #1
 8000866:	f001 f9b7 	bl	8001bd8 <HAL_Delay>
			CDC_Transmit_FS(buf, len);
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	6939      	ldr	r1, [r7, #16]
 800086e:	4618      	mov	r0, r3
 8000870:	f010 fba8 	bl	8010fc4 <CDC_Transmit_FS>
		}
		if (udp_data == 'i')
 8000874:	4b65      	ldr	r3, [pc, #404]	; (8000a0c <main+0x2a0>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	2b69      	cmp	r3, #105	; 0x69
 800087a:	d10a      	bne.n	8000892 <main+0x126>
		{
			udp_data = 0;
 800087c:	4b63      	ldr	r3, [pc, #396]	; (8000a0c <main+0x2a0>)
 800087e:	2200      	movs	r2, #0
 8000880:	701a      	strb	r2, [r3, #0]
			udpIntput = 1;
 8000882:	4b63      	ldr	r3, [pc, #396]	; (8000a10 <main+0x2a4>)
 8000884:	2201      	movs	r2, #1
 8000886:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "INPUT MODE Activated\r\n", 22);
 8000888:	2116      	movs	r1, #22
 800088a:	4862      	ldr	r0, [pc, #392]	; (8000a14 <main+0x2a8>)
 800088c:	f010 fb9a 	bl	8010fc4 <CDC_Transmit_FS>
 8000890:	e009      	b.n	80008a6 <main+0x13a>
		}
		else if (udp_data == 's')
 8000892:	4b5e      	ldr	r3, [pc, #376]	; (8000a0c <main+0x2a0>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	2b73      	cmp	r3, #115	; 0x73
 8000898:	d105      	bne.n	80008a6 <main+0x13a>
		{
			udp_data = 0;
 800089a:	4b5c      	ldr	r3, [pc, #368]	; (8000a0c <main+0x2a0>)
 800089c:	2200      	movs	r2, #0
 800089e:	701a      	strb	r2, [r3, #0]
			udpIntput = 0;
 80008a0:	4b5b      	ldr	r3, [pc, #364]	; (8000a10 <main+0x2a4>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	701a      	strb	r2, [r3, #0]
			//CDC_Transmit_FS((uint8_t*) "INPUT MODE STOP\r\n", 17);
			//CDC_Transmit_FS(encoderTargetCount, 10);
		}
		if (udp_flag)
 80008a6:	4b5c      	ldr	r3, [pc, #368]	; (8000a18 <main+0x2ac>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d008      	beq.n	80008c0 <main+0x154>
		{
			encoderTargetCount = atoi(&udp_data);
 80008ae:	4857      	ldr	r0, [pc, #348]	; (8000a0c <main+0x2a0>)
 80008b0:	f010 ffc8 	bl	8011844 <atoi>
 80008b4:	4602      	mov	r2, r0
 80008b6:	4b59      	ldr	r3, [pc, #356]	; (8000a1c <main+0x2b0>)
 80008b8:	601a      	str	r2, [r3, #0]
			udp_flag = 0;
 80008ba:	4b57      	ldr	r3, [pc, #348]	; (8000a18 <main+0x2ac>)
 80008bc:	2200      	movs	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
		}

		// Status View
		if (UFlag == 1)
 80008c0:	4b4a      	ldr	r3, [pc, #296]	; (80009ec <main+0x280>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d118      	bne.n	80008fa <main+0x18e>
		{
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 80008c8:	211a      	movs	r1, #26
 80008ca:	4855      	ldr	r0, [pc, #340]	; (8000a20 <main+0x2b4>)
 80008cc:	f010 fb7a 	bl	8010fc4 <CDC_Transmit_FS>
			while (!EnterFlag)
 80008d0:	bf00      	nop
 80008d2:	4b54      	ldr	r3, [pc, #336]	; (8000a24 <main+0x2b8>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d0fb      	beq.n	80008d2 <main+0x166>
			{
			}
			EnterFlag = 0;
 80008da:	4b52      	ldr	r3, [pc, #328]	; (8000a24 <main+0x2b8>)
 80008dc:	2200      	movs	r2, #0
 80008de:	701a      	strb	r2, [r3, #0]
			encoderTargetCount = atoi(URxbuf);
 80008e0:	4851      	ldr	r0, [pc, #324]	; (8000a28 <main+0x2bc>)
 80008e2:	f010 ffaf 	bl	8011844 <atoi>
 80008e6:	4602      	mov	r2, r0
 80008e8:	4b4c      	ldr	r3, [pc, #304]	; (8000a1c <main+0x2b0>)
 80008ea:	601a      	str	r2, [r3, #0]
			UFlag = 0;
 80008ec:	4b3f      	ldr	r3, [pc, #252]	; (80009ec <main+0x280>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 80008f2:	4b3f      	ldr	r3, [pc, #252]	; (80009f0 <main+0x284>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	701a      	strb	r2, [r3, #0]
 80008f8:	e01e      	b.n	8000938 <main+0x1cc>
		}
		else if (UFlag == 2)
 80008fa:	4b3c      	ldr	r3, [pc, #240]	; (80009ec <main+0x280>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2b02      	cmp	r3, #2
 8000900:	d11a      	bne.n	8000938 <main+0x1cc>
		{
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8000902:	4b46      	ldr	r3, [pc, #280]	; (8000a1c <main+0x2b0>)
 8000904:	681a      	ldr	r2, [r3, #0]
					"Auto triggering= %s\r\n", encoderTargetCount,
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 8000906:	4b3a      	ldr	r3, [pc, #232]	; (80009f0 <main+0x284>)
 8000908:	781b      	ldrb	r3, [r3, #0]
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <main+0x1a6>
 800090e:	4b47      	ldr	r3, [pc, #284]	; (8000a2c <main+0x2c0>)
 8000910:	e000      	b.n	8000914 <main+0x1a8>
 8000912:	4b47      	ldr	r3, [pc, #284]	; (8000a30 <main+0x2c4>)
 8000914:	4947      	ldr	r1, [pc, #284]	; (8000a34 <main+0x2c8>)
 8000916:	4848      	ldr	r0, [pc, #288]	; (8000a38 <main+0x2cc>)
 8000918:	f011 f8bc 	bl	8011a94 <siprintf>
			CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 800091c:	4846      	ldr	r0, [pc, #280]	; (8000a38 <main+0x2cc>)
 800091e:	f7ff fc51 	bl	80001c4 <strlen>
 8000922:	4603      	mov	r3, r0
 8000924:	4619      	mov	r1, r3
 8000926:	4844      	ldr	r0, [pc, #272]	; (8000a38 <main+0x2cc>)
 8000928:	f010 fb4c 	bl	8010fc4 <CDC_Transmit_FS>
			UFlag = 0;
 800092c:	4b2f      	ldr	r3, [pc, #188]	; (80009ec <main+0x280>)
 800092e:	2200      	movs	r2, #0
 8000930:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8000932:	4b2f      	ldr	r3, [pc, #188]	; (80009f0 <main+0x284>)
 8000934:	2200      	movs	r2, #0
 8000936:	701a      	strb	r2, [r3, #0]
		}

		// ENCODER Counting
		if ((A_PLS_CNT % 2) == 1)
 8000938:	4b40      	ldr	r3, [pc, #256]	; (8000a3c <main+0x2d0>)
 800093a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800093e:	2b00      	cmp	r3, #0
 8000940:	f003 0301 	and.w	r3, r3, #1
 8000944:	bfb8      	it	lt
 8000946:	425b      	neglt	r3, r3
 8000948:	b21b      	sxth	r3, r3
 800094a:	2b01      	cmp	r3, #1
 800094c:	d105      	bne.n	800095a <main+0x1ee>
		{
			HAL_GPIO_WritePin(ENCODER_Z_GPIO_Port, ENCODER_A_Pin, SET);
 800094e:	2201      	movs	r2, #1
 8000950:	2140      	movs	r1, #64	; 0x40
 8000952:	483b      	ldr	r0, [pc, #236]	; (8000a40 <main+0x2d4>)
 8000954:	f003 fc8b 	bl	800426e <HAL_GPIO_WritePin>
 8000958:	e004      	b.n	8000964 <main+0x1f8>
		}
		else
		{
			HAL_GPIO_WritePin(ENCODER_Z_GPIO_Port, ENCODER_A_Pin, RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	2140      	movs	r1, #64	; 0x40
 800095e:	4838      	ldr	r0, [pc, #224]	; (8000a40 <main+0x2d4>)
 8000960:	f003 fc85 	bl	800426e <HAL_GPIO_WritePin>
		}

		// AUTO MODE
		if (bFlag == 1)
 8000964:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <main+0x284>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	f43f af2d 	beq.w	80007c8 <main+0x5c>
		{
			A_PLS_CNT = TIM8->CNT;
 800096e:	4b35      	ldr	r3, [pc, #212]	; (8000a44 <main+0x2d8>)
 8000970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000972:	b21a      	sxth	r2, r3
 8000974:	4b31      	ldr	r3, [pc, #196]	; (8000a3c <main+0x2d0>)
 8000976:	801a      	strh	r2, [r3, #0]

			if (A_PLS_CNT >= encoderTargetCount)
 8000978:	4b30      	ldr	r3, [pc, #192]	; (8000a3c <main+0x2d0>)
 800097a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800097e:	461a      	mov	r2, r3
 8000980:	4b26      	ldr	r3, [pc, #152]	; (8000a1c <main+0x2b0>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	429a      	cmp	r2, r3
 8000986:	db0e      	blt.n	80009a6 <main+0x23a>
			{
				TIM8->CNT = 0;
 8000988:	4b2e      	ldr	r3, [pc, #184]	; (8000a44 <main+0x2d8>)
 800098a:	2200      	movs	r2, #0
 800098c:	625a      	str	r2, [r3, #36]	; 0x24
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 800098e:	2201      	movs	r2, #1
 8000990:	2110      	movs	r1, #16
 8000992:	482b      	ldr	r0, [pc, #172]	; (8000a40 <main+0x2d4>)
 8000994:	f003 fc6b 	bl	800426e <HAL_GPIO_WritePin>
				LL_TIM_ClearFlag_UPDATE(TIM3);
 8000998:	4812      	ldr	r0, [pc, #72]	; (80009e4 <main+0x278>)
 800099a:	f7ff fe76 	bl	800068a <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 800099e:	4811      	ldr	r0, [pc, #68]	; (80009e4 <main+0x278>)
 80009a0:	f7ff fe20 	bl	80005e4 <LL_TIM_EnableCounter>
 80009a4:	e00a      	b.n	80009bc <main+0x250>
			}
			else if (A_PLS_CNT <= 0)	//else if (flag == 1)
 80009a6:	4b25      	ldr	r3, [pc, #148]	; (8000a3c <main+0x2d0>)
 80009a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	dc05      	bgt.n	80009bc <main+0x250>
			{
				A_PLS_CNT = 0;
 80009b0:	4b22      	ldr	r3, [pc, #136]	; (8000a3c <main+0x2d0>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 80009b6:	4b23      	ldr	r3, [pc, #140]	; (8000a44 <main+0x2d8>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	625a      	str	r2, [r3, #36]	; 0x24
			}
			sprintf(UTxbuf, "A_PLS_CNT = %d\r\n", A_PLS_CNT);
 80009bc:	4b1f      	ldr	r3, [pc, #124]	; (8000a3c <main+0x2d0>)
 80009be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009c2:	461a      	mov	r2, r3
 80009c4:	4920      	ldr	r1, [pc, #128]	; (8000a48 <main+0x2dc>)
 80009c6:	481c      	ldr	r0, [pc, #112]	; (8000a38 <main+0x2cc>)
 80009c8:	f011 f864 	bl	8011a94 <siprintf>
			CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 80009cc:	481a      	ldr	r0, [pc, #104]	; (8000a38 <main+0x2cc>)
 80009ce:	f7ff fbf9 	bl	80001c4 <strlen>
 80009d2:	4603      	mov	r3, r0
 80009d4:	4619      	mov	r1, r3
 80009d6:	4818      	ldr	r0, [pc, #96]	; (8000a38 <main+0x2cc>)
 80009d8:	f010 faf4 	bl	8010fc4 <CDC_Transmit_FS>
			HAL_Delay(100);
 80009dc:	2064      	movs	r0, #100	; 0x64
 80009de:	f001 f8fb 	bl	8001bd8 <HAL_Delay>
	{
 80009e2:	e6f1      	b.n	80007c8 <main+0x5c>
 80009e4:	40000400 	.word	0x40000400
 80009e8:	200006c8 	.word	0x200006c8
 80009ec:	200003fa 	.word	0x200003fa
 80009f0:	200003f4 	.word	0x200003f4
 80009f4:	200003fc 	.word	0x200003fc
 80009f8:	08012bf0 	.word	0x08012bf0
 80009fc:	200003fd 	.word	0x200003fd
 8000a00:	08012bf4 	.word	0x08012bf4
 8000a04:	200003fe 	.word	0x200003fe
 8000a08:	08012bf8 	.word	0x08012bf8
 8000a0c:	20000a29 	.word	0x20000a29
 8000a10:	200003ff 	.word	0x200003ff
 8000a14:	08012bfc 	.word	0x08012bfc
 8000a18:	20000a28 	.word	0x20000a28
 8000a1c:	20000000 	.word	0x20000000
 8000a20:	08012c14 	.word	0x08012c14
 8000a24:	200003fb 	.word	0x200003fb
 8000a28:	200072c8 	.word	0x200072c8
 8000a2c:	08012c30 	.word	0x08012c30
 8000a30:	08012c3c 	.word	0x08012c3c
 8000a34:	08012c48 	.word	0x08012c48
 8000a38:	20000548 	.word	0x20000548
 8000a3c:	200003f6 	.word	0x200003f6
 8000a40:	40021800 	.word	0x40021800
 8000a44:	40010400 	.word	0x40010400
 8000a48:	08012c78 	.word	0x08012c78

08000a4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b092      	sub	sp, #72	; 0x48
 8000a50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a52:	f107 0318 	add.w	r3, r7, #24
 8000a56:	2230      	movs	r2, #48	; 0x30
 8000a58:	2100      	movs	r1, #0
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f010 ff44 	bl	80118e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a60:	1d3b      	adds	r3, r7, #4
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	609a      	str	r2, [r3, #8]
 8000a6a:	60da      	str	r2, [r3, #12]
 8000a6c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a72:	2301      	movs	r3, #1
 8000a74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a76:	2310      	movs	r3, #16
 8000a78:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 8000a82:	230d      	movs	r3, #13
 8000a84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 8000a86:	23c3      	movs	r3, #195	; 0xc3
 8000a88:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000a8e:	2305      	movs	r3, #5
 8000a90:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a92:	f107 0318 	add.w	r3, r7, #24
 8000a96:	4618      	mov	r0, r3
 8000a98:	f004 fd8e 	bl	80055b8 <HAL_RCC_OscConfig>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8000aa2:	f000 faeb 	bl	800107c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aa6:	230f      	movs	r3, #15
 8000aa8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ab2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ab6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000abc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	2103      	movs	r1, #3
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f004 ffe2 	bl	8005a8c <HAL_RCC_ClockConfig>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000ace:	f000 fad5 	bl	800107c <Error_Handler>
  }
}
 8000ad2:	bf00      	nop
 8000ad4:	3748      	adds	r7, #72	; 0x48
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
	...

08000adc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ae2:	463b      	mov	r3, r7
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000aee:	4b20      	ldr	r3, [pc, #128]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000af0:	4a20      	ldr	r2, [pc, #128]	; (8000b74 <MX_ADC1_Init+0x98>)
 8000af2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000af4:	4b1e      	ldr	r3, [pc, #120]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000afa:	4b1d      	ldr	r3, [pc, #116]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000b00:	4b1b      	ldr	r3, [pc, #108]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b06:	4b1a      	ldr	r3, [pc, #104]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b0c:	4b18      	ldr	r3, [pc, #96]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b12:	4b17      	ldr	r3, [pc, #92]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b18:	4b15      	ldr	r3, [pc, #84]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b1a:	4a17      	ldr	r2, [pc, #92]	; (8000b78 <MX_ADC1_Init+0x9c>)
 8000b1c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b1e:	4b14      	ldr	r3, [pc, #80]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000b24:	4b12      	ldr	r3, [pc, #72]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b2a:	4b11      	ldr	r3, [pc, #68]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b30:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b36:	480e      	ldr	r0, [pc, #56]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b38:	f001 f870 	bl	8001c1c <HAL_ADC_Init>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_ADC1_Init+0x6a>
  {
    Error_Handler();
 8000b42:	f000 fa9b 	bl	800107c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000b46:	2303      	movs	r3, #3
 8000b48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b52:	463b      	mov	r3, r7
 8000b54:	4619      	mov	r1, r3
 8000b56:	4806      	ldr	r0, [pc, #24]	; (8000b70 <MX_ADC1_Init+0x94>)
 8000b58:	f001 fa00 	bl	8001f5c <HAL_ADC_ConfigChannel>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000b62:	f000 fa8b 	bl	800107c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	200007a8 	.word	0x200007a8
 8000b74:	40012000 	.word	0x40012000
 8000b78:	0f000001 	.word	0x0f000001

08000b7c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000b80:	4b0c      	ldr	r3, [pc, #48]	; (8000bb4 <MX_SDIO_SD_Init+0x38>)
 8000b82:	4a0d      	ldr	r2, [pc, #52]	; (8000bb8 <MX_SDIO_SD_Init+0x3c>)
 8000b84:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000b86:	4b0b      	ldr	r3, [pc, #44]	; (8000bb4 <MX_SDIO_SD_Init+0x38>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000b8c:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <MX_SDIO_SD_Init+0x38>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000b92:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <MX_SDIO_SD_Init+0x38>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000b98:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <MX_SDIO_SD_Init+0x38>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000b9e:	4b05      	ldr	r3, [pc, #20]	; (8000bb4 <MX_SDIO_SD_Init+0x38>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 1;
 8000ba4:	4b03      	ldr	r3, [pc, #12]	; (8000bb4 <MX_SDIO_SD_Init+0x38>)
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000baa:	bf00      	nop
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bc80      	pop	{r7}
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	200008b0 	.word	0x200008b0
 8000bb8:	40012c00 	.word	0x40012c00

08000bbc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000bc0:	4b17      	ldr	r3, [pc, #92]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000bc2:	4a18      	ldr	r2, [pc, #96]	; (8000c24 <MX_SPI2_Init+0x68>)
 8000bc4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000bc6:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000bc8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000bcc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000bce:	4b14      	ldr	r3, [pc, #80]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bd4:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bda:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000be0:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000be8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bee:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bfa:	4b09      	ldr	r3, [pc, #36]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c00:	4b07      	ldr	r3, [pc, #28]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000c06:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000c08:	220a      	movs	r2, #10
 8000c0a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c0c:	4804      	ldr	r0, [pc, #16]	; (8000c20 <MX_SPI2_Init+0x64>)
 8000c0e:	f006 fd61 	bl	80076d4 <HAL_SPI_Init>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000c18:	f000 fa30 	bl	800107c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c1c:	bf00      	nop
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20000670 	.word	0x20000670
 8000c24:	40003800 	.word	0x40003800

08000c28 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000c2e:	1d3b      	adds	r3, r7, #4
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
 8000c3a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8000c3c:	2002      	movs	r0, #2
 8000c3e:	f7ff fd41 	bl	80006c4 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000c42:	f7ff fc49 	bl	80004d8 <__NVIC_GetPriorityGrouping>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff fc97 	bl	8000580 <NVIC_EncodePriority>
 8000c52:	4603      	mov	r3, r0
 8000c54:	4619      	mov	r1, r3
 8000c56:	201d      	movs	r0, #29
 8000c58:	f7ff fc68 	bl	800052c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8000c5c:	201d      	movs	r0, #29
 8000c5e:	f7ff fc49 	bl	80004f4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 5999;
 8000c62:	f241 736f 	movw	r3, #5999	; 0x176f
 8000c66:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 44;
 8000c6c:	232c      	movs	r3, #44	; 0x2c
 8000c6e:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000c70:	2300      	movs	r3, #0
 8000c72:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	4619      	mov	r1, r3
 8000c78:	480a      	ldr	r0, [pc, #40]	; (8000ca4 <MX_TIM3_Init+0x7c>)
 8000c7a:	f007 ffef 	bl	8008c5c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8000c7e:	4809      	ldr	r0, [pc, #36]	; (8000ca4 <MX_TIM3_Init+0x7c>)
 8000c80:	f7ff fcbf 	bl	8000602 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000c84:	2100      	movs	r1, #0
 8000c86:	4807      	ldr	r0, [pc, #28]	; (8000ca4 <MX_TIM3_Init+0x7c>)
 8000c88:	f7ff fcca 	bl	8000620 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4805      	ldr	r0, [pc, #20]	; (8000ca4 <MX_TIM3_Init+0x7c>)
 8000c90:	f7ff fcda 	bl	8000648 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8000c94:	4803      	ldr	r0, [pc, #12]	; (8000ca4 <MX_TIM3_Init+0x7c>)
 8000c96:	f7ff fce9 	bl	800066c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c9a:	bf00      	nop
 8000c9c:	3718      	adds	r7, #24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40000400 	.word	0x40000400

08000ca8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08c      	sub	sp, #48	; 0x30
 8000cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000cae:	f107 030c 	add.w	r3, r7, #12
 8000cb2:	2224      	movs	r2, #36	; 0x24
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f010 fe16 	bl	80118e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cbc:	1d3b      	adds	r3, r7, #4
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
 8000cc2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000cc4:	4b22      	ldr	r3, [pc, #136]	; (8000d50 <MX_TIM8_Init+0xa8>)
 8000cc6:	4a23      	ldr	r2, [pc, #140]	; (8000d54 <MX_TIM8_Init+0xac>)
 8000cc8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000cca:	4b21      	ldr	r3, [pc, #132]	; (8000d50 <MX_TIM8_Init+0xa8>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd0:	4b1f      	ldr	r3, [pc, #124]	; (8000d50 <MX_TIM8_Init+0xa8>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000cd6:	4b1e      	ldr	r3, [pc, #120]	; (8000d50 <MX_TIM8_Init+0xa8>)
 8000cd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cdc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cde:	4b1c      	ldr	r3, [pc, #112]	; (8000d50 <MX_TIM8_Init+0xa8>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000ce4:	4b1a      	ldr	r3, [pc, #104]	; (8000d50 <MX_TIM8_Init+0xa8>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cea:	4b19      	ldr	r3, [pc, #100]	; (8000d50 <MX_TIM8_Init+0xa8>)
 8000cec:	2280      	movs	r2, #128	; 0x80
 8000cee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000d04:	2300      	movs	r3, #0
 8000d06:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8000d14:	f107 030c 	add.w	r3, r7, #12
 8000d18:	4619      	mov	r1, r3
 8000d1a:	480d      	ldr	r0, [pc, #52]	; (8000d50 <MX_TIM8_Init+0xa8>)
 8000d1c:	f006 fe5b 	bl	80079d6 <HAL_TIM_Encoder_Init>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8000d26:	f000 f9a9 	bl	800107c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000d32:	1d3b      	adds	r3, r7, #4
 8000d34:	4619      	mov	r1, r3
 8000d36:	4806      	ldr	r0, [pc, #24]	; (8000d50 <MX_TIM8_Init+0xa8>)
 8000d38:	f006 ffd8 	bl	8007cec <HAL_TIMEx_MasterConfigSynchronization>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8000d42:	f000 f99b 	bl	800107c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000d46:	bf00      	nop
 8000d48:	3730      	adds	r7, #48	; 0x30
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	200006c8 	.word	0x200006c8
 8000d54:	40010400 	.word	0x40010400

08000d58 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d5c:	4b11      	ldr	r3, [pc, #68]	; (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d5e:	4a12      	ldr	r2, [pc, #72]	; (8000da8 <MX_USART3_UART_Init+0x50>)
 8000d60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d62:	4b10      	ldr	r3, [pc, #64]	; (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d6a:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d70:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d76:	4b0b      	ldr	r3, [pc, #44]	; (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d7c:	4b09      	ldr	r3, [pc, #36]	; (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d7e:	220c      	movs	r2, #12
 8000d80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d82:	4b08      	ldr	r3, [pc, #32]	; (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d88:	4b06      	ldr	r3, [pc, #24]	; (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d8e:	4805      	ldr	r0, [pc, #20]	; (8000da4 <MX_USART3_UART_Init+0x4c>)
 8000d90:	f006 fff0 	bl	8007d74 <HAL_UART_Init>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000d9a:	f000 f96f 	bl	800107c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	20000708 	.word	0x20000708
 8000da8:	40004800 	.word	0x40004800

08000dac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	607b      	str	r3, [r7, #4]
 8000db6:	4b23      	ldr	r3, [pc, #140]	; (8000e44 <MX_DMA_Init+0x98>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dba:	4a22      	ldr	r2, [pc, #136]	; (8000e44 <MX_DMA_Init+0x98>)
 8000dbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000dc2:	4b20      	ldr	r3, [pc, #128]	; (8000e44 <MX_DMA_Init+0x98>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000dca:	607b      	str	r3, [r7, #4]
 8000dcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	603b      	str	r3, [r7, #0]
 8000dd2:	4b1c      	ldr	r3, [pc, #112]	; (8000e44 <MX_DMA_Init+0x98>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd6:	4a1b      	ldr	r2, [pc, #108]	; (8000e44 <MX_DMA_Init+0x98>)
 8000dd8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dde:	4b19      	ldr	r3, [pc, #100]	; (8000e44 <MX_DMA_Init+0x98>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000de6:	603b      	str	r3, [r7, #0]
 8000de8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2100      	movs	r1, #0
 8000dee:	200e      	movs	r0, #14
 8000df0:	f001 fbb9 	bl	8002566 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000df4:	200e      	movs	r0, #14
 8000df6:	f001 fbd2 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	200f      	movs	r0, #15
 8000e00:	f001 fbb1 	bl	8002566 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000e04:	200f      	movs	r0, #15
 8000e06:	f001 fbca 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	2038      	movs	r0, #56	; 0x38
 8000e10:	f001 fba9 	bl	8002566 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000e14:	2038      	movs	r0, #56	; 0x38
 8000e16:	f001 fbc2 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	203b      	movs	r0, #59	; 0x3b
 8000e20:	f001 fba1 	bl	8002566 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000e24:	203b      	movs	r0, #59	; 0x3b
 8000e26:	f001 fbba 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	2045      	movs	r0, #69	; 0x45
 8000e30:	f001 fb99 	bl	8002566 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000e34:	2045      	movs	r0, #69	; 0x45
 8000e36:	f001 fbb2 	bl	800259e <HAL_NVIC_EnableIRQ>

}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40023800 	.word	0x40023800

08000e48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08e      	sub	sp, #56	; 0x38
 8000e4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
 8000e5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	623b      	str	r3, [r7, #32]
 8000e62:	4b80      	ldr	r3, [pc, #512]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	4a7f      	ldr	r2, [pc, #508]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000e68:	f043 0304 	orr.w	r3, r3, #4
 8000e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6e:	4b7d      	ldr	r3, [pc, #500]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	f003 0304 	and.w	r3, r3, #4
 8000e76:	623b      	str	r3, [r7, #32]
 8000e78:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61fb      	str	r3, [r7, #28]
 8000e7e:	4b79      	ldr	r3, [pc, #484]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e82:	4a78      	ldr	r2, [pc, #480]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000e84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e88:	6313      	str	r3, [r2, #48]	; 0x30
 8000e8a:	4b76      	ldr	r3, [pc, #472]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e92:	61fb      	str	r3, [r7, #28]
 8000e94:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	61bb      	str	r3, [r7, #24]
 8000e9a:	4b72      	ldr	r3, [pc, #456]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9e:	4a71      	ldr	r2, [pc, #452]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000ea0:	f043 0301 	orr.w	r3, r3, #1
 8000ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ea6:	4b6f      	ldr	r3, [pc, #444]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	61bb      	str	r3, [r7, #24]
 8000eb0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
 8000eb6:	4b6b      	ldr	r3, [pc, #428]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eba:	4a6a      	ldr	r2, [pc, #424]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000ebc:	f043 0302 	orr.w	r3, r3, #2
 8000ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ec2:	4b68      	ldr	r3, [pc, #416]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec6:	f003 0302 	and.w	r3, r3, #2
 8000eca:	617b      	str	r3, [r7, #20]
 8000ecc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	613b      	str	r3, [r7, #16]
 8000ed2:	4b64      	ldr	r3, [pc, #400]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed6:	4a63      	ldr	r2, [pc, #396]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000ed8:	f043 0320 	orr.w	r3, r3, #32
 8000edc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ede:	4b61      	ldr	r3, [pc, #388]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee2:	f003 0320 	and.w	r3, r3, #32
 8000ee6:	613b      	str	r3, [r7, #16]
 8000ee8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	4b5d      	ldr	r3, [pc, #372]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef2:	4a5c      	ldr	r2, [pc, #368]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000ef4:	f043 0310 	orr.w	r3, r3, #16
 8000ef8:	6313      	str	r3, [r2, #48]	; 0x30
 8000efa:	4b5a      	ldr	r3, [pc, #360]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efe:	f003 0310 	and.w	r3, r3, #16
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	4b56      	ldr	r3, [pc, #344]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	4a55      	ldr	r2, [pc, #340]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000f10:	f043 0308 	orr.w	r3, r3, #8
 8000f14:	6313      	str	r3, [r2, #48]	; 0x30
 8000f16:	4b53      	ldr	r3, [pc, #332]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	f003 0308 	and.w	r3, r3, #8
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	4b4f      	ldr	r3, [pc, #316]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	4a4e      	ldr	r2, [pc, #312]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000f2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f30:	6313      	str	r3, [r2, #48]	; 0x30
 8000f32:	4b4c      	ldr	r3, [pc, #304]	; (8001064 <MX_GPIO_Init+0x21c>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f244 0181 	movw	r1, #16513	; 0x4081
 8000f44:	4848      	ldr	r0, [pc, #288]	; (8001068 <MX_GPIO_Init+0x220>)
 8000f46:	f003 f992 	bl	800426e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWRCHECK_GPIO_Port, PWRCHECK_Pin, GPIO_PIN_RESET);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f50:	4846      	ldr	r0, [pc, #280]	; (800106c <MX_GPIO_Init+0x224>)
 8000f52:	f003 f98c 	bl	800426e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8000f56:	2200      	movs	r2, #0
 8000f58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f5c:	4844      	ldr	r0, [pc, #272]	; (8001070 <MX_GPIO_Init+0x228>)
 8000f5e:	f003 f986 	bl	800426e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, SIG_SHUTTER_Pin|SIG_AUTOFOCUS_Pin|USB_PowerSW_Pin|ENCODER_Z_Pin
 8000f62:	2200      	movs	r2, #0
 8000f64:	f245 7170 	movw	r1, #22384	; 0x5770
 8000f68:	4842      	ldr	r0, [pc, #264]	; (8001074 <MX_GPIO_Init+0x22c>)
 8000f6a:	f003 f980 	bl	800426e <HAL_GPIO_WritePin>
                          |CS0_Pin|CS1_Pin|CS2_Pin|CS3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000f6e:	f244 0381 	movw	r3, #16513	; 0x4081
 8000f72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	2301      	movs	r3, #1
 8000f76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f84:	4619      	mov	r1, r3
 8000f86:	4838      	ldr	r0, [pc, #224]	; (8001068 <MX_GPIO_Init+0x220>)
 8000f88:	f002 ffbc 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PWRCHECK_Pin */
  GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8000f8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8000f9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4831      	ldr	r0, [pc, #196]	; (800106c <MX_GPIO_Init+0x224>)
 8000fa6:	f002 ffad 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : STROBE_DRV_Pin */
  GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8000faa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8000fbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	482b      	ldr	r0, [pc, #172]	; (8001070 <MX_GPIO_Init+0x228>)
 8000fc4:	f002 ff9e 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
                           STROBE_CHK_Pin */
  GPIO_InitStruct.Pin = STROBE0_Pin|STROBE1_Pin|STROBE2_Pin|STROBE3_Pin
 8000fc8:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8000fcc:	627b      	str	r3, [r7, #36]	; 0x24
                          |STROBE_CHK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fce:	4b2a      	ldr	r3, [pc, #168]	; (8001078 <MX_GPIO_Init+0x230>)
 8000fd0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4824      	ldr	r0, [pc, #144]	; (8001070 <MX_GPIO_Init+0x228>)
 8000fde:	f002 ff91 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : CardDetect_Pin */
  GPIO_InitStruct.Pin = CardDetect_Pin;
 8000fe2:	2304      	movs	r3, #4
 8000fe4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8000fee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	481f      	ldr	r0, [pc, #124]	; (8001074 <MX_GPIO_Init+0x22c>)
 8000ff6:	f002 ff85 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : SIG_SHUTTER_Pin */
  GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8000ffa:	2310      	movs	r3, #16
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ffe:	2301      	movs	r3, #1
 8001000:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001006:	2303      	movs	r3, #3
 8001008:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 800100a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800100e:	4619      	mov	r1, r3
 8001010:	4818      	ldr	r0, [pc, #96]	; (8001074 <MX_GPIO_Init+0x22c>)
 8001012:	f002 ff77 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
                           CS1_Pin CS2_Pin CS3_Pin */
  GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin|USB_PowerSW_Pin|ENCODER_Z_Pin|CS0_Pin
 8001016:	f245 7360 	movw	r3, #22368	; 0x5760
 800101a:	627b      	str	r3, [r7, #36]	; 0x24
                          |CS1_Pin|CS2_Pin|CS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101c:	2301      	movs	r3, #1
 800101e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001024:	2300      	movs	r3, #0
 8001026:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001028:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800102c:	4619      	mov	r1, r3
 800102e:	4811      	ldr	r0, [pc, #68]	; (8001074 <MX_GPIO_Init+0x22c>)
 8001030:	f002 ff68 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001034:	2380      	movs	r3, #128	; 0x80
 8001036:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001038:	2300      	movs	r3, #0
 800103a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001040:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001044:	4619      	mov	r1, r3
 8001046:	480b      	ldr	r0, [pc, #44]	; (8001074 <MX_GPIO_Init+0x22c>)
 8001048:	f002 ff5c 	bl	8003f04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800104c:	2200      	movs	r2, #0
 800104e:	2100      	movs	r1, #0
 8001050:	2028      	movs	r0, #40	; 0x28
 8001052:	f001 fa88 	bl	8002566 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001056:	2028      	movs	r0, #40	; 0x28
 8001058:	f001 faa1 	bl	800259e <HAL_NVIC_EnableIRQ>

}
 800105c:	bf00      	nop
 800105e:	3738      	adds	r7, #56	; 0x38
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40023800 	.word	0x40023800
 8001068:	40020400 	.word	0x40020400
 800106c:	40021400 	.word	0x40021400
 8001070:	40021000 	.word	0x40021000
 8001074:	40021800 	.word	0x40021800
 8001078:	10110000 	.word	0x10110000

0800107c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr

08001088 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	607b      	str	r3, [r7, #4]
 8001092:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <HAL_MspInit+0x48>)
 8001094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001096:	4a0e      	ldr	r2, [pc, #56]	; (80010d0 <HAL_MspInit+0x48>)
 8001098:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800109c:	6453      	str	r3, [r2, #68]	; 0x44
 800109e:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <HAL_MspInit+0x48>)
 80010a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	603b      	str	r3, [r7, #0]
 80010ae:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <HAL_MspInit+0x48>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	4a07      	ldr	r2, [pc, #28]	; (80010d0 <HAL_MspInit+0x48>)
 80010b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010b8:	6413      	str	r3, [r2, #64]	; 0x40
 80010ba:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <HAL_MspInit+0x48>)
 80010bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c2:	603b      	str	r3, [r7, #0]
 80010c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr
 80010d0:	40023800 	.word	0x40023800

080010d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	; 0x28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a33      	ldr	r2, [pc, #204]	; (80011c0 <HAL_ADC_MspInit+0xec>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d15f      	bne.n	80011b6 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	4b32      	ldr	r3, [pc, #200]	; (80011c4 <HAL_ADC_MspInit+0xf0>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fe:	4a31      	ldr	r2, [pc, #196]	; (80011c4 <HAL_ADC_MspInit+0xf0>)
 8001100:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001104:	6453      	str	r3, [r2, #68]	; 0x44
 8001106:	4b2f      	ldr	r3, [pc, #188]	; (80011c4 <HAL_ADC_MspInit+0xf0>)
 8001108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800110e:	613b      	str	r3, [r7, #16]
 8001110:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	4b2b      	ldr	r3, [pc, #172]	; (80011c4 <HAL_ADC_MspInit+0xf0>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a2a      	ldr	r2, [pc, #168]	; (80011c4 <HAL_ADC_MspInit+0xf0>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b28      	ldr	r3, [pc, #160]	; (80011c4 <HAL_ADC_MspInit+0xf0>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 800112e:	2378      	movs	r3, #120	; 0x78
 8001130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001132:	2303      	movs	r3, #3
 8001134:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113a:	f107 0314 	add.w	r3, r7, #20
 800113e:	4619      	mov	r1, r3
 8001140:	4821      	ldr	r0, [pc, #132]	; (80011c8 <HAL_ADC_MspInit+0xf4>)
 8001142:	f002 fedf 	bl	8003f04 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001146:	4b21      	ldr	r3, [pc, #132]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 8001148:	4a21      	ldr	r2, [pc, #132]	; (80011d0 <HAL_ADC_MspInit+0xfc>)
 800114a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800114c:	4b1f      	ldr	r3, [pc, #124]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 800114e:	2200      	movs	r2, #0
 8001150:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001152:	4b1e      	ldr	r3, [pc, #120]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001158:	4b1c      	ldr	r3, [pc, #112]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 800115a:	2200      	movs	r2, #0
 800115c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800115e:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 8001160:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001164:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001166:	4b19      	ldr	r3, [pc, #100]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 8001168:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800116c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800116e:	4b17      	ldr	r3, [pc, #92]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 8001170:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001174:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001176:	4b15      	ldr	r3, [pc, #84]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 8001178:	f44f 7280 	mov.w	r2, #256	; 0x100
 800117c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800117e:	4b13      	ldr	r3, [pc, #76]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 8001180:	2200      	movs	r2, #0
 8001182:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001184:	4b11      	ldr	r3, [pc, #68]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 8001186:	2200      	movs	r2, #0
 8001188:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800118a:	4810      	ldr	r0, [pc, #64]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 800118c:	f001 fa22 	bl	80025d4 <HAL_DMA_Init>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001196:	f7ff ff71 	bl	800107c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a0b      	ldr	r2, [pc, #44]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 800119e:	639a      	str	r2, [r3, #56]	; 0x38
 80011a0:	4a0a      	ldr	r2, [pc, #40]	; (80011cc <HAL_ADC_MspInit+0xf8>)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2100      	movs	r1, #0
 80011aa:	2012      	movs	r0, #18
 80011ac:	f001 f9db 	bl	8002566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80011b0:	2012      	movs	r0, #18
 80011b2:	f001 f9f4 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80011b6:	bf00      	nop
 80011b8:	3728      	adds	r7, #40	; 0x28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40012000 	.word	0x40012000
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40020000 	.word	0x40020000
 80011cc:	200007f0 	.word	0x200007f0
 80011d0:	40026410 	.word	0x40026410

080011d4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	; 0x28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a70      	ldr	r2, [pc, #448]	; (80013b4 <HAL_SD_MspInit+0x1e0>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	f040 80da 	bne.w	80013ac <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	613b      	str	r3, [r7, #16]
 80011fc:	4b6e      	ldr	r3, [pc, #440]	; (80013b8 <HAL_SD_MspInit+0x1e4>)
 80011fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001200:	4a6d      	ldr	r2, [pc, #436]	; (80013b8 <HAL_SD_MspInit+0x1e4>)
 8001202:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001206:	6453      	str	r3, [r2, #68]	; 0x44
 8001208:	4b6b      	ldr	r3, [pc, #428]	; (80013b8 <HAL_SD_MspInit+0x1e4>)
 800120a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001210:	613b      	str	r3, [r7, #16]
 8001212:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	4b67      	ldr	r3, [pc, #412]	; (80013b8 <HAL_SD_MspInit+0x1e4>)
 800121a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121c:	4a66      	ldr	r2, [pc, #408]	; (80013b8 <HAL_SD_MspInit+0x1e4>)
 800121e:	f043 0304 	orr.w	r3, r3, #4
 8001222:	6313      	str	r3, [r2, #48]	; 0x30
 8001224:	4b64      	ldr	r3, [pc, #400]	; (80013b8 <HAL_SD_MspInit+0x1e4>)
 8001226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001228:	f003 0304 	and.w	r3, r3, #4
 800122c:	60fb      	str	r3, [r7, #12]
 800122e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001230:	2300      	movs	r3, #0
 8001232:	60bb      	str	r3, [r7, #8]
 8001234:	4b60      	ldr	r3, [pc, #384]	; (80013b8 <HAL_SD_MspInit+0x1e4>)
 8001236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001238:	4a5f      	ldr	r2, [pc, #380]	; (80013b8 <HAL_SD_MspInit+0x1e4>)
 800123a:	f043 0308 	orr.w	r3, r3, #8
 800123e:	6313      	str	r3, [r2, #48]	; 0x30
 8001240:	4b5d      	ldr	r3, [pc, #372]	; (80013b8 <HAL_SD_MspInit+0x1e4>)
 8001242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001244:	f003 0308 	and.w	r3, r3, #8
 8001248:	60bb      	str	r3, [r7, #8]
 800124a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800124c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001250:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001256:	2301      	movs	r3, #1
 8001258:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125a:	2303      	movs	r3, #3
 800125c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800125e:	230c      	movs	r3, #12
 8001260:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	4619      	mov	r1, r3
 8001268:	4854      	ldr	r0, [pc, #336]	; (80013bc <HAL_SD_MspInit+0x1e8>)
 800126a:	f002 fe4b 	bl	8003f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800126e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001272:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001274:	2302      	movs	r3, #2
 8001276:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127c:	2303      	movs	r3, #3
 800127e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001280:	230c      	movs	r3, #12
 8001282:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	4619      	mov	r1, r3
 800128a:	484c      	ldr	r0, [pc, #304]	; (80013bc <HAL_SD_MspInit+0x1e8>)
 800128c:	f002 fe3a 	bl	8003f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001290:	2304      	movs	r3, #4
 8001292:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001294:	2302      	movs	r3, #2
 8001296:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001298:	2301      	movs	r3, #1
 800129a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80012a0:	230c      	movs	r3, #12
 80012a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	4619      	mov	r1, r3
 80012aa:	4845      	ldr	r0, [pc, #276]	; (80013c0 <HAL_SD_MspInit+0x1ec>)
 80012ac:	f002 fe2a 	bl	8003f04 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80012b0:	4b44      	ldr	r3, [pc, #272]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012b2:	4a45      	ldr	r2, [pc, #276]	; (80013c8 <HAL_SD_MspInit+0x1f4>)
 80012b4:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80012b6:	4b43      	ldr	r3, [pc, #268]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012b8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012bc:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012be:	4b41      	ldr	r3, [pc, #260]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c4:	4b3f      	ldr	r3, [pc, #252]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012ca:	4b3e      	ldr	r3, [pc, #248]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012d0:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80012d2:	4b3c      	ldr	r3, [pc, #240]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012d8:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80012da:	4b3a      	ldr	r3, [pc, #232]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012dc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012e0:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80012e2:	4b38      	ldr	r3, [pc, #224]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012e4:	2220      	movs	r2, #32
 80012e6:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012e8:	4b36      	ldr	r3, [pc, #216]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80012ee:	4b35      	ldr	r3, [pc, #212]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012f0:	2204      	movs	r2, #4
 80012f2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80012f4:	4b33      	ldr	r3, [pc, #204]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012f6:	2203      	movs	r2, #3
 80012f8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80012fa:	4b32      	ldr	r3, [pc, #200]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 80012fc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001300:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001302:	4b30      	ldr	r3, [pc, #192]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 8001304:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001308:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800130a:	482e      	ldr	r0, [pc, #184]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 800130c:	f001 f962 	bl	80025d4 <HAL_DMA_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001316:	f7ff feb1 	bl	800107c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a29      	ldr	r2, [pc, #164]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 800131e:	641a      	str	r2, [r3, #64]	; 0x40
 8001320:	4a28      	ldr	r2, [pc, #160]	; (80013c4 <HAL_SD_MspInit+0x1f0>)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001326:	4b29      	ldr	r3, [pc, #164]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 8001328:	4a29      	ldr	r2, [pc, #164]	; (80013d0 <HAL_SD_MspInit+0x1fc>)
 800132a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800132c:	4b27      	ldr	r3, [pc, #156]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 800132e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001332:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001334:	4b25      	ldr	r3, [pc, #148]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 8001336:	2240      	movs	r2, #64	; 0x40
 8001338:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800133a:	4b24      	ldr	r3, [pc, #144]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 800133c:	2200      	movs	r2, #0
 800133e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001340:	4b22      	ldr	r3, [pc, #136]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 8001342:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001346:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001348:	4b20      	ldr	r3, [pc, #128]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 800134a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800134e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001350:	4b1e      	ldr	r3, [pc, #120]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 8001352:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001356:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001358:	4b1c      	ldr	r3, [pc, #112]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 800135a:	2220      	movs	r2, #32
 800135c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800135e:	4b1b      	ldr	r3, [pc, #108]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 8001360:	2200      	movs	r2, #0
 8001362:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001364:	4b19      	ldr	r3, [pc, #100]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 8001366:	2204      	movs	r2, #4
 8001368:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800136a:	4b18      	ldr	r3, [pc, #96]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 800136c:	2203      	movs	r2, #3
 800136e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001370:	4b16      	ldr	r3, [pc, #88]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 8001372:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001376:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001378:	4b14      	ldr	r3, [pc, #80]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 800137a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800137e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001380:	4812      	ldr	r0, [pc, #72]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 8001382:	f001 f927 	bl	80025d4 <HAL_DMA_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 800138c:	f7ff fe76 	bl	800107c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4a0e      	ldr	r2, [pc, #56]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 8001394:	63da      	str	r2, [r3, #60]	; 0x3c
 8001396:	4a0d      	ldr	r2, [pc, #52]	; (80013cc <HAL_SD_MspInit+0x1f8>)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800139c:	2200      	movs	r2, #0
 800139e:	2100      	movs	r1, #0
 80013a0:	2031      	movs	r0, #49	; 0x31
 80013a2:	f001 f8e0 	bl	8002566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80013a6:	2031      	movs	r0, #49	; 0x31
 80013a8:	f001 f8f9 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80013ac:	bf00      	nop
 80013ae:	3728      	adds	r7, #40	; 0x28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40012c00 	.word	0x40012c00
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40020800 	.word	0x40020800
 80013c0:	40020c00 	.word	0x40020c00
 80013c4:	20000610 	.word	0x20000610
 80013c8:	40026458 	.word	0x40026458
 80013cc:	20000850 	.word	0x20000850
 80013d0:	400264a0 	.word	0x400264a0

080013d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	; 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013dc:	f107 0314 	add.w	r3, r7, #20
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a5a      	ldr	r2, [pc, #360]	; (800155c <HAL_SPI_MspInit+0x188>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	f040 80ad 	bne.w	8001552 <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013f8:	2300      	movs	r3, #0
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	4b58      	ldr	r3, [pc, #352]	; (8001560 <HAL_SPI_MspInit+0x18c>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	4a57      	ldr	r2, [pc, #348]	; (8001560 <HAL_SPI_MspInit+0x18c>)
 8001402:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001406:	6413      	str	r3, [r2, #64]	; 0x40
 8001408:	4b55      	ldr	r3, [pc, #340]	; (8001560 <HAL_SPI_MspInit+0x18c>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001414:	2300      	movs	r3, #0
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	4b51      	ldr	r3, [pc, #324]	; (8001560 <HAL_SPI_MspInit+0x18c>)
 800141a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141c:	4a50      	ldr	r2, [pc, #320]	; (8001560 <HAL_SPI_MspInit+0x18c>)
 800141e:	f043 0304 	orr.w	r3, r3, #4
 8001422:	6313      	str	r3, [r2, #48]	; 0x30
 8001424:	4b4e      	ldr	r3, [pc, #312]	; (8001560 <HAL_SPI_MspInit+0x18c>)
 8001426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001428:	f003 0304 	and.w	r3, r3, #4
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001430:	2300      	movs	r3, #0
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	4b4a      	ldr	r3, [pc, #296]	; (8001560 <HAL_SPI_MspInit+0x18c>)
 8001436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001438:	4a49      	ldr	r2, [pc, #292]	; (8001560 <HAL_SPI_MspInit+0x18c>)
 800143a:	f043 0302 	orr.w	r3, r3, #2
 800143e:	6313      	str	r3, [r2, #48]	; 0x30
 8001440:	4b47      	ldr	r3, [pc, #284]	; (8001560 <HAL_SPI_MspInit+0x18c>)
 8001442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001444:	f003 0302 	and.w	r3, r3, #2
 8001448:	60bb      	str	r3, [r7, #8]
 800144a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800144c:	230c      	movs	r3, #12
 800144e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001450:	2302      	movs	r3, #2
 8001452:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001458:	2303      	movs	r3, #3
 800145a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800145c:	2305      	movs	r3, #5
 800145e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001460:	f107 0314 	add.w	r3, r7, #20
 8001464:	4619      	mov	r1, r3
 8001466:	483f      	ldr	r0, [pc, #252]	; (8001564 <HAL_SPI_MspInit+0x190>)
 8001468:	f002 fd4c 	bl	8003f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800146c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001470:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001472:	2302      	movs	r3, #2
 8001474:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147a:	2303      	movs	r3, #3
 800147c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800147e:	2305      	movs	r3, #5
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001482:	f107 0314 	add.w	r3, r7, #20
 8001486:	4619      	mov	r1, r3
 8001488:	4837      	ldr	r0, [pc, #220]	; (8001568 <HAL_SPI_MspInit+0x194>)
 800148a:	f002 fd3b 	bl	8003f04 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800148e:	4b37      	ldr	r3, [pc, #220]	; (800156c <HAL_SPI_MspInit+0x198>)
 8001490:	4a37      	ldr	r2, [pc, #220]	; (8001570 <HAL_SPI_MspInit+0x19c>)
 8001492:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001494:	4b35      	ldr	r3, [pc, #212]	; (800156c <HAL_SPI_MspInit+0x198>)
 8001496:	2200      	movs	r2, #0
 8001498:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800149a:	4b34      	ldr	r3, [pc, #208]	; (800156c <HAL_SPI_MspInit+0x198>)
 800149c:	2200      	movs	r2, #0
 800149e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014a0:	4b32      	ldr	r3, [pc, #200]	; (800156c <HAL_SPI_MspInit+0x198>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014a6:	4b31      	ldr	r3, [pc, #196]	; (800156c <HAL_SPI_MspInit+0x198>)
 80014a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014ac:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ae:	4b2f      	ldr	r3, [pc, #188]	; (800156c <HAL_SPI_MspInit+0x198>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014b4:	4b2d      	ldr	r3, [pc, #180]	; (800156c <HAL_SPI_MspInit+0x198>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80014ba:	4b2c      	ldr	r3, [pc, #176]	; (800156c <HAL_SPI_MspInit+0x198>)
 80014bc:	2200      	movs	r2, #0
 80014be:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014c0:	4b2a      	ldr	r3, [pc, #168]	; (800156c <HAL_SPI_MspInit+0x198>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014c6:	4b29      	ldr	r3, [pc, #164]	; (800156c <HAL_SPI_MspInit+0x198>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80014cc:	4827      	ldr	r0, [pc, #156]	; (800156c <HAL_SPI_MspInit+0x198>)
 80014ce:	f001 f881 	bl	80025d4 <HAL_DMA_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 80014d8:	f7ff fdd0 	bl	800107c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4a23      	ldr	r2, [pc, #140]	; (800156c <HAL_SPI_MspInit+0x198>)
 80014e0:	64da      	str	r2, [r3, #76]	; 0x4c
 80014e2:	4a22      	ldr	r2, [pc, #136]	; (800156c <HAL_SPI_MspInit+0x198>)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80014e8:	4b22      	ldr	r3, [pc, #136]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 80014ea:	4a23      	ldr	r2, [pc, #140]	; (8001578 <HAL_SPI_MspInit+0x1a4>)
 80014ec:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80014ee:	4b21      	ldr	r3, [pc, #132]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014f4:	4b1f      	ldr	r3, [pc, #124]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 80014f6:	2240      	movs	r2, #64	; 0x40
 80014f8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014fa:	4b1e      	ldr	r3, [pc, #120]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001500:	4b1c      	ldr	r3, [pc, #112]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 8001502:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001506:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001508:	4b1a      	ldr	r3, [pc, #104]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 800150a:	2200      	movs	r2, #0
 800150c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800150e:	4b19      	ldr	r3, [pc, #100]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 8001510:	2200      	movs	r2, #0
 8001512:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001514:	4b17      	ldr	r3, [pc, #92]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 8001516:	2200      	movs	r2, #0
 8001518:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800151a:	4b16      	ldr	r3, [pc, #88]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 800151c:	2200      	movs	r2, #0
 800151e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001520:	4b14      	ldr	r3, [pc, #80]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 8001522:	2200      	movs	r2, #0
 8001524:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001526:	4813      	ldr	r0, [pc, #76]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 8001528:	f001 f854 	bl	80025d4 <HAL_DMA_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 8001532:	f7ff fda3 	bl	800107c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a0e      	ldr	r2, [pc, #56]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 800153a:	649a      	str	r2, [r3, #72]	; 0x48
 800153c:	4a0d      	ldr	r2, [pc, #52]	; (8001574 <HAL_SPI_MspInit+0x1a0>)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001542:	2200      	movs	r2, #0
 8001544:	2100      	movs	r1, #0
 8001546:	2024      	movs	r0, #36	; 0x24
 8001548:	f001 f80d 	bl	8002566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800154c:	2024      	movs	r0, #36	; 0x24
 800154e:	f001 f826 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001552:	bf00      	nop
 8001554:	3728      	adds	r7, #40	; 0x28
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40003800 	.word	0x40003800
 8001560:	40023800 	.word	0x40023800
 8001564:	40020800 	.word	0x40020800
 8001568:	40020400 	.word	0x40020400
 800156c:	20000748 	.word	0x20000748
 8001570:	40026058 	.word	0x40026058
 8001574:	200009b8 	.word	0x200009b8
 8001578:	40026070 	.word	0x40026070

0800157c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	; 0x28
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a19      	ldr	r2, [pc, #100]	; (8001600 <HAL_TIM_Encoder_MspInit+0x84>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d12b      	bne.n	80015f6 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]
 80015a2:	4b18      	ldr	r3, [pc, #96]	; (8001604 <HAL_TIM_Encoder_MspInit+0x88>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	4a17      	ldr	r2, [pc, #92]	; (8001604 <HAL_TIM_Encoder_MspInit+0x88>)
 80015a8:	f043 0302 	orr.w	r3, r3, #2
 80015ac:	6453      	str	r3, [r2, #68]	; 0x44
 80015ae:	4b15      	ldr	r3, [pc, #84]	; (8001604 <HAL_TIM_Encoder_MspInit+0x88>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	4b11      	ldr	r3, [pc, #68]	; (8001604 <HAL_TIM_Encoder_MspInit+0x88>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	4a10      	ldr	r2, [pc, #64]	; (8001604 <HAL_TIM_Encoder_MspInit+0x88>)
 80015c4:	f043 0304 	orr.w	r3, r3, #4
 80015c8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ca:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <HAL_TIM_Encoder_MspInit+0x88>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	f003 0304 	and.w	r3, r3, #4
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 80015d6:	23c0      	movs	r3, #192	; 0xc0
 80015d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80015e6:	2303      	movs	r3, #3
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ea:	f107 0314 	add.w	r3, r7, #20
 80015ee:	4619      	mov	r1, r3
 80015f0:	4805      	ldr	r0, [pc, #20]	; (8001608 <HAL_TIM_Encoder_MspInit+0x8c>)
 80015f2:	f002 fc87 	bl	8003f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80015f6:	bf00      	nop
 80015f8:	3728      	adds	r7, #40	; 0x28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40010400 	.word	0x40010400
 8001604:	40023800 	.word	0x40023800
 8001608:	40020800 	.word	0x40020800

0800160c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	; 0x28
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
 8001622:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a19      	ldr	r2, [pc, #100]	; (8001690 <HAL_UART_MspInit+0x84>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d12c      	bne.n	8001688 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	613b      	str	r3, [r7, #16]
 8001632:	4b18      	ldr	r3, [pc, #96]	; (8001694 <HAL_UART_MspInit+0x88>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001636:	4a17      	ldr	r2, [pc, #92]	; (8001694 <HAL_UART_MspInit+0x88>)
 8001638:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800163c:	6413      	str	r3, [r2, #64]	; 0x40
 800163e:	4b15      	ldr	r3, [pc, #84]	; (8001694 <HAL_UART_MspInit+0x88>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001646:	613b      	str	r3, [r7, #16]
 8001648:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	4b11      	ldr	r3, [pc, #68]	; (8001694 <HAL_UART_MspInit+0x88>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a10      	ldr	r2, [pc, #64]	; (8001694 <HAL_UART_MspInit+0x88>)
 8001654:	f043 0308 	orr.w	r3, r3, #8
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <HAL_UART_MspInit+0x88>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0308 	and.w	r3, r3, #8
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001666:	f44f 7340 	mov.w	r3, #768	; 0x300
 800166a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166c:	2302      	movs	r3, #2
 800166e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001674:	2303      	movs	r3, #3
 8001676:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001678:	2307      	movs	r3, #7
 800167a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	4619      	mov	r1, r3
 8001682:	4805      	ldr	r0, [pc, #20]	; (8001698 <HAL_UART_MspInit+0x8c>)
 8001684:	f002 fc3e 	bl	8003f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001688:	bf00      	nop
 800168a:	3728      	adds	r7, #40	; 0x28
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40004800 	.word	0x40004800
 8001694:	40023800 	.word	0x40023800
 8001698:	40020c00 	.word	0x40020c00

0800169c <LL_TIM_DisableCounter>:
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f023 0201 	bic.w	r2, r3, #1
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	601a      	str	r2, [r3, #0]
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr

080016ba <LL_TIM_ClearFlag_UPDATE>:
{
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f06f 0201 	mvn.w	r2, #1
 80016c8:	611a      	str	r2, [r3, #16]
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr

080016d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e4:	e7fe      	b.n	80016e4 <HardFault_Handler+0x4>

080016e6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016e6:	b480      	push	{r7}
 80016e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016ea:	e7fe      	b.n	80016ea <MemManage_Handler+0x4>

080016ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <BusFault_Handler+0x4>

080016f2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016f2:	b480      	push	{r7}
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f6:	e7fe      	b.n	80016f6 <UsageFault_Handler+0x4>

080016f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr

08001704 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr

0800171c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001720:	f000 fa3e 	bl	8001ba0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <DMA1_Stream3_IRQHandler+0x10>)
 800172e:	f001 f821 	bl	8002774 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000748 	.word	0x20000748

0800173c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001740:	4802      	ldr	r0, [pc, #8]	; (800174c <DMA1_Stream4_IRQHandler+0x10>)
 8001742:	f001 f817 	bl	8002774 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	200009b8 	.word	0x200009b8

08001750 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001754:	4802      	ldr	r0, [pc, #8]	; (8001760 <ADC_IRQHandler+0x10>)
 8001756:	f000 faa4 	bl	8001ca2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200007a8 	.word	0x200007a8

08001764 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8001768:	4806      	ldr	r0, [pc, #24]	; (8001784 <TIM3_IRQHandler+0x20>)
 800176a:	f7ff ff97 	bl	800169c <LL_TIM_DisableCounter>
	//HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, RESET);
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
	//HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, RESET);
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 800176e:	2200      	movs	r2, #0
 8001770:	2110      	movs	r1, #16
 8001772:	4805      	ldr	r0, [pc, #20]	; (8001788 <TIM3_IRQHandler+0x24>)
 8001774:	f002 fd7b 	bl	800426e <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8001778:	4802      	ldr	r0, [pc, #8]	; (8001784 <TIM3_IRQHandler+0x20>)
 800177a:	f7ff ff9e 	bl	80016ba <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40000400 	.word	0x40000400
 8001788:	40021800 	.word	0x40021800

0800178c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001790:	4802      	ldr	r0, [pc, #8]	; (800179c <SPI2_IRQHandler+0x10>)
 8001792:	f006 f803 	bl	800779c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000670 	.word	0x20000670

080017a0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80017a4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80017a8:	f002 fd92 	bl	80042d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80017ac:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80017b0:	f002 fd8e 	bl	80042d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80017b4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80017b8:	f002 fd8a 	bl	80042d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80017bc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80017c0:	f002 fd86 	bl	80042d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80017c4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017c8:	f002 fd82 	bl	80042d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80017d4:	4802      	ldr	r0, [pc, #8]	; (80017e0 <SDIO_IRQHandler+0x10>)
 80017d6:	f004 ff97 	bl	8006708 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	200008b0 	.word	0x200008b0

080017e4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80017e8:	4802      	ldr	r0, [pc, #8]	; (80017f4 <DMA2_Stream0_IRQHandler+0x10>)
 80017ea:	f000 ffc3 	bl	8002774 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	200007f0 	.word	0x200007f0

080017f8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80017fc:	4802      	ldr	r0, [pc, #8]	; (8001808 <DMA2_Stream3_IRQHandler+0x10>)
 80017fe:	f000 ffb9 	bl	8002774 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000610 	.word	0x20000610

0800180c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001810:	4802      	ldr	r0, [pc, #8]	; (800181c <ETH_IRQHandler+0x10>)
 8001812:	f001 fdb6 	bl	8003382 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200027b0 	.word	0x200027b0

08001820 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001824:	4802      	ldr	r0, [pc, #8]	; (8001830 <ETH_WKUP_IRQHandler+0x10>)
 8001826:	f001 fdac 	bl	8003382 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	200027b0 	.word	0x200027b0

08001834 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001838:	4802      	ldr	r0, [pc, #8]	; (8001844 <OTG_FS_IRQHandler+0x10>)
 800183a:	f002 fea0 	bl	800457e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	200077e8 	.word	0x200077e8

08001848 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800184c:	4802      	ldr	r0, [pc, #8]	; (8001858 <DMA2_Stream6_IRQHandler+0x10>)
 800184e:	f000 ff91 	bl	8002774 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20000850 	.word	0x20000850

0800185c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]
 800186c:	e00a      	b.n	8001884 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800186e:	f3af 8000 	nop.w
 8001872:	4601      	mov	r1, r0
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	1c5a      	adds	r2, r3, #1
 8001878:	60ba      	str	r2, [r7, #8]
 800187a:	b2ca      	uxtb	r2, r1
 800187c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	3301      	adds	r3, #1
 8001882:	617b      	str	r3, [r7, #20]
 8001884:	697a      	ldr	r2, [r7, #20]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	429a      	cmp	r2, r3
 800188a:	dbf0      	blt.n	800186e <_read+0x12>
	}

return len;
 800188c:	687b      	ldr	r3, [r7, #4]
}
 800188e:	4618      	mov	r0, r3
 8001890:	3718      	adds	r7, #24
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b086      	sub	sp, #24
 800189a:	af00      	add	r7, sp, #0
 800189c:	60f8      	str	r0, [r7, #12]
 800189e:	60b9      	str	r1, [r7, #8]
 80018a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a2:	2300      	movs	r3, #0
 80018a4:	617b      	str	r3, [r7, #20]
 80018a6:	e009      	b.n	80018bc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	1c5a      	adds	r2, r3, #1
 80018ac:	60ba      	str	r2, [r7, #8]
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	3301      	adds	r3, #1
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	697a      	ldr	r2, [r7, #20]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	dbf1      	blt.n	80018a8 <_write+0x12>
	}
	return len;
 80018c4:	687b      	ldr	r3, [r7, #4]
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3718      	adds	r7, #24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <_close>:

int _close(int file)
{
 80018ce:	b480      	push	{r7}
 80018d0:	b083      	sub	sp, #12
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
	return -1;
 80018d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018da:	4618      	mov	r0, r3
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018f4:	605a      	str	r2, [r3, #4]
	return 0;
 80018f6:	2300      	movs	r3, #0
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr

08001902 <_isatty>:

int _isatty(int file)
{
 8001902:	b480      	push	{r7}
 8001904:	b083      	sub	sp, #12
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
	return 1;
 800190a:	2301      	movs	r3, #1
}
 800190c:	4618      	mov	r0, r3
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr

08001916 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001916:	b480      	push	{r7}
 8001918:	b085      	sub	sp, #20
 800191a:	af00      	add	r7, sp, #0
 800191c:	60f8      	str	r0, [r7, #12]
 800191e:	60b9      	str	r1, [r7, #8]
 8001920:	607a      	str	r2, [r7, #4]
	return 0;
 8001922:	2300      	movs	r3, #0
}
 8001924:	4618      	mov	r0, r3
 8001926:	3714      	adds	r7, #20
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
	...

08001930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001930:	b480      	push	{r7}
 8001932:	b087      	sub	sp, #28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001938:	4a14      	ldr	r2, [pc, #80]	; (800198c <_sbrk+0x5c>)
 800193a:	4b15      	ldr	r3, [pc, #84]	; (8001990 <_sbrk+0x60>)
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001944:	4b13      	ldr	r3, [pc, #76]	; (8001994 <_sbrk+0x64>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d102      	bne.n	8001952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800194c:	4b11      	ldr	r3, [pc, #68]	; (8001994 <_sbrk+0x64>)
 800194e:	4a12      	ldr	r2, [pc, #72]	; (8001998 <_sbrk+0x68>)
 8001950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001952:	4b10      	ldr	r3, [pc, #64]	; (8001994 <_sbrk+0x64>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4413      	add	r3, r2
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	429a      	cmp	r2, r3
 800195e:	d205      	bcs.n	800196c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001960:	4b0e      	ldr	r3, [pc, #56]	; (800199c <_sbrk+0x6c>)
 8001962:	220c      	movs	r2, #12
 8001964:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001966:	f04f 33ff 	mov.w	r3, #4294967295
 800196a:	e009      	b.n	8001980 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 800196c:	4b09      	ldr	r3, [pc, #36]	; (8001994 <_sbrk+0x64>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001972:	4b08      	ldr	r3, [pc, #32]	; (8001994 <_sbrk+0x64>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	4a06      	ldr	r2, [pc, #24]	; (8001994 <_sbrk+0x64>)
 800197c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800197e:	68fb      	ldr	r3, [r7, #12]
}
 8001980:	4618      	mov	r0, r3
 8001982:	371c      	adds	r7, #28
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	20020000 	.word	0x20020000
 8001990:	00000400 	.word	0x00000400
 8001994:	20000400 	.word	0x20000400
 8001998:	20007bf0 	.word	0x20007bf0
 800199c:	20007be8 	.word	0x20007be8

080019a0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80019a4:	4b12      	ldr	r3, [pc, #72]	; (80019f0 <SystemInit+0x50>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a11      	ldr	r2, [pc, #68]	; (80019f0 <SystemInit+0x50>)
 80019aa:	f043 0301 	orr.w	r3, r3, #1
 80019ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80019b0:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <SystemInit+0x50>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80019b6:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <SystemInit+0x50>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a0d      	ldr	r2, [pc, #52]	; (80019f0 <SystemInit+0x50>)
 80019bc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80019c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019c4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80019c6:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <SystemInit+0x50>)
 80019c8:	4a0a      	ldr	r2, [pc, #40]	; (80019f4 <SystemInit+0x54>)
 80019ca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80019cc:	4b08      	ldr	r3, [pc, #32]	; (80019f0 <SystemInit+0x50>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a07      	ldr	r2, [pc, #28]	; (80019f0 <SystemInit+0x50>)
 80019d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80019d8:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <SystemInit+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <SystemInit+0x58>)
 80019e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80019e4:	609a      	str	r2, [r3, #8]
#endif
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800
 80019f4:	24003010 	.word	0x24003010
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <udp_echoserver_init>:
 * @brief  Initialize the server application.
 * @param  None
 * @retval None
 */
void udp_echoserver_init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
	struct udp_pcb *upcb;
	err_t err;

	/* Create a new UDP control block  */
	upcb = udp_new();
 8001a02:	f00c fe98 	bl	800e736 <udp_new>
 8001a06:	6078      	str	r0, [r7, #4]

	if (upcb)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d014      	beq.n	8001a38 <udp_echoserver_init+0x3c>
	{
		/* Bind the upcb to the UDP_PORT port */
		/* Using IP_ADDR_ANY allow the upcb to be used by any local interface */
		err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 8001a0e:	f242 322a 	movw	r2, #9002	; 0x232a
 8001a12:	490b      	ldr	r1, [pc, #44]	; (8001a40 <udp_echoserver_init+0x44>)
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f00c fda1 	bl	800e55c <udp_bind>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	70fb      	strb	r3, [r7, #3]

		upcb->remote_port = UDP_SERVER_PORT;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f242 322a 	movw	r2, #9002	; 0x232a
 8001a24:	829a      	strh	r2, [r3, #20]

		if (err == ERR_OK)
 8001a26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d104      	bne.n	8001a38 <udp_echoserver_init+0x3c>
		{
			/* Set a receive callback for the upcb */
			udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	4904      	ldr	r1, [pc, #16]	; (8001a44 <udp_echoserver_init+0x48>)
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f00c fe6e 	bl	800e714 <udp_recv>
		}
	}
}
 8001a38:	bf00      	nop
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	08013e0c 	.word	0x08013e0c
 8001a44:	08001a49 	.word	0x08001a49

08001a48 <udp_echoserver_receive_callback>:
 */
uint8_t udp_flag;
uint8_t udp_data;
void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb,
		struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
 8001a54:	603b      	str	r3, [r7, #0]
	MEMCPY(&udp_data, p->payload, p->len);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6859      	ldr	r1, [r3, #4]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	895b      	ldrh	r3, [r3, #10]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	480f      	ldr	r0, [pc, #60]	; (8001aa0 <udp_echoserver_receive_callback+0x58>)
 8001a62:	f00f ff36 	bl	80118d2 <memcpy>
	udp_flag = 1;
 8001a66:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <udp_echoserver_receive_callback+0x5c>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	701a      	strb	r2, [r3, #0]

	//strcpy(udp_flag,CDC_Transmit_FS(&udp_data, p->len));
	CDC_Transmit_FS(&udp_data, p->len);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	895b      	ldrh	r3, [r3, #10]
 8001a70:	4619      	mov	r1, r3
 8001a72:	480b      	ldr	r0, [pc, #44]	; (8001aa0 <udp_echoserver_receive_callback+0x58>)
 8001a74:	f00f faa6 	bl	8010fc4 <CDC_Transmit_FS>

	/* Connect to the remote client */
	udp_connect(upcb, addr, UDP_CLIENT_PORT);
 8001a78:	f242 322a 	movw	r2, #9002	; 0x232a
 8001a7c:	6839      	ldr	r1, [r7, #0]
 8001a7e:	68b8      	ldr	r0, [r7, #8]
 8001a80:	f00c fddc 	bl	800e63c <udp_connect>

	/* Tell the client that we have accepted it */
	udp_send(upcb, p);
 8001a84:	6879      	ldr	r1, [r7, #4]
 8001a86:	68b8      	ldr	r0, [r7, #8]
 8001a88:	f00c fc4e 	bl	800e328 <udp_send>

	/* free the UDP connection, so we can accept new clients */
	udp_disconnect(upcb);
 8001a8c:	68b8      	ldr	r0, [r7, #8]
 8001a8e:	f00c fe2b 	bl	800e6e8 <udp_disconnect>

	/* Free the p buffer */
	pbuf_free(p);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f00b ffc0 	bl	800da18 <pbuf_free>

}
 8001a98:	bf00      	nop
 8001a9a:	3710      	adds	r7, #16
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000a29 	.word	0x20000a29
 8001aa4:	20000a28 	.word	0x20000a28

08001aa8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001aa8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ae0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001aac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001aae:	e003      	b.n	8001ab8 <LoopCopyDataInit>

08001ab0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ab0:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001ab2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ab4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001ab6:	3104      	adds	r1, #4

08001ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ab8:	480b      	ldr	r0, [pc, #44]	; (8001ae8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001aba:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001abc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001abe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001ac0:	d3f6      	bcc.n	8001ab0 <CopyDataInit>
  ldr  r2, =_sbss
 8001ac2:	4a0b      	ldr	r2, [pc, #44]	; (8001af0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001ac4:	e002      	b.n	8001acc <LoopFillZerobss>

08001ac6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001ac6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001ac8:	f842 3b04 	str.w	r3, [r2], #4

08001acc <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 8001acc:	4b09      	ldr	r3, [pc, #36]	; (8001af4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001ace:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ad0:	d3f9      	bcc.n	8001ac6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ad2:	f7ff ff65 	bl	80019a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ad6:	f00f feb9 	bl	801184c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ada:	f7fe fe47 	bl	800076c <main>
  bx  lr
 8001ade:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ae0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001ae4:	08013fd4 	.word	0x08013fd4
  ldr  r0, =_sdata
 8001ae8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001aec:	200003d8 	.word	0x200003d8
  ldr  r2, =_sbss
 8001af0:	200003d8 	.word	0x200003d8
  ldr  r3, = _ebss
 8001af4:	20007bec 	.word	0x20007bec

08001af8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001af8:	e7fe      	b.n	8001af8 <CAN1_RX0_IRQHandler>
	...

08001afc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b00:	4b0e      	ldr	r3, [pc, #56]	; (8001b3c <HAL_Init+0x40>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a0d      	ldr	r2, [pc, #52]	; (8001b3c <HAL_Init+0x40>)
 8001b06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b0c:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <HAL_Init+0x40>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a0a      	ldr	r2, [pc, #40]	; (8001b3c <HAL_Init+0x40>)
 8001b12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HAL_Init+0x40>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a07      	ldr	r2, [pc, #28]	; (8001b3c <HAL_Init+0x40>)
 8001b1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b24:	2003      	movs	r0, #3
 8001b26:	f000 fd13 	bl	8002550 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	f000 f808 	bl	8001b40 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001b30:	f7ff faaa 	bl	8001088 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40023c00 	.word	0x40023c00

08001b40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b48:	4b12      	ldr	r3, [pc, #72]	; (8001b94 <HAL_InitTick+0x54>)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_InitTick+0x58>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	4619      	mov	r1, r3
 8001b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f000 fd2b 	bl	80025ba <HAL_SYSTICK_Config>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e00e      	b.n	8001b8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b0f      	cmp	r3, #15
 8001b72:	d80a      	bhi.n	8001b8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b74:	2200      	movs	r2, #0
 8001b76:	6879      	ldr	r1, [r7, #4]
 8001b78:	f04f 30ff 	mov.w	r0, #4294967295
 8001b7c:	f000 fcf3 	bl	8002566 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b80:	4a06      	ldr	r2, [pc, #24]	; (8001b9c <HAL_InitTick+0x5c>)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	e000      	b.n	8001b8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20000004 	.word	0x20000004
 8001b98:	2000000c 	.word	0x2000000c
 8001b9c:	20000008 	.word	0x20000008

08001ba0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ba4:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <HAL_IncTick+0x1c>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	461a      	mov	r2, r3
 8001baa:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <HAL_IncTick+0x20>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4413      	add	r3, r2
 8001bb0:	4a03      	ldr	r2, [pc, #12]	; (8001bc0 <HAL_IncTick+0x20>)
 8001bb2:	6013      	str	r3, [r2, #0]
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr
 8001bbc:	2000000c 	.word	0x2000000c
 8001bc0:	20000a2c 	.word	0x20000a2c

08001bc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001bc8:	4b02      	ldr	r3, [pc, #8]	; (8001bd4 <HAL_GetTick+0x10>)
 8001bca:	681b      	ldr	r3, [r3, #0]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr
 8001bd4:	20000a2c 	.word	0x20000a2c

08001bd8 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be0:	f7ff fff0 	bl	8001bc4 <HAL_GetTick>
 8001be4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf0:	d005      	beq.n	8001bfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bf2:	4b09      	ldr	r3, [pc, #36]	; (8001c18 <HAL_Delay+0x40>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bfe:	bf00      	nop
 8001c00:	f7ff ffe0 	bl	8001bc4 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d8f7      	bhi.n	8001c00 <HAL_Delay+0x28>
  {
  }
}
 8001c10:	bf00      	nop
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	2000000c 	.word	0x2000000c

08001c1c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c24:	2300      	movs	r3, #0
 8001c26:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d101      	bne.n	8001c32 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e033      	b.n	8001c9a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d109      	bne.n	8001c4e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f7ff fa4a 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2200      	movs	r2, #0
 8001c44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f003 0310 	and.w	r3, r3, #16
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d118      	bne.n	8001c8c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c62:	f023 0302 	bic.w	r3, r3, #2
 8001c66:	f043 0202 	orr.w	r2, r3, #2
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 fa94 	bl	800219c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7e:	f023 0303 	bic.w	r3, r3, #3
 8001c82:	f043 0201 	orr.w	r2, r3, #1
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	641a      	str	r2, [r3, #64]	; 0x40
 8001c8a:	e001      	b.n	8001c90 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3710      	adds	r7, #16
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b084      	sub	sp, #16
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	bf0c      	ite	eq
 8001cc0:	2301      	moveq	r3, #1
 8001cc2:	2300      	movne	r3, #0
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f003 0320 	and.w	r3, r3, #32
 8001cd2:	2b20      	cmp	r3, #32
 8001cd4:	bf0c      	ite	eq
 8001cd6:	2301      	moveq	r3, #1
 8001cd8:	2300      	movne	r3, #0
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d049      	beq.n	8001d78 <HAL_ADC_IRQHandler+0xd6>
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d046      	beq.n	8001d78 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cee:	f003 0310 	and.w	r3, r3, #16
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d105      	bne.n	8001d02 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d12b      	bne.n	8001d68 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d127      	bne.n	8001d68 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d1e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d006      	beq.n	8001d34 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d119      	bne.n	8001d68 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	685a      	ldr	r2, [r3, #4]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f022 0220 	bic.w	r2, r2, #32
 8001d42:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d105      	bne.n	8001d68 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d60:	f043 0201 	orr.w	r2, r3, #1
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f000 f8db 	bl	8001f24 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f06f 0212 	mvn.w	r2, #18
 8001d76:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0304 	and.w	r3, r3, #4
 8001d82:	2b04      	cmp	r3, #4
 8001d84:	bf0c      	ite	eq
 8001d86:	2301      	moveq	r3, #1
 8001d88:	2300      	movne	r3, #0
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d98:	2b80      	cmp	r3, #128	; 0x80
 8001d9a:	bf0c      	ite	eq
 8001d9c:	2301      	moveq	r3, #1
 8001d9e:	2300      	movne	r3, #0
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d057      	beq.n	8001e5a <HAL_ADC_IRQHandler+0x1b8>
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d054      	beq.n	8001e5a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db4:	f003 0310 	and.w	r3, r3, #16
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d105      	bne.n	8001dc8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d139      	bne.n	8001e4a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ddc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d006      	beq.n	8001df2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d12b      	bne.n	8001e4a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d124      	bne.n	8001e4a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d11d      	bne.n	8001e4a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	699b      	ldr	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d119      	bne.n	8001e4a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e24:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d105      	bne.n	8001e4a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	f043 0201 	orr.w	r2, r3, #1
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 faaa 	bl	80023a4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f06f 020c 	mvn.w	r2, #12
 8001e58:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	bf0c      	ite	eq
 8001e68:	2301      	moveq	r3, #1
 8001e6a:	2300      	movne	r3, #0
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e7a:	2b40      	cmp	r3, #64	; 0x40
 8001e7c:	bf0c      	ite	eq
 8001e7e:	2301      	moveq	r3, #1
 8001e80:	2300      	movne	r3, #0
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d017      	beq.n	8001ebc <HAL_ADC_IRQHandler+0x21a>
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d014      	beq.n	8001ebc <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d10d      	bne.n	8001ebc <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 f842 	bl	8001f36 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f06f 0201 	mvn.w	r2, #1
 8001eba:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0320 	and.w	r3, r3, #32
 8001ec6:	2b20      	cmp	r3, #32
 8001ec8:	bf0c      	ite	eq
 8001eca:	2301      	moveq	r3, #1
 8001ecc:	2300      	movne	r3, #0
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001edc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001ee0:	bf0c      	ite	eq
 8001ee2:	2301      	moveq	r3, #1
 8001ee4:	2300      	movne	r3, #0
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d015      	beq.n	8001f1c <HAL_ADC_IRQHandler+0x27a>
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d012      	beq.n	8001f1c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efa:	f043 0202 	orr.w	r2, r3, #2
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f06f 0220 	mvn.w	r2, #32
 8001f0a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f000 f81b 	bl	8001f48 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f06f 0220 	mvn.w	r2, #32
 8001f1a:	601a      	str	r2, [r3, #0]
  }
}
 8001f1c:	bf00      	nop
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr

08001f36 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr

08001f48 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bc80      	pop	{r7}
 8001f58:	4770      	bx	lr
	...

08001f5c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d101      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x1c>
 8001f74:	2302      	movs	r3, #2
 8001f76:	e103      	b.n	8002180 <HAL_ADC_ConfigChannel+0x224>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2b09      	cmp	r3, #9
 8001f86:	d925      	bls.n	8001fd4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	68d9      	ldr	r1, [r3, #12]
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	461a      	mov	r2, r3
 8001f96:	4613      	mov	r3, r2
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	4413      	add	r3, r2
 8001f9c:	3b1e      	subs	r3, #30
 8001f9e:	2207      	movs	r2, #7
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	43da      	mvns	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	400a      	ands	r2, r1
 8001fac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68d9      	ldr	r1, [r3, #12]
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	4403      	add	r3, r0
 8001fc6:	3b1e      	subs	r3, #30
 8001fc8:	409a      	lsls	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	60da      	str	r2, [r3, #12]
 8001fd2:	e022      	b.n	800201a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	6919      	ldr	r1, [r3, #16]
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	4413      	add	r3, r2
 8001fe8:	2207      	movs	r2, #7
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	43da      	mvns	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	400a      	ands	r2, r1
 8001ff6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	6919      	ldr	r1, [r3, #16]
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	b29b      	uxth	r3, r3
 8002008:	4618      	mov	r0, r3
 800200a:	4603      	mov	r3, r0
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	4403      	add	r3, r0
 8002010:	409a      	lsls	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	430a      	orrs	r2, r1
 8002018:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b06      	cmp	r3, #6
 8002020:	d824      	bhi.n	800206c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	4613      	mov	r3, r2
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	4413      	add	r3, r2
 8002032:	3b05      	subs	r3, #5
 8002034:	221f      	movs	r2, #31
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	43da      	mvns	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	400a      	ands	r2, r1
 8002042:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	b29b      	uxth	r3, r3
 8002050:	4618      	mov	r0, r3
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685a      	ldr	r2, [r3, #4]
 8002056:	4613      	mov	r3, r2
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4413      	add	r3, r2
 800205c:	3b05      	subs	r3, #5
 800205e:	fa00 f203 	lsl.w	r2, r0, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	430a      	orrs	r2, r1
 8002068:	635a      	str	r2, [r3, #52]	; 0x34
 800206a:	e04c      	b.n	8002106 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2b0c      	cmp	r3, #12
 8002072:	d824      	bhi.n	80020be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	4613      	mov	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	3b23      	subs	r3, #35	; 0x23
 8002086:	221f      	movs	r2, #31
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	43da      	mvns	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	400a      	ands	r2, r1
 8002094:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	4618      	mov	r0, r3
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685a      	ldr	r2, [r3, #4]
 80020a8:	4613      	mov	r3, r2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	4413      	add	r3, r2
 80020ae:	3b23      	subs	r3, #35	; 0x23
 80020b0:	fa00 f203 	lsl.w	r2, r0, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	631a      	str	r2, [r3, #48]	; 0x30
 80020bc:	e023      	b.n	8002106 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685a      	ldr	r2, [r3, #4]
 80020c8:	4613      	mov	r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4413      	add	r3, r2
 80020ce:	3b41      	subs	r3, #65	; 0x41
 80020d0:	221f      	movs	r2, #31
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	43da      	mvns	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	400a      	ands	r2, r1
 80020de:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	4618      	mov	r0, r3
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	3b41      	subs	r3, #65	; 0x41
 80020fa:	fa00 f203 	lsl.w	r2, r0, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	430a      	orrs	r2, r1
 8002104:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a20      	ldr	r2, [pc, #128]	; (800218c <HAL_ADC_ConfigChannel+0x230>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d109      	bne.n	8002124 <HAL_ADC_ConfigChannel+0x1c8>
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2b12      	cmp	r3, #18
 8002116:	d105      	bne.n	8002124 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002118:	4b1d      	ldr	r3, [pc, #116]	; (8002190 <HAL_ADC_ConfigChannel+0x234>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	4a1c      	ldr	r2, [pc, #112]	; (8002190 <HAL_ADC_ConfigChannel+0x234>)
 800211e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002122:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a18      	ldr	r2, [pc, #96]	; (800218c <HAL_ADC_ConfigChannel+0x230>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d123      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x21a>
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2b10      	cmp	r3, #16
 8002134:	d003      	beq.n	800213e <HAL_ADC_ConfigChannel+0x1e2>
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2b11      	cmp	r3, #17
 800213c:	d11b      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800213e:	4b14      	ldr	r3, [pc, #80]	; (8002190 <HAL_ADC_ConfigChannel+0x234>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	4a13      	ldr	r2, [pc, #76]	; (8002190 <HAL_ADC_ConfigChannel+0x234>)
 8002144:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002148:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b10      	cmp	r3, #16
 8002150:	d111      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002152:	4b10      	ldr	r3, [pc, #64]	; (8002194 <HAL_ADC_ConfigChannel+0x238>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a10      	ldr	r2, [pc, #64]	; (8002198 <HAL_ADC_ConfigChannel+0x23c>)
 8002158:	fba2 2303 	umull	r2, r3, r2, r3
 800215c:	0c9a      	lsrs	r2, r3, #18
 800215e:	4613      	mov	r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	4413      	add	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002168:	e002      	b.n	8002170 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	3b01      	subs	r3, #1
 800216e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1f9      	bne.n	800216a <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	3714      	adds	r7, #20
 8002184:	46bd      	mov	sp, r7
 8002186:	bc80      	pop	{r7}
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	40012000 	.word	0x40012000
 8002190:	40012300 	.word	0x40012300
 8002194:	20000004 	.word	0x20000004
 8002198:	431bde83 	.word	0x431bde83

0800219c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80021a4:	4b7d      	ldr	r3, [pc, #500]	; (800239c <ADC_Init+0x200>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	4a7c      	ldr	r2, [pc, #496]	; (800239c <ADC_Init+0x200>)
 80021aa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80021ae:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80021b0:	4b7a      	ldr	r3, [pc, #488]	; (800239c <ADC_Init+0x200>)
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	4978      	ldr	r1, [pc, #480]	; (800239c <ADC_Init+0x200>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80021cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	6859      	ldr	r1, [r3, #4]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	691b      	ldr	r3, [r3, #16]
 80021d8:	021a      	lsls	r2, r3, #8
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	430a      	orrs	r2, r1
 80021e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80021f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	6859      	ldr	r1, [r3, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	430a      	orrs	r2, r1
 8002202:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689a      	ldr	r2, [r3, #8]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002212:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6899      	ldr	r1, [r3, #8]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68da      	ldr	r2, [r3, #12]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	430a      	orrs	r2, r1
 8002224:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800222a:	4a5d      	ldr	r2, [pc, #372]	; (80023a0 <ADC_Init+0x204>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d022      	beq.n	8002276 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689a      	ldr	r2, [r3, #8]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800223e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6899      	ldr	r1, [r3, #8]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	430a      	orrs	r2, r1
 8002250:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002260:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	6899      	ldr	r1, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	430a      	orrs	r2, r1
 8002272:	609a      	str	r2, [r3, #8]
 8002274:	e00f      	b.n	8002296 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002284:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002294:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 0202 	bic.w	r2, r2, #2
 80022a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	6899      	ldr	r1, [r3, #8]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	005a      	lsls	r2, r3, #1
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	430a      	orrs	r2, r1
 80022b8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a1b      	ldr	r3, [r3, #32]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d027      	beq.n	8002312 <ADC_Init+0x176>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022d0:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80022e0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e6:	3b01      	subs	r3, #1
 80022e8:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80022ec:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ee:	68fa      	ldr	r2, [r7, #12]
 80022f0:	fa92 f2a2 	rbit	r2, r2
 80022f4:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	fab2 f282 	clz	r2, r2
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	fa03 f102 	lsl.w	r1, r3, r2
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	430a      	orrs	r2, r1
 800230e:	605a      	str	r2, [r3, #4]
 8002310:	e007      	b.n	8002322 <ADC_Init+0x186>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002320:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002330:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	69db      	ldr	r3, [r3, #28]
 800233c:	3b01      	subs	r3, #1
 800233e:	051a      	lsls	r2, r3, #20
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	430a      	orrs	r2, r1
 8002346:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689a      	ldr	r2, [r3, #8]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002356:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6899      	ldr	r1, [r3, #8]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	025a      	lsls	r2, r3, #9
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	430a      	orrs	r2, r1
 800236a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800237a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6899      	ldr	r1, [r3, #8]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	029a      	lsls	r2, r3, #10
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	430a      	orrs	r2, r1
 800238e:	609a      	str	r2, [r3, #8]
}
 8002390:	bf00      	nop
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	bc80      	pop	{r7}
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	40012300 	.word	0x40012300
 80023a0:	0f000001 	.word	0x0f000001

080023a4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr
	...

080023b8 <__NVIC_SetPriorityGrouping>:
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023c8:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <__NVIC_SetPriorityGrouping+0x44>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ce:	68ba      	ldr	r2, [r7, #8]
 80023d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023d4:	4013      	ands	r3, r2
 80023d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023ea:	4a04      	ldr	r2, [pc, #16]	; (80023fc <__NVIC_SetPriorityGrouping+0x44>)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	60d3      	str	r3, [r2, #12]
}
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bc80      	pop	{r7}
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	e000ed00 	.word	0xe000ed00

08002400 <__NVIC_GetPriorityGrouping>:
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002404:	4b04      	ldr	r3, [pc, #16]	; (8002418 <__NVIC_GetPriorityGrouping+0x18>)
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	0a1b      	lsrs	r3, r3, #8
 800240a:	f003 0307 	and.w	r3, r3, #7
}
 800240e:	4618      	mov	r0, r3
 8002410:	46bd      	mov	sp, r7
 8002412:	bc80      	pop	{r7}
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <__NVIC_EnableIRQ>:
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242a:	2b00      	cmp	r3, #0
 800242c:	db0b      	blt.n	8002446 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	f003 021f 	and.w	r2, r3, #31
 8002434:	4906      	ldr	r1, [pc, #24]	; (8002450 <__NVIC_EnableIRQ+0x34>)
 8002436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243a:	095b      	lsrs	r3, r3, #5
 800243c:	2001      	movs	r0, #1
 800243e:	fa00 f202 	lsl.w	r2, r0, r2
 8002442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr
 8002450:	e000e100 	.word	0xe000e100

08002454 <__NVIC_SetPriority>:
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	6039      	str	r1, [r7, #0]
 800245e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002464:	2b00      	cmp	r3, #0
 8002466:	db0a      	blt.n	800247e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	b2da      	uxtb	r2, r3
 800246c:	490c      	ldr	r1, [pc, #48]	; (80024a0 <__NVIC_SetPriority+0x4c>)
 800246e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002472:	0112      	lsls	r2, r2, #4
 8002474:	b2d2      	uxtb	r2, r2
 8002476:	440b      	add	r3, r1
 8002478:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800247c:	e00a      	b.n	8002494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	b2da      	uxtb	r2, r3
 8002482:	4908      	ldr	r1, [pc, #32]	; (80024a4 <__NVIC_SetPriority+0x50>)
 8002484:	79fb      	ldrb	r3, [r7, #7]
 8002486:	f003 030f 	and.w	r3, r3, #15
 800248a:	3b04      	subs	r3, #4
 800248c:	0112      	lsls	r2, r2, #4
 800248e:	b2d2      	uxtb	r2, r2
 8002490:	440b      	add	r3, r1
 8002492:	761a      	strb	r2, [r3, #24]
}
 8002494:	bf00      	nop
 8002496:	370c      	adds	r7, #12
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	e000e100 	.word	0xe000e100
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <NVIC_EncodePriority>:
{
 80024a8:	b480      	push	{r7}
 80024aa:	b089      	sub	sp, #36	; 0x24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f003 0307 	and.w	r3, r3, #7
 80024ba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	f1c3 0307 	rsb	r3, r3, #7
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	bf28      	it	cs
 80024c6:	2304      	movcs	r3, #4
 80024c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	3304      	adds	r3, #4
 80024ce:	2b06      	cmp	r3, #6
 80024d0:	d902      	bls.n	80024d8 <NVIC_EncodePriority+0x30>
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	3b03      	subs	r3, #3
 80024d6:	e000      	b.n	80024da <NVIC_EncodePriority+0x32>
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024dc:	f04f 32ff 	mov.w	r2, #4294967295
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	43da      	mvns	r2, r3
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	401a      	ands	r2, r3
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024f0:	f04f 31ff 	mov.w	r1, #4294967295
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	fa01 f303 	lsl.w	r3, r1, r3
 80024fa:	43d9      	mvns	r1, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002500:	4313      	orrs	r3, r2
}
 8002502:	4618      	mov	r0, r3
 8002504:	3724      	adds	r7, #36	; 0x24
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr

0800250c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3b01      	subs	r3, #1
 8002518:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800251c:	d301      	bcc.n	8002522 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800251e:	2301      	movs	r3, #1
 8002520:	e00f      	b.n	8002542 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002522:	4a0a      	ldr	r2, [pc, #40]	; (800254c <SysTick_Config+0x40>)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3b01      	subs	r3, #1
 8002528:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800252a:	210f      	movs	r1, #15
 800252c:	f04f 30ff 	mov.w	r0, #4294967295
 8002530:	f7ff ff90 	bl	8002454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002534:	4b05      	ldr	r3, [pc, #20]	; (800254c <SysTick_Config+0x40>)
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800253a:	4b04      	ldr	r3, [pc, #16]	; (800254c <SysTick_Config+0x40>)
 800253c:	2207      	movs	r2, #7
 800253e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	e000e010 	.word	0xe000e010

08002550 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f7ff ff2d 	bl	80023b8 <__NVIC_SetPriorityGrouping>
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002566:	b580      	push	{r7, lr}
 8002568:	b086      	sub	sp, #24
 800256a:	af00      	add	r7, sp, #0
 800256c:	4603      	mov	r3, r0
 800256e:	60b9      	str	r1, [r7, #8]
 8002570:	607a      	str	r2, [r7, #4]
 8002572:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002574:	2300      	movs	r3, #0
 8002576:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002578:	f7ff ff42 	bl	8002400 <__NVIC_GetPriorityGrouping>
 800257c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	68b9      	ldr	r1, [r7, #8]
 8002582:	6978      	ldr	r0, [r7, #20]
 8002584:	f7ff ff90 	bl	80024a8 <NVIC_EncodePriority>
 8002588:	4602      	mov	r2, r0
 800258a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800258e:	4611      	mov	r1, r2
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff ff5f 	bl	8002454 <__NVIC_SetPriority>
}
 8002596:	bf00      	nop
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b082      	sub	sp, #8
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	4603      	mov	r3, r0
 80025a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff ff35 	bl	800241c <__NVIC_EnableIRQ>
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b082      	sub	sp, #8
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7ff ffa2 	bl	800250c <SysTick_Config>
 80025c8:	4603      	mov	r3, r0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
	...

080025d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80025e0:	f7ff faf0 	bl	8001bc4 <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e099      	b.n	8002724 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2202      	movs	r2, #2
 80025fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f022 0201 	bic.w	r2, r2, #1
 800260e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002610:	e00f      	b.n	8002632 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002612:	f7ff fad7 	bl	8001bc4 <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b05      	cmp	r3, #5
 800261e:	d908      	bls.n	8002632 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2220      	movs	r2, #32
 8002624:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2203      	movs	r2, #3
 800262a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e078      	b.n	8002724 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	2b00      	cmp	r3, #0
 800263e:	d1e8      	bne.n	8002612 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002648:	697a      	ldr	r2, [r7, #20]
 800264a:	4b38      	ldr	r3, [pc, #224]	; (800272c <HAL_DMA_Init+0x158>)
 800264c:	4013      	ands	r3, r2
 800264e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800265e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800266a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002676:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a1b      	ldr	r3, [r3, #32]
 800267c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800267e:	697a      	ldr	r2, [r7, #20]
 8002680:	4313      	orrs	r3, r2
 8002682:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002688:	2b04      	cmp	r3, #4
 800268a:	d107      	bne.n	800269c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002694:	4313      	orrs	r3, r2
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	4313      	orrs	r3, r2
 800269a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	f023 0307 	bic.w	r3, r3, #7
 80026b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d117      	bne.n	80026f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ca:	697a      	ldr	r2, [r7, #20]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00e      	beq.n	80026f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f000 fa09 	bl	8002af0 <DMA_CheckFifoParam>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d008      	beq.n	80026f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2240      	movs	r2, #64	; 0x40
 80026e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80026f2:	2301      	movs	r3, #1
 80026f4:	e016      	b.n	8002724 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f9c2 	bl	8002a88 <DMA_CalcBaseAndBitshift>
 8002704:	4603      	mov	r3, r0
 8002706:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800270c:	223f      	movs	r2, #63	; 0x3f
 800270e:	409a      	lsls	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2201      	movs	r2, #1
 800271e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	f010803f 	.word	0xf010803f

08002730 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800273e:	b2db      	uxtb	r3, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d004      	beq.n	800274e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2280      	movs	r2, #128	; 0x80
 8002748:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e00c      	b.n	8002768 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2205      	movs	r2, #5
 8002752:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 0201 	bic.w	r2, r2, #1
 8002764:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr
	...

08002774 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800277c:	2300      	movs	r3, #0
 800277e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002780:	4b92      	ldr	r3, [pc, #584]	; (80029cc <HAL_DMA_IRQHandler+0x258>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a92      	ldr	r2, [pc, #584]	; (80029d0 <HAL_DMA_IRQHandler+0x25c>)
 8002786:	fba2 2303 	umull	r2, r3, r2, r3
 800278a:	0a9b      	lsrs	r3, r3, #10
 800278c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002792:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800279e:	2208      	movs	r2, #8
 80027a0:	409a      	lsls	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	4013      	ands	r3, r2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d01a      	beq.n	80027e0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0304 	and.w	r3, r3, #4
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d013      	beq.n	80027e0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0204 	bic.w	r2, r2, #4
 80027c6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027cc:	2208      	movs	r2, #8
 80027ce:	409a      	lsls	r2, r3
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027d8:	f043 0201 	orr.w	r2, r3, #1
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e4:	2201      	movs	r2, #1
 80027e6:	409a      	lsls	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	4013      	ands	r3, r2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d012      	beq.n	8002816 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	695b      	ldr	r3, [r3, #20]
 80027f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d00b      	beq.n	8002816 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002802:	2201      	movs	r2, #1
 8002804:	409a      	lsls	r2, r3
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800280e:	f043 0202 	orr.w	r2, r3, #2
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800281a:	2204      	movs	r2, #4
 800281c:	409a      	lsls	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	4013      	ands	r3, r2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d012      	beq.n	800284c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0302 	and.w	r3, r3, #2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00b      	beq.n	800284c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002838:	2204      	movs	r2, #4
 800283a:	409a      	lsls	r2, r3
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002844:	f043 0204 	orr.w	r2, r3, #4
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002850:	2210      	movs	r2, #16
 8002852:	409a      	lsls	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4013      	ands	r3, r2
 8002858:	2b00      	cmp	r3, #0
 800285a:	d043      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0308 	and.w	r3, r3, #8
 8002866:	2b00      	cmp	r3, #0
 8002868:	d03c      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800286e:	2210      	movs	r2, #16
 8002870:	409a      	lsls	r2, r3
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d018      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d108      	bne.n	80028a4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	2b00      	cmp	r3, #0
 8002898:	d024      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	4798      	blx	r3
 80028a2:	e01f      	b.n	80028e4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d01b      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	4798      	blx	r3
 80028b4:	e016      	b.n	80028e4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d107      	bne.n	80028d4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 0208 	bic.w	r2, r2, #8
 80028d2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028e8:	2220      	movs	r2, #32
 80028ea:	409a      	lsls	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4013      	ands	r3, r2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 808e 	beq.w	8002a12 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0310 	and.w	r3, r3, #16
 8002900:	2b00      	cmp	r3, #0
 8002902:	f000 8086 	beq.w	8002a12 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800290a:	2220      	movs	r2, #32
 800290c:	409a      	lsls	r2, r3
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b05      	cmp	r3, #5
 800291c:	d136      	bne.n	800298c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f022 0216 	bic.w	r2, r2, #22
 800292c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	695a      	ldr	r2, [r3, #20]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800293c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	2b00      	cmp	r3, #0
 8002944:	d103      	bne.n	800294e <HAL_DMA_IRQHandler+0x1da>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800294a:	2b00      	cmp	r3, #0
 800294c:	d007      	beq.n	800295e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 0208 	bic.w	r2, r2, #8
 800295c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002962:	223f      	movs	r2, #63	; 0x3f
 8002964:	409a      	lsls	r2, r3
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800297e:	2b00      	cmp	r3, #0
 8002980:	d07d      	beq.n	8002a7e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	4798      	blx	r3
        }
        return;
 800298a:	e078      	b.n	8002a7e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d01c      	beq.n	80029d4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d108      	bne.n	80029ba <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d030      	beq.n	8002a12 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	4798      	blx	r3
 80029b8:	e02b      	b.n	8002a12 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d027      	beq.n	8002a12 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	4798      	blx	r3
 80029ca:	e022      	b.n	8002a12 <HAL_DMA_IRQHandler+0x29e>
 80029cc:	20000004 	.word	0x20000004
 80029d0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10f      	bne.n	8002a02 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f022 0210 	bic.w	r2, r2, #16
 80029f0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d003      	beq.n	8002a12 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d032      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a1e:	f003 0301 	and.w	r3, r3, #1
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d022      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2205      	movs	r2, #5
 8002a2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0201 	bic.w	r2, r2, #1
 8002a3c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	3301      	adds	r3, #1
 8002a42:	60bb      	str	r3, [r7, #8]
 8002a44:	697a      	ldr	r2, [r7, #20]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d307      	bcc.n	8002a5a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1f2      	bne.n	8002a3e <HAL_DMA_IRQHandler+0x2ca>
 8002a58:	e000      	b.n	8002a5c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002a5a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	4798      	blx	r3
 8002a7c:	e000      	b.n	8002a80 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002a7e:	bf00      	nop
    }
  }
}
 8002a80:	3718      	adds	r7, #24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop

08002a88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b085      	sub	sp, #20
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	3b10      	subs	r3, #16
 8002a98:	4a13      	ldr	r2, [pc, #76]	; (8002ae8 <DMA_CalcBaseAndBitshift+0x60>)
 8002a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9e:	091b      	lsrs	r3, r3, #4
 8002aa0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002aa2:	4a12      	ldr	r2, [pc, #72]	; (8002aec <DMA_CalcBaseAndBitshift+0x64>)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	461a      	mov	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	d909      	bls.n	8002aca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002abe:	f023 0303 	bic.w	r3, r3, #3
 8002ac2:	1d1a      	adds	r2, r3, #4
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	659a      	str	r2, [r3, #88]	; 0x58
 8002ac8:	e007      	b.n	8002ada <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ad2:	f023 0303 	bic.w	r3, r3, #3
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3714      	adds	r7, #20
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr
 8002ae8:	aaaaaaab 	.word	0xaaaaaaab
 8002aec:	08013d80 	.word	0x08013d80

08002af0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d11f      	bne.n	8002b4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b03      	cmp	r3, #3
 8002b0e:	d855      	bhi.n	8002bbc <DMA_CheckFifoParam+0xcc>
 8002b10:	a201      	add	r2, pc, #4	; (adr r2, 8002b18 <DMA_CheckFifoParam+0x28>)
 8002b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b16:	bf00      	nop
 8002b18:	08002b29 	.word	0x08002b29
 8002b1c:	08002b3b 	.word	0x08002b3b
 8002b20:	08002b29 	.word	0x08002b29
 8002b24:	08002bbd 	.word	0x08002bbd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d045      	beq.n	8002bc0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b38:	e042      	b.n	8002bc0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b42:	d13f      	bne.n	8002bc4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b48:	e03c      	b.n	8002bc4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b52:	d121      	bne.n	8002b98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	2b03      	cmp	r3, #3
 8002b58:	d836      	bhi.n	8002bc8 <DMA_CheckFifoParam+0xd8>
 8002b5a:	a201      	add	r2, pc, #4	; (adr r2, 8002b60 <DMA_CheckFifoParam+0x70>)
 8002b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b60:	08002b71 	.word	0x08002b71
 8002b64:	08002b77 	.word	0x08002b77
 8002b68:	08002b71 	.word	0x08002b71
 8002b6c:	08002b89 	.word	0x08002b89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	73fb      	strb	r3, [r7, #15]
      break;
 8002b74:	e02f      	b.n	8002bd6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d024      	beq.n	8002bcc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b86:	e021      	b.n	8002bcc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b90:	d11e      	bne.n	8002bd0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b96:	e01b      	b.n	8002bd0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d902      	bls.n	8002ba4 <DMA_CheckFifoParam+0xb4>
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	d003      	beq.n	8002baa <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ba2:	e018      	b.n	8002bd6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ba8:	e015      	b.n	8002bd6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00e      	beq.n	8002bd4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	73fb      	strb	r3, [r7, #15]
      break;
 8002bba:	e00b      	b.n	8002bd4 <DMA_CheckFifoParam+0xe4>
      break;
 8002bbc:	bf00      	nop
 8002bbe:	e00a      	b.n	8002bd6 <DMA_CheckFifoParam+0xe6>
      break;
 8002bc0:	bf00      	nop
 8002bc2:	e008      	b.n	8002bd6 <DMA_CheckFifoParam+0xe6>
      break;
 8002bc4:	bf00      	nop
 8002bc6:	e006      	b.n	8002bd6 <DMA_CheckFifoParam+0xe6>
      break;
 8002bc8:	bf00      	nop
 8002bca:	e004      	b.n	8002bd6 <DMA_CheckFifoParam+0xe6>
      break;
 8002bcc:	bf00      	nop
 8002bce:	e002      	b.n	8002bd6 <DMA_CheckFifoParam+0xe6>
      break;   
 8002bd0:	bf00      	nop
 8002bd2:	e000      	b.n	8002bd6 <DMA_CheckFifoParam+0xe6>
      break;
 8002bd4:	bf00      	nop
    }
  } 
  
  return status; 
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3714      	adds	r7, #20
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop

08002be4 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8002bec:	2300      	movs	r3, #0
 8002bee:	61fb      	str	r3, [r7, #28]
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8002bf4:	4ba3      	ldr	r3, [pc, #652]	; (8002e84 <HAL_ETH_Init+0x2a0>)
 8002bf6:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e175      	b.n	8002ef6 <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d106      	bne.n	8002c24 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f007 fd94 	bl	800a74c <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c24:	2300      	movs	r3, #0
 8002c26:	60bb      	str	r3, [r7, #8]
 8002c28:	4b97      	ldr	r3, [pc, #604]	; (8002e88 <HAL_ETH_Init+0x2a4>)
 8002c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c2c:	4a96      	ldr	r2, [pc, #600]	; (8002e88 <HAL_ETH_Init+0x2a4>)
 8002c2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c32:	6453      	str	r3, [r2, #68]	; 0x44
 8002c34:	4b94      	ldr	r3, [pc, #592]	; (8002e88 <HAL_ETH_Init+0x2a4>)
 8002c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002c40:	4b92      	ldr	r3, [pc, #584]	; (8002e8c <HAL_ETH_Init+0x2a8>)
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	4a91      	ldr	r2, [pc, #580]	; (8002e8c <HAL_ETH_Init+0x2a8>)
 8002c46:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002c4a:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002c4c:	4b8f      	ldr	r3, [pc, #572]	; (8002e8c <HAL_ETH_Init+0x2a8>)
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	498d      	ldr	r1, [pc, #564]	; (8002e8c <HAL_ETH_Init+0x2a8>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f042 0201 	orr.w	r2, r2, #1
 8002c6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c70:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c72:	f7fe ffa7 	bl	8001bc4 <HAL_GetTick>
 8002c76:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002c78:	e011      	b.n	8002c9e <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8002c7a:	f7fe ffa3 	bl	8001bc4 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002c88:	d909      	bls.n	8002c9e <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2203      	movs	r2, #3
 8002c8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e12b      	b.n	8002ef6 <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d1e4      	bne.n	8002c7a <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	f023 031c 	bic.w	r3, r3, #28
 8002cbe:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002cc0:	f003 f8a8 	bl	8005e14 <HAL_RCC_GetHCLKFreq>
 8002cc4:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	4a71      	ldr	r2, [pc, #452]	; (8002e90 <HAL_ETH_Init+0x2ac>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d908      	bls.n	8002ce0 <HAL_ETH_Init+0xfc>
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	4a70      	ldr	r2, [pc, #448]	; (8002e94 <HAL_ETH_Init+0x2b0>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d804      	bhi.n	8002ce0 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	f043 0308 	orr.w	r3, r3, #8
 8002cdc:	61fb      	str	r3, [r7, #28]
 8002cde:	e01a      	b.n	8002d16 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	4a6c      	ldr	r2, [pc, #432]	; (8002e94 <HAL_ETH_Init+0x2b0>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d908      	bls.n	8002cfa <HAL_ETH_Init+0x116>
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	4a6b      	ldr	r2, [pc, #428]	; (8002e98 <HAL_ETH_Init+0x2b4>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d804      	bhi.n	8002cfa <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	f043 030c 	orr.w	r3, r3, #12
 8002cf6:	61fb      	str	r3, [r7, #28]
 8002cf8:	e00d      	b.n	8002d16 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	4a66      	ldr	r2, [pc, #408]	; (8002e98 <HAL_ETH_Init+0x2b4>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d903      	bls.n	8002d0a <HAL_ETH_Init+0x126>
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	4a65      	ldr	r2, [pc, #404]	; (8002e9c <HAL_ETH_Init+0x2b8>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d904      	bls.n	8002d14 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	f043 0304 	orr.w	r3, r3, #4
 8002d10:	61fb      	str	r3, [r7, #28]
 8002d12:	e000      	b.n	8002d16 <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8002d14:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	69fa      	ldr	r2, [r7, #28]
 8002d1c:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8002d1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002d22:	2100      	movs	r1, #0
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f000 fc16 	bl	8003556 <HAL_ETH_WritePHYRegister>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00b      	beq.n	8002d48 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8002d34:	6939      	ldr	r1, [r7, #16]
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 fdcc 	bl	80038d4 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e0d6      	b.n	8002ef6 <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8002d48:	20ff      	movs	r0, #255	; 0xff
 8002d4a:	f7fe ff45 	bl	8001bd8 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	f000 80a4 	beq.w	8002ea0 <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d58:	f7fe ff34 	bl	8001bc4 <HAL_GetTick>
 8002d5c:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002d5e:	f107 030c 	add.w	r3, r7, #12
 8002d62:	461a      	mov	r2, r3
 8002d64:	2101      	movs	r1, #1
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 fb8d 	bl	8003486 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8002d6c:	f7fe ff2a 	bl	8001bc4 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d90f      	bls.n	8002d9e <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002d82:	6939      	ldr	r1, [r7, #16]
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f000 fda5 	bl	80038d4 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e0ab      	b.n	8002ef6 <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f003 0304 	and.w	r3, r3, #4
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d0da      	beq.n	8002d5e <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8002da8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002dac:	2100      	movs	r1, #0
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 fbd1 	bl	8003556 <HAL_ETH_WritePHYRegister>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d00b      	beq.n	8002dd2 <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002dbe:	6939      	ldr	r1, [r7, #16]
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f000 fd87 	bl	80038d4 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e091      	b.n	8002ef6 <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8002dd2:	f7fe fef7 	bl	8001bc4 <HAL_GetTick>
 8002dd6:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002dd8:	f107 030c 	add.w	r3, r7, #12
 8002ddc:	461a      	mov	r2, r3
 8002dde:	2101      	movs	r1, #1
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 fb50 	bl	8003486 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8002de6:	f7fe feed 	bl	8001bc4 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d90f      	bls.n	8002e18 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002dfc:	6939      	ldr	r1, [r7, #16]
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f000 fd68 	bl	80038d4 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e06e      	b.n	8002ef6 <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f003 0320 	and.w	r3, r3, #32
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d0da      	beq.n	8002dd8 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8002e22:	f107 030c 	add.w	r3, r7, #12
 8002e26:	461a      	mov	r2, r3
 8002e28:	211f      	movs	r1, #31
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 fb2b 	bl	8003486 <HAL_ETH_ReadPHYRegister>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00b      	beq.n	8002e4e <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002e3a:	6939      	ldr	r1, [r7, #16]
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f000 fd49 	bl	80038d4 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e053      	b.n	8002ef6 <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f003 0310 	and.w	r3, r3, #16
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d004      	beq.n	8002e62 <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e5e:	60da      	str	r2, [r3, #12]
 8002e60:	e002      	b.n	8002e68 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f003 0304 	and.w	r3, r3, #4
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d003      	beq.n	8002e7a <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	609a      	str	r2, [r3, #8]
 8002e78:	e034      	b.n	8002ee4 <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002e80:	609a      	str	r2, [r3, #8]
 8002e82:	e02f      	b.n	8002ee4 <HAL_ETH_Init+0x300>
 8002e84:	03938700 	.word	0x03938700
 8002e88:	40023800 	.word	0x40023800
 8002e8c:	40013800 	.word	0x40013800
 8002e90:	01312cff 	.word	0x01312cff
 8002e94:	02160ebf 	.word	0x02160ebf
 8002e98:	039386ff 	.word	0x039386ff
 8002e9c:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	08db      	lsrs	r3, r3, #3
 8002ea6:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	085b      	lsrs	r3, r3, #1
 8002eae:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f000 fb4c 	bl	8003556 <HAL_ETH_WritePHYRegister>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00b      	beq.n	8002edc <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002ec8:	6939      	ldr	r1, [r7, #16]
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 fd02 	bl	80038d4 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e00c      	b.n	8002ef6 <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8002edc:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002ee0:	f7fe fe7a 	bl	8001bd8 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8002ee4:	6939      	ldr	r1, [r7, #16]
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 fcf4 	bl	80038d4 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3720      	adds	r7, #32
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop

08002f00 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b087      	sub	sp, #28
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
 8002f0c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d101      	bne.n	8002f20 <HAL_ETH_DMATxDescListInit+0x20>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	e052      	b.n	8002fc6 <HAL_ETH_DMATxDescListInit+0xc6>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	68ba      	ldr	r2, [r7, #8]
 8002f34:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	e030      	b.n	8002f9e <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	015b      	lsls	r3, r3, #5
 8002f40:	68ba      	ldr	r2, [r7, #8]
 8002f42:	4413      	add	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002f4c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002f54:	fb02 f303 	mul.w	r3, r2, r3
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d105      	bne.n	8002f76 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	697a      	ldr	r2, [r7, #20]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d208      	bcs.n	8002f92 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	3301      	adds	r3, #1
 8002f84:	015b      	lsls	r3, r3, #5
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	4413      	add	r3, r2
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	60da      	str	r2, [r3, #12]
 8002f90:	e002      	b.n	8002f98 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	617b      	str	r3, [r7, #20]
 8002f9e:	697a      	ldr	r2, [r7, #20]
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d3ca      	bcc.n	8002f3c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68ba      	ldr	r2, [r7, #8]
 8002fac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002fb0:	3310      	adds	r3, #16
 8002fb2:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	371c      	adds	r7, #28
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr

08002fd0 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b087      	sub	sp, #28
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
 8002fdc:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d101      	bne.n	8002ff0 <HAL_ETH_DMARxDescListInit+0x20>
 8002fec:	2302      	movs	r3, #2
 8002fee:	e056      	b.n	800309e <HAL_ETH_DMARxDescListInit+0xce>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 8003006:	2300      	movs	r3, #0
 8003008:	617b      	str	r3, [r7, #20]
 800300a:	e034      	b.n	8003076 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	015b      	lsls	r3, r3, #5
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	4413      	add	r3, r2
 8003014:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800301c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8003024:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800302c:	fb02 f303 	mul.w	r3, r2, r3
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	4413      	add	r3, r2
 8003034:	461a      	mov	r2, r3
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d105      	bne.n	800304e <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	3b01      	subs	r3, #1
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	429a      	cmp	r2, r3
 8003056:	d208      	bcs.n	800306a <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	3301      	adds	r3, #1
 800305c:	015b      	lsls	r3, r3, #5
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	4413      	add	r3, r2
 8003062:	461a      	mov	r2, r3
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	60da      	str	r2, [r3, #12]
 8003068:	e002      	b.n	8003070 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 800306a:	68ba      	ldr	r2, [r7, #8]
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	3301      	adds	r3, #1
 8003074:	617b      	str	r3, [r7, #20]
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	429a      	cmp	r2, r3
 800307c:	d3c6      	bcc.n	800300c <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003088:	330c      	adds	r3, #12
 800308a:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	371c      	adds	r7, #28
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr

080030a8 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b087      	sub	sp, #28
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	617b      	str	r3, [r7, #20]
 80030b6:	2300      	movs	r3, #0
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	2300      	movs	r3, #0
 80030bc:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d101      	bne.n	80030cc <HAL_ETH_TransmitFrame+0x24>
 80030c8:	2302      	movs	r3, #2
 80030ca:	e0cd      	b.n	8003268 <HAL_ETH_TransmitFrame+0x1c0>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d109      	bne.n	80030f6 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e0b8      	b.n	8003268 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	da09      	bge.n	8003114 <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2212      	movs	r2, #18
 8003104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e0a9      	b.n	8003268 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800311a:	4293      	cmp	r3, r2
 800311c:	d915      	bls.n	800314a <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	4a54      	ldr	r2, [pc, #336]	; (8003274 <HAL_ETH_TransmitFrame+0x1cc>)
 8003122:	fba2 2303 	umull	r2, r3, r2, r3
 8003126:	0a9b      	lsrs	r3, r3, #10
 8003128:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 800312a:	683a      	ldr	r2, [r7, #0]
 800312c:	4b51      	ldr	r3, [pc, #324]	; (8003274 <HAL_ETH_TransmitFrame+0x1cc>)
 800312e:	fba3 1302 	umull	r1, r3, r3, r2
 8003132:	0a9b      	lsrs	r3, r3, #10
 8003134:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8003138:	fb01 f303 	mul.w	r3, r1, r3
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d005      	beq.n	800314e <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	3301      	adds	r3, #1
 8003146:	617b      	str	r3, [r7, #20]
 8003148:	e001      	b.n	800314e <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 800314a:	2301      	movs	r3, #1
 800314c:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	2b01      	cmp	r3, #1
 8003152:	d11c      	bne.n	800318e <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800315e:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8003162:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800316e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800317e:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	461a      	mov	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	62da      	str	r2, [r3, #44]	; 0x2c
 800318c:	e04b      	b.n	8003226 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 800318e:	2300      	movs	r3, #0
 8003190:	613b      	str	r3, [r7, #16]
 8003192:	e044      	b.n	800321e <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031a2:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d107      	bne.n	80031ba <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80031b8:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031be:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80031c2:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	3b01      	subs	r3, #1
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d116      	bne.n	80031fc <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80031dc:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	4a25      	ldr	r2, [pc, #148]	; (8003278 <HAL_ETH_TransmitFrame+0x1d0>)
 80031e2:	fb02 f203 	mul.w	r2, r2, r3
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	4413      	add	r3, r2
 80031ea:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80031ee:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80031fa:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003206:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800320a:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	461a      	mov	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	3301      	adds	r3, #1
 800321c:	613b      	str	r3, [r7, #16]
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	429a      	cmp	r2, r3
 8003224:	d3b6      	bcc.n	8003194 <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800322e:	3314      	adds	r3, #20
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0304 	and.w	r3, r3, #4
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00d      	beq.n	8003256 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003242:	3314      	adds	r3, #20
 8003244:	2204      	movs	r2, #4
 8003246:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003250:	3304      	adds	r3, #4
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	371c      	adds	r7, #28
 800326c:	46bd      	mov	sp, r7
 800326e:	bc80      	pop	{r7}
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	ac02b00b 	.word	0xac02b00b
 8003278:	fffffa0c 	.word	0xfffffa0c

0800327c <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800328e:	2b01      	cmp	r3, #1
 8003290:	d101      	bne.n	8003296 <HAL_ETH_GetReceivedFrame+0x1a>
 8003292:	2302      	movs	r3, #2
 8003294:	e070      	b.n	8003378 <HAL_ETH_GetReceivedFrame+0xfc>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2202      	movs	r2, #2
 80032a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	db5a      	blt.n	8003366 <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if (((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d030      	beq.n	8003320 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d103      	bne.n	80032d8 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	631a      	str	r2, [r3, #48]	; 0x30
      }

      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	0c1b      	lsrs	r3, r3, #16
 80032e8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80032ec:	3b04      	subs	r3, #4
 80032ee:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68fa      	ldr	r2, [r7, #12]
 80032f4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fa:	689a      	ldr	r2, [r3, #8]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)((heth->RxDesc)->Buffer2NextDescAddr);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	461a      	mov	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Return function status */
      return HAL_OK;
 800331c:	2300      	movs	r3, #0
 800331e:	e02b      	b.n	8003378 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800332a:	2b00      	cmp	r3, #0
 800332c:	d010      	beq.n	8003350 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	461a      	mov	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	629a      	str	r2, [r3, #40]	; 0x28
 800334e:	e00a      	b.n	8003366 <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003354:	1c5a      	adds	r2, r3, #1
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	461a      	mov	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
}
 8003378:	4618      	mov	r0, r3
 800337a:	3714      	adds	r7, #20
 800337c:	46bd      	mov	sp, r7
 800337e:	bc80      	pop	{r7}
 8003380:	4770      	bx	lr

08003382 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b082      	sub	sp, #8
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003392:	3314      	adds	r3, #20
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800339a:	2b40      	cmp	r3, #64	; 0x40
 800339c:	d112      	bne.n	80033c4 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f000 f85f 	bl	8003462 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033ac:	3314      	adds	r3, #20
 80033ae:	2240      	movs	r2, #64	; 0x40
 80033b0:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033c2:	e01b      	b.n	80033fc <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033cc:	3314      	adds	r3, #20
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0301 	and.w	r3, r3, #1
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d111      	bne.n	80033fc <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 f839 	bl	8003450 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033e6:	3314      	adds	r3, #20
 80033e8:	2201      	movs	r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003404:	3314      	adds	r3, #20
 8003406:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800340a:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003414:	3314      	adds	r3, #20
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800341c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003420:	d112      	bne.n	8003448 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f826 	bl	8003474 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003430:	3314      	adds	r3, #20
 8003432:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003436:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8003448:	bf00      	nop
 800344a:	3708      	adds	r7, #8
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	bc80      	pop	{r7}
 8003460:	4770      	bx	lr

08003462 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8003462:	b480      	push	{r7}
 8003464:	b083      	sub	sp, #12
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 800346a:	bf00      	nop
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	bc80      	pop	{r7}
 8003472:	4770      	bx	lr

08003474 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	bc80      	pop	{r7}
 8003484:	4770      	bx	lr

08003486 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8003486:	b580      	push	{r7, lr}
 8003488:	b086      	sub	sp, #24
 800348a:	af00      	add	r7, sp, #0
 800348c:	60f8      	str	r0, [r7, #12]
 800348e:	460b      	mov	r3, r1
 8003490:	607a      	str	r2, [r7, #4]
 8003492:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003498:	2300      	movs	r3, #0
 800349a:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b82      	cmp	r3, #130	; 0x82
 80034a6:	d101      	bne.n	80034ac <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80034a8:	2302      	movs	r3, #2
 80034aa:	e050      	b.n	800354e <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2282      	movs	r2, #130	; 0x82
 80034b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f003 031c 	and.w	r3, r3, #28
 80034c2:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8a1b      	ldrh	r3, [r3, #16]
 80034c8:	02db      	lsls	r3, r3, #11
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	697a      	ldr	r2, [r7, #20]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80034d2:	897b      	ldrh	r3, [r7, #10]
 80034d4:	019b      	lsls	r3, r3, #6
 80034d6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80034da:	697a      	ldr	r2, [r7, #20]
 80034dc:	4313      	orrs	r3, r2
 80034de:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f023 0302 	bic.w	r3, r3, #2
 80034e6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	f043 0301 	orr.w	r3, r3, #1
 80034ee:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80034f8:	f7fe fb64 	bl	8001bc4 <HAL_GetTick>
 80034fc:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80034fe:	e015      	b.n	800352c <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8003500:	f7fe fb60 	bl	8001bc4 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800350e:	d309      	bcc.n	8003524 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e014      	b.n	800354e <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1e4      	bne.n	8003500 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	b29b      	uxth	r3, r3
 800353e:	461a      	mov	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3718      	adds	r7, #24
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b086      	sub	sp, #24
 800355a:	af00      	add	r7, sp, #0
 800355c:	60f8      	str	r0, [r7, #12]
 800355e:	460b      	mov	r3, r1
 8003560:	607a      	str	r2, [r7, #4]
 8003562:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b42      	cmp	r3, #66	; 0x42
 8003576:	d101      	bne.n	800357c <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8003578:	2302      	movs	r3, #2
 800357a:	e04e      	b.n	800361a <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2242      	movs	r2, #66	; 0x42
 8003580:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	f003 031c 	and.w	r3, r3, #28
 8003592:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8a1b      	ldrh	r3, [r3, #16]
 8003598:	02db      	lsls	r3, r3, #11
 800359a:	b29b      	uxth	r3, r3
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	4313      	orrs	r3, r2
 80035a0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80035a2:	897b      	ldrh	r3, [r7, #10]
 80035a4:	019b      	lsls	r3, r3, #6
 80035a6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80035aa:	697a      	ldr	r2, [r7, #20]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f043 0302 	orr.w	r3, r3, #2
 80035b6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	f043 0301 	orr.w	r3, r3, #1
 80035be:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80035d2:	f7fe faf7 	bl	8001bc4 <HAL_GetTick>
 80035d6:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80035d8:	e015      	b.n	8003606 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 80035da:	f7fe faf3 	bl	8001bc4 <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035e8:	d309      	bcc.n	80035fe <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e00d      	b.n	800361a <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1e4      	bne.n	80035da <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3718      	adds	r7, #24
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b082      	sub	sp, #8
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003630:	2b01      	cmp	r3, #1
 8003632:	d101      	bne.n	8003638 <HAL_ETH_Start+0x16>
 8003634:	2302      	movs	r3, #2
 8003636:	e01f      	b.n	8003678 <HAL_ETH_Start+0x56>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2202      	movs	r2, #2
 8003644:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 fb43 	bl	8003cd4 <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 fb7a 	bl	8003d48 <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f000 fc0d 	bl	8003e74 <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 fbae 	bl	8003dbc <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 fbd9 	bl	8003e18 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3708      	adds	r7, #8
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800368e:	2b01      	cmp	r3, #1
 8003690:	d101      	bne.n	8003696 <HAL_ETH_Stop+0x16>
 8003692:	2302      	movs	r3, #2
 8003694:	e01f      	b.n	80036d6 <HAL_ETH_Stop+0x56>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2202      	movs	r2, #2
 80036a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 fb9f 	bl	8003dea <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f000 fbca 	bl	8003e46 <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 fb65 	bl	8003d82 <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f000 fbdb 	bl	8003e74 <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 fb25 	bl	8003d0e <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3708      	adds	r7, #8
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
	...

080036e0 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d101      	bne.n	80036fc <HAL_ETH_ConfigMAC+0x1c>
 80036f8:	2302      	movs	r3, #2
 80036fa:	e0e4      	b.n	80038c6 <HAL_ETH_ConfigMAC+0x1e6>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2202      	movs	r2, #2
 8003708:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	f000 80b1 	beq.w	8003876 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	4b6c      	ldr	r3, [pc, #432]	; (80038d0 <HAL_ETH_ConfigMAC+0x1f0>)
 8003720:	4013      	ands	r3, r2
 8003722:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 800372c:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 8003732:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 8003738:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 800373e:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 8003744:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 800374a:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 8003750:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 8003756:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 800375c:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 8003762:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 8003768:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 800376e:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	4313      	orrs	r3, r2
 8003774:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003786:	2001      	movs	r0, #1
 8003788:	f7fe fa26 	bl	8001bd8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800379c:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80037a2:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 80037a8:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 80037ae:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 80037b4:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 80037ba:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 80037c6:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80037c8:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80037d2:	2001      	movs	r0, #1
 80037d4:	f7fe fa00 	bl	8001bd8 <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	683a      	ldr	r2, [r7, #0]
 80037e6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80037e8:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	683a      	ldr	r2, [r7, #0]
 80037f0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80037f2:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003802:	4013      	ands	r3, r2
 8003804:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800380a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003810:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8003816:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 800381c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 8003822:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8003828:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	4313      	orrs	r3, r2
 800382e:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68fa      	ldr	r2, [r7, #12]
 8003836:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003840:	2001      	movs	r0, #1
 8003842:	f7fe f9c9 	bl	8001bd8 <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	69db      	ldr	r3, [r3, #28]
 8003864:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003866:	2001      	movs	r0, #1
 8003868:	f7fe f9b6 	bl	8001bd8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	61da      	str	r2, [r3, #28]
 8003874:	e01e      	b.n	80038b4 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003884:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689a      	ldr	r2, [r3, #8]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	4313      	orrs	r3, r2
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80038a6:	2001      	movs	r0, #1
 80038a8:	f7fe f996 	bl	8001bd8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	ff20810f 	.word	0xff20810f

080038d4 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b0b0      	sub	sp, #192	; 0xc0
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 80038de:	2300      	movs	r3, #0
 80038e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d007      	beq.n	80038fa <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038f0:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038f8:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80038fa:	2300      	movs	r3, #0
 80038fc:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80038fe:	2300      	movs	r3, #0
 8003900:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8003902:	2300      	movs	r3, #0
 8003904:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8003906:	2300      	movs	r3, #0
 8003908:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800390a:	2300      	movs	r3, #0
 800390c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800390e:	2300      	movs	r3, #0
 8003910:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d103      	bne.n	8003922 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800391a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800391e:	663b      	str	r3, [r7, #96]	; 0x60
 8003920:	e001      	b.n	8003926 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8003922:	2300      	movs	r3, #0
 8003924:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8003926:	f44f 7300 	mov.w	r3, #512	; 0x200
 800392a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800392c:	2300      	movs	r3, #0
 800392e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003930:	2300      	movs	r3, #0
 8003932:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8003934:	2300      	movs	r3, #0
 8003936:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8003938:	2300      	movs	r3, #0
 800393a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800393c:	2300      	movs	r3, #0
 800393e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8003940:	2340      	movs	r3, #64	; 0x40
 8003942:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8003944:	2300      	movs	r3, #0
 8003946:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800394a:	2300      	movs	r3, #0
 800394c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8003950:	2300      	movs	r3, #0
 8003952:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8003956:	2300      	movs	r3, #0
 8003958:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800395c:	2300      	movs	r3, #0
 800395e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8003962:	2300      	movs	r3, #0
 8003964:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8003968:	2300      	movs	r3, #0
 800396a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 800396e:	2300      	movs	r3, #0
 8003970:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8003974:	2380      	movs	r3, #128	; 0x80
 8003976:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800397a:	2300      	movs	r3, #0
 800397c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8003980:	2300      	movs	r3, #0
 8003982:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8003986:	2300      	movs	r3, #0
 8003988:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800398c:	2300      	movs	r3, #0
 800398e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8003992:	2300      	movs	r3, #0
 8003994:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8003998:	2300      	movs	r3, #0
 800399a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80039a8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80039ac:	4bac      	ldr	r3, [pc, #688]	; (8003c60 <ETH_MACDMAConfig+0x38c>)
 80039ae:	4013      	ands	r3, r2
 80039b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 80039b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 80039b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 80039b8:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 80039ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 80039bc:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 80039be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 80039c0:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 80039c6:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 80039c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 80039ca:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 80039cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 80039ce:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 80039d4:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 80039d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 80039d8:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 80039da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 80039dc:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 80039de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 80039e0:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 80039e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 80039e4:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 80039e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 80039e8:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 80039ea:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80039ee:	4313      	orrs	r3, r2
 80039f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80039fc:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a08:	2001      	movs	r0, #1
 8003a0a:	f7fe f8e5 	bl	8001bd8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a16:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003a18:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8003a1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003a1c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8003a1e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8003a20:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 8003a22:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8003a26:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8003a28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 8003a2c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8003a2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8003a32:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8003a34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8003a38:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8003a3c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8003a44:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003a46:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a52:	2001      	movs	r0, #1
 8003a54:	f7fe f8c0 	bl	8001bd8 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a60:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003a6a:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003a74:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	699b      	ldr	r3, [r3, #24]
 8003a7c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003a80:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a84:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003a88:	4013      	ands	r3, r2
 8003a8a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8003a8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a92:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8003a94:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8003a98:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8003a9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8003a9e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8003aa0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8003aa4:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8003aa6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 8003aaa:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8003aac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8003ab0:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8003ab2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003ac4:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	699b      	ldr	r3, [r3, #24]
 8003acc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003ad0:	2001      	movs	r0, #1
 8003ad2:	f7fe f881 	bl	8001bd8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003ade:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8003ae0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 8003ae4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	430a      	orrs	r2, r1
 8003aee:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003afa:	2001      	movs	r0, #1
 8003afc:	f7fe f86c 	bl	8001bd8 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b08:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8003b0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b12:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8003b14:	2300      	movs	r3, #0
 8003b16:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8003b18:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003b1c:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8003b22:	2300      	movs	r3, #0
 8003b24:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8003b26:	2300      	movs	r3, #0
 8003b28:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8003b2e:	2304      	movs	r3, #4
 8003b30:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8003b32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b36:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8003b38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b3c:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003b3e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003b42:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003b44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b48:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8003b4a:	2380      	movs	r3, #128	; 0x80
 8003b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003b52:	2300      	movs	r3, #0
 8003b54:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b5e:	3318      	adds	r3, #24
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003b66:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b6a:	4b3e      	ldr	r3, [pc, #248]	; (8003c64 <ETH_MACDMAConfig+0x390>)
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003b72:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 8003b74:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003b76:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8003b78:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 8003b7a:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8003b7c:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8003b7e:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8003b80:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 8003b82:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 8003b84:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 8003b86:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8003b88:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 8003b8a:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8003b8e:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8003b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 8003b92:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003b94:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ba6:	3318      	adds	r3, #24
 8003ba8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003bac:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bb6:	3318      	adds	r3, #24
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003bbe:	2001      	movs	r0, #1
 8003bc0:	f7fe f80a 	bl	8001bd8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bcc:	3318      	adds	r3, #24
 8003bce:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003bd2:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003bd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 8003bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003bd8:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 8003bdc:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8003bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003be0:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8003be2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 8003be4:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8003be6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003be8:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8003bea:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8003bec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8003bee:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003bf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bfc:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c0c:	2001      	movs	r0, #1
 8003c0e:	f7fd ffe3 	bl	8001bd8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c1a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003c1e:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d10f      	bne.n	8003c48 <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c30:	331c      	adds	r3, #28
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003c3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c44:	331c      	adds	r3, #28
 8003c46:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	695b      	ldr	r3, [r3, #20]
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	2100      	movs	r1, #0
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 f809 	bl	8003c68 <ETH_MACAddressConfig>
}
 8003c56:	bf00      	nop
 8003c58:	37c0      	adds	r7, #192	; 0xc0
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	ff20810f 	.word	0xff20810f
 8003c64:	f8de3f23 	.word	0xf8de3f23

08003c68 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b087      	sub	sp, #28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	3305      	adds	r3, #5
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	021b      	lsls	r3, r3, #8
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	3204      	adds	r2, #4
 8003c80:	7812      	ldrb	r2, [r2, #0]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003c86:	68ba      	ldr	r2, [r7, #8]
 8003c88:	4b10      	ldr	r3, [pc, #64]	; (8003ccc <ETH_MACAddressConfig+0x64>)
 8003c8a:	4413      	add	r3, r2
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	3303      	adds	r3, #3
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	061a      	lsls	r2, r3, #24
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	3302      	adds	r3, #2
 8003c9e:	781b      	ldrb	r3, [r3, #0]
 8003ca0:	041b      	lsls	r3, r3, #16
 8003ca2:	431a      	orrs	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	021b      	lsls	r3, r3, #8
 8003cac:	4313      	orrs	r3, r2
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	7812      	ldrb	r2, [r2, #0]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	4b05      	ldr	r3, [pc, #20]	; (8003cd0 <ETH_MACAddressConfig+0x68>)
 8003cba:	4413      	add	r3, r2
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	6013      	str	r3, [r2, #0]
}
 8003cc2:	bf00      	nop
 8003cc4:	371c      	adds	r7, #28
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bc80      	pop	{r7}
 8003cca:	4770      	bx	lr
 8003ccc:	40028040 	.word	0x40028040
 8003cd0:	40028044 	.word	0x40028044

08003cd4 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f042 0208 	orr.w	r2, r2, #8
 8003cee:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003cf8:	2001      	movs	r0, #1
 8003cfa:	f000 f8e5 	bl	8003ec8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	601a      	str	r2, [r3, #0]
}
 8003d06:	bf00      	nop
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b084      	sub	sp, #16
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003d16:	2300      	movs	r3, #0
 8003d18:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f022 0208 	bic.w	r2, r2, #8
 8003d28:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003d32:	2001      	movs	r0, #1
 8003d34:	f000 f8c8 	bl	8003ec8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68fa      	ldr	r2, [r7, #12]
 8003d3e:	601a      	str	r2, [r3, #0]
}
 8003d40:	bf00      	nop
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003d50:	2300      	movs	r3, #0
 8003d52:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f042 0204 	orr.w	r2, r2, #4
 8003d62:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003d6c:	2001      	movs	r0, #1
 8003d6e:	f000 f8ab 	bl	8003ec8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	601a      	str	r2, [r3, #0]
}
 8003d7a:	bf00      	nop
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b084      	sub	sp, #16
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 0204 	bic.w	r2, r2, #4
 8003d9c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003da6:	2001      	movs	r0, #1
 8003da8:	f000 f88e 	bl	8003ec8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68fa      	ldr	r2, [r7, #12]
 8003db2:	601a      	str	r2, [r3, #0]
}
 8003db4:	bf00      	nop
 8003db6:	3710      	adds	r7, #16
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dcc:	3318      	adds	r3, #24
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003dd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ddc:	3318      	adds	r3, #24
 8003dde:	601a      	str	r2, [r3, #0]
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bc80      	pop	{r7}
 8003de8:	4770      	bx	lr

08003dea <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b083      	sub	sp, #12
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dfa:	3318      	adds	r3, #24
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e0a:	3318      	adds	r3, #24
 8003e0c:	601a      	str	r2, [r3, #0]
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr

08003e18 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e28:	3318      	adds	r3, #24
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f042 0202 	orr.w	r2, r2, #2
 8003e34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e38:	3318      	adds	r3, #24
 8003e3a:	601a      	str	r2, [r3, #0]
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr

08003e46 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e56:	3318      	adds	r3, #24
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 0202 	bic.w	r2, r2, #2
 8003e62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e66:	3318      	adds	r3, #24
 8003e68:	601a      	str	r2, [r3, #0]
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bc80      	pop	{r7}
 8003e72:	4770      	bx	lr

08003e74 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e88:	3318      	adds	r3, #24
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003e94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e98:	3318      	adds	r3, #24
 8003e9a:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ea4:	3318      	adds	r3, #24
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003eaa:	2001      	movs	r0, #1
 8003eac:	f000 f80c 	bl	8003ec8 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68fa      	ldr	r2, [r7, #12]
 8003eb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003eba:	3318      	adds	r3, #24
 8003ebc:	601a      	str	r2, [r3, #0]
}
 8003ebe:	bf00      	nop
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
	...

08003ec8 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ed0:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <ETH_Delay+0x34>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a0a      	ldr	r2, [pc, #40]	; (8003f00 <ETH_Delay+0x38>)
 8003ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eda:	0a5b      	lsrs	r3, r3, #9
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	fb02 f303 	mul.w	r3, r2, r3
 8003ee2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ee4:	bf00      	nop
  }
  while (Delay --);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	1e5a      	subs	r2, r3, #1
 8003eea:	60fa      	str	r2, [r7, #12]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1f9      	bne.n	8003ee4 <ETH_Delay+0x1c>
}
 8003ef0:	bf00      	nop
 8003ef2:	3714      	adds	r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bc80      	pop	{r7}
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	20000004 	.word	0x20000004
 8003f00:	10624dd3 	.word	0x10624dd3

08003f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b087      	sub	sp, #28
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f12:	e16f      	b.n	80041f4 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	2101      	movs	r1, #1
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f20:	4013      	ands	r3, r2
 8003f22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f000 8161 	beq.w	80041ee <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d00b      	beq.n	8003f4c <HAL_GPIO_Init+0x48>
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d007      	beq.n	8003f4c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f40:	2b11      	cmp	r3, #17
 8003f42:	d003      	beq.n	8003f4c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	2b12      	cmp	r3, #18
 8003f4a:	d130      	bne.n	8003fae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	2203      	movs	r2, #3
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4013      	ands	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	68da      	ldr	r2, [r3, #12]
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	005b      	lsls	r3, r3, #1
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	693a      	ldr	r2, [r7, #16]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f82:	2201      	movs	r2, #1
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8a:	43db      	mvns	r3, r3
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	4013      	ands	r3, r2
 8003f90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	091b      	lsrs	r3, r3, #4
 8003f98:	f003 0201 	and.w	r2, r3, #1
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	005b      	lsls	r3, r3, #1
 8003fb8:	2203      	movs	r2, #3
 8003fba:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbe:	43db      	mvns	r3, r3
 8003fc0:	693a      	ldr	r2, [r7, #16]
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	689a      	ldr	r2, [r3, #8]
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd2:	693a      	ldr	r2, [r7, #16]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d003      	beq.n	8003fee <HAL_GPIO_Init+0xea>
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	2b12      	cmp	r3, #18
 8003fec:	d123      	bne.n	8004036 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	08da      	lsrs	r2, r3, #3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	3208      	adds	r2, #8
 8003ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	f003 0307 	and.w	r3, r3, #7
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	220f      	movs	r2, #15
 8004006:	fa02 f303 	lsl.w	r3, r2, r3
 800400a:	43db      	mvns	r3, r3
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	4013      	ands	r3, r2
 8004010:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	691a      	ldr	r2, [r3, #16]
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f003 0307 	and.w	r3, r3, #7
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	fa02 f303 	lsl.w	r3, r2, r3
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	4313      	orrs	r3, r2
 8004026:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	08da      	lsrs	r2, r3, #3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	3208      	adds	r2, #8
 8004030:	6939      	ldr	r1, [r7, #16]
 8004032:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	005b      	lsls	r3, r3, #1
 8004040:	2203      	movs	r2, #3
 8004042:	fa02 f303 	lsl.w	r3, r2, r3
 8004046:	43db      	mvns	r3, r3
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	4013      	ands	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f003 0203 	and.w	r2, r3, #3
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	005b      	lsls	r3, r3, #1
 800405a:	fa02 f303 	lsl.w	r3, r2, r3
 800405e:	693a      	ldr	r2, [r7, #16]
 8004060:	4313      	orrs	r3, r2
 8004062:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004072:	2b00      	cmp	r3, #0
 8004074:	f000 80bb 	beq.w	80041ee <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004078:	2300      	movs	r3, #0
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	4b64      	ldr	r3, [pc, #400]	; (8004210 <HAL_GPIO_Init+0x30c>)
 800407e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004080:	4a63      	ldr	r2, [pc, #396]	; (8004210 <HAL_GPIO_Init+0x30c>)
 8004082:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004086:	6453      	str	r3, [r2, #68]	; 0x44
 8004088:	4b61      	ldr	r3, [pc, #388]	; (8004210 <HAL_GPIO_Init+0x30c>)
 800408a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800408c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004090:	60bb      	str	r3, [r7, #8]
 8004092:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004094:	4a5f      	ldr	r2, [pc, #380]	; (8004214 <HAL_GPIO_Init+0x310>)
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	089b      	lsrs	r3, r3, #2
 800409a:	3302      	adds	r3, #2
 800409c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	f003 0303 	and.w	r3, r3, #3
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	220f      	movs	r2, #15
 80040ac:	fa02 f303 	lsl.w	r3, r2, r3
 80040b0:	43db      	mvns	r3, r3
 80040b2:	693a      	ldr	r2, [r7, #16]
 80040b4:	4013      	ands	r3, r2
 80040b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a57      	ldr	r2, [pc, #348]	; (8004218 <HAL_GPIO_Init+0x314>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d031      	beq.n	8004124 <HAL_GPIO_Init+0x220>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a56      	ldr	r2, [pc, #344]	; (800421c <HAL_GPIO_Init+0x318>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d02b      	beq.n	8004120 <HAL_GPIO_Init+0x21c>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a55      	ldr	r2, [pc, #340]	; (8004220 <HAL_GPIO_Init+0x31c>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d025      	beq.n	800411c <HAL_GPIO_Init+0x218>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a54      	ldr	r2, [pc, #336]	; (8004224 <HAL_GPIO_Init+0x320>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d01f      	beq.n	8004118 <HAL_GPIO_Init+0x214>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a53      	ldr	r2, [pc, #332]	; (8004228 <HAL_GPIO_Init+0x324>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d019      	beq.n	8004114 <HAL_GPIO_Init+0x210>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4a52      	ldr	r2, [pc, #328]	; (800422c <HAL_GPIO_Init+0x328>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d013      	beq.n	8004110 <HAL_GPIO_Init+0x20c>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a51      	ldr	r2, [pc, #324]	; (8004230 <HAL_GPIO_Init+0x32c>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d00d      	beq.n	800410c <HAL_GPIO_Init+0x208>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a50      	ldr	r2, [pc, #320]	; (8004234 <HAL_GPIO_Init+0x330>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d007      	beq.n	8004108 <HAL_GPIO_Init+0x204>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a4f      	ldr	r2, [pc, #316]	; (8004238 <HAL_GPIO_Init+0x334>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d101      	bne.n	8004104 <HAL_GPIO_Init+0x200>
 8004100:	2308      	movs	r3, #8
 8004102:	e010      	b.n	8004126 <HAL_GPIO_Init+0x222>
 8004104:	2309      	movs	r3, #9
 8004106:	e00e      	b.n	8004126 <HAL_GPIO_Init+0x222>
 8004108:	2307      	movs	r3, #7
 800410a:	e00c      	b.n	8004126 <HAL_GPIO_Init+0x222>
 800410c:	2306      	movs	r3, #6
 800410e:	e00a      	b.n	8004126 <HAL_GPIO_Init+0x222>
 8004110:	2305      	movs	r3, #5
 8004112:	e008      	b.n	8004126 <HAL_GPIO_Init+0x222>
 8004114:	2304      	movs	r3, #4
 8004116:	e006      	b.n	8004126 <HAL_GPIO_Init+0x222>
 8004118:	2303      	movs	r3, #3
 800411a:	e004      	b.n	8004126 <HAL_GPIO_Init+0x222>
 800411c:	2302      	movs	r3, #2
 800411e:	e002      	b.n	8004126 <HAL_GPIO_Init+0x222>
 8004120:	2301      	movs	r3, #1
 8004122:	e000      	b.n	8004126 <HAL_GPIO_Init+0x222>
 8004124:	2300      	movs	r3, #0
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	f002 0203 	and.w	r2, r2, #3
 800412c:	0092      	lsls	r2, r2, #2
 800412e:	4093      	lsls	r3, r2
 8004130:	461a      	mov	r2, r3
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	4313      	orrs	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004138:	4936      	ldr	r1, [pc, #216]	; (8004214 <HAL_GPIO_Init+0x310>)
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	089b      	lsrs	r3, r3, #2
 800413e:	3302      	adds	r3, #2
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004146:	4b3d      	ldr	r3, [pc, #244]	; (800423c <HAL_GPIO_Init+0x338>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	43db      	mvns	r3, r3
 8004150:	693a      	ldr	r2, [r7, #16]
 8004152:	4013      	ands	r3, r2
 8004154:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4313      	orrs	r3, r2
 8004168:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800416a:	4a34      	ldr	r2, [pc, #208]	; (800423c <HAL_GPIO_Init+0x338>)
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004170:	4b32      	ldr	r3, [pc, #200]	; (800423c <HAL_GPIO_Init+0x338>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	43db      	mvns	r3, r3
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	4013      	ands	r3, r2
 800417e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	4313      	orrs	r3, r2
 8004192:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004194:	4a29      	ldr	r2, [pc, #164]	; (800423c <HAL_GPIO_Init+0x338>)
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800419a:	4b28      	ldr	r3, [pc, #160]	; (800423c <HAL_GPIO_Init+0x338>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	43db      	mvns	r3, r3
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	4013      	ands	r3, r2
 80041a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80041be:	4a1f      	ldr	r2, [pc, #124]	; (800423c <HAL_GPIO_Init+0x338>)
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041c4:	4b1d      	ldr	r3, [pc, #116]	; (800423c <HAL_GPIO_Init+0x338>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	43db      	mvns	r3, r3
 80041ce:	693a      	ldr	r2, [r7, #16]
 80041d0:	4013      	ands	r3, r2
 80041d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d003      	beq.n	80041e8 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80041e8:	4a14      	ldr	r2, [pc, #80]	; (800423c <HAL_GPIO_Init+0x338>)
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	3301      	adds	r3, #1
 80041f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	fa22 f303 	lsr.w	r3, r2, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f47f ae88 	bne.w	8003f14 <HAL_GPIO_Init+0x10>
  }
}
 8004204:	bf00      	nop
 8004206:	371c      	adds	r7, #28
 8004208:	46bd      	mov	sp, r7
 800420a:	bc80      	pop	{r7}
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	40023800 	.word	0x40023800
 8004214:	40013800 	.word	0x40013800
 8004218:	40020000 	.word	0x40020000
 800421c:	40020400 	.word	0x40020400
 8004220:	40020800 	.word	0x40020800
 8004224:	40020c00 	.word	0x40020c00
 8004228:	40021000 	.word	0x40021000
 800422c:	40021400 	.word	0x40021400
 8004230:	40021800 	.word	0x40021800
 8004234:	40021c00 	.word	0x40021c00
 8004238:	40022000 	.word	0x40022000
 800423c:	40013c00 	.word	0x40013c00

08004240 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	460b      	mov	r3, r1
 800424a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	691a      	ldr	r2, [r3, #16]
 8004250:	887b      	ldrh	r3, [r7, #2]
 8004252:	4013      	ands	r3, r2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d002      	beq.n	800425e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004258:	2301      	movs	r3, #1
 800425a:	73fb      	strb	r3, [r7, #15]
 800425c:	e001      	b.n	8004262 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800425e:	2300      	movs	r3, #0
 8004260:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004262:	7bfb      	ldrb	r3, [r7, #15]
}
 8004264:	4618      	mov	r0, r3
 8004266:	3714      	adds	r7, #20
 8004268:	46bd      	mov	sp, r7
 800426a:	bc80      	pop	{r7}
 800426c:	4770      	bx	lr

0800426e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
 8004276:	460b      	mov	r3, r1
 8004278:	807b      	strh	r3, [r7, #2]
 800427a:	4613      	mov	r3, r2
 800427c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800427e:	787b      	ldrb	r3, [r7, #1]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004284:	887a      	ldrh	r2, [r7, #2]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800428a:	e003      	b.n	8004294 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800428c:	887b      	ldrh	r3, [r7, #2]
 800428e:	041a      	lsls	r2, r3, #16
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	619a      	str	r2, [r3, #24]
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	bc80      	pop	{r7}
 800429c:	4770      	bx	lr

0800429e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800429e:	b480      	push	{r7}
 80042a0:	b083      	sub	sp, #12
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
 80042a6:	460b      	mov	r3, r1
 80042a8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	695a      	ldr	r2, [r3, #20]
 80042ae:	887b      	ldrh	r3, [r7, #2]
 80042b0:	4013      	ands	r3, r2
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d004      	beq.n	80042c0 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80042b6:	887b      	ldrh	r3, [r7, #2]
 80042b8:	041a      	lsls	r2, r3, #16
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80042be:	e002      	b.n	80042c6 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042c0:	887a      	ldrh	r2, [r7, #2]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	619a      	str	r2, [r3, #24]
}
 80042c6:	bf00      	nop
 80042c8:	370c      	adds	r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bc80      	pop	{r7}
 80042ce:	4770      	bx	lr

080042d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80042da:	4b08      	ldr	r3, [pc, #32]	; (80042fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042dc:	695a      	ldr	r2, [r3, #20]
 80042de:	88fb      	ldrh	r3, [r7, #6]
 80042e0:	4013      	ands	r3, r2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d006      	beq.n	80042f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80042e6:	4a05      	ldr	r2, [pc, #20]	; (80042fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042e8:	88fb      	ldrh	r3, [r7, #6]
 80042ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80042ec:	88fb      	ldrh	r3, [r7, #6]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fc fa00 	bl	80006f4 <HAL_GPIO_EXTI_Callback>
  }
}
 80042f4:	bf00      	nop
 80042f6:	3708      	adds	r7, #8
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40013c00 	.word	0x40013c00

08004300 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004302:	b08f      	sub	sp, #60	; 0x3c
 8004304:	af0a      	add	r7, sp, #40	; 0x28
 8004306:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e10f      	b.n	8004532 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b00      	cmp	r3, #0
 8004322:	d106      	bne.n	8004332 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f00c ff7d 	bl	801122c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2203      	movs	r2, #3
 8004336:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800433e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004342:	2b00      	cmp	r3, #0
 8004344:	d102      	bne.n	800434c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4618      	mov	r0, r3
 8004352:	f004 fe27 	bl	8008fa4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	603b      	str	r3, [r7, #0]
 800435c:	687e      	ldr	r6, [r7, #4]
 800435e:	466d      	mov	r5, sp
 8004360:	f106 0410 	add.w	r4, r6, #16
 8004364:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004366:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004368:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800436a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800436c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004370:	e885 0003 	stmia.w	r5, {r0, r1}
 8004374:	1d33      	adds	r3, r6, #4
 8004376:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004378:	6838      	ldr	r0, [r7, #0]
 800437a:	f004 fd09 	bl	8008d90 <USB_CoreInit>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d005      	beq.n	8004390 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2202      	movs	r2, #2
 8004388:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e0d0      	b.n	8004532 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2100      	movs	r1, #0
 8004396:	4618      	mov	r0, r3
 8004398:	f004 fe14 	bl	8008fc4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800439c:	2300      	movs	r3, #0
 800439e:	73fb      	strb	r3, [r7, #15]
 80043a0:	e04a      	b.n	8004438 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80043a2:	7bfa      	ldrb	r2, [r7, #15]
 80043a4:	6879      	ldr	r1, [r7, #4]
 80043a6:	4613      	mov	r3, r2
 80043a8:	00db      	lsls	r3, r3, #3
 80043aa:	1a9b      	subs	r3, r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	440b      	add	r3, r1
 80043b0:	333d      	adds	r3, #61	; 0x3d
 80043b2:	2201      	movs	r2, #1
 80043b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80043b6:	7bfa      	ldrb	r2, [r7, #15]
 80043b8:	6879      	ldr	r1, [r7, #4]
 80043ba:	4613      	mov	r3, r2
 80043bc:	00db      	lsls	r3, r3, #3
 80043be:	1a9b      	subs	r3, r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	440b      	add	r3, r1
 80043c4:	333c      	adds	r3, #60	; 0x3c
 80043c6:	7bfa      	ldrb	r2, [r7, #15]
 80043c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80043ca:	7bfa      	ldrb	r2, [r7, #15]
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	b298      	uxth	r0, r3
 80043d0:	6879      	ldr	r1, [r7, #4]
 80043d2:	4613      	mov	r3, r2
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	1a9b      	subs	r3, r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	440b      	add	r3, r1
 80043dc:	3342      	adds	r3, #66	; 0x42
 80043de:	4602      	mov	r2, r0
 80043e0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80043e2:	7bfa      	ldrb	r2, [r7, #15]
 80043e4:	6879      	ldr	r1, [r7, #4]
 80043e6:	4613      	mov	r3, r2
 80043e8:	00db      	lsls	r3, r3, #3
 80043ea:	1a9b      	subs	r3, r3, r2
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	440b      	add	r3, r1
 80043f0:	333f      	adds	r3, #63	; 0x3f
 80043f2:	2200      	movs	r2, #0
 80043f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80043f6:	7bfa      	ldrb	r2, [r7, #15]
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	4613      	mov	r3, r2
 80043fc:	00db      	lsls	r3, r3, #3
 80043fe:	1a9b      	subs	r3, r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	440b      	add	r3, r1
 8004404:	3344      	adds	r3, #68	; 0x44
 8004406:	2200      	movs	r2, #0
 8004408:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800440a:	7bfa      	ldrb	r2, [r7, #15]
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	4613      	mov	r3, r2
 8004410:	00db      	lsls	r3, r3, #3
 8004412:	1a9b      	subs	r3, r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	440b      	add	r3, r1
 8004418:	3348      	adds	r3, #72	; 0x48
 800441a:	2200      	movs	r2, #0
 800441c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800441e:	7bfa      	ldrb	r2, [r7, #15]
 8004420:	6879      	ldr	r1, [r7, #4]
 8004422:	4613      	mov	r3, r2
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	1a9b      	subs	r3, r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	440b      	add	r3, r1
 800442c:	3350      	adds	r3, #80	; 0x50
 800442e:	2200      	movs	r2, #0
 8004430:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004432:	7bfb      	ldrb	r3, [r7, #15]
 8004434:	3301      	adds	r3, #1
 8004436:	73fb      	strb	r3, [r7, #15]
 8004438:	7bfa      	ldrb	r2, [r7, #15]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	429a      	cmp	r2, r3
 8004440:	d3af      	bcc.n	80043a2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004442:	2300      	movs	r3, #0
 8004444:	73fb      	strb	r3, [r7, #15]
 8004446:	e044      	b.n	80044d2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004448:	7bfa      	ldrb	r2, [r7, #15]
 800444a:	6879      	ldr	r1, [r7, #4]
 800444c:	4613      	mov	r3, r2
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	1a9b      	subs	r3, r3, r2
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	440b      	add	r3, r1
 8004456:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800445a:	2200      	movs	r2, #0
 800445c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800445e:	7bfa      	ldrb	r2, [r7, #15]
 8004460:	6879      	ldr	r1, [r7, #4]
 8004462:	4613      	mov	r3, r2
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	1a9b      	subs	r3, r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	440b      	add	r3, r1
 800446c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004470:	7bfa      	ldrb	r2, [r7, #15]
 8004472:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004474:	7bfa      	ldrb	r2, [r7, #15]
 8004476:	6879      	ldr	r1, [r7, #4]
 8004478:	4613      	mov	r3, r2
 800447a:	00db      	lsls	r3, r3, #3
 800447c:	1a9b      	subs	r3, r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	440b      	add	r3, r1
 8004482:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004486:	2200      	movs	r2, #0
 8004488:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800448a:	7bfa      	ldrb	r2, [r7, #15]
 800448c:	6879      	ldr	r1, [r7, #4]
 800448e:	4613      	mov	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	1a9b      	subs	r3, r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80044a0:	7bfa      	ldrb	r2, [r7, #15]
 80044a2:	6879      	ldr	r1, [r7, #4]
 80044a4:	4613      	mov	r3, r2
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	1a9b      	subs	r3, r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	440b      	add	r3, r1
 80044ae:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80044b2:	2200      	movs	r2, #0
 80044b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80044b6:	7bfa      	ldrb	r2, [r7, #15]
 80044b8:	6879      	ldr	r1, [r7, #4]
 80044ba:	4613      	mov	r3, r2
 80044bc:	00db      	lsls	r3, r3, #3
 80044be:	1a9b      	subs	r3, r3, r2
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	440b      	add	r3, r1
 80044c4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044cc:	7bfb      	ldrb	r3, [r7, #15]
 80044ce:	3301      	adds	r3, #1
 80044d0:	73fb      	strb	r3, [r7, #15]
 80044d2:	7bfa      	ldrb	r2, [r7, #15]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d3b5      	bcc.n	8004448 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	603b      	str	r3, [r7, #0]
 80044e2:	687e      	ldr	r6, [r7, #4]
 80044e4:	466d      	mov	r5, sp
 80044e6:	f106 0410 	add.w	r4, r6, #16
 80044ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80044ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80044f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80044f6:	e885 0003 	stmia.w	r5, {r0, r1}
 80044fa:	1d33      	adds	r3, r6, #4
 80044fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80044fe:	6838      	ldr	r0, [r7, #0]
 8004500:	f004 fd8a 	bl	8009018 <USB_DevInit>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d005      	beq.n	8004516 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2202      	movs	r2, #2
 800450e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e00d      	b.n	8004532 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2201      	movs	r2, #1
 8004522:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4618      	mov	r0, r3
 800452c:	f005 fd71 	bl	800a012 <USB_DevDisconnect>

  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3714      	adds	r7, #20
 8004536:	46bd      	mov	sp, r7
 8004538:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800453a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800453a:	b580      	push	{r7, lr}
 800453c:	b082      	sub	sp, #8
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_PCD_Start+0x16>
 800454c:	2302      	movs	r3, #2
 800454e:	e012      	b.n	8004576 <HAL_PCD_Start+0x3c>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4618      	mov	r0, r3
 800455e:	f005 fd40 	bl	8009fe2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4618      	mov	r0, r3
 8004568:	f004 fd0c 	bl	8008f84 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3708      	adds	r7, #8
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}

0800457e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800457e:	b590      	push	{r4, r7, lr}
 8004580:	b08d      	sub	sp, #52	; 0x34
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800458c:	6a3b      	ldr	r3, [r7, #32]
 800458e:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4618      	mov	r0, r3
 8004596:	f005 fde2 	bl	800a15e <USB_GetMode>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	f040 8380 	bne.w	8004ca2 <HAL_PCD_IRQHandler+0x724>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4618      	mov	r0, r3
 80045a8:	f005 fd4b 	bl	800a042 <USB_ReadInterrupts>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f000 8376 	beq.w	8004ca0 <HAL_PCD_IRQHandler+0x722>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f005 fd42 	bl	800a042 <USB_ReadInterrupts>
 80045be:	4603      	mov	r3, r0
 80045c0:	f003 0302 	and.w	r3, r3, #2
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d107      	bne.n	80045d8 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	695a      	ldr	r2, [r3, #20]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f002 0202 	and.w	r2, r2, #2
 80045d6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4618      	mov	r0, r3
 80045de:	f005 fd30 	bl	800a042 <USB_ReadInterrupts>
 80045e2:	4603      	mov	r3, r0
 80045e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045e8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80045ec:	d17b      	bne.n	80046e6 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 80045ee:	2300      	movs	r3, #0
 80045f0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4618      	mov	r0, r3
 80045f8:	f005 fd35 	bl	800a066 <USB_ReadDevAllOutEpInterrupt>
 80045fc:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80045fe:	e06f      	b.n	80046e0 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	2b00      	cmp	r3, #0
 8004608:	d064      	beq.n	80046d4 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004610:	b2d2      	uxtb	r2, r2
 8004612:	4611      	mov	r1, r2
 8004614:	4618      	mov	r0, r3
 8004616:	f005 fd58 	bl	800a0ca <USB_ReadDevOutEPInterrupt>
 800461a:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	d00c      	beq.n	8004640 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004628:	015a      	lsls	r2, r3, #5
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	4413      	add	r3, r2
 800462e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004632:	461a      	mov	r2, r3
 8004634:	2301      	movs	r3, #1
 8004636:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004638:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 fdfe 	bl	800523c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	f003 0308 	and.w	r3, r3, #8
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00c      	beq.n	8004664 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800464a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f000 fefd 	bl	800544c <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004654:	015a      	lsls	r2, r3, #5
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	4413      	add	r3, r2
 800465a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800465e:	461a      	mov	r2, r3
 8004660:	2308      	movs	r3, #8
 8004662:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	f003 0310 	and.w	r3, r3, #16
 800466a:	2b00      	cmp	r3, #0
 800466c:	d008      	beq.n	8004680 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800466e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004670:	015a      	lsls	r2, r3, #5
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	4413      	add	r3, r2
 8004676:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800467a:	461a      	mov	r2, r3
 800467c:	2310      	movs	r3, #16
 800467e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	f003 0320 	and.w	r3, r3, #32
 8004686:	2b00      	cmp	r3, #0
 8004688:	d015      	beq.n	80046b6 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d108      	bne.n	80046a4 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6818      	ldr	r0, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800469c:	461a      	mov	r2, r3
 800469e:	2101      	movs	r1, #1
 80046a0:	f005 fd9e 	bl	800a1e0 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80046a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a6:	015a      	lsls	r2, r3, #5
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	4413      	add	r3, r2
 80046ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046b0:	461a      	mov	r2, r3
 80046b2:	2320      	movs	r3, #32
 80046b4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d009      	beq.n	80046d4 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046cc:	461a      	mov	r2, r3
 80046ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80046d2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80046d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d6:	3301      	adds	r3, #1
 80046d8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80046da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046dc:	085b      	lsrs	r3, r3, #1
 80046de:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80046e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d18c      	bne.n	8004600 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f005 fca9 	bl	800a042 <USB_ReadInterrupts>
 80046f0:	4603      	mov	r3, r0
 80046f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80046fa:	f040 80c4 	bne.w	8004886 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4618      	mov	r0, r3
 8004704:	f005 fcc8 	bl	800a098 <USB_ReadDevAllInEpInterrupt>
 8004708:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800470a:	2300      	movs	r3, #0
 800470c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800470e:	e0b6      	b.n	800487e <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	f000 80ab 	beq.w	8004872 <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004722:	b2d2      	uxtb	r2, r2
 8004724:	4611      	mov	r1, r2
 8004726:	4618      	mov	r0, r3
 8004728:	f005 fcec 	bl	800a104 <USB_ReadDevInEPInterrupt>
 800472c:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b00      	cmp	r3, #0
 8004736:	d05b      	beq.n	80047f0 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473a:	f003 030f 	and.w	r3, r3, #15
 800473e:	2201      	movs	r2, #1
 8004740:	fa02 f303 	lsl.w	r3, r2, r3
 8004744:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800474c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	43db      	mvns	r3, r3
 8004752:	69f9      	ldr	r1, [r7, #28]
 8004754:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004758:	4013      	ands	r3, r2
 800475a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800475c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475e:	015a      	lsls	r2, r3, #5
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	4413      	add	r3, r2
 8004764:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004768:	461a      	mov	r2, r3
 800476a:	2301      	movs	r3, #1
 800476c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d11b      	bne.n	80047ae <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004776:	6879      	ldr	r1, [r7, #4]
 8004778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800477a:	4613      	mov	r3, r2
 800477c:	00db      	lsls	r3, r3, #3
 800477e:	1a9b      	subs	r3, r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	440b      	add	r3, r1
 8004784:	3348      	adds	r3, #72	; 0x48
 8004786:	6819      	ldr	r1, [r3, #0]
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800478c:	4613      	mov	r3, r2
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	1a9b      	subs	r3, r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	4403      	add	r3, r0
 8004796:	3344      	adds	r3, #68	; 0x44
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4419      	add	r1, r3
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047a0:	4613      	mov	r3, r2
 80047a2:	00db      	lsls	r3, r3, #3
 80047a4:	1a9b      	subs	r3, r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	4403      	add	r3, r0
 80047aa:	3348      	adds	r3, #72	; 0x48
 80047ac:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	4619      	mov	r1, r3
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f00c fdc8 	bl	801134a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d116      	bne.n	80047f0 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80047c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d113      	bne.n	80047f0 <HAL_PCD_IRQHandler+0x272>
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047cc:	4613      	mov	r3, r2
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	1a9b      	subs	r3, r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	440b      	add	r3, r1
 80047d6:	3350      	adds	r3, #80	; 0x50
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d108      	bne.n	80047f0 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6818      	ldr	r0, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80047e8:	461a      	mov	r2, r3
 80047ea:	2101      	movs	r1, #1
 80047ec:	f005 fcf8 	bl	800a1e0 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	f003 0308 	and.w	r3, r3, #8
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d008      	beq.n	800480c <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80047fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fc:	015a      	lsls	r2, r3, #5
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	4413      	add	r3, r2
 8004802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004806:	461a      	mov	r2, r3
 8004808:	2308      	movs	r3, #8
 800480a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	f003 0310 	and.w	r3, r3, #16
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004818:	015a      	lsls	r2, r3, #5
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	4413      	add	r3, r2
 800481e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004822:	461a      	mov	r2, r3
 8004824:	2310      	movs	r3, #16
 8004826:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800482e:	2b00      	cmp	r3, #0
 8004830:	d008      	beq.n	8004844 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004834:	015a      	lsls	r2, r3, #5
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	4413      	add	r3, r2
 800483a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800483e:	461a      	mov	r2, r3
 8004840:	2340      	movs	r3, #64	; 0x40
 8004842:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d008      	beq.n	8004860 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800484e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004850:	015a      	lsls	r2, r3, #5
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	4413      	add	r3, r2
 8004856:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800485a:	461a      	mov	r2, r3
 800485c:	2302      	movs	r3, #2
 800485e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004866:	2b00      	cmp	r3, #0
 8004868:	d003      	beq.n	8004872 <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800486a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f000 fc58 	bl	8005122 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004874:	3301      	adds	r3, #1
 8004876:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800487a:	085b      	lsrs	r3, r3, #1
 800487c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800487e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004880:	2b00      	cmp	r3, #0
 8004882:	f47f af45 	bne.w	8004710 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4618      	mov	r0, r3
 800488c:	f005 fbd9 	bl	800a042 <USB_ReadInterrupts>
 8004890:	4603      	mov	r3, r0
 8004892:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004896:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800489a:	d114      	bne.n	80048c6 <HAL_PCD_IRQHandler+0x348>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	69fa      	ldr	r2, [r7, #28]
 80048a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80048aa:	f023 0301 	bic.w	r3, r3, #1
 80048ae:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f00c fdc1 	bl	8011438 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	695a      	ldr	r2, [r3, #20]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80048c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f005 fbb9 	bl	800a042 <USB_ReadInterrupts>
 80048d0:	4603      	mov	r3, r0
 80048d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048da:	d112      	bne.n	8004902 <HAL_PCD_IRQHandler+0x384>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f003 0301 	and.w	r3, r3, #1
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d102      	bne.n	80048f2 <HAL_PCD_IRQHandler+0x374>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f00c fd7d 	bl	80113ec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	695a      	ldr	r2, [r3, #20]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004900:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4618      	mov	r0, r3
 8004908:	f005 fb9b 	bl	800a042 <USB_ReadInterrupts>
 800490c:	4603      	mov	r3, r0
 800490e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004912:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004916:	f040 80a7 	bne.w	8004a68 <HAL_PCD_IRQHandler+0x4ea>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	69fa      	ldr	r2, [r7, #28]
 8004924:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004928:	f023 0301 	bic.w	r3, r3, #1
 800492c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2110      	movs	r1, #16
 8004934:	4618      	mov	r0, r3
 8004936:	f004 fce1 	bl	80092fc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800493a:	2300      	movs	r3, #0
 800493c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800493e:	e036      	b.n	80049ae <HAL_PCD_IRQHandler+0x430>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004942:	015a      	lsls	r2, r3, #5
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	4413      	add	r3, r2
 8004948:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800494c:	461a      	mov	r2, r3
 800494e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004952:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004956:	015a      	lsls	r2, r3, #5
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	4413      	add	r3, r2
 800495c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004964:	0151      	lsls	r1, r2, #5
 8004966:	69fa      	ldr	r2, [r7, #28]
 8004968:	440a      	add	r2, r1
 800496a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800496e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004972:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004976:	015a      	lsls	r2, r3, #5
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	4413      	add	r3, r2
 800497c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004980:	461a      	mov	r2, r3
 8004982:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004986:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800498a:	015a      	lsls	r2, r3, #5
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	4413      	add	r3, r2
 8004990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004998:	0151      	lsls	r1, r2, #5
 800499a:	69fa      	ldr	r2, [r7, #28]
 800499c:	440a      	add	r2, r1
 800499e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80049a6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049aa:	3301      	adds	r3, #1
 80049ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d3c3      	bcc.n	8004940 <HAL_PCD_IRQHandler+0x3c2>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049be:	69db      	ldr	r3, [r3, #28]
 80049c0:	69fa      	ldr	r2, [r7, #28]
 80049c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049c6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80049ca:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d016      	beq.n	8004a02 <HAL_PCD_IRQHandler+0x484>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049de:	69fa      	ldr	r2, [r7, #28]
 80049e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049e4:	f043 030b 	orr.w	r3, r3, #11
 80049e8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f4:	69fa      	ldr	r2, [r7, #28]
 80049f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049fa:	f043 030b 	orr.w	r3, r3, #11
 80049fe:	6453      	str	r3, [r2, #68]	; 0x44
 8004a00:	e015      	b.n	8004a2e <HAL_PCD_IRQHandler+0x4b0>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	69fa      	ldr	r2, [r7, #28]
 8004a0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004a14:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004a18:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	69fa      	ldr	r2, [r7, #28]
 8004a24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a28:	f043 030b 	orr.w	r3, r3, #11
 8004a2c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	69fa      	ldr	r2, [r7, #28]
 8004a38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a3c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004a40:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6818      	ldr	r0, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004a52:	461a      	mov	r2, r3
 8004a54:	f005 fbc4 	bl	800a1e0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	695a      	ldr	r2, [r3, #20]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004a66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f005 fae8 	bl	800a042 <USB_ReadInterrupts>
 8004a72:	4603      	mov	r3, r0
 8004a74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a7c:	d124      	bne.n	8004ac8 <HAL_PCD_IRQHandler+0x54a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f005 fb78 	bl	800a178 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f004 fc91 	bl	80093b4 <USB_GetDevSpeed>
 8004a92:	4603      	mov	r3, r0
 8004a94:	461a      	mov	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681c      	ldr	r4, [r3, #0]
 8004a9e:	f001 f9b9 	bl	8005e14 <HAL_RCC_GetHCLKFreq>
 8004aa2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	461a      	mov	r2, r3
 8004aac:	4620      	mov	r0, r4
 8004aae:	f004 f9c7 	bl	8008e40 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f00c fc71 	bl	801139a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	695a      	ldr	r2, [r3, #20]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004ac6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4618      	mov	r0, r3
 8004ace:	f005 fab8 	bl	800a042 <USB_ReadInterrupts>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	f003 0310 	and.w	r3, r3, #16
 8004ad8:	2b10      	cmp	r3, #16
 8004ada:	d161      	bne.n	8004ba0 <HAL_PCD_IRQHandler+0x622>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	699a      	ldr	r2, [r3, #24]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f022 0210 	bic.w	r2, r2, #16
 8004aea:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004aec:	6a3b      	ldr	r3, [r7, #32]
 8004aee:	6a1b      	ldr	r3, [r3, #32]
 8004af0:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f003 020f 	and.w	r2, r3, #15
 8004af8:	4613      	mov	r3, r2
 8004afa:	00db      	lsls	r3, r3, #3
 8004afc:	1a9b      	subs	r3, r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	4413      	add	r3, r2
 8004b08:	3304      	adds	r3, #4
 8004b0a:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	0c5b      	lsrs	r3, r3, #17
 8004b10:	f003 030f 	and.w	r3, r3, #15
 8004b14:	2b02      	cmp	r3, #2
 8004b16:	d124      	bne.n	8004b62 <HAL_PCD_IRQHandler+0x5e4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004b1e:	4013      	ands	r3, r2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d035      	beq.n	8004b90 <HAL_PCD_IRQHandler+0x612>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	091b      	lsrs	r3, r3, #4
 8004b2c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004b2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	461a      	mov	r2, r3
 8004b36:	6a38      	ldr	r0, [r7, #32]
 8004b38:	f005 f934 	bl	8009da4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	68da      	ldr	r2, [r3, #12]
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	091b      	lsrs	r3, r3, #4
 8004b44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b48:	441a      	add	r2, r3
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	699a      	ldr	r2, [r3, #24]
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	091b      	lsrs	r3, r3, #4
 8004b56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b5a:	441a      	add	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	619a      	str	r2, [r3, #24]
 8004b60:	e016      	b.n	8004b90 <HAL_PCD_IRQHandler+0x612>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	0c5b      	lsrs	r3, r3, #17
 8004b66:	f003 030f 	and.w	r3, r3, #15
 8004b6a:	2b06      	cmp	r3, #6
 8004b6c:	d110      	bne.n	8004b90 <HAL_PCD_IRQHandler+0x612>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004b74:	2208      	movs	r2, #8
 8004b76:	4619      	mov	r1, r3
 8004b78:	6a38      	ldr	r0, [r7, #32]
 8004b7a:	f005 f913 	bl	8009da4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	699a      	ldr	r2, [r3, #24]
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	091b      	lsrs	r3, r3, #4
 8004b86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b8a:	441a      	add	r2, r3
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	699a      	ldr	r2, [r3, #24]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f042 0210 	orr.w	r2, r2, #16
 8004b9e:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f005 fa4c 	bl	800a042 <USB_ReadInterrupts>
 8004baa:	4603      	mov	r3, r0
 8004bac:	f003 0308 	and.w	r3, r3, #8
 8004bb0:	2b08      	cmp	r3, #8
 8004bb2:	d10a      	bne.n	8004bca <HAL_PCD_IRQHandler+0x64c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f00c fbe2 	bl	801137e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	695a      	ldr	r2, [r3, #20]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f002 0208 	and.w	r2, r2, #8
 8004bc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f005 fa37 	bl	800a042 <USB_ReadInterrupts>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bde:	d10f      	bne.n	8004c00 <HAL_PCD_IRQHandler+0x682>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004be0:	2300      	movs	r3, #0
 8004be2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	4619      	mov	r1, r3
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f00c fc44 	bl	8011478 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	695a      	ldr	r2, [r3, #20]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004bfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4618      	mov	r0, r3
 8004c06:	f005 fa1c 	bl	800a042 <USB_ReadInterrupts>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004c14:	d10f      	bne.n	8004c36 <HAL_PCD_IRQHandler+0x6b8>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	4619      	mov	r1, r3
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f00c fc17 	bl	8011454 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	695a      	ldr	r2, [r3, #20]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004c34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f005 fa01 	bl	800a042 <USB_ReadInterrupts>
 8004c40:	4603      	mov	r3, r0
 8004c42:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004c46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c4a:	d10a      	bne.n	8004c62 <HAL_PCD_IRQHandler+0x6e4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f00c fc25 	bl	801149c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	695a      	ldr	r2, [r3, #20]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004c60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f005 f9eb 	bl	800a042 <USB_ReadInterrupts>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	f003 0304 	and.w	r3, r3, #4
 8004c72:	2b04      	cmp	r3, #4
 8004c74:	d115      	bne.n	8004ca2 <HAL_PCD_IRQHandler+0x724>
    {
      temp = hpcd->Instance->GOTGINT;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	f003 0304 	and.w	r3, r3, #4
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d002      	beq.n	8004c8e <HAL_PCD_IRQHandler+0x710>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f00c fc15 	bl	80114b8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	6859      	ldr	r1, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	605a      	str	r2, [r3, #4]
 8004c9e:	e000      	b.n	8004ca2 <HAL_PCD_IRQHandler+0x724>
      return;
 8004ca0:	bf00      	nop
    }
  }
}
 8004ca2:	3734      	adds	r7, #52	; 0x34
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd90      	pop	{r4, r7, pc}

08004ca8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d101      	bne.n	8004cc2 <HAL_PCD_SetAddress+0x1a>
 8004cbe:	2302      	movs	r3, #2
 8004cc0:	e013      	b.n	8004cea <HAL_PCD_SetAddress+0x42>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	78fa      	ldrb	r2, [r7, #3]
 8004cce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	78fa      	ldrb	r2, [r7, #3]
 8004cd8:	4611      	mov	r1, r2
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f005 f95c 	bl	8009f98 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b084      	sub	sp, #16
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
 8004cfa:	4608      	mov	r0, r1
 8004cfc:	4611      	mov	r1, r2
 8004cfe:	461a      	mov	r2, r3
 8004d00:	4603      	mov	r3, r0
 8004d02:	70fb      	strb	r3, [r7, #3]
 8004d04:	460b      	mov	r3, r1
 8004d06:	803b      	strh	r3, [r7, #0]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	da0f      	bge.n	8004d38 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d18:	78fb      	ldrb	r3, [r7, #3]
 8004d1a:	f003 020f 	and.w	r2, r3, #15
 8004d1e:	4613      	mov	r3, r2
 8004d20:	00db      	lsls	r3, r3, #3
 8004d22:	1a9b      	subs	r3, r3, r2
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	3338      	adds	r3, #56	; 0x38
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	3304      	adds	r3, #4
 8004d2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2201      	movs	r2, #1
 8004d34:	705a      	strb	r2, [r3, #1]
 8004d36:	e00f      	b.n	8004d58 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d38:	78fb      	ldrb	r3, [r7, #3]
 8004d3a:	f003 020f 	and.w	r2, r3, #15
 8004d3e:	4613      	mov	r3, r2
 8004d40:	00db      	lsls	r3, r3, #3
 8004d42:	1a9b      	subs	r3, r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	4413      	add	r3, r2
 8004d4e:	3304      	adds	r3, #4
 8004d50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004d58:	78fb      	ldrb	r3, [r7, #3]
 8004d5a:	f003 030f 	and.w	r3, r3, #15
 8004d5e:	b2da      	uxtb	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004d64:	883a      	ldrh	r2, [r7, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	78ba      	ldrb	r2, [r7, #2]
 8004d6e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	785b      	ldrb	r3, [r3, #1]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d004      	beq.n	8004d82 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004d82:	78bb      	ldrb	r3, [r7, #2]
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d102      	bne.n	8004d8e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d101      	bne.n	8004d9c <HAL_PCD_EP_Open+0xaa>
 8004d98:	2302      	movs	r3, #2
 8004d9a:	e00e      	b.n	8004dba <HAL_PCD_EP_Open+0xc8>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68f9      	ldr	r1, [r7, #12]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f004 fb26 	bl	80093fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004db8:	7afb      	ldrb	r3, [r7, #11]
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3710      	adds	r7, #16
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}

08004dc2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b084      	sub	sp, #16
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
 8004dca:	460b      	mov	r3, r1
 8004dcc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004dce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	da0f      	bge.n	8004df6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dd6:	78fb      	ldrb	r3, [r7, #3]
 8004dd8:	f003 020f 	and.w	r2, r3, #15
 8004ddc:	4613      	mov	r3, r2
 8004dde:	00db      	lsls	r3, r3, #3
 8004de0:	1a9b      	subs	r3, r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	3338      	adds	r3, #56	; 0x38
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	4413      	add	r3, r2
 8004dea:	3304      	adds	r3, #4
 8004dec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2201      	movs	r2, #1
 8004df2:	705a      	strb	r2, [r3, #1]
 8004df4:	e00f      	b.n	8004e16 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004df6:	78fb      	ldrb	r3, [r7, #3]
 8004df8:	f003 020f 	and.w	r2, r3, #15
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	00db      	lsls	r3, r3, #3
 8004e00:	1a9b      	subs	r3, r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	3304      	adds	r3, #4
 8004e0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004e16:	78fb      	ldrb	r3, [r7, #3]
 8004e18:	f003 030f 	and.w	r3, r3, #15
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d101      	bne.n	8004e30 <HAL_PCD_EP_Close+0x6e>
 8004e2c:	2302      	movs	r3, #2
 8004e2e:	e00e      	b.n	8004e4e <HAL_PCD_EP_Close+0x8c>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68f9      	ldr	r1, [r7, #12]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f004 fb62 	bl	8009508 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b086      	sub	sp, #24
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	60f8      	str	r0, [r7, #12]
 8004e5e:	607a      	str	r2, [r7, #4]
 8004e60:	603b      	str	r3, [r7, #0]
 8004e62:	460b      	mov	r3, r1
 8004e64:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e66:	7afb      	ldrb	r3, [r7, #11]
 8004e68:	f003 020f 	and.w	r2, r3, #15
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	1a9b      	subs	r3, r3, r2
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	3304      	adds	r3, #4
 8004e7e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	683a      	ldr	r2, [r7, #0]
 8004e8a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	2200      	movs	r2, #0
 8004e96:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e98:	7afb      	ldrb	r3, [r7, #11]
 8004e9a:	f003 030f 	and.w	r3, r3, #15
 8004e9e:	b2da      	uxtb	r2, r3
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	691b      	ldr	r3, [r3, #16]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d102      	bne.n	8004eb2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004eb2:	7afb      	ldrb	r3, [r7, #11]
 8004eb4:	f003 030f 	and.w	r3, r3, #15
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d109      	bne.n	8004ed0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6818      	ldr	r0, [r3, #0]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	691b      	ldr	r3, [r3, #16]
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	6979      	ldr	r1, [r7, #20]
 8004eca:	f004 fde5 	bl	8009a98 <USB_EP0StartXfer>
 8004ece:	e008      	b.n	8004ee2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6818      	ldr	r0, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	461a      	mov	r2, r3
 8004edc:	6979      	ldr	r1, [r7, #20]
 8004ede:	f004 fb97 	bl	8009610 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3718      	adds	r7, #24
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004ef8:	78fb      	ldrb	r3, [r7, #3]
 8004efa:	f003 020f 	and.w	r2, r3, #15
 8004efe:	6879      	ldr	r1, [r7, #4]
 8004f00:	4613      	mov	r3, r2
 8004f02:	00db      	lsls	r3, r3, #3
 8004f04:	1a9b      	subs	r3, r3, r2
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	440b      	add	r3, r1
 8004f0a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004f0e:	681b      	ldr	r3, [r3, #0]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bc80      	pop	{r7}
 8004f18:	4770      	bx	lr

08004f1a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f1a:	b580      	push	{r7, lr}
 8004f1c:	b086      	sub	sp, #24
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	607a      	str	r2, [r7, #4]
 8004f24:	603b      	str	r3, [r7, #0]
 8004f26:	460b      	mov	r3, r1
 8004f28:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f2a:	7afb      	ldrb	r3, [r7, #11]
 8004f2c:	f003 020f 	and.w	r2, r3, #15
 8004f30:	4613      	mov	r3, r2
 8004f32:	00db      	lsls	r3, r3, #3
 8004f34:	1a9b      	subs	r3, r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	3338      	adds	r3, #56	; 0x38
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	3304      	adds	r3, #4
 8004f40:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	2200      	movs	r2, #0
 8004f52:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	2201      	movs	r2, #1
 8004f58:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f5a:	7afb      	ldrb	r3, [r7, #11]
 8004f5c:	f003 030f 	and.w	r3, r3, #15
 8004f60:	b2da      	uxtb	r2, r3
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d102      	bne.n	8004f74 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f74:	7afb      	ldrb	r3, [r7, #11]
 8004f76:	f003 030f 	and.w	r3, r3, #15
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d109      	bne.n	8004f92 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6818      	ldr	r0, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	461a      	mov	r2, r3
 8004f8a:	6979      	ldr	r1, [r7, #20]
 8004f8c:	f004 fd84 	bl	8009a98 <USB_EP0StartXfer>
 8004f90:	e008      	b.n	8004fa4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6818      	ldr	r0, [r3, #0]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	6979      	ldr	r1, [r7, #20]
 8004fa0:	f004 fb36 	bl	8009610 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3718      	adds	r7, #24
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	b084      	sub	sp, #16
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004fba:	78fb      	ldrb	r3, [r7, #3]
 8004fbc:	f003 020f 	and.w	r2, r3, #15
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d901      	bls.n	8004fcc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e050      	b.n	800506e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004fcc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	da0f      	bge.n	8004ff4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fd4:	78fb      	ldrb	r3, [r7, #3]
 8004fd6:	f003 020f 	and.w	r2, r3, #15
 8004fda:	4613      	mov	r3, r2
 8004fdc:	00db      	lsls	r3, r3, #3
 8004fde:	1a9b      	subs	r3, r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	3338      	adds	r3, #56	; 0x38
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	3304      	adds	r3, #4
 8004fea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	705a      	strb	r2, [r3, #1]
 8004ff2:	e00d      	b.n	8005010 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004ff4:	78fa      	ldrb	r2, [r7, #3]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	00db      	lsls	r3, r3, #3
 8004ffa:	1a9b      	subs	r3, r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	4413      	add	r3, r2
 8005006:	3304      	adds	r3, #4
 8005008:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2200      	movs	r2, #0
 800500e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2201      	movs	r2, #1
 8005014:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005016:	78fb      	ldrb	r3, [r7, #3]
 8005018:	f003 030f 	and.w	r3, r3, #15
 800501c:	b2da      	uxtb	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005028:	2b01      	cmp	r3, #1
 800502a:	d101      	bne.n	8005030 <HAL_PCD_EP_SetStall+0x82>
 800502c:	2302      	movs	r3, #2
 800502e:	e01e      	b.n	800506e <HAL_PCD_EP_SetStall+0xc0>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68f9      	ldr	r1, [r7, #12]
 800503e:	4618      	mov	r0, r3
 8005040:	f004 fed8 	bl	8009df4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005044:	78fb      	ldrb	r3, [r7, #3]
 8005046:	f003 030f 	and.w	r3, r3, #15
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10a      	bne.n	8005064 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6818      	ldr	r0, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	b2d9      	uxtb	r1, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800505e:	461a      	mov	r2, r3
 8005060:	f005 f8be 	bl	800a1e0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b084      	sub	sp, #16
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
 800507e:	460b      	mov	r3, r1
 8005080:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005082:	78fb      	ldrb	r3, [r7, #3]
 8005084:	f003 020f 	and.w	r2, r3, #15
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	429a      	cmp	r2, r3
 800508e:	d901      	bls.n	8005094 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e042      	b.n	800511a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005094:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005098:	2b00      	cmp	r3, #0
 800509a:	da0f      	bge.n	80050bc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800509c:	78fb      	ldrb	r3, [r7, #3]
 800509e:	f003 020f 	and.w	r2, r3, #15
 80050a2:	4613      	mov	r3, r2
 80050a4:	00db      	lsls	r3, r3, #3
 80050a6:	1a9b      	subs	r3, r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	3338      	adds	r3, #56	; 0x38
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	4413      	add	r3, r2
 80050b0:	3304      	adds	r3, #4
 80050b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2201      	movs	r2, #1
 80050b8:	705a      	strb	r2, [r3, #1]
 80050ba:	e00f      	b.n	80050dc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	f003 020f 	and.w	r2, r3, #15
 80050c2:	4613      	mov	r3, r2
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	1a9b      	subs	r3, r3, r2
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	4413      	add	r3, r2
 80050d2:	3304      	adds	r3, #4
 80050d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050e2:	78fb      	ldrb	r3, [r7, #3]
 80050e4:	f003 030f 	and.w	r3, r3, #15
 80050e8:	b2da      	uxtb	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d101      	bne.n	80050fc <HAL_PCD_EP_ClrStall+0x86>
 80050f8:	2302      	movs	r3, #2
 80050fa:	e00e      	b.n	800511a <HAL_PCD_EP_ClrStall+0xa4>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68f9      	ldr	r1, [r7, #12]
 800510a:	4618      	mov	r0, r3
 800510c:	f004 fedf 	bl	8009ece <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3710      	adds	r7, #16
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b08a      	sub	sp, #40	; 0x28
 8005126:	af02      	add	r7, sp, #8
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005136:	683a      	ldr	r2, [r7, #0]
 8005138:	4613      	mov	r3, r2
 800513a:	00db      	lsls	r3, r3, #3
 800513c:	1a9b      	subs	r3, r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	3338      	adds	r3, #56	; 0x38
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	4413      	add	r3, r2
 8005146:	3304      	adds	r3, #4
 8005148:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	699a      	ldr	r2, [r3, #24]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	429a      	cmp	r2, r3
 8005154:	d901      	bls.n	800515a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e06c      	b.n	8005234 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	695a      	ldr	r2, [r3, #20]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	69fa      	ldr	r2, [r7, #28]
 800516c:	429a      	cmp	r2, r3
 800516e:	d902      	bls.n	8005176 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	3303      	adds	r3, #3
 800517a:	089b      	lsrs	r3, r3, #2
 800517c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800517e:	e02b      	b.n	80051d8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	695a      	ldr	r2, [r3, #20]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	699b      	ldr	r3, [r3, #24]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	69fa      	ldr	r2, [r7, #28]
 8005192:	429a      	cmp	r2, r3
 8005194:	d902      	bls.n	800519c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	3303      	adds	r3, #3
 80051a0:	089b      	lsrs	r3, r3, #2
 80051a2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	68d9      	ldr	r1, [r3, #12]
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	b2da      	uxtb	r2, r3
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	9300      	str	r3, [sp, #0]
 80051b8:	4603      	mov	r3, r0
 80051ba:	6978      	ldr	r0, [r7, #20]
 80051bc:	f004 fdbe 	bl	8009d3c <USB_WritePacket>

    ep->xfer_buff  += len;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	68da      	ldr	r2, [r3, #12]
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	441a      	add	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	699a      	ldr	r2, [r3, #24]
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	441a      	add	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	015a      	lsls	r2, r3, #5
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	4413      	add	r3, r2
 80051e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051e4:	699b      	ldr	r3, [r3, #24]
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	69ba      	ldr	r2, [r7, #24]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d809      	bhi.n	8005202 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	699a      	ldr	r2, [r3, #24]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d203      	bcs.n	8005202 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1be      	bne.n	8005180 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	695a      	ldr	r2, [r3, #20]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	429a      	cmp	r2, r3
 800520c:	d811      	bhi.n	8005232 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	f003 030f 	and.w	r3, r3, #15
 8005214:	2201      	movs	r2, #1
 8005216:	fa02 f303 	lsl.w	r3, r2, r3
 800521a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005222:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	43db      	mvns	r3, r3
 8005228:	6939      	ldr	r1, [r7, #16]
 800522a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800522e:	4013      	ands	r3, r2
 8005230:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	3720      	adds	r7, #32
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b086      	sub	sp, #24
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	333c      	adds	r3, #60	; 0x3c
 8005254:	3304      	adds	r3, #4
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	4413      	add	r3, r2
 8005262:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	2b01      	cmp	r3, #1
 8005270:	f040 80b3 	bne.w	80053da <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f003 0308 	and.w	r3, r3, #8
 800527a:	2b00      	cmp	r3, #0
 800527c:	d028      	beq.n	80052d0 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	4a70      	ldr	r2, [pc, #448]	; (8005444 <PCD_EP_OutXfrComplete_int+0x208>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d90e      	bls.n	80052a4 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800528c:	2b00      	cmp	r3, #0
 800528e:	d009      	beq.n	80052a4 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	015a      	lsls	r2, r3, #5
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	4413      	add	r3, r2
 8005298:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800529c:	461a      	mov	r2, r3
 800529e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052a2:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f00c f823 	bl	80112f0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6818      	ldr	r0, [r3, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80052b4:	461a      	mov	r2, r3
 80052b6:	2101      	movs	r1, #1
 80052b8:	f004 ff92 	bl	800a1e0 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	015a      	lsls	r2, r3, #5
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	4413      	add	r3, r2
 80052c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052c8:	461a      	mov	r2, r3
 80052ca:	2308      	movs	r3, #8
 80052cc:	6093      	str	r3, [r2, #8]
 80052ce:	e0b3      	b.n	8005438 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f003 0320 	and.w	r3, r3, #32
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d009      	beq.n	80052ee <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	015a      	lsls	r2, r3, #5
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	4413      	add	r3, r2
 80052e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052e6:	461a      	mov	r2, r3
 80052e8:	2320      	movs	r3, #32
 80052ea:	6093      	str	r3, [r2, #8]
 80052ec:	e0a4      	b.n	8005438 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f040 809f 	bne.w	8005438 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	4a51      	ldr	r2, [pc, #324]	; (8005444 <PCD_EP_OutXfrComplete_int+0x208>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d90f      	bls.n	8005322 <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00a      	beq.n	8005322 <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	015a      	lsls	r2, r3, #5
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	4413      	add	r3, r2
 8005314:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005318:	461a      	mov	r2, r3
 800531a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800531e:	6093      	str	r3, [r2, #8]
 8005320:	e08a      	b.n	8005438 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005322:	6879      	ldr	r1, [r7, #4]
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	4613      	mov	r3, r2
 8005328:	00db      	lsls	r3, r3, #3
 800532a:	1a9b      	subs	r3, r3, r2
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	440b      	add	r3, r1
 8005330:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005334:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	0159      	lsls	r1, r3, #5
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	440b      	add	r3, r1
 800533e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005342:	691b      	ldr	r3, [r3, #16]
 8005344:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005348:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	683a      	ldr	r2, [r7, #0]
 800534e:	4613      	mov	r3, r2
 8005350:	00db      	lsls	r3, r3, #3
 8005352:	1a9b      	subs	r3, r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	4403      	add	r3, r0
 8005358:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800535c:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800535e:	6879      	ldr	r1, [r7, #4]
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	4613      	mov	r3, r2
 8005364:	00db      	lsls	r3, r3, #3
 8005366:	1a9b      	subs	r3, r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	440b      	add	r3, r1
 800536c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005370:	6819      	ldr	r1, [r3, #0]
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	683a      	ldr	r2, [r7, #0]
 8005376:	4613      	mov	r3, r2
 8005378:	00db      	lsls	r3, r3, #3
 800537a:	1a9b      	subs	r3, r3, r2
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	4403      	add	r3, r0
 8005380:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4419      	add	r1, r3
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	4613      	mov	r3, r2
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	1a9b      	subs	r3, r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	4403      	add	r3, r0
 8005396:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800539a:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	4619      	mov	r1, r3
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f00b ffb6 	bl	8011314 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d144      	bne.n	8005438 <PCD_EP_OutXfrComplete_int+0x1fc>
 80053ae:	6879      	ldr	r1, [r7, #4]
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	4613      	mov	r3, r2
 80053b4:	00db      	lsls	r3, r3, #3
 80053b6:	1a9b      	subs	r3, r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	440b      	add	r3, r1
 80053bc:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d138      	bne.n	8005438 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6818      	ldr	r0, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80053d0:	461a      	mov	r2, r3
 80053d2:	2101      	movs	r1, #1
 80053d4:	f004 ff04 	bl	800a1e0 <USB_EP0_OutStart>
 80053d8:	e02e      	b.n	8005438 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	4a1a      	ldr	r2, [pc, #104]	; (8005448 <PCD_EP_OutXfrComplete_int+0x20c>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d124      	bne.n	800542c <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00a      	beq.n	8005402 <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	015a      	lsls	r2, r3, #5
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	4413      	add	r3, r2
 80053f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053f8:	461a      	mov	r2, r3
 80053fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053fe:	6093      	str	r3, [r2, #8]
 8005400:	e01a      	b.n	8005438 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	f003 0320 	and.w	r3, r3, #32
 8005408:	2b00      	cmp	r3, #0
 800540a:	d008      	beq.n	800541e <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	015a      	lsls	r2, r3, #5
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	4413      	add	r3, r2
 8005414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005418:	461a      	mov	r2, r3
 800541a:	2320      	movs	r3, #32
 800541c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	b2db      	uxtb	r3, r3
 8005422:	4619      	mov	r1, r3
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f00b ff75 	bl	8011314 <HAL_PCD_DataOutStageCallback>
 800542a:	e005      	b.n	8005438 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	b2db      	uxtb	r3, r3
 8005430:	4619      	mov	r1, r3
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f00b ff6e 	bl	8011314 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3718      	adds	r7, #24
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	4f54300a 	.word	0x4f54300a
 8005448:	4f54310a 	.word	0x4f54310a

0800544c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b086      	sub	sp, #24
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	333c      	adds	r3, #60	; 0x3c
 8005464:	3304      	adds	r3, #4
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	015a      	lsls	r2, r3, #5
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	4413      	add	r3, r2
 8005472:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d113      	bne.n	80054aa <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	4a1f      	ldr	r2, [pc, #124]	; (8005504 <PCD_EP_OutSetupPacket_int+0xb8>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d922      	bls.n	80054d0 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005490:	2b00      	cmp	r3, #0
 8005492:	d01d      	beq.n	80054d0 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	015a      	lsls	r2, r3, #5
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	4413      	add	r3, r2
 800549c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054a0:	461a      	mov	r2, r3
 80054a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054a6:	6093      	str	r3, [r2, #8]
 80054a8:	e012      	b.n	80054d0 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	4a16      	ldr	r2, [pc, #88]	; (8005508 <PCD_EP_OutSetupPacket_int+0xbc>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d10e      	bne.n	80054d0 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d009      	beq.n	80054d0 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	015a      	lsls	r2, r3, #5
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	4413      	add	r3, r2
 80054c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054c8:	461a      	mov	r2, r3
 80054ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f00b ff0d 	bl	80112f0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	4a0a      	ldr	r2, [pc, #40]	; (8005504 <PCD_EP_OutSetupPacket_int+0xb8>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d90c      	bls.n	80054f8 <PCD_EP_OutSetupPacket_int+0xac>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d108      	bne.n	80054f8 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6818      	ldr	r0, [r3, #0]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80054f0:	461a      	mov	r2, r3
 80054f2:	2101      	movs	r1, #1
 80054f4:	f004 fe74 	bl	800a1e0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3718      	adds	r7, #24
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	4f54300a 	.word	0x4f54300a
 8005508:	4f54310a 	.word	0x4f54310a

0800550c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	460b      	mov	r3, r1
 8005516:	70fb      	strb	r3, [r7, #3]
 8005518:	4613      	mov	r3, r2
 800551a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005522:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005524:	78fb      	ldrb	r3, [r7, #3]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d107      	bne.n	800553a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800552a:	883b      	ldrh	r3, [r7, #0]
 800552c:	0419      	lsls	r1, r3, #16
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68ba      	ldr	r2, [r7, #8]
 8005534:	430a      	orrs	r2, r1
 8005536:	629a      	str	r2, [r3, #40]	; 0x28
 8005538:	e028      	b.n	800558c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005540:	0c1b      	lsrs	r3, r3, #16
 8005542:	68ba      	ldr	r2, [r7, #8]
 8005544:	4413      	add	r3, r2
 8005546:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005548:	2300      	movs	r3, #0
 800554a:	73fb      	strb	r3, [r7, #15]
 800554c:	e00d      	b.n	800556a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	7bfb      	ldrb	r3, [r7, #15]
 8005554:	3340      	adds	r3, #64	; 0x40
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4413      	add	r3, r2
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	0c1b      	lsrs	r3, r3, #16
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	4413      	add	r3, r2
 8005562:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	3301      	adds	r3, #1
 8005568:	73fb      	strb	r3, [r7, #15]
 800556a:	7bfa      	ldrb	r2, [r7, #15]
 800556c:	78fb      	ldrb	r3, [r7, #3]
 800556e:	3b01      	subs	r3, #1
 8005570:	429a      	cmp	r2, r3
 8005572:	d3ec      	bcc.n	800554e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005574:	883b      	ldrh	r3, [r7, #0]
 8005576:	0418      	lsls	r0, r3, #16
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6819      	ldr	r1, [r3, #0]
 800557c:	78fb      	ldrb	r3, [r7, #3]
 800557e:	3b01      	subs	r3, #1
 8005580:	68ba      	ldr	r2, [r7, #8]
 8005582:	4302      	orrs	r2, r0
 8005584:	3340      	adds	r3, #64	; 0x40
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	440b      	add	r3, r1
 800558a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3714      	adds	r7, #20
 8005592:	46bd      	mov	sp, r7
 8005594:	bc80      	pop	{r7}
 8005596:	4770      	bx	lr

08005598 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	460b      	mov	r3, r1
 80055a2:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	887a      	ldrh	r2, [r7, #2]
 80055aa:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	370c      	adds	r7, #12
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bc80      	pop	{r7}
 80055b6:	4770      	bx	lr

080055b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b090      	sub	sp, #64	; 0x40
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d101      	bne.n	80055ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e253      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d050      	beq.n	8005678 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80055d6:	4ba3      	ldr	r3, [pc, #652]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	f003 030c 	and.w	r3, r3, #12
 80055de:	2b04      	cmp	r3, #4
 80055e0:	d00c      	beq.n	80055fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055e2:	4ba0      	ldr	r3, [pc, #640]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80055ea:	2b08      	cmp	r3, #8
 80055ec:	d112      	bne.n	8005614 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055ee:	4b9d      	ldr	r3, [pc, #628]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055fa:	d10b      	bne.n	8005614 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055fc:	4b99      	ldr	r3, [pc, #612]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d036      	beq.n	8005676 <HAL_RCC_OscConfig+0xbe>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d132      	bne.n	8005676 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e22e      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	685a      	ldr	r2, [r3, #4]
 8005618:	4b93      	ldr	r3, [pc, #588]	; (8005868 <HAL_RCC_OscConfig+0x2b0>)
 800561a:	b2d2      	uxtb	r2, r2
 800561c:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d013      	beq.n	800564e <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005626:	f7fc facd 	bl	8001bc4 <HAL_GetTick>
 800562a:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800562c:	e008      	b.n	8005640 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800562e:	f7fc fac9 	bl	8001bc4 <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	2b64      	cmp	r3, #100	; 0x64
 800563a:	d901      	bls.n	8005640 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 800563c:	2303      	movs	r3, #3
 800563e:	e218      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005640:	4b88      	ldr	r3, [pc, #544]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d0f0      	beq.n	800562e <HAL_RCC_OscConfig+0x76>
 800564c:	e014      	b.n	8005678 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800564e:	f7fc fab9 	bl	8001bc4 <HAL_GetTick>
 8005652:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005654:	e008      	b.n	8005668 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005656:	f7fc fab5 	bl	8001bc4 <HAL_GetTick>
 800565a:	4602      	mov	r2, r0
 800565c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	2b64      	cmp	r3, #100	; 0x64
 8005662:	d901      	bls.n	8005668 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8005664:	2303      	movs	r3, #3
 8005666:	e204      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005668:	4b7e      	ldr	r3, [pc, #504]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1f0      	bne.n	8005656 <HAL_RCC_OscConfig+0x9e>
 8005674:	e000      	b.n	8005678 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005676:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0302 	and.w	r3, r3, #2
 8005680:	2b00      	cmp	r3, #0
 8005682:	d077      	beq.n	8005774 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005684:	4b77      	ldr	r3, [pc, #476]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f003 030c 	and.w	r3, r3, #12
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00b      	beq.n	80056a8 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005690:	4b74      	ldr	r3, [pc, #464]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005698:	2b08      	cmp	r3, #8
 800569a:	d126      	bne.n	80056ea <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800569c:	4b71      	ldr	r3, [pc, #452]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d120      	bne.n	80056ea <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056a8:	4b6e      	ldr	r3, [pc, #440]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0302 	and.w	r3, r3, #2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d005      	beq.n	80056c0 <HAL_RCC_OscConfig+0x108>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d001      	beq.n	80056c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e1d8      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056c0:	4b68      	ldr	r3, [pc, #416]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	21f8      	movs	r1, #248	; 0xf8
 80056ce:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80056d2:	fa91 f1a1 	rbit	r1, r1
 80056d6:	62f9      	str	r1, [r7, #44]	; 0x2c
  return result;
 80056d8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056da:	fab1 f181 	clz	r1, r1
 80056de:	b2c9      	uxtb	r1, r1
 80056e0:	408b      	lsls	r3, r1
 80056e2:	4960      	ldr	r1, [pc, #384]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056e8:	e044      	b.n	8005774 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d02a      	beq.n	8005748 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056f2:	4b5e      	ldr	r3, [pc, #376]	; (800586c <HAL_RCC_OscConfig+0x2b4>)
 80056f4:	2201      	movs	r2, #1
 80056f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f8:	f7fc fa64 	bl	8001bc4 <HAL_GetTick>
 80056fc:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056fe:	e008      	b.n	8005712 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005700:	f7fc fa60 	bl	8001bc4 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	2b02      	cmp	r3, #2
 800570c:	d901      	bls.n	8005712 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e1af      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005712:	4b54      	ldr	r3, [pc, #336]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d0f0      	beq.n	8005700 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800571e:	4b51      	ldr	r3, [pc, #324]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	21f8      	movs	r1, #248	; 0xf8
 800572c:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800572e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005730:	fa91 f1a1 	rbit	r1, r1
 8005734:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 8005736:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005738:	fab1 f181 	clz	r1, r1
 800573c:	b2c9      	uxtb	r1, r1
 800573e:	408b      	lsls	r3, r1
 8005740:	4948      	ldr	r1, [pc, #288]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 8005742:	4313      	orrs	r3, r2
 8005744:	600b      	str	r3, [r1, #0]
 8005746:	e015      	b.n	8005774 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005748:	4b48      	ldr	r3, [pc, #288]	; (800586c <HAL_RCC_OscConfig+0x2b4>)
 800574a:	2200      	movs	r2, #0
 800574c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800574e:	f7fc fa39 	bl	8001bc4 <HAL_GetTick>
 8005752:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005754:	e008      	b.n	8005768 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005756:	f7fc fa35 	bl	8001bc4 <HAL_GetTick>
 800575a:	4602      	mov	r2, r0
 800575c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575e:	1ad3      	subs	r3, r2, r3
 8005760:	2b02      	cmp	r3, #2
 8005762:	d901      	bls.n	8005768 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005764:	2303      	movs	r3, #3
 8005766:	e184      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005768:	4b3e      	ldr	r3, [pc, #248]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0302 	and.w	r3, r3, #2
 8005770:	2b00      	cmp	r3, #0
 8005772:	d1f0      	bne.n	8005756 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0308 	and.w	r3, r3, #8
 800577c:	2b00      	cmp	r3, #0
 800577e:	d030      	beq.n	80057e2 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	695b      	ldr	r3, [r3, #20]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d016      	beq.n	80057b6 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005788:	4b39      	ldr	r3, [pc, #228]	; (8005870 <HAL_RCC_OscConfig+0x2b8>)
 800578a:	2201      	movs	r2, #1
 800578c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800578e:	f7fc fa19 	bl	8001bc4 <HAL_GetTick>
 8005792:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005794:	e008      	b.n	80057a8 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005796:	f7fc fa15 	bl	8001bc4 <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d901      	bls.n	80057a8 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80057a4:	2303      	movs	r3, #3
 80057a6:	e164      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057a8:	4b2e      	ldr	r3, [pc, #184]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 80057aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d0f0      	beq.n	8005796 <HAL_RCC_OscConfig+0x1de>
 80057b4:	e015      	b.n	80057e2 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057b6:	4b2e      	ldr	r3, [pc, #184]	; (8005870 <HAL_RCC_OscConfig+0x2b8>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057bc:	f7fc fa02 	bl	8001bc4 <HAL_GetTick>
 80057c0:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057c2:	e008      	b.n	80057d6 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057c4:	f7fc f9fe 	bl	8001bc4 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d901      	bls.n	80057d6 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e14d      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057d6:	4b23      	ldr	r3, [pc, #140]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 80057d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057da:	f003 0302 	and.w	r3, r3, #2
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d1f0      	bne.n	80057c4 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0304 	and.w	r3, r3, #4
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	f000 8088 	beq.w	8005900 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057f0:	2300      	movs	r3, #0
 80057f2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057f6:	4b1b      	ldr	r3, [pc, #108]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 80057f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d110      	bne.n	8005824 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005802:	2300      	movs	r3, #0
 8005804:	60bb      	str	r3, [r7, #8]
 8005806:	4b17      	ldr	r3, [pc, #92]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 8005808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580a:	4a16      	ldr	r2, [pc, #88]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 800580c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005810:	6413      	str	r3, [r2, #64]	; 0x40
 8005812:	4b14      	ldr	r3, [pc, #80]	; (8005864 <HAL_RCC_OscConfig+0x2ac>)
 8005814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800581a:	60bb      	str	r3, [r7, #8]
 800581c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800581e:	2301      	movs	r3, #1
 8005820:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005824:	4b13      	ldr	r3, [pc, #76]	; (8005874 <HAL_RCC_OscConfig+0x2bc>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a12      	ldr	r2, [pc, #72]	; (8005874 <HAL_RCC_OscConfig+0x2bc>)
 800582a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800582e:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005830:	4b10      	ldr	r3, [pc, #64]	; (8005874 <HAL_RCC_OscConfig+0x2bc>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005838:	2b00      	cmp	r3, #0
 800583a:	d123      	bne.n	8005884 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800583c:	4b0d      	ldr	r3, [pc, #52]	; (8005874 <HAL_RCC_OscConfig+0x2bc>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a0c      	ldr	r2, [pc, #48]	; (8005874 <HAL_RCC_OscConfig+0x2bc>)
 8005842:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005846:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005848:	f7fc f9bc 	bl	8001bc4 <HAL_GetTick>
 800584c:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800584e:	e013      	b.n	8005878 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005850:	f7fc f9b8 	bl	8001bc4 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	2b02      	cmp	r3, #2
 800585c:	d90c      	bls.n	8005878 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e107      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
 8005862:	bf00      	nop
 8005864:	40023800 	.word	0x40023800
 8005868:	40023802 	.word	0x40023802
 800586c:	42470000 	.word	0x42470000
 8005870:	42470e80 	.word	0x42470e80
 8005874:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005878:	4b80      	ldr	r3, [pc, #512]	; (8005a7c <HAL_RCC_OscConfig+0x4c4>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0e5      	beq.n	8005850 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	689a      	ldr	r2, [r3, #8]
 8005888:	4b7d      	ldr	r3, [pc, #500]	; (8005a80 <HAL_RCC_OscConfig+0x4c8>)
 800588a:	b2d2      	uxtb	r2, r2
 800588c:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d015      	beq.n	80058c2 <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005896:	f7fc f995 	bl	8001bc4 <HAL_GetTick>
 800589a:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800589c:	e00a      	b.n	80058b4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800589e:	f7fc f991 	bl	8001bc4 <HAL_GetTick>
 80058a2:	4602      	mov	r2, r0
 80058a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058a6:	1ad3      	subs	r3, r2, r3
 80058a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d901      	bls.n	80058b4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80058b0:	2303      	movs	r3, #3
 80058b2:	e0de      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058b4:	4b73      	ldr	r3, [pc, #460]	; (8005a84 <HAL_RCC_OscConfig+0x4cc>)
 80058b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058b8:	f003 0302 	and.w	r3, r3, #2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d0ee      	beq.n	800589e <HAL_RCC_OscConfig+0x2e6>
 80058c0:	e014      	b.n	80058ec <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058c2:	f7fc f97f 	bl	8001bc4 <HAL_GetTick>
 80058c6:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058c8:	e00a      	b.n	80058e0 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058ca:	f7fc f97b 	bl	8001bc4 <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80058d8:	4293      	cmp	r3, r2
 80058da:	d901      	bls.n	80058e0 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 80058dc:	2303      	movs	r3, #3
 80058de:	e0c8      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058e0:	4b68      	ldr	r3, [pc, #416]	; (8005a84 <HAL_RCC_OscConfig+0x4cc>)
 80058e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058e4:	f003 0302 	and.w	r3, r3, #2
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1ee      	bne.n	80058ca <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058ec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d105      	bne.n	8005900 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058f4:	4b63      	ldr	r3, [pc, #396]	; (8005a84 <HAL_RCC_OscConfig+0x4cc>)
 80058f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f8:	4a62      	ldr	r2, [pc, #392]	; (8005a84 <HAL_RCC_OscConfig+0x4cc>)
 80058fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	2b00      	cmp	r3, #0
 8005906:	f000 80b3 	beq.w	8005a70 <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800590a:	4b5e      	ldr	r3, [pc, #376]	; (8005a84 <HAL_RCC_OscConfig+0x4cc>)
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f003 030c 	and.w	r3, r3, #12
 8005912:	2b08      	cmp	r3, #8
 8005914:	d07d      	beq.n	8005a12 <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	2b02      	cmp	r3, #2
 800591c:	d162      	bne.n	80059e4 <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800591e:	4b5a      	ldr	r3, [pc, #360]	; (8005a88 <HAL_RCC_OscConfig+0x4d0>)
 8005920:	2200      	movs	r2, #0
 8005922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005924:	f7fc f94e 	bl	8001bc4 <HAL_GetTick>
 8005928:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800592a:	e008      	b.n	800593e <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800592c:	f7fc f94a 	bl	8001bc4 <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	2b64      	cmp	r3, #100	; 0x64
 8005938:	d901      	bls.n	800593e <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e099      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800593e:	4b51      	ldr	r3, [pc, #324]	; (8005a84 <HAL_RCC_OscConfig+0x4cc>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1f0      	bne.n	800592c <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	69da      	ldr	r2, [r3, #28]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a1b      	ldr	r3, [r3, #32]
 8005952:	431a      	orrs	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005958:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800595c:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800595e:	6939      	ldr	r1, [r7, #16]
 8005960:	fa91 f1a1 	rbit	r1, r1
 8005964:	60f9      	str	r1, [r7, #12]
  return result;
 8005966:	68f9      	ldr	r1, [r7, #12]
 8005968:	fab1 f181 	clz	r1, r1
 800596c:	b2c9      	uxtb	r1, r1
 800596e:	408b      	lsls	r3, r1
 8005970:	431a      	orrs	r2, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005976:	085b      	lsrs	r3, r3, #1
 8005978:	3b01      	subs	r3, #1
 800597a:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 800597e:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005980:	69b9      	ldr	r1, [r7, #24]
 8005982:	fa91 f1a1 	rbit	r1, r1
 8005986:	6179      	str	r1, [r7, #20]
  return result;
 8005988:	6979      	ldr	r1, [r7, #20]
 800598a:	fab1 f181 	clz	r1, r1
 800598e:	b2c9      	uxtb	r1, r1
 8005990:	408b      	lsls	r3, r1
 8005992:	431a      	orrs	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005998:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800599c:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800599e:	6a39      	ldr	r1, [r7, #32]
 80059a0:	fa91 f1a1 	rbit	r1, r1
 80059a4:	61f9      	str	r1, [r7, #28]
  return result;
 80059a6:	69f9      	ldr	r1, [r7, #28]
 80059a8:	fab1 f181 	clz	r1, r1
 80059ac:	b2c9      	uxtb	r1, r1
 80059ae:	408b      	lsls	r3, r1
 80059b0:	4934      	ldr	r1, [pc, #208]	; (8005a84 <HAL_RCC_OscConfig+0x4cc>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059b6:	4b34      	ldr	r3, [pc, #208]	; (8005a88 <HAL_RCC_OscConfig+0x4d0>)
 80059b8:	2201      	movs	r2, #1
 80059ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059bc:	f7fc f902 	bl	8001bc4 <HAL_GetTick>
 80059c0:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059c2:	e008      	b.n	80059d6 <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059c4:	f7fc f8fe 	bl	8001bc4 <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	2b64      	cmp	r3, #100	; 0x64
 80059d0:	d901      	bls.n	80059d6 <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e04d      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059d6:	4b2b      	ldr	r3, [pc, #172]	; (8005a84 <HAL_RCC_OscConfig+0x4cc>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0f0      	beq.n	80059c4 <HAL_RCC_OscConfig+0x40c>
 80059e2:	e045      	b.n	8005a70 <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059e4:	4b28      	ldr	r3, [pc, #160]	; (8005a88 <HAL_RCC_OscConfig+0x4d0>)
 80059e6:	2200      	movs	r2, #0
 80059e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059ea:	f7fc f8eb 	bl	8001bc4 <HAL_GetTick>
 80059ee:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059f0:	e008      	b.n	8005a04 <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059f2:	f7fc f8e7 	bl	8001bc4 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	2b64      	cmp	r3, #100	; 0x64
 80059fe:	d901      	bls.n	8005a04 <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e036      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a04:	4b1f      	ldr	r3, [pc, #124]	; (8005a84 <HAL_RCC_OscConfig+0x4cc>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1f0      	bne.n	80059f2 <HAL_RCC_OscConfig+0x43a>
 8005a10:	e02e      	b.n	8005a70 <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d101      	bne.n	8005a1e <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e029      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8005a1e:	4b19      	ldr	r3, [pc, #100]	; (8005a84 <HAL_RCC_OscConfig+0x4cc>)
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a26:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	69db      	ldr	r3, [r3, #28]
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d11c      	bne.n	8005a6c <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a34:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d115      	bne.n	8005a6c <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a42:	099b      	lsrs	r3, r3, #6
 8005a44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d10d      	bne.n	8005a6c <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d106      	bne.n	8005a6c <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a60:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d001      	beq.n	8005a70 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e000      	b.n	8005a72 <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3740      	adds	r7, #64	; 0x40
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	40007000 	.word	0x40007000
 8005a80:	40023870 	.word	0x40023870
 8005a84:	40023800 	.word	0x40023800
 8005a88:	42470060 	.word	0x42470060

08005a8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b086      	sub	sp, #24
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d101      	bne.n	8005aa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e0d2      	b.n	8005c46 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005aa0:	4b6b      	ldr	r3, [pc, #428]	; (8005c50 <HAL_RCC_ClockConfig+0x1c4>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 030f 	and.w	r3, r3, #15
 8005aa8:	683a      	ldr	r2, [r7, #0]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d90c      	bls.n	8005ac8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aae:	4b68      	ldr	r3, [pc, #416]	; (8005c50 <HAL_RCC_ClockConfig+0x1c4>)
 8005ab0:	683a      	ldr	r2, [r7, #0]
 8005ab2:	b2d2      	uxtb	r2, r2
 8005ab4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ab6:	4b66      	ldr	r3, [pc, #408]	; (8005c50 <HAL_RCC_ClockConfig+0x1c4>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 030f 	and.w	r3, r3, #15
 8005abe:	683a      	ldr	r2, [r7, #0]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d001      	beq.n	8005ac8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e0be      	b.n	8005c46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d020      	beq.n	8005b16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 0304 	and.w	r3, r3, #4
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d005      	beq.n	8005aec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ae0:	4b5c      	ldr	r3, [pc, #368]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	4a5b      	ldr	r2, [pc, #364]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005ae6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005aea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0308 	and.w	r3, r3, #8
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d005      	beq.n	8005b04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8005af8:	4b56      	ldr	r3, [pc, #344]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	4a55      	ldr	r2, [pc, #340]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005afe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005b02:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b04:	4b53      	ldr	r3, [pc, #332]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	4950      	ldr	r1, [pc, #320]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b12:	4313      	orrs	r3, r2
 8005b14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0301 	and.w	r3, r3, #1
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d040      	beq.n	8005ba4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d107      	bne.n	8005b3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b2a:	4b4a      	ldr	r3, [pc, #296]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d115      	bne.n	8005b62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e085      	b.n	8005c46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d107      	bne.n	8005b52 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b42:	4b44      	ldr	r3, [pc, #272]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d109      	bne.n	8005b62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e079      	b.n	8005c46 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b52:	4b40      	ldr	r3, [pc, #256]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0302 	and.w	r3, r3, #2
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d101      	bne.n	8005b62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e071      	b.n	8005c46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b62:	4b3c      	ldr	r3, [pc, #240]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	f023 0203 	bic.w	r2, r3, #3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	4939      	ldr	r1, [pc, #228]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b70:	4313      	orrs	r3, r2
 8005b72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b74:	f7fc f826 	bl	8001bc4 <HAL_GetTick>
 8005b78:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b7a:	e00a      	b.n	8005b92 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b7c:	f7fc f822 	bl	8001bc4 <HAL_GetTick>
 8005b80:	4602      	mov	r2, r0
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	1ad3      	subs	r3, r2, r3
 8005b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d901      	bls.n	8005b92 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e059      	b.n	8005c46 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b92:	4b30      	ldr	r3, [pc, #192]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 020c 	and.w	r2, r3, #12
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d1eb      	bne.n	8005b7c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ba4:	4b2a      	ldr	r3, [pc, #168]	; (8005c50 <HAL_RCC_ClockConfig+0x1c4>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 030f 	and.w	r3, r3, #15
 8005bac:	683a      	ldr	r2, [r7, #0]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d20c      	bcs.n	8005bcc <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bb2:	4b27      	ldr	r3, [pc, #156]	; (8005c50 <HAL_RCC_ClockConfig+0x1c4>)
 8005bb4:	683a      	ldr	r2, [r7, #0]
 8005bb6:	b2d2      	uxtb	r2, r2
 8005bb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bba:	4b25      	ldr	r3, [pc, #148]	; (8005c50 <HAL_RCC_ClockConfig+0x1c4>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 030f 	and.w	r3, r3, #15
 8005bc2:	683a      	ldr	r2, [r7, #0]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d001      	beq.n	8005bcc <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e03c      	b.n	8005c46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0304 	and.w	r3, r3, #4
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d008      	beq.n	8005bea <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bd8:	4b1e      	ldr	r3, [pc, #120]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	491b      	ldr	r1, [pc, #108]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 0308 	and.w	r3, r3, #8
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d009      	beq.n	8005c0a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bf6:	4b17      	ldr	r3, [pc, #92]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	00db      	lsls	r3, r3, #3
 8005c04:	4913      	ldr	r1, [pc, #76]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005c06:	4313      	orrs	r3, r2
 8005c08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005c0a:	f000 f82b 	bl	8005c64 <HAL_RCC_GetSysClockFreq>
 8005c0e:	4601      	mov	r1, r0
 8005c10:	4b10      	ldr	r3, [pc, #64]	; (8005c54 <HAL_RCC_ClockConfig+0x1c8>)
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c18:	22f0      	movs	r2, #240	; 0xf0
 8005c1a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c1c:	693a      	ldr	r2, [r7, #16]
 8005c1e:	fa92 f2a2 	rbit	r2, r2
 8005c22:	60fa      	str	r2, [r7, #12]
  return result;
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	fab2 f282 	clz	r2, r2
 8005c2a:	b2d2      	uxtb	r2, r2
 8005c2c:	40d3      	lsrs	r3, r2
 8005c2e:	4a0a      	ldr	r2, [pc, #40]	; (8005c58 <HAL_RCC_ClockConfig+0x1cc>)
 8005c30:	5cd3      	ldrb	r3, [r2, r3]
 8005c32:	fa21 f303 	lsr.w	r3, r1, r3
 8005c36:	4a09      	ldr	r2, [pc, #36]	; (8005c5c <HAL_RCC_ClockConfig+0x1d0>)
 8005c38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005c3a:	4b09      	ldr	r3, [pc, #36]	; (8005c60 <HAL_RCC_ClockConfig+0x1d4>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7fb ff7e 	bl	8001b40 <HAL_InitTick>

  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3718      	adds	r7, #24
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	40023c00 	.word	0x40023c00
 8005c54:	40023800 	.word	0x40023800
 8005c58:	08013d68 	.word	0x08013d68
 8005c5c:	20000004 	.word	0x20000004
 8005c60:	20000008 	.word	0x20000008

08005c64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	607b      	str	r3, [r7, #4]
 8005c6e:	2300      	movs	r3, #0
 8005c70:	60fb      	str	r3, [r7, #12]
 8005c72:	2300      	movs	r3, #0
 8005c74:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005c76:	2300      	movs	r3, #0
 8005c78:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c7a:	4b63      	ldr	r3, [pc, #396]	; (8005e08 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f003 030c 	and.w	r3, r3, #12
 8005c82:	2b04      	cmp	r3, #4
 8005c84:	d007      	beq.n	8005c96 <HAL_RCC_GetSysClockFreq+0x32>
 8005c86:	2b08      	cmp	r3, #8
 8005c88:	d008      	beq.n	8005c9c <HAL_RCC_GetSysClockFreq+0x38>
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f040 80b4 	bne.w	8005df8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c90:	4b5e      	ldr	r3, [pc, #376]	; (8005e0c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005c92:	60bb      	str	r3, [r7, #8]
       break;
 8005c94:	e0b3      	b.n	8005dfe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c96:	4b5e      	ldr	r3, [pc, #376]	; (8005e10 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005c98:	60bb      	str	r3, [r7, #8]
      break;
 8005c9a:	e0b0      	b.n	8005dfe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c9c:	4b5a      	ldr	r3, [pc, #360]	; (8005e08 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ca4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ca6:	4b58      	ldr	r3, [pc, #352]	; (8005e08 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d04a      	beq.n	8005d48 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cb2:	4b55      	ldr	r3, [pc, #340]	; (8005e08 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	099b      	lsrs	r3, r3, #6
 8005cb8:	f04f 0400 	mov.w	r4, #0
 8005cbc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005cc0:	f04f 0200 	mov.w	r2, #0
 8005cc4:	ea03 0501 	and.w	r5, r3, r1
 8005cc8:	ea04 0602 	and.w	r6, r4, r2
 8005ccc:	4629      	mov	r1, r5
 8005cce:	4632      	mov	r2, r6
 8005cd0:	f04f 0300 	mov.w	r3, #0
 8005cd4:	f04f 0400 	mov.w	r4, #0
 8005cd8:	0154      	lsls	r4, r2, #5
 8005cda:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005cde:	014b      	lsls	r3, r1, #5
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	4622      	mov	r2, r4
 8005ce4:	1b49      	subs	r1, r1, r5
 8005ce6:	eb62 0206 	sbc.w	r2, r2, r6
 8005cea:	f04f 0300 	mov.w	r3, #0
 8005cee:	f04f 0400 	mov.w	r4, #0
 8005cf2:	0194      	lsls	r4, r2, #6
 8005cf4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005cf8:	018b      	lsls	r3, r1, #6
 8005cfa:	1a5b      	subs	r3, r3, r1
 8005cfc:	eb64 0402 	sbc.w	r4, r4, r2
 8005d00:	f04f 0100 	mov.w	r1, #0
 8005d04:	f04f 0200 	mov.w	r2, #0
 8005d08:	00e2      	lsls	r2, r4, #3
 8005d0a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005d0e:	00d9      	lsls	r1, r3, #3
 8005d10:	460b      	mov	r3, r1
 8005d12:	4614      	mov	r4, r2
 8005d14:	195b      	adds	r3, r3, r5
 8005d16:	eb44 0406 	adc.w	r4, r4, r6
 8005d1a:	f04f 0100 	mov.w	r1, #0
 8005d1e:	f04f 0200 	mov.w	r2, #0
 8005d22:	0262      	lsls	r2, r4, #9
 8005d24:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005d28:	0259      	lsls	r1, r3, #9
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	4614      	mov	r4, r2
 8005d2e:	4618      	mov	r0, r3
 8005d30:	4621      	mov	r1, r4
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f04f 0400 	mov.w	r4, #0
 8005d38:	461a      	mov	r2, r3
 8005d3a:	4623      	mov	r3, r4
 8005d3c:	f7fa fa4a 	bl	80001d4 <__aeabi_uldivmod>
 8005d40:	4603      	mov	r3, r0
 8005d42:	460c      	mov	r4, r1
 8005d44:	60fb      	str	r3, [r7, #12]
 8005d46:	e049      	b.n	8005ddc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d48:	4b2f      	ldr	r3, [pc, #188]	; (8005e08 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	099b      	lsrs	r3, r3, #6
 8005d4e:	f04f 0400 	mov.w	r4, #0
 8005d52:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005d56:	f04f 0200 	mov.w	r2, #0
 8005d5a:	ea03 0501 	and.w	r5, r3, r1
 8005d5e:	ea04 0602 	and.w	r6, r4, r2
 8005d62:	4629      	mov	r1, r5
 8005d64:	4632      	mov	r2, r6
 8005d66:	f04f 0300 	mov.w	r3, #0
 8005d6a:	f04f 0400 	mov.w	r4, #0
 8005d6e:	0154      	lsls	r4, r2, #5
 8005d70:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005d74:	014b      	lsls	r3, r1, #5
 8005d76:	4619      	mov	r1, r3
 8005d78:	4622      	mov	r2, r4
 8005d7a:	1b49      	subs	r1, r1, r5
 8005d7c:	eb62 0206 	sbc.w	r2, r2, r6
 8005d80:	f04f 0300 	mov.w	r3, #0
 8005d84:	f04f 0400 	mov.w	r4, #0
 8005d88:	0194      	lsls	r4, r2, #6
 8005d8a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005d8e:	018b      	lsls	r3, r1, #6
 8005d90:	1a5b      	subs	r3, r3, r1
 8005d92:	eb64 0402 	sbc.w	r4, r4, r2
 8005d96:	f04f 0100 	mov.w	r1, #0
 8005d9a:	f04f 0200 	mov.w	r2, #0
 8005d9e:	00e2      	lsls	r2, r4, #3
 8005da0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005da4:	00d9      	lsls	r1, r3, #3
 8005da6:	460b      	mov	r3, r1
 8005da8:	4614      	mov	r4, r2
 8005daa:	195b      	adds	r3, r3, r5
 8005dac:	eb44 0406 	adc.w	r4, r4, r6
 8005db0:	f04f 0100 	mov.w	r1, #0
 8005db4:	f04f 0200 	mov.w	r2, #0
 8005db8:	02a2      	lsls	r2, r4, #10
 8005dba:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005dbe:	0299      	lsls	r1, r3, #10
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	4614      	mov	r4, r2
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	4621      	mov	r1, r4
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f04f 0400 	mov.w	r4, #0
 8005dce:	461a      	mov	r2, r3
 8005dd0:	4623      	mov	r3, r4
 8005dd2:	f7fa f9ff 	bl	80001d4 <__aeabi_uldivmod>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	460c      	mov	r4, r1
 8005dda:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ddc:	4b0a      	ldr	r3, [pc, #40]	; (8005e08 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	0c1b      	lsrs	r3, r3, #16
 8005de2:	f003 0303 	and.w	r3, r3, #3
 8005de6:	3301      	adds	r3, #1
 8005de8:	005b      	lsls	r3, r3, #1
 8005dea:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005df4:	60bb      	str	r3, [r7, #8]
      break;
 8005df6:	e002      	b.n	8005dfe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005df8:	4b04      	ldr	r3, [pc, #16]	; (8005e0c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005dfa:	60bb      	str	r3, [r7, #8]
      break;
 8005dfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005dfe:	68bb      	ldr	r3, [r7, #8]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e08:	40023800 	.word	0x40023800
 8005e0c:	00f42400 	.word	0x00f42400
 8005e10:	007a1200 	.word	0x007a1200

08005e14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e14:	b480      	push	{r7}
 8005e16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e18:	4b02      	ldr	r3, [pc, #8]	; (8005e24 <HAL_RCC_GetHCLKFreq+0x10>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bc80      	pop	{r7}
 8005e22:	4770      	bx	lr
 8005e24:	20000004 	.word	0x20000004

08005e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b082      	sub	sp, #8
 8005e2c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8005e2e:	f7ff fff1 	bl	8005e14 <HAL_RCC_GetHCLKFreq>
 8005e32:	4601      	mov	r1, r0
 8005e34:	4b0b      	ldr	r3, [pc, #44]	; (8005e64 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005e3c:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8005e40:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	fa92 f2a2 	rbit	r2, r2
 8005e48:	603a      	str	r2, [r7, #0]
  return result;
 8005e4a:	683a      	ldr	r2, [r7, #0]
 8005e4c:	fab2 f282 	clz	r2, r2
 8005e50:	b2d2      	uxtb	r2, r2
 8005e52:	40d3      	lsrs	r3, r2
 8005e54:	4a04      	ldr	r2, [pc, #16]	; (8005e68 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005e56:	5cd3      	ldrb	r3, [r2, r3]
 8005e58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3708      	adds	r7, #8
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	40023800 	.word	0x40023800
 8005e68:	08013d78 	.word	0x08013d78

08005e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8005e72:	f7ff ffcf 	bl	8005e14 <HAL_RCC_GetHCLKFreq>
 8005e76:	4601      	mov	r1, r0
 8005e78:	4b0b      	ldr	r3, [pc, #44]	; (8005ea8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005e80:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8005e84:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	fa92 f2a2 	rbit	r2, r2
 8005e8c:	603a      	str	r2, [r7, #0]
  return result;
 8005e8e:	683a      	ldr	r2, [r7, #0]
 8005e90:	fab2 f282 	clz	r2, r2
 8005e94:	b2d2      	uxtb	r2, r2
 8005e96:	40d3      	lsrs	r3, r2
 8005e98:	4a04      	ldr	r2, [pc, #16]	; (8005eac <HAL_RCC_GetPCLK2Freq+0x40>)
 8005e9a:	5cd3      	ldrb	r3, [r2, r3]
 8005e9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	40023800 	.word	0x40023800
 8005eac:	08013d78 	.word	0x08013d78

08005eb0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b082      	sub	sp, #8
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d101      	bne.n	8005ec2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e022      	b.n	8005f08 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d105      	bne.n	8005eda <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f7fb f97d 	bl	80011d4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2203      	movs	r2, #3
 8005ede:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 f814 	bl	8005f10 <HAL_SD_InitCard>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d001      	beq.n	8005ef2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e00a      	b.n	8005f08 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005f06:	2300      	movs	r3, #0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3708      	adds	r7, #8
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005f10:	b5b0      	push	{r4, r5, r7, lr}
 8005f12:	b08e      	sub	sp, #56	; 0x38
 8005f14:	af04      	add	r7, sp, #16
 8005f16:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005f20:	2300      	movs	r3, #0
 8005f22:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005f24:	2300      	movs	r3, #0
 8005f26:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005f2c:	2376      	movs	r3, #118	; 0x76
 8005f2e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681d      	ldr	r5, [r3, #0]
 8005f34:	466c      	mov	r4, sp
 8005f36:	f107 0314 	add.w	r3, r7, #20
 8005f3a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005f3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005f42:	f107 0308 	add.w	r3, r7, #8
 8005f46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f48:	4628      	mov	r0, r5
 8005f4a:	f002 f8f5 	bl	8008138 <SDIO_Init>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8005f54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d001      	beq.n	8005f60 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e031      	b.n	8005fc4 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005f60:	4b1a      	ldr	r3, [pc, #104]	; (8005fcc <HAL_SD_InitCard+0xbc>)
 8005f62:	2200      	movs	r2, #0
 8005f64:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f002 f92a 	bl	80081c4 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005f70:	4b16      	ldr	r3, [pc, #88]	; (8005fcc <HAL_SD_InitCard+0xbc>)
 8005f72:	2201      	movs	r2, #1
 8005f74:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f001 f8f0 	bl	800715c <SD_PowerON>
 8005f7c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f7e:	6a3b      	ldr	r3, [r7, #32]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d00b      	beq.n	8005f9c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	431a      	orrs	r2, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e013      	b.n	8005fc4 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f001 f80f 	bl	8006fc0 <SD_InitCard>
 8005fa2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00b      	beq.n	8005fc2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fb6:	6a3b      	ldr	r3, [r7, #32]
 8005fb8:	431a      	orrs	r2, r3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e000      	b.n	8005fc4 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3728      	adds	r7, #40	; 0x28
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bdb0      	pop	{r4, r5, r7, pc}
 8005fcc:	422580a0 	.word	0x422580a0

08005fd0 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b092      	sub	sp, #72	; 0x48
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
 8005fdc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005fde:	f7fb fdf1 	bl	8001bc4 <HAL_GetTick>
 8005fe2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d107      	bne.n	8006002 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e1d9      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b01      	cmp	r3, #1
 800600c:	f040 81cc 	bne.w	80063a8 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006016:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	441a      	add	r2, r3
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006020:	429a      	cmp	r2, r3
 8006022:	d907      	bls.n	8006034 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006028:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e1c0      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2203      	movs	r2, #3
 8006038:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2200      	movs	r2, #0
 8006042:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006048:	2b01      	cmp	r3, #1
 800604a:	d002      	beq.n	8006052 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800604c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800604e:	025b      	lsls	r3, r3, #9
 8006050:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f44f 7100 	mov.w	r1, #512	; 0x200
 800605a:	4618      	mov	r0, r3
 800605c:	f002 f940 	bl	80082e0 <SDMMC_CmdBlockLength>
 8006060:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8006062:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00f      	beq.n	8006088 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a9b      	ldr	r2, [pc, #620]	; (80062dc <HAL_SD_ReadBlocks+0x30c>)
 800606e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006074:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006076:	431a      	orrs	r2, r3
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e196      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006088:	f04f 33ff 	mov.w	r3, #4294967295
 800608c:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	025b      	lsls	r3, r3, #9
 8006092:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006094:	2390      	movs	r3, #144	; 0x90
 8006096:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006098:	2302      	movs	r3, #2
 800609a:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800609c:	2300      	movs	r3, #0
 800609e:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80060a0:	2301      	movs	r3, #1
 80060a2:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f107 0214 	add.w	r2, r7, #20
 80060ac:	4611      	mov	r1, r2
 80060ae:	4618      	mov	r0, r3
 80060b0:	f002 f8eb 	bl	800828a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d90a      	bls.n	80060d0 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2202      	movs	r2, #2
 80060be:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80060c6:	4618      	mov	r0, r3
 80060c8:	f002 f94e 	bl	8008368 <SDMMC_CmdReadMultiBlock>
 80060cc:	6478      	str	r0, [r7, #68]	; 0x44
 80060ce:	e009      	b.n	80060e4 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2201      	movs	r2, #1
 80060d4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80060dc:	4618      	mov	r0, r3
 80060de:	f002 f921 	bl	8008324 <SDMMC_CmdReadSingleBlock>
 80060e2:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80060e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d012      	beq.n	8006110 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a7b      	ldr	r2, [pc, #492]	; (80062dc <HAL_SD_ReadBlocks+0x30c>)
 80060f0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060f8:	431a      	orrs	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2201      	movs	r2, #1
 8006102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2200      	movs	r2, #0
 800610a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e152      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006114:	e061      	b.n	80061da <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800611c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d03c      	beq.n	800619e <HAL_SD_ReadBlocks+0x1ce>
 8006124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006126:	2b00      	cmp	r3, #0
 8006128:	d039      	beq.n	800619e <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800612a:	2300      	movs	r3, #0
 800612c:	643b      	str	r3, [r7, #64]	; 0x40
 800612e:	e033      	b.n	8006198 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4618      	mov	r0, r3
 8006136:	f002 f829 	bl	800818c <SDIO_ReadFIFO>
 800613a:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800613c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800613e:	b2da      	uxtb	r2, r3
 8006140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006142:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006146:	3301      	adds	r3, #1
 8006148:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800614a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800614c:	3b01      	subs	r3, #1
 800614e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006152:	0a1b      	lsrs	r3, r3, #8
 8006154:	b2da      	uxtb	r2, r3
 8006156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006158:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800615a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800615c:	3301      	adds	r3, #1
 800615e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006160:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006162:	3b01      	subs	r3, #1
 8006164:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006168:	0c1b      	lsrs	r3, r3, #16
 800616a:	b2da      	uxtb	r2, r3
 800616c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800616e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006172:	3301      	adds	r3, #1
 8006174:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006176:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006178:	3b01      	subs	r3, #1
 800617a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800617c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800617e:	0e1b      	lsrs	r3, r3, #24
 8006180:	b2da      	uxtb	r2, r3
 8006182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006184:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006188:	3301      	adds	r3, #1
 800618a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800618c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800618e:	3b01      	subs	r3, #1
 8006190:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8006192:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006194:	3301      	adds	r3, #1
 8006196:	643b      	str	r3, [r7, #64]	; 0x40
 8006198:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800619a:	2b07      	cmp	r3, #7
 800619c:	d9c8      	bls.n	8006130 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800619e:	f7fb fd11 	bl	8001bc4 <HAL_GetTick>
 80061a2:	4602      	mov	r2, r0
 80061a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061a6:	1ad3      	subs	r3, r2, r3
 80061a8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d902      	bls.n	80061b4 <HAL_SD_ReadBlocks+0x1e4>
 80061ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d112      	bne.n	80061da <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a48      	ldr	r2, [pc, #288]	; (80062dc <HAL_SD_ReadBlocks+0x30c>)
 80061ba:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e0ed      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061e0:	f240 332a 	movw	r3, #810	; 0x32a
 80061e4:	4013      	ands	r3, r2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d095      	beq.n	8006116 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d022      	beq.n	800623e <HAL_SD_ReadBlocks+0x26e>
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d91f      	bls.n	800623e <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006202:	2b03      	cmp	r3, #3
 8006204:	d01b      	beq.n	800623e <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4618      	mov	r0, r3
 800620c:	f002 f912 	bl	8008434 <SDMMC_CmdStopTransfer>
 8006210:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006212:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006214:	2b00      	cmp	r3, #0
 8006216:	d012      	beq.n	800623e <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a2f      	ldr	r2, [pc, #188]	; (80062dc <HAL_SD_ReadBlocks+0x30c>)
 800621e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006224:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006226:	431a      	orrs	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e0bb      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006244:	f003 0308 	and.w	r3, r3, #8
 8006248:	2b00      	cmp	r3, #0
 800624a:	d012      	beq.n	8006272 <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a22      	ldr	r2, [pc, #136]	; (80062dc <HAL_SD_ReadBlocks+0x30c>)
 8006252:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006258:	f043 0208 	orr.w	r2, r3, #8
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e0a1      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006278:	f003 0302 	and.w	r3, r3, #2
 800627c:	2b00      	cmp	r3, #0
 800627e:	d012      	beq.n	80062a6 <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a15      	ldr	r2, [pc, #84]	; (80062dc <HAL_SD_ReadBlocks+0x30c>)
 8006286:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628c:	f043 0202 	orr.w	r2, r3, #2
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e087      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ac:	f003 0320 	and.w	r3, r3, #32
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d064      	beq.n	800637e <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a08      	ldr	r2, [pc, #32]	; (80062dc <HAL_SD_ReadBlocks+0x30c>)
 80062ba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c0:	f043 0220 	orr.w	r2, r3, #32
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e06d      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
 80062da:	bf00      	nop
 80062dc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4618      	mov	r0, r3
 80062e6:	f001 ff51 	bl	800818c <SDIO_ReadFIFO>
 80062ea:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80062ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ee:	b2da      	uxtb	r2, r3
 80062f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80062f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f6:	3301      	adds	r3, #1
 80062f8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80062fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062fc:	3b01      	subs	r3, #1
 80062fe:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006302:	0a1b      	lsrs	r3, r3, #8
 8006304:	b2da      	uxtb	r2, r3
 8006306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006308:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800630a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800630c:	3301      	adds	r3, #1
 800630e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006310:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006312:	3b01      	subs	r3, #1
 8006314:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006318:	0c1b      	lsrs	r3, r3, #16
 800631a:	b2da      	uxtb	r2, r3
 800631c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800631e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006322:	3301      	adds	r3, #1
 8006324:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006326:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006328:	3b01      	subs	r3, #1
 800632a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800632c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800632e:	0e1b      	lsrs	r3, r3, #24
 8006330:	b2da      	uxtb	r2, r3
 8006332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006334:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006338:	3301      	adds	r3, #1
 800633a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800633c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800633e:	3b01      	subs	r3, #1
 8006340:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006342:	f7fb fc3f 	bl	8001bc4 <HAL_GetTick>
 8006346:	4602      	mov	r2, r0
 8006348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800634e:	429a      	cmp	r2, r3
 8006350:	d902      	bls.n	8006358 <HAL_SD_ReadBlocks+0x388>
 8006352:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006354:	2b00      	cmp	r3, #0
 8006356:	d112      	bne.n	800637e <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a18      	ldr	r2, [pc, #96]	; (80063c0 <HAL_SD_ReadBlocks+0x3f0>)
 800635e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006364:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e01b      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006388:	2b00      	cmp	r3, #0
 800638a:	d002      	beq.n	8006392 <HAL_SD_ReadBlocks+0x3c2>
 800638c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800638e:	2b00      	cmp	r3, #0
 8006390:	d1a6      	bne.n	80062e0 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f240 523a 	movw	r2, #1338	; 0x53a
 800639a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80063a4:	2300      	movs	r3, #0
 80063a6:	e006      	b.n	80063b6 <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ac:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
  }
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3748      	adds	r7, #72	; 0x48
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	004005ff 	.word	0x004005ff

080063c4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b092      	sub	sp, #72	; 0x48
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	607a      	str	r2, [r7, #4]
 80063d0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80063d2:	f7fb fbf7 	bl	8001bc4 <HAL_GetTick>
 80063d6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d107      	bne.n	80063f6 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ea:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e184      	b.n	8006700 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b01      	cmp	r3, #1
 8006400:	f040 8177 	bne.w	80066f2 <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800640a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	441a      	add	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006414:	429a      	cmp	r2, r3
 8006416:	d907      	bls.n	8006428 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800641c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e16b      	b.n	8006700 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2203      	movs	r2, #3
 800642c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2200      	movs	r2, #0
 8006436:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800643c:	2b01      	cmp	r3, #1
 800643e:	d002      	beq.n	8006446 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8006440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006442:	025b      	lsls	r3, r3, #9
 8006444:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800644e:	4618      	mov	r0, r3
 8006450:	f001 ff46 	bl	80082e0 <SDMMC_CmdBlockLength>
 8006454:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8006456:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006458:	2b00      	cmp	r3, #0
 800645a:	d00f      	beq.n	800647c <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a9d      	ldr	r2, [pc, #628]	; (80066d8 <HAL_SD_WriteBlocks+0x314>)
 8006462:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006468:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800646a:	431a      	orrs	r2, r3
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e141      	b.n	8006700 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800647c:	f04f 33ff 	mov.w	r3, #4294967295
 8006480:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	025b      	lsls	r3, r3, #9
 8006486:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006488:	2390      	movs	r3, #144	; 0x90
 800648a:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800648c:	2300      	movs	r3, #0
 800648e:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006490:	2300      	movs	r3, #0
 8006492:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006494:	2301      	movs	r3, #1
 8006496:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f107 0218 	add.w	r2, r7, #24
 80064a0:	4611      	mov	r1, r2
 80064a2:	4618      	mov	r0, r3
 80064a4:	f001 fef1 	bl	800828a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d90a      	bls.n	80064c4 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2220      	movs	r2, #32
 80064b2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80064ba:	4618      	mov	r0, r3
 80064bc:	f001 ff98 	bl	80083f0 <SDMMC_CmdWriteMultiBlock>
 80064c0:	6478      	str	r0, [r7, #68]	; 0x44
 80064c2:	e009      	b.n	80064d8 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2210      	movs	r2, #16
 80064c8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80064d0:	4618      	mov	r0, r3
 80064d2:	f001 ff6b 	bl	80083ac <SDMMC_CmdWriteSingleBlock>
 80064d6:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80064d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d012      	beq.n	8006504 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a7d      	ldr	r2, [pc, #500]	; (80066d8 <HAL_SD_WriteBlocks+0x314>)
 80064e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064ec:	431a      	orrs	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e0fd      	b.n	8006700 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006508:	e065      	b.n	80065d6 <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006510:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d040      	beq.n	800659a <HAL_SD_WriteBlocks+0x1d6>
 8006518:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800651a:	2b00      	cmp	r3, #0
 800651c:	d03d      	beq.n	800659a <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800651e:	2300      	movs	r3, #0
 8006520:	643b      	str	r3, [r7, #64]	; 0x40
 8006522:	e037      	b.n	8006594 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8006524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800652a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800652c:	3301      	adds	r3, #1
 800652e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006530:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006532:	3b01      	subs	r3, #1
 8006534:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8006536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006538:	781b      	ldrb	r3, [r3, #0]
 800653a:	021a      	lsls	r2, r3, #8
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	4313      	orrs	r3, r2
 8006540:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006544:	3301      	adds	r3, #1
 8006546:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800654a:	3b01      	subs	r3, #1
 800654c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800654e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	041a      	lsls	r2, r3, #16
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	4313      	orrs	r3, r2
 8006558:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800655a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800655c:	3301      	adds	r3, #1
 800655e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006562:	3b01      	subs	r3, #1
 8006564:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8006566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006568:	781b      	ldrb	r3, [r3, #0]
 800656a:	061a      	lsls	r2, r3, #24
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	4313      	orrs	r3, r2
 8006570:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006574:	3301      	adds	r3, #1
 8006576:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800657a:	3b01      	subs	r3, #1
 800657c:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f107 0214 	add.w	r2, r7, #20
 8006586:	4611      	mov	r1, r2
 8006588:	4618      	mov	r0, r3
 800658a:	f001 fe0b 	bl	80081a4 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800658e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006590:	3301      	adds	r3, #1
 8006592:	643b      	str	r3, [r7, #64]	; 0x40
 8006594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006596:	2b07      	cmp	r3, #7
 8006598:	d9c4      	bls.n	8006524 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800659a:	f7fb fb13 	bl	8001bc4 <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d902      	bls.n	80065b0 <HAL_SD_WriteBlocks+0x1ec>
 80065aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d112      	bne.n	80065d6 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a48      	ldr	r2, [pc, #288]	; (80066d8 <HAL_SD_WriteBlocks+0x314>)
 80065b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065be:	431a      	orrs	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e094      	b.n	8006700 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065dc:	f240 331a 	movw	r3, #794	; 0x31a
 80065e0:	4013      	ands	r3, r2
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d091      	beq.n	800650a <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d022      	beq.n	800663a <HAL_SD_WriteBlocks+0x276>
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d91f      	bls.n	800663a <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065fe:	2b03      	cmp	r3, #3
 8006600:	d01b      	beq.n	800663a <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4618      	mov	r0, r3
 8006608:	f001 ff14 	bl	8008434 <SDMMC_CmdStopTransfer>
 800660c:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800660e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006610:	2b00      	cmp	r3, #0
 8006612:	d012      	beq.n	800663a <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a2f      	ldr	r2, [pc, #188]	; (80066d8 <HAL_SD_WriteBlocks+0x314>)
 800661a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006620:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006622:	431a      	orrs	r2, r3
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e062      	b.n	8006700 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006640:	f003 0308 	and.w	r3, r3, #8
 8006644:	2b00      	cmp	r3, #0
 8006646:	d012      	beq.n	800666e <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a22      	ldr	r2, [pc, #136]	; (80066d8 <HAL_SD_WriteBlocks+0x314>)
 800664e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006654:	f043 0208 	orr.w	r2, r3, #8
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2200      	movs	r2, #0
 8006668:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e048      	b.n	8006700 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006674:	f003 0302 	and.w	r3, r3, #2
 8006678:	2b00      	cmp	r3, #0
 800667a:	d012      	beq.n	80066a2 <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a15      	ldr	r2, [pc, #84]	; (80066d8 <HAL_SD_WriteBlocks+0x314>)
 8006682:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006688:	f043 0202 	orr.w	r2, r3, #2
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e02e      	b.n	8006700 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066a8:	f003 0310 	and.w	r3, r3, #16
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d015      	beq.n	80066dc <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a08      	ldr	r2, [pc, #32]	; (80066d8 <HAL_SD_WriteBlocks+0x314>)
 80066b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066bc:	f043 0210 	orr.w	r2, r3, #16
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e014      	b.n	8006700 <HAL_SD_WriteBlocks+0x33c>
 80066d6:	bf00      	nop
 80066d8:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f240 523a 	movw	r2, #1338	; 0x53a
 80066e4:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2201      	movs	r2, #1
 80066ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80066ee:	2300      	movs	r3, #0
 80066f0:	e006      	b.n	8006700 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066f6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
  }
}
 8006700:	4618      	mov	r0, r3
 8006702:	3748      	adds	r7, #72	; 0x48
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006714:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800671c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006720:	2b00      	cmp	r3, #0
 8006722:	d008      	beq.n	8006736 <HAL_SD_IRQHandler+0x2e>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f003 0308 	and.w	r3, r3, #8
 800672a:	2b00      	cmp	r3, #0
 800672c:	d003      	beq.n	8006736 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 ff2a 	bl	8007588 <SD_Read_IT>
 8006734:	e157      	b.n	80069e6 <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800673c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006740:	2b00      	cmp	r3, #0
 8006742:	f000 808f 	beq.w	8006864 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800674e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	6812      	ldr	r2, [r2, #0]
 800675a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800675e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8006762:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 0201 	bic.w	r2, r2, #1
 8006772:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f003 0308 	and.w	r3, r3, #8
 800677a:	2b00      	cmp	r3, #0
 800677c:	d039      	beq.n	80067f2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f003 0302 	and.w	r3, r3, #2
 8006784:	2b00      	cmp	r3, #0
 8006786:	d104      	bne.n	8006792 <HAL_SD_IRQHandler+0x8a>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f003 0320 	and.w	r3, r3, #32
 800678e:	2b00      	cmp	r3, #0
 8006790:	d011      	beq.n	80067b6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4618      	mov	r0, r3
 8006798:	f001 fe4c 	bl	8008434 <SDMMC_CmdStopTransfer>
 800679c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d008      	beq.n	80067b6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	431a      	orrs	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 f921 	bl	80069f8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f240 523a 	movw	r2, #1338	; 0x53a
 80067be:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f003 0301 	and.w	r3, r3, #1
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d104      	bne.n	80067e2 <HAL_SD_IRQHandler+0xda>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f003 0302 	and.w	r3, r3, #2
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d003      	beq.n	80067ea <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f003 fe30 	bl	800a448 <HAL_SD_RxCpltCallback>
 80067e8:	e0fd      	b.n	80069e6 <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f003 fe22 	bl	800a434 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80067f0:	e0f9      	b.n	80069e6 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f000 80f4 	beq.w	80069e6 <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f003 0320 	and.w	r3, r3, #32
 8006804:	2b00      	cmp	r3, #0
 8006806:	d011      	beq.n	800682c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4618      	mov	r0, r3
 800680e:	f001 fe11 	bl	8008434 <SDMMC_CmdStopTransfer>
 8006812:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d008      	beq.n	800682c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	431a      	orrs	r2, r3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 f8e6 	bl	80069f8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b00      	cmp	r3, #0
 8006834:	f040 80d7 	bne.w	80069e6 <HAL_SD_IRQHandler+0x2de>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f003 0302 	and.w	r3, r3, #2
 800683e:	2b00      	cmp	r3, #0
 8006840:	f040 80d1 	bne.w	80069e6 <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f022 0208 	bic.w	r2, r2, #8
 8006852:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f003 fde9 	bl	800a434 <HAL_SD_TxCpltCallback>
}
 8006862:	e0c0      	b.n	80069e6 <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800686a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800686e:	2b00      	cmp	r3, #0
 8006870:	d008      	beq.n	8006884 <HAL_SD_IRQHandler+0x17c>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f003 0308 	and.w	r3, r3, #8
 8006878:	2b00      	cmp	r3, #0
 800687a:	d003      	beq.n	8006884 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f000 fed4 	bl	800762a <SD_Write_IT>
 8006882:	e0b0      	b.n	80069e6 <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800688a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800688e:	2b00      	cmp	r3, #0
 8006890:	f000 80a9 	beq.w	80069e6 <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d005      	beq.n	80068ae <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068a6:	f043 0202 	orr.w	r2, r3, #2
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068b4:	f003 0308 	and.w	r3, r3, #8
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d005      	beq.n	80068c8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068c0:	f043 0208 	orr.w	r2, r3, #8
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068ce:	f003 0320 	and.w	r3, r3, #32
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d005      	beq.n	80068e2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068da:	f043 0220 	orr.w	r2, r3, #32
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068e8:	f003 0310 	and.w	r3, r3, #16
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d005      	beq.n	80068fc <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f4:	f043 0210 	orr.w	r2, r3, #16
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f240 723a 	movw	r2, #1850	; 0x73a
 8006904:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	6812      	ldr	r2, [r2, #0]
 8006910:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8006914:	f023 0302 	bic.w	r3, r3, #2
 8006918:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4618      	mov	r0, r3
 8006920:	f001 fd88 	bl	8008434 <SDMMC_CmdStopTransfer>
 8006924:	4602      	mov	r2, r0
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800692a:	431a      	orrs	r2, r3
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f003 0308 	and.w	r3, r3, #8
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00a      	beq.n	8006950 <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f000 f855 	bl	80069f8 <HAL_SD_ErrorCallback>
}
 800694e:	e04a      	b.n	80069e6 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006956:	2b00      	cmp	r3, #0
 8006958:	d045      	beq.n	80069e6 <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f003 0310 	and.w	r3, r3, #16
 8006960:	2b00      	cmp	r3, #0
 8006962:	d104      	bne.n	800696e <HAL_SD_IRQHandler+0x266>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f003 0320 	and.w	r3, r3, #32
 800696a:	2b00      	cmp	r3, #0
 800696c:	d011      	beq.n	8006992 <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006972:	4a1f      	ldr	r2, [pc, #124]	; (80069f0 <HAL_SD_IRQHandler+0x2e8>)
 8006974:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800697a:	4618      	mov	r0, r3
 800697c:	f7fb fed8 	bl	8002730 <HAL_DMA_Abort_IT>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d02f      	beq.n	80069e6 <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800698a:	4618      	mov	r0, r3
 800698c:	f000 faaa 	bl	8006ee4 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8006990:	e029      	b.n	80069e6 <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f003 0301 	and.w	r3, r3, #1
 8006998:	2b00      	cmp	r3, #0
 800699a:	d104      	bne.n	80069a6 <HAL_SD_IRQHandler+0x29e>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f003 0302 	and.w	r3, r3, #2
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d011      	beq.n	80069ca <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069aa:	4a12      	ldr	r2, [pc, #72]	; (80069f4 <HAL_SD_IRQHandler+0x2ec>)
 80069ac:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b2:	4618      	mov	r0, r3
 80069b4:	f7fb febc 	bl	8002730 <HAL_DMA_Abort_IT>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d013      	beq.n	80069e6 <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c2:	4618      	mov	r0, r3
 80069c4:	f000 fac5 	bl	8006f52 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80069c8:	e00d      	b.n	80069e6 <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f003 fd1e 	bl	800a420 <HAL_SD_AbortCallback>
}
 80069e4:	e7ff      	b.n	80069e6 <HAL_SD_IRQHandler+0x2de>
 80069e6:	bf00      	nop
 80069e8:	3710      	adds	r7, #16
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	08006ee5 	.word	0x08006ee5
 80069f4:	08006f53 	.word	0x08006f53

080069f8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b083      	sub	sp, #12
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8006a00:	bf00      	nop
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bc80      	pop	{r7}
 8006a08:	4770      	bx	lr
	...

08006a0c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a1a:	0f9b      	lsrs	r3, r3, #30
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a26:	0e9b      	lsrs	r3, r3, #26
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	b2da      	uxtb	r2, r3
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a38:	0e1b      	lsrs	r3, r3, #24
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	f003 0303 	and.w	r3, r3, #3
 8006a40:	b2da      	uxtb	r2, r3
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a4a:	0c1b      	lsrs	r3, r3, #16
 8006a4c:	b2da      	uxtb	r2, r3
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a56:	0a1b      	lsrs	r3, r3, #8
 8006a58:	b2da      	uxtb	r2, r3
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a62:	b2da      	uxtb	r2, r3
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a6c:	0d1b      	lsrs	r3, r3, #20
 8006a6e:	b29a      	uxth	r2, r3
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a78:	0c1b      	lsrs	r3, r3, #16
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	f003 030f 	and.w	r3, r3, #15
 8006a80:	b2da      	uxtb	r2, r3
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a8a:	0bdb      	lsrs	r3, r3, #15
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	f003 0301 	and.w	r3, r3, #1
 8006a92:	b2da      	uxtb	r2, r3
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a9c:	0b9b      	lsrs	r3, r3, #14
 8006a9e:	b2db      	uxtb	r3, r3
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	b2da      	uxtb	r2, r3
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006aae:	0b5b      	lsrs	r3, r3, #13
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	f003 0301 	and.w	r3, r3, #1
 8006ab6:	b2da      	uxtb	r2, r3
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ac0:	0b1b      	lsrs	r3, r3, #12
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	f003 0301 	and.w	r3, r3, #1
 8006ac8:	b2da      	uxtb	r2, r3
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d163      	bne.n	8006ba4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ae0:	009a      	lsls	r2, r3, #2
 8006ae2:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006ae6:	4013      	ands	r3, r2
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006aec:	0f92      	lsrs	r2, r2, #30
 8006aee:	431a      	orrs	r2, r3
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006af8:	0edb      	lsrs	r3, r3, #27
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	f003 0307 	and.w	r3, r3, #7
 8006b00:	b2da      	uxtb	r2, r3
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b0a:	0e1b      	lsrs	r3, r3, #24
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	f003 0307 	and.w	r3, r3, #7
 8006b12:	b2da      	uxtb	r2, r3
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b1c:	0d5b      	lsrs	r3, r3, #21
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	f003 0307 	and.w	r3, r3, #7
 8006b24:	b2da      	uxtb	r2, r3
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b2e:	0c9b      	lsrs	r3, r3, #18
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	f003 0307 	and.w	r3, r3, #7
 8006b36:	b2da      	uxtb	r2, r3
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b40:	0bdb      	lsrs	r3, r3, #15
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	f003 0307 	and.w	r3, r3, #7
 8006b48:	b2da      	uxtb	r2, r3
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	1c5a      	adds	r2, r3, #1
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	7e1b      	ldrb	r3, [r3, #24]
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	f003 0307 	and.w	r3, r3, #7
 8006b62:	3302      	adds	r3, #2
 8006b64:	2201      	movs	r2, #1
 8006b66:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006b6e:	fb02 f203 	mul.w	r2, r2, r3
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	7a1b      	ldrb	r3, [r3, #8]
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	f003 030f 	and.w	r3, r3, #15
 8006b80:	2201      	movs	r2, #1
 8006b82:	409a      	lsls	r2, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006b90:	0a52      	lsrs	r2, r2, #9
 8006b92:	fb02 f203 	mul.w	r2, r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ba0:	661a      	str	r2, [r3, #96]	; 0x60
 8006ba2:	e031      	b.n	8006c08 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d11d      	bne.n	8006be8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006bb0:	041b      	lsls	r3, r3, #16
 8006bb2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bba:	0c1b      	lsrs	r3, r3, #16
 8006bbc:	431a      	orrs	r2, r3
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	691b      	ldr	r3, [r3, #16]
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	029a      	lsls	r2, r3, #10
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bdc:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	661a      	str	r2, [r3, #96]	; 0x60
 8006be6:	e00f      	b.n	8006c08 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a58      	ldr	r2, [pc, #352]	; (8006d50 <HAL_SD_GetCardCSD+0x344>)
 8006bee:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bf4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	e09d      	b.n	8006d44 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c0c:	0b9b      	lsrs	r3, r3, #14
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	f003 0301 	and.w	r3, r3, #1
 8006c14:	b2da      	uxtb	r2, r3
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c1e:	09db      	lsrs	r3, r3, #7
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c26:	b2da      	uxtb	r2, r3
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c36:	b2da      	uxtb	r2, r3
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c40:	0fdb      	lsrs	r3, r3, #31
 8006c42:	b2da      	uxtb	r2, r3
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c4c:	0f5b      	lsrs	r3, r3, #29
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	f003 0303 	and.w	r3, r3, #3
 8006c54:	b2da      	uxtb	r2, r3
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c5e:	0e9b      	lsrs	r3, r3, #26
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	f003 0307 	and.w	r3, r3, #7
 8006c66:	b2da      	uxtb	r2, r3
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c70:	0d9b      	lsrs	r3, r3, #22
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	f003 030f 	and.w	r3, r3, #15
 8006c78:	b2da      	uxtb	r2, r3
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c82:	0d5b      	lsrs	r3, r3, #21
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	b2da      	uxtb	r2, r3
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c9e:	0c1b      	lsrs	r3, r3, #16
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	b2da      	uxtb	r2, r3
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cb2:	0bdb      	lsrs	r3, r3, #15
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	f003 0301 	and.w	r3, r3, #1
 8006cba:	b2da      	uxtb	r2, r3
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cc6:	0b9b      	lsrs	r3, r3, #14
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	f003 0301 	and.w	r3, r3, #1
 8006cce:	b2da      	uxtb	r2, r3
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cda:	0b5b      	lsrs	r3, r3, #13
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	f003 0301 	and.w	r3, r3, #1
 8006ce2:	b2da      	uxtb	r2, r3
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cee:	0b1b      	lsrs	r3, r3, #12
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	f003 0301 	and.w	r3, r3, #1
 8006cf6:	b2da      	uxtb	r2, r3
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d02:	0a9b      	lsrs	r3, r3, #10
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	f003 0303 	and.w	r3, r3, #3
 8006d0a:	b2da      	uxtb	r2, r3
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d16:	0a1b      	lsrs	r3, r3, #8
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	f003 0303 	and.w	r3, r3, #3
 8006d1e:	b2da      	uxtb	r2, r3
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d2a:	085b      	lsrs	r3, r3, #1
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d32:	b2da      	uxtb	r2, r3
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bc80      	pop	{r7}
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	004005ff 	.word	0x004005ff

08006d54 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8006d9e:	2300      	movs	r3, #0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	370c      	adds	r7, #12
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bc80      	pop	{r7}
 8006da8:	4770      	bx	lr
	...

08006dac <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006dac:	b5b0      	push	{r4, r5, r7, lr}
 8006dae:	b08e      	sub	sp, #56	; 0x38
 8006db0:	af04      	add	r7, sp, #16
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2203      	movs	r2, #3
 8006dba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dc2:	2b03      	cmp	r3, #3
 8006dc4:	d02e      	beq.n	8006e24 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dcc:	d106      	bne.n	8006ddc <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	639a      	str	r2, [r3, #56]	; 0x38
 8006dda:	e029      	b.n	8006e30 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006de2:	d10a      	bne.n	8006dfa <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 fa6f 	bl	80072c8 <SD_WideBus_Enable>
 8006dea:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df2:	431a      	orrs	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	639a      	str	r2, [r3, #56]	; 0x38
 8006df8:	e01a      	b.n	8006e30 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10a      	bne.n	8006e16 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 faac 	bl	800735e <SD_WideBus_Disable>
 8006e06:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0e:	431a      	orrs	r2, r3
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	639a      	str	r2, [r3, #56]	; 0x38
 8006e14:	e00c      	b.n	8006e30 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e1a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	639a      	str	r2, [r3, #56]	; 0x38
 8006e22:	e005      	b.n	8006e30 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e28:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d009      	beq.n	8006e4c <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a18      	ldr	r2, [pc, #96]	; (8006ea0 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8006e3e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e024      	b.n	8006e96 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	695b      	ldr	r3, [r3, #20]
 8006e66:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681d      	ldr	r5, [r3, #0]
 8006e72:	466c      	mov	r4, sp
 8006e74:	f107 0318 	add.w	r3, r7, #24
 8006e78:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006e7c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006e80:	f107 030c 	add.w	r3, r7, #12
 8006e84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e86:	4628      	mov	r0, r5
 8006e88:	f001 f956 	bl	8008138 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006e94:	2300      	movs	r3, #0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3728      	adds	r7, #40	; 0x28
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bdb0      	pop	{r4, r5, r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	004005ff 	.word	0x004005ff

08006ea4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b086      	sub	sp, #24
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006eac:	2300      	movs	r3, #0
 8006eae:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006eb0:	f107 030c 	add.w	r3, r7, #12
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 f9de 	bl	8007278 <SD_SendStatus>
 8006ebc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d005      	beq.n	8006ed0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	431a      	orrs	r2, r3
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	0a5b      	lsrs	r3, r3, #9
 8006ed4:	f003 030f 	and.w	r3, r3, #15
 8006ed8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8006eda:	693b      	ldr	r3, [r7, #16]
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3718      	adds	r7, #24
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ef0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f240 523a 	movw	r2, #1338	; 0x53a
 8006efa:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f7ff ffd1 	bl	8006ea4 <HAL_SD_GetCardState>
 8006f02:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	2b06      	cmp	r3, #6
 8006f16:	d002      	beq.n	8006f1e <SD_DMATxAbort+0x3a>
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	2b05      	cmp	r3, #5
 8006f1c:	d10a      	bne.n	8006f34 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4618      	mov	r0, r3
 8006f24:	f001 fa86 	bl	8008434 <SDMMC_CmdStopTransfer>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f2e:	431a      	orrs	r2, r3
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d103      	bne.n	8006f44 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006f3c:	68f8      	ldr	r0, [r7, #12]
 8006f3e:	f003 fa6f 	bl	800a420 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006f42:	e002      	b.n	8006f4a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006f44:	68f8      	ldr	r0, [r7, #12]
 8006f46:	f7ff fd57 	bl	80069f8 <HAL_SD_ErrorCallback>
}
 8006f4a:	bf00      	nop
 8006f4c:	3710      	adds	r7, #16
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}

08006f52 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8006f52:	b580      	push	{r7, lr}
 8006f54:	b084      	sub	sp, #16
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f5e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f240 523a 	movw	r2, #1338	; 0x53a
 8006f68:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	f7ff ff9a 	bl	8006ea4 <HAL_SD_GetCardState>
 8006f70:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2201      	movs	r2, #1
 8006f76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	2b06      	cmp	r3, #6
 8006f84:	d002      	beq.n	8006f8c <SD_DMARxAbort+0x3a>
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	2b05      	cmp	r3, #5
 8006f8a:	d10a      	bne.n	8006fa2 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4618      	mov	r0, r3
 8006f92:	f001 fa4f 	bl	8008434 <SDMMC_CmdStopTransfer>
 8006f96:	4602      	mov	r2, r0
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f9c:	431a      	orrs	r2, r3
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d103      	bne.n	8006fb2 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006faa:	68f8      	ldr	r0, [r7, #12]
 8006fac:	f003 fa38 	bl	800a420 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006fb0:	e002      	b.n	8006fb8 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f7ff fd20 	bl	80069f8 <HAL_SD_ErrorCallback>
}
 8006fb8:	bf00      	nop
 8006fba:	3710      	adds	r7, #16
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006fc0:	b5b0      	push	{r4, r5, r7, lr}
 8006fc2:	b094      	sub	sp, #80	; 0x50
 8006fc4:	af04      	add	r7, sp, #16
 8006fc6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f001 f906 	bl	80081e2 <SDIO_GetPowerState>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d102      	bne.n	8006fe2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006fdc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006fe0:	e0b7      	b.n	8007152 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fe6:	2b03      	cmp	r3, #3
 8006fe8:	d02f      	beq.n	800704a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f001 fb2a 	bl	8008648 <SDMMC_CmdSendCID>
 8006ff4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006ff6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d001      	beq.n	8007000 <SD_InitCard+0x40>
    {
      return errorstate;
 8006ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ffe:	e0a8      	b.n	8007152 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2100      	movs	r1, #0
 8007006:	4618      	mov	r0, r3
 8007008:	f001 f92d 	bl	8008266 <SDIO_GetResponse>
 800700c:	4602      	mov	r2, r0
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2104      	movs	r1, #4
 8007018:	4618      	mov	r0, r3
 800701a:	f001 f924 	bl	8008266 <SDIO_GetResponse>
 800701e:	4602      	mov	r2, r0
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2108      	movs	r1, #8
 800702a:	4618      	mov	r0, r3
 800702c:	f001 f91b 	bl	8008266 <SDIO_GetResponse>
 8007030:	4602      	mov	r2, r0
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	210c      	movs	r1, #12
 800703c:	4618      	mov	r0, r3
 800703e:	f001 f912 	bl	8008266 <SDIO_GetResponse>
 8007042:	4602      	mov	r2, r0
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800704e:	2b03      	cmp	r3, #3
 8007050:	d00d      	beq.n	800706e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f107 020e 	add.w	r2, r7, #14
 800705a:	4611      	mov	r1, r2
 800705c:	4618      	mov	r0, r3
 800705e:	f001 fb30 	bl	80086c2 <SDMMC_CmdSetRelAdd>
 8007062:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <SD_InitCard+0xae>
    {
      return errorstate;
 800706a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800706c:	e071      	b.n	8007152 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007072:	2b03      	cmp	r3, #3
 8007074:	d036      	beq.n	80070e4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007076:	89fb      	ldrh	r3, [r7, #14]
 8007078:	461a      	mov	r2, r3
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007086:	041b      	lsls	r3, r3, #16
 8007088:	4619      	mov	r1, r3
 800708a:	4610      	mov	r0, r2
 800708c:	f001 fafa 	bl	8008684 <SDMMC_CmdSendCSD>
 8007090:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007092:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007094:	2b00      	cmp	r3, #0
 8007096:	d001      	beq.n	800709c <SD_InitCard+0xdc>
    {
      return errorstate;
 8007098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800709a:	e05a      	b.n	8007152 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2100      	movs	r1, #0
 80070a2:	4618      	mov	r0, r3
 80070a4:	f001 f8df 	bl	8008266 <SDIO_GetResponse>
 80070a8:	4602      	mov	r2, r0
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	2104      	movs	r1, #4
 80070b4:	4618      	mov	r0, r3
 80070b6:	f001 f8d6 	bl	8008266 <SDIO_GetResponse>
 80070ba:	4602      	mov	r2, r0
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2108      	movs	r1, #8
 80070c6:	4618      	mov	r0, r3
 80070c8:	f001 f8cd 	bl	8008266 <SDIO_GetResponse>
 80070cc:	4602      	mov	r2, r0
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	210c      	movs	r1, #12
 80070d8:	4618      	mov	r0, r3
 80070da:	f001 f8c4 	bl	8008266 <SDIO_GetResponse>
 80070de:	4602      	mov	r2, r0
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2104      	movs	r1, #4
 80070ea:	4618      	mov	r0, r3
 80070ec:	f001 f8bb 	bl	8008266 <SDIO_GetResponse>
 80070f0:	4603      	mov	r3, r0
 80070f2:	0d1a      	lsrs	r2, r3, #20
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80070f8:	f107 0310 	add.w	r3, r7, #16
 80070fc:	4619      	mov	r1, r3
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f7ff fc84 	bl	8006a0c <HAL_SD_GetCardCSD>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d002      	beq.n	8007110 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800710a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800710e:	e020      	b.n	8007152 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6819      	ldr	r1, [r3, #0]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007118:	041b      	lsls	r3, r3, #16
 800711a:	f04f 0400 	mov.w	r4, #0
 800711e:	461a      	mov	r2, r3
 8007120:	4623      	mov	r3, r4
 8007122:	4608      	mov	r0, r1
 8007124:	f001 f9a8 	bl	8008478 <SDMMC_CmdSelDesel>
 8007128:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800712a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800712c:	2b00      	cmp	r3, #0
 800712e:	d001      	beq.n	8007134 <SD_InitCard+0x174>
  {
    return errorstate;
 8007130:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007132:	e00e      	b.n	8007152 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681d      	ldr	r5, [r3, #0]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	466c      	mov	r4, sp
 800713c:	f103 0210 	add.w	r2, r3, #16
 8007140:	ca07      	ldmia	r2, {r0, r1, r2}
 8007142:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007146:	3304      	adds	r3, #4
 8007148:	cb0e      	ldmia	r3, {r1, r2, r3}
 800714a:	4628      	mov	r0, r5
 800714c:	f000 fff4 	bl	8008138 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007150:	2300      	movs	r3, #0
}
 8007152:	4618      	mov	r0, r3
 8007154:	3740      	adds	r7, #64	; 0x40
 8007156:	46bd      	mov	sp, r7
 8007158:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800715c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007164:	2300      	movs	r3, #0
 8007166:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007168:	2300      	movs	r3, #0
 800716a:	617b      	str	r3, [r7, #20]
 800716c:	2300      	movs	r3, #0
 800716e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4618      	mov	r0, r3
 8007176:	f001 f9a2 	bl	80084be <SDMMC_CmdGoIdleState>
 800717a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d001      	beq.n	8007186 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	e072      	b.n	800726c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4618      	mov	r0, r3
 800718c:	f001 f9b5 	bl	80084fa <SDMMC_CmdOperCond>
 8007190:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d00d      	beq.n	80071b4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4618      	mov	r0, r3
 80071a4:	f001 f98b 	bl	80084be <SDMMC_CmdGoIdleState>
 80071a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d004      	beq.n	80071ba <SD_PowerON+0x5e>
    {
      return errorstate;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	e05b      	b.n	800726c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d137      	bne.n	8007232 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2100      	movs	r1, #0
 80071c8:	4618      	mov	r0, r3
 80071ca:	f001 f9b5 	bl	8008538 <SDMMC_CmdAppCommand>
 80071ce:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d02d      	beq.n	8007232 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80071d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80071da:	e047      	b.n	800726c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2100      	movs	r1, #0
 80071e2:	4618      	mov	r0, r3
 80071e4:	f001 f9a8 	bl	8008538 <SDMMC_CmdAppCommand>
 80071e8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d001      	beq.n	80071f4 <SD_PowerON+0x98>
    {
      return errorstate;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	e03b      	b.n	800726c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	491e      	ldr	r1, [pc, #120]	; (8007274 <SD_PowerON+0x118>)
 80071fa:	4618      	mov	r0, r3
 80071fc:	f001 f9be 	bl	800857c <SDMMC_CmdAppOperCommand>
 8007200:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d002      	beq.n	800720e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007208:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800720c:	e02e      	b.n	800726c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	2100      	movs	r1, #0
 8007214:	4618      	mov	r0, r3
 8007216:	f001 f826 	bl	8008266 <SDIO_GetResponse>
 800721a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	0fdb      	lsrs	r3, r3, #31
 8007220:	2b01      	cmp	r3, #1
 8007222:	d101      	bne.n	8007228 <SD_PowerON+0xcc>
 8007224:	2301      	movs	r3, #1
 8007226:	e000      	b.n	800722a <SD_PowerON+0xce>
 8007228:	2300      	movs	r3, #0
 800722a:	613b      	str	r3, [r7, #16]

    count++;
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	3301      	adds	r3, #1
 8007230:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007238:	4293      	cmp	r3, r2
 800723a:	d802      	bhi.n	8007242 <SD_PowerON+0xe6>
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d0cc      	beq.n	80071dc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007248:	4293      	cmp	r3, r2
 800724a:	d902      	bls.n	8007252 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800724c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007250:	e00c      	b.n	800726c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007258:	2b00      	cmp	r3, #0
 800725a:	d003      	beq.n	8007264 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	645a      	str	r2, [r3, #68]	; 0x44
 8007262:	e002      	b.n	800726a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800726a:	2300      	movs	r3, #0
}
 800726c:	4618      	mov	r0, r3
 800726e:	3718      	adds	r7, #24
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	c1100000 	.word	0xc1100000

08007278 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d102      	bne.n	800728e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007288:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800728c:	e018      	b.n	80072c0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007296:	041b      	lsls	r3, r3, #16
 8007298:	4619      	mov	r1, r3
 800729a:	4610      	mov	r0, r2
 800729c:	f001 fa32 	bl	8008704 <SDMMC_CmdSendStatus>
 80072a0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d001      	beq.n	80072ac <SD_SendStatus+0x34>
  {
    return errorstate;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	e009      	b.n	80072c0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	2100      	movs	r1, #0
 80072b2:	4618      	mov	r0, r3
 80072b4:	f000 ffd7 	bl	8008266 <SDIO_GetResponse>
 80072b8:	4602      	mov	r2, r0
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80072be:	2300      	movs	r3, #0
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3710      	adds	r7, #16
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}

080072c8 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80072d0:	2300      	movs	r3, #0
 80072d2:	60fb      	str	r3, [r7, #12]
 80072d4:	2300      	movs	r3, #0
 80072d6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2100      	movs	r1, #0
 80072de:	4618      	mov	r0, r3
 80072e0:	f000 ffc1 	bl	8008266 <SDIO_GetResponse>
 80072e4:	4603      	mov	r3, r0
 80072e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80072ee:	d102      	bne.n	80072f6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80072f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80072f4:	e02f      	b.n	8007356 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80072f6:	f107 030c 	add.w	r3, r7, #12
 80072fa:	4619      	mov	r1, r3
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 f879 	bl	80073f4 <SD_FindSCR>
 8007302:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	e023      	b.n	8007356 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007314:	2b00      	cmp	r3, #0
 8007316:	d01c      	beq.n	8007352 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007320:	041b      	lsls	r3, r3, #16
 8007322:	4619      	mov	r1, r3
 8007324:	4610      	mov	r0, r2
 8007326:	f001 f907 	bl	8008538 <SDMMC_CmdAppCommand>
 800732a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	e00f      	b.n	8007356 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2102      	movs	r1, #2
 800733c:	4618      	mov	r0, r3
 800733e:	f001 f940 	bl	80085c2 <SDMMC_CmdBusWidth>
 8007342:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d001      	beq.n	800734e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	e003      	b.n	8007356 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800734e:	2300      	movs	r3, #0
 8007350:	e001      	b.n	8007356 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007352:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007356:	4618      	mov	r0, r3
 8007358:	3718      	adds	r7, #24
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}

0800735e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800735e:	b580      	push	{r7, lr}
 8007360:	b086      	sub	sp, #24
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007366:	2300      	movs	r3, #0
 8007368:	60fb      	str	r3, [r7, #12]
 800736a:	2300      	movs	r3, #0
 800736c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	2100      	movs	r1, #0
 8007374:	4618      	mov	r0, r3
 8007376:	f000 ff76 	bl	8008266 <SDIO_GetResponse>
 800737a:	4603      	mov	r3, r0
 800737c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007380:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007384:	d102      	bne.n	800738c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007386:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800738a:	e02f      	b.n	80073ec <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800738c:	f107 030c 	add.w	r3, r7, #12
 8007390:	4619      	mov	r1, r3
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f82e 	bl	80073f4 <SD_FindSCR>
 8007398:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d001      	beq.n	80073a4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	e023      	b.n	80073ec <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d01c      	beq.n	80073e8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073b6:	041b      	lsls	r3, r3, #16
 80073b8:	4619      	mov	r1, r3
 80073ba:	4610      	mov	r0, r2
 80073bc:	f001 f8bc 	bl	8008538 <SDMMC_CmdAppCommand>
 80073c0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d001      	beq.n	80073cc <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	e00f      	b.n	80073ec <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	2100      	movs	r1, #0
 80073d2:	4618      	mov	r0, r3
 80073d4:	f001 f8f5 	bl	80085c2 <SDMMC_CmdBusWidth>
 80073d8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d001      	beq.n	80073e4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	e003      	b.n	80073ec <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80073e4:	2300      	movs	r3, #0
 80073e6:	e001      	b.n	80073ec <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80073e8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3718      	adds	r7, #24
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80073f4:	b590      	push	{r4, r7, lr}
 80073f6:	b08f      	sub	sp, #60	; 0x3c
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80073fe:	f7fa fbe1 	bl	8001bc4 <HAL_GetTick>
 8007402:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8007404:	2300      	movs	r3, #0
 8007406:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007408:	2300      	movs	r3, #0
 800740a:	60bb      	str	r3, [r7, #8]
 800740c:	2300      	movs	r3, #0
 800740e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2108      	movs	r1, #8
 800741a:	4618      	mov	r0, r3
 800741c:	f000 ff60 	bl	80082e0 <SDMMC_CmdBlockLength>
 8007420:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007424:	2b00      	cmp	r3, #0
 8007426:	d001      	beq.n	800742c <SD_FindSCR+0x38>
  {
    return errorstate;
 8007428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800742a:	e0a9      	b.n	8007580 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007434:	041b      	lsls	r3, r3, #16
 8007436:	4619      	mov	r1, r3
 8007438:	4610      	mov	r0, r2
 800743a:	f001 f87d 	bl	8008538 <SDMMC_CmdAppCommand>
 800743e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007442:	2b00      	cmp	r3, #0
 8007444:	d001      	beq.n	800744a <SD_FindSCR+0x56>
  {
    return errorstate;
 8007446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007448:	e09a      	b.n	8007580 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800744a:	f04f 33ff 	mov.w	r3, #4294967295
 800744e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007450:	2308      	movs	r3, #8
 8007452:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007454:	2330      	movs	r3, #48	; 0x30
 8007456:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007458:	2302      	movs	r3, #2
 800745a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800745c:	2300      	movs	r3, #0
 800745e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007460:	2301      	movs	r3, #1
 8007462:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f107 0210 	add.w	r2, r7, #16
 800746c:	4611      	mov	r1, r2
 800746e:	4618      	mov	r0, r3
 8007470:	f000 ff0b 	bl	800828a <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4618      	mov	r0, r3
 800747a:	f001 f8c4 	bl	8008606 <SDMMC_CmdSendSCR>
 800747e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007482:	2b00      	cmp	r3, #0
 8007484:	d022      	beq.n	80074cc <SD_FindSCR+0xd8>
  {
    return errorstate;
 8007486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007488:	e07a      	b.n	8007580 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007490:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00e      	beq.n	80074b6 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6819      	ldr	r1, [r3, #0]
 800749c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	f107 0208 	add.w	r2, r7, #8
 80074a4:	18d4      	adds	r4, r2, r3
 80074a6:	4608      	mov	r0, r1
 80074a8:	f000 fe70 	bl	800818c <SDIO_ReadFIFO>
 80074ac:	4603      	mov	r3, r0
 80074ae:	6023      	str	r3, [r4, #0]
      index++;
 80074b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074b2:	3301      	adds	r3, #1
 80074b4:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80074b6:	f7fa fb85 	bl	8001bc4 <HAL_GetTick>
 80074ba:	4602      	mov	r2, r0
 80074bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074c4:	d102      	bne.n	80074cc <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80074c6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80074ca:	e059      	b.n	8007580 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074d2:	f240 432a 	movw	r3, #1066	; 0x42a
 80074d6:	4013      	ands	r3, r2
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d0d6      	beq.n	800748a <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074e2:	f003 0308 	and.w	r3, r3, #8
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d005      	beq.n	80074f6 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2208      	movs	r2, #8
 80074f0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80074f2:	2308      	movs	r3, #8
 80074f4:	e044      	b.n	8007580 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074fc:	f003 0302 	and.w	r3, r3, #2
 8007500:	2b00      	cmp	r3, #0
 8007502:	d005      	beq.n	8007510 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2202      	movs	r2, #2
 800750a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800750c:	2302      	movs	r3, #2
 800750e:	e037      	b.n	8007580 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007516:	f003 0320 	and.w	r3, r3, #32
 800751a:	2b00      	cmp	r3, #0
 800751c:	d005      	beq.n	800752a <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2220      	movs	r2, #32
 8007524:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007526:	2320      	movs	r3, #32
 8007528:	e02a      	b.n	8007580 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f240 523a 	movw	r2, #1338	; 0x53a
 8007532:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	061a      	lsls	r2, r3, #24
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	021b      	lsls	r3, r3, #8
 800753c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007540:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	0a1b      	lsrs	r3, r3, #8
 8007546:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800754a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	0e1b      	lsrs	r3, r3, #24
 8007550:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007554:	601a      	str	r2, [r3, #0]
    scr++;
 8007556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007558:	3304      	adds	r3, #4
 800755a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	061a      	lsls	r2, r3, #24
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	021b      	lsls	r3, r3, #8
 8007564:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007568:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	0a1b      	lsrs	r3, r3, #8
 800756e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007572:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	0e1b      	lsrs	r3, r3, #24
 8007578:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800757a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800757c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	373c      	adds	r7, #60	; 0x3c
 8007584:	46bd      	mov	sp, r7
 8007586:	bd90      	pop	{r4, r7, pc}

08007588 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b086      	sub	sp, #24
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007594:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800759a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d03f      	beq.n	8007622 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80075a2:	2300      	movs	r3, #0
 80075a4:	617b      	str	r3, [r7, #20]
 80075a6:	e033      	b.n	8007610 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4618      	mov	r0, r3
 80075ae:	f000 fded 	bl	800818c <SDIO_ReadFIFO>
 80075b2:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	b2da      	uxtb	r2, r3
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	701a      	strb	r2, [r3, #0]
      tmp++;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	3301      	adds	r3, #1
 80075c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	3b01      	subs	r3, #1
 80075c6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	0a1b      	lsrs	r3, r3, #8
 80075cc:	b2da      	uxtb	r2, r3
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	3301      	adds	r3, #1
 80075d6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	3b01      	subs	r3, #1
 80075dc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	0c1b      	lsrs	r3, r3, #16
 80075e2:	b2da      	uxtb	r2, r3
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	3301      	adds	r3, #1
 80075ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	3b01      	subs	r3, #1
 80075f2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	0e1b      	lsrs	r3, r3, #24
 80075f8:	b2da      	uxtb	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	3301      	adds	r3, #1
 8007602:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	3b01      	subs	r3, #1
 8007608:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	3301      	adds	r3, #1
 800760e:	617b      	str	r3, [r7, #20]
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	2b07      	cmp	r3, #7
 8007614:	d9c8      	bls.n	80075a8 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	68fa      	ldr	r2, [r7, #12]
 800761a:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	693a      	ldr	r2, [r7, #16]
 8007620:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8007622:	bf00      	nop
 8007624:	3718      	adds	r7, #24
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}

0800762a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800762a:	b580      	push	{r7, lr}
 800762c:	b086      	sub	sp, #24
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6a1b      	ldr	r3, [r3, #32]
 8007636:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d043      	beq.n	80076cc <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8007644:	2300      	movs	r3, #0
 8007646:	617b      	str	r3, [r7, #20]
 8007648:	e037      	b.n	80076ba <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	781b      	ldrb	r3, [r3, #0]
 800764e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	3301      	adds	r3, #1
 8007654:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	3b01      	subs	r3, #1
 800765a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	021a      	lsls	r2, r3, #8
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	4313      	orrs	r3, r2
 8007666:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	3301      	adds	r3, #1
 800766c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	3b01      	subs	r3, #1
 8007672:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	781b      	ldrb	r3, [r3, #0]
 8007678:	041a      	lsls	r2, r3, #16
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	4313      	orrs	r3, r2
 800767e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	3301      	adds	r3, #1
 8007684:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	3b01      	subs	r3, #1
 800768a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	061a      	lsls	r2, r3, #24
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	4313      	orrs	r3, r2
 8007696:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	3301      	adds	r3, #1
 800769c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	3b01      	subs	r3, #1
 80076a2:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f107 0208 	add.w	r2, r7, #8
 80076ac:	4611      	mov	r1, r2
 80076ae:	4618      	mov	r0, r3
 80076b0:	f000 fd78 	bl	80081a4 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	3301      	adds	r3, #1
 80076b8:	617b      	str	r3, [r7, #20]
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	2b07      	cmp	r3, #7
 80076be:	d9c4      	bls.n	800764a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	693a      	ldr	r2, [r7, #16]
 80076ca:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80076cc:	bf00      	nop
 80076ce:	3718      	adds	r7, #24
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b082      	sub	sp, #8
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d101      	bne.n	80076e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e056      	b.n	8007794 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d106      	bne.n	8007706 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f7f9 fe67 	bl	80013d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2202      	movs	r2, #2
 800770a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800771c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	685a      	ldr	r2, [r3, #4]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	431a      	orrs	r2, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	431a      	orrs	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	431a      	orrs	r2, r3
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	695b      	ldr	r3, [r3, #20]
 8007738:	431a      	orrs	r2, r3
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	699b      	ldr	r3, [r3, #24]
 800773e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007742:	431a      	orrs	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	69db      	ldr	r3, [r3, #28]
 8007748:	431a      	orrs	r2, r3
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a1b      	ldr	r3, [r3, #32]
 800774e:	ea42 0103 	orr.w	r1, r2, r3
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	430a      	orrs	r2, r1
 800775c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	699b      	ldr	r3, [r3, #24]
 8007762:	0c1b      	lsrs	r3, r3, #16
 8007764:	f003 0104 	and.w	r1, r3, #4
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	430a      	orrs	r2, r1
 8007772:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	69da      	ldr	r2, [r3, #28]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007782:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2201      	movs	r2, #1
 800778e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007792:	2300      	movs	r3, #0
}
 8007794:	4618      	mov	r0, r3
 8007796:	3708      	adds	r7, #8
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b088      	sub	sp, #32
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80077b4:	69bb      	ldr	r3, [r7, #24]
 80077b6:	099b      	lsrs	r3, r3, #6
 80077b8:	f003 0301 	and.w	r3, r3, #1
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d10f      	bne.n	80077e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80077c0:	69bb      	ldr	r3, [r7, #24]
 80077c2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d00a      	beq.n	80077e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80077ca:	69fb      	ldr	r3, [r7, #28]
 80077cc:	099b      	lsrs	r3, r3, #6
 80077ce:	f003 0301 	and.w	r3, r3, #1
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d004      	beq.n	80077e0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	4798      	blx	r3
    return;
 80077de:	e0d8      	b.n	8007992 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	085b      	lsrs	r3, r3, #1
 80077e4:	f003 0301 	and.w	r3, r3, #1
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d00a      	beq.n	8007802 <HAL_SPI_IRQHandler+0x66>
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	09db      	lsrs	r3, r3, #7
 80077f0:	f003 0301 	and.w	r3, r3, #1
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d004      	beq.n	8007802 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	4798      	blx	r3
    return;
 8007800:	e0c7      	b.n	8007992 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007802:	69bb      	ldr	r3, [r7, #24]
 8007804:	095b      	lsrs	r3, r3, #5
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	2b00      	cmp	r3, #0
 800780c:	d10c      	bne.n	8007828 <HAL_SPI_IRQHandler+0x8c>
 800780e:	69bb      	ldr	r3, [r7, #24]
 8007810:	099b      	lsrs	r3, r3, #6
 8007812:	f003 0301 	and.w	r3, r3, #1
 8007816:	2b00      	cmp	r3, #0
 8007818:	d106      	bne.n	8007828 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	0a1b      	lsrs	r3, r3, #8
 800781e:	f003 0301 	and.w	r3, r3, #1
 8007822:	2b00      	cmp	r3, #0
 8007824:	f000 80b5 	beq.w	8007992 <HAL_SPI_IRQHandler+0x1f6>
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	095b      	lsrs	r3, r3, #5
 800782c:	f003 0301 	and.w	r3, r3, #1
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 80ae 	beq.w	8007992 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007836:	69bb      	ldr	r3, [r7, #24]
 8007838:	099b      	lsrs	r3, r3, #6
 800783a:	f003 0301 	and.w	r3, r3, #1
 800783e:	2b00      	cmp	r3, #0
 8007840:	d023      	beq.n	800788a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007848:	b2db      	uxtb	r3, r3
 800784a:	2b03      	cmp	r3, #3
 800784c:	d011      	beq.n	8007872 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007852:	f043 0204 	orr.w	r2, r3, #4
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800785a:	2300      	movs	r3, #0
 800785c:	617b      	str	r3, [r7, #20]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	617b      	str	r3, [r7, #20]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	617b      	str	r3, [r7, #20]
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	e00b      	b.n	800788a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007872:	2300      	movs	r3, #0
 8007874:	613b      	str	r3, [r7, #16]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	613b      	str	r3, [r7, #16]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	689b      	ldr	r3, [r3, #8]
 8007884:	613b      	str	r3, [r7, #16]
 8007886:	693b      	ldr	r3, [r7, #16]
        return;
 8007888:	e083      	b.n	8007992 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	095b      	lsrs	r3, r3, #5
 800788e:	f003 0301 	and.w	r3, r3, #1
 8007892:	2b00      	cmp	r3, #0
 8007894:	d014      	beq.n	80078c0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800789a:	f043 0201 	orr.w	r2, r3, #1
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80078a2:	2300      	movs	r3, #0
 80078a4:	60fb      	str	r3, [r7, #12]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	60fb      	str	r3, [r7, #12]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078bc:	601a      	str	r2, [r3, #0]
 80078be:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	0a1b      	lsrs	r3, r3, #8
 80078c4:	f003 0301 	and.w	r3, r3, #1
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00c      	beq.n	80078e6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078d0:	f043 0208 	orr.w	r2, r3, #8
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80078d8:	2300      	movs	r3, #0
 80078da:	60bb      	str	r3, [r7, #8]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	60bb      	str	r3, [r7, #8]
 80078e4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d050      	beq.n	8007990 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	685a      	ldr	r2, [r3, #4]
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80078fc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2201      	movs	r2, #1
 8007902:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	f003 0302 	and.w	r3, r3, #2
 800790c:	2b00      	cmp	r3, #0
 800790e:	d104      	bne.n	800791a <HAL_SPI_IRQHandler+0x17e>
 8007910:	69fb      	ldr	r3, [r7, #28]
 8007912:	f003 0301 	and.w	r3, r3, #1
 8007916:	2b00      	cmp	r3, #0
 8007918:	d034      	beq.n	8007984 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f022 0203 	bic.w	r2, r2, #3
 8007928:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800792e:	2b00      	cmp	r3, #0
 8007930:	d011      	beq.n	8007956 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007936:	4a18      	ldr	r2, [pc, #96]	; (8007998 <HAL_SPI_IRQHandler+0x1fc>)
 8007938:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800793e:	4618      	mov	r0, r3
 8007940:	f7fa fef6 	bl	8002730 <HAL_DMA_Abort_IT>
 8007944:	4603      	mov	r3, r0
 8007946:	2b00      	cmp	r3, #0
 8007948:	d005      	beq.n	8007956 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800794e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800795a:	2b00      	cmp	r3, #0
 800795c:	d016      	beq.n	800798c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007962:	4a0d      	ldr	r2, [pc, #52]	; (8007998 <HAL_SPI_IRQHandler+0x1fc>)
 8007964:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800796a:	4618      	mov	r0, r3
 800796c:	f7fa fee0 	bl	8002730 <HAL_DMA_Abort_IT>
 8007970:	4603      	mov	r3, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	d00a      	beq.n	800798c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800797a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8007982:	e003      	b.n	800798c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f000 f809 	bl	800799c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800798a:	e000      	b.n	800798e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800798c:	bf00      	nop
    return;
 800798e:	bf00      	nop
 8007990:	bf00      	nop
  }
}
 8007992:	3720      	adds	r7, #32
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}
 8007998:	080079af 	.word	0x080079af

0800799c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800799c:	b480      	push	{r7}
 800799e:	b083      	sub	sp, #12
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80079a4:	bf00      	nop
 80079a6:	370c      	adds	r7, #12
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bc80      	pop	{r7}
 80079ac:	4770      	bx	lr

080079ae <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079ae:	b580      	push	{r7, lr}
 80079b0:	b084      	sub	sp, #16
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ba:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2200      	movs	r2, #0
 80079c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f7ff ffe7 	bl	800799c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80079ce:	bf00      	nop
 80079d0:	3710      	adds	r7, #16
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}

080079d6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b086      	sub	sp, #24
 80079da:	af00      	add	r7, sp, #0
 80079dc:	6078      	str	r0, [r7, #4]
 80079de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d101      	bne.n	80079ea <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e083      	b.n	8007af2 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d106      	bne.n	8007a04 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f7f9 fdbc 	bl	800157c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2202      	movs	r2, #2
 8007a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	6812      	ldr	r2, [r2, #0]
 8007a16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a1a:	f023 0307 	bic.w	r3, r3, #7
 8007a1e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	3304      	adds	r3, #4
 8007a28:	4619      	mov	r1, r3
 8007a2a:	4610      	mov	r0, r2
 8007a2c:	f000 f89c 	bl	8007b68 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	699b      	ldr	r3, [r3, #24]
 8007a3e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	6a1b      	ldr	r3, [r3, #32]
 8007a46:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	697a      	ldr	r2, [r7, #20]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a58:	f023 0303 	bic.w	r3, r3, #3
 8007a5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	689a      	ldr	r2, [r3, #8]
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	699b      	ldr	r3, [r3, #24]
 8007a66:	021b      	lsls	r3, r3, #8
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	693a      	ldr	r2, [r7, #16]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007a76:	f023 030c 	bic.w	r3, r3, #12
 8007a7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	68da      	ldr	r2, [r3, #12]
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	69db      	ldr	r3, [r3, #28]
 8007a90:	021b      	lsls	r3, r3, #8
 8007a92:	4313      	orrs	r3, r2
 8007a94:	693a      	ldr	r2, [r7, #16]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	691b      	ldr	r3, [r3, #16]
 8007a9e:	011a      	lsls	r2, r3, #4
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	6a1b      	ldr	r3, [r3, #32]
 8007aa4:	031b      	lsls	r3, r3, #12
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	693a      	ldr	r2, [r7, #16]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007ab4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007abc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	685a      	ldr	r2, [r3, #4]
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	695b      	ldr	r3, [r3, #20]
 8007ac6:	011b      	lsls	r3, r3, #4
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	68fa      	ldr	r2, [r7, #12]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	697a      	ldr	r2, [r7, #20]
 8007ad6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	693a      	ldr	r2, [r7, #16]
 8007ade:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	68fa      	ldr	r2, [r7, #12]
 8007ae6:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3718      	adds	r7, #24
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b082      	sub	sp, #8
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
 8007b02:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d002      	beq.n	8007b10 <HAL_TIM_Encoder_Start+0x16>
 8007b0a:	2b04      	cmp	r3, #4
 8007b0c:	d008      	beq.n	8007b20 <HAL_TIM_Encoder_Start+0x26>
 8007b0e:	e00f      	b.n	8007b30 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	2201      	movs	r2, #1
 8007b16:	2100      	movs	r1, #0
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f000 f8c3 	bl	8007ca4 <TIM_CCxChannelCmd>
      break;
 8007b1e:	e016      	b.n	8007b4e <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	2201      	movs	r2, #1
 8007b26:	2104      	movs	r1, #4
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f000 f8bb 	bl	8007ca4 <TIM_CCxChannelCmd>
      break;
 8007b2e:	e00e      	b.n	8007b4e <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	2201      	movs	r2, #1
 8007b36:	2100      	movs	r1, #0
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f000 f8b3 	bl	8007ca4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	2201      	movs	r2, #1
 8007b44:	2104      	movs	r1, #4
 8007b46:	4618      	mov	r0, r3
 8007b48:	f000 f8ac 	bl	8007ca4 <TIM_CCxChannelCmd>
      break;
 8007b4c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	681a      	ldr	r2, [r3, #0]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f042 0201 	orr.w	r2, r2, #1
 8007b5c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3708      	adds	r7, #8
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a3f      	ldr	r2, [pc, #252]	; (8007c78 <TIM_Base_SetConfig+0x110>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d013      	beq.n	8007ba8 <TIM_Base_SetConfig+0x40>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b86:	d00f      	beq.n	8007ba8 <TIM_Base_SetConfig+0x40>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4a3c      	ldr	r2, [pc, #240]	; (8007c7c <TIM_Base_SetConfig+0x114>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d00b      	beq.n	8007ba8 <TIM_Base_SetConfig+0x40>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	4a3b      	ldr	r2, [pc, #236]	; (8007c80 <TIM_Base_SetConfig+0x118>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d007      	beq.n	8007ba8 <TIM_Base_SetConfig+0x40>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	4a3a      	ldr	r2, [pc, #232]	; (8007c84 <TIM_Base_SetConfig+0x11c>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d003      	beq.n	8007ba8 <TIM_Base_SetConfig+0x40>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4a39      	ldr	r2, [pc, #228]	; (8007c88 <TIM_Base_SetConfig+0x120>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d108      	bne.n	8007bba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	68fa      	ldr	r2, [r7, #12]
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4a2e      	ldr	r2, [pc, #184]	; (8007c78 <TIM_Base_SetConfig+0x110>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d02b      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bc8:	d027      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a2b      	ldr	r2, [pc, #172]	; (8007c7c <TIM_Base_SetConfig+0x114>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d023      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a2a      	ldr	r2, [pc, #168]	; (8007c80 <TIM_Base_SetConfig+0x118>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d01f      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a29      	ldr	r2, [pc, #164]	; (8007c84 <TIM_Base_SetConfig+0x11c>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d01b      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a28      	ldr	r2, [pc, #160]	; (8007c88 <TIM_Base_SetConfig+0x120>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d017      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a27      	ldr	r2, [pc, #156]	; (8007c8c <TIM_Base_SetConfig+0x124>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d013      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a26      	ldr	r2, [pc, #152]	; (8007c90 <TIM_Base_SetConfig+0x128>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d00f      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a25      	ldr	r2, [pc, #148]	; (8007c94 <TIM_Base_SetConfig+0x12c>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d00b      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	4a24      	ldr	r2, [pc, #144]	; (8007c98 <TIM_Base_SetConfig+0x130>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d007      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a23      	ldr	r2, [pc, #140]	; (8007c9c <TIM_Base_SetConfig+0x134>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d003      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a22      	ldr	r2, [pc, #136]	; (8007ca0 <TIM_Base_SetConfig+0x138>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d108      	bne.n	8007c2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	695b      	ldr	r3, [r3, #20]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	689a      	ldr	r2, [r3, #8]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a09      	ldr	r2, [pc, #36]	; (8007c78 <TIM_Base_SetConfig+0x110>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d003      	beq.n	8007c60 <TIM_Base_SetConfig+0xf8>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a0b      	ldr	r2, [pc, #44]	; (8007c88 <TIM_Base_SetConfig+0x120>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d103      	bne.n	8007c68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	691a      	ldr	r2, [r3, #16]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	615a      	str	r2, [r3, #20]
}
 8007c6e:	bf00      	nop
 8007c70:	3714      	adds	r7, #20
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bc80      	pop	{r7}
 8007c76:	4770      	bx	lr
 8007c78:	40010000 	.word	0x40010000
 8007c7c:	40000400 	.word	0x40000400
 8007c80:	40000800 	.word	0x40000800
 8007c84:	40000c00 	.word	0x40000c00
 8007c88:	40010400 	.word	0x40010400
 8007c8c:	40014000 	.word	0x40014000
 8007c90:	40014400 	.word	0x40014400
 8007c94:	40014800 	.word	0x40014800
 8007c98:	40001800 	.word	0x40001800
 8007c9c:	40001c00 	.word	0x40001c00
 8007ca0:	40002000 	.word	0x40002000

08007ca4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b087      	sub	sp, #28
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	f003 031f 	and.w	r3, r3, #31
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	6a1a      	ldr	r2, [r3, #32]
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	43db      	mvns	r3, r3
 8007cc6:	401a      	ands	r2, r3
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6a1a      	ldr	r2, [r3, #32]
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	f003 031f 	and.w	r3, r3, #31
 8007cd6:	6879      	ldr	r1, [r7, #4]
 8007cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8007cdc:	431a      	orrs	r2, r3
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	621a      	str	r2, [r3, #32]
}
 8007ce2:	bf00      	nop
 8007ce4:	371c      	adds	r7, #28
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bc80      	pop	{r7}
 8007cea:	4770      	bx	lr

08007cec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b085      	sub	sp, #20
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d101      	bne.n	8007d04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d00:	2302      	movs	r3, #2
 8007d02:	e032      	b.n	8007d6a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2201      	movs	r2, #1
 8007d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2202      	movs	r2, #2
 8007d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68fa      	ldr	r2, [r7, #12]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d3c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	4313      	orrs	r3, r2
 8007d46:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	68fa      	ldr	r2, [r7, #12]
 8007d4e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	68ba      	ldr	r2, [r7, #8]
 8007d56:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d68:	2300      	movs	r3, #0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3714      	adds	r7, #20
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bc80      	pop	{r7}
 8007d72:	4770      	bx	lr

08007d74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b082      	sub	sp, #8
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d101      	bne.n	8007d86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e03f      	b.n	8007e06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007d8c:	b2db      	uxtb	r3, r3
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d106      	bne.n	8007da0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f7f9 fc36 	bl	800160c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2224      	movs	r2, #36	; 0x24
 8007da4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	68da      	ldr	r2, [r3, #12]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007db6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 f829 	bl	8007e10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	691a      	ldr	r2, [r3, #16]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007dcc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	695a      	ldr	r2, [r3, #20]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ddc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68da      	ldr	r2, [r3, #12]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007dec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2200      	movs	r2, #0
 8007df2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2220      	movs	r2, #32
 8007df8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2220      	movs	r2, #32
 8007e00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007e04:	2300      	movs	r3, #0
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3708      	adds	r7, #8
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
	...

08007e10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	691b      	ldr	r3, [r3, #16]
 8007e1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68da      	ldr	r2, [r3, #12]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	430a      	orrs	r2, r1
 8007e2c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	689a      	ldr	r2, [r3, #8]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	691b      	ldr	r3, [r3, #16]
 8007e36:	431a      	orrs	r2, r3
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	695b      	ldr	r3, [r3, #20]
 8007e3c:	431a      	orrs	r2, r3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	69db      	ldr	r3, [r3, #28]
 8007e42:	4313      	orrs	r3, r2
 8007e44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	68db      	ldr	r3, [r3, #12]
 8007e4c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007e50:	f023 030c 	bic.w	r3, r3, #12
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	6812      	ldr	r2, [r2, #0]
 8007e58:	68f9      	ldr	r1, [r7, #12]
 8007e5a:	430b      	orrs	r3, r1
 8007e5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	695b      	ldr	r3, [r3, #20]
 8007e64:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	699a      	ldr	r2, [r3, #24]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	430a      	orrs	r2, r1
 8007e72:	615a      	str	r2, [r3, #20]

/* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	69db      	ldr	r3, [r3, #28]
 8007e78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e7c:	f040 80aa 	bne.w	8007fd4 <UART_SetConfig+0x1c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4aa9      	ldr	r2, [pc, #676]	; (800812c <UART_SetConfig+0x31c>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d004      	beq.n	8007e94 <UART_SetConfig+0x84>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4aa8      	ldr	r2, [pc, #672]	; (8008130 <UART_SetConfig+0x320>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d14f      	bne.n	8007f34 <UART_SetConfig+0x124>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e94:	f7fd ffea 	bl	8005e6c <HAL_RCC_GetPCLK2Freq>
 8007e98:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e9a:	68ba      	ldr	r2, [r7, #8]
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4413      	add	r3, r2
 8007ea2:	009a      	lsls	r2, r3, #2
 8007ea4:	441a      	add	r2, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	005b      	lsls	r3, r3, #1
 8007eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eb0:	4aa0      	ldr	r2, [pc, #640]	; (8008134 <UART_SetConfig+0x324>)
 8007eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8007eb6:	095b      	lsrs	r3, r3, #5
 8007eb8:	0119      	lsls	r1, r3, #4
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	4413      	add	r3, r2
 8007ec2:	009a      	lsls	r2, r3, #2
 8007ec4:	441a      	add	r2, r3
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	005b      	lsls	r3, r3, #1
 8007ecc:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ed0:	4b98      	ldr	r3, [pc, #608]	; (8008134 <UART_SetConfig+0x324>)
 8007ed2:	fba3 0302 	umull	r0, r3, r3, r2
 8007ed6:	095b      	lsrs	r3, r3, #5
 8007ed8:	2064      	movs	r0, #100	; 0x64
 8007eda:	fb00 f303 	mul.w	r3, r0, r3
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	00db      	lsls	r3, r3, #3
 8007ee2:	3332      	adds	r3, #50	; 0x32
 8007ee4:	4a93      	ldr	r2, [pc, #588]	; (8008134 <UART_SetConfig+0x324>)
 8007ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8007eea:	095b      	lsrs	r3, r3, #5
 8007eec:	005b      	lsls	r3, r3, #1
 8007eee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ef2:	4419      	add	r1, r3
 8007ef4:	68ba      	ldr	r2, [r7, #8]
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	4413      	add	r3, r2
 8007efc:	009a      	lsls	r2, r3, #2
 8007efe:	441a      	add	r2, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	005b      	lsls	r3, r3, #1
 8007f06:	fbb2 f2f3 	udiv	r2, r2, r3
 8007f0a:	4b8a      	ldr	r3, [pc, #552]	; (8008134 <UART_SetConfig+0x324>)
 8007f0c:	fba3 0302 	umull	r0, r3, r3, r2
 8007f10:	095b      	lsrs	r3, r3, #5
 8007f12:	2064      	movs	r0, #100	; 0x64
 8007f14:	fb00 f303 	mul.w	r3, r0, r3
 8007f18:	1ad3      	subs	r3, r2, r3
 8007f1a:	00db      	lsls	r3, r3, #3
 8007f1c:	3332      	adds	r3, #50	; 0x32
 8007f1e:	4a85      	ldr	r2, [pc, #532]	; (8008134 <UART_SetConfig+0x324>)
 8007f20:	fba2 2303 	umull	r2, r3, r2, r3
 8007f24:	095b      	lsrs	r3, r3, #5
 8007f26:	f003 0207 	and.w	r2, r3, #7
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	440a      	add	r2, r1
 8007f30:	609a      	str	r2, [r3, #8]
 8007f32:	e0f7      	b.n	8008124 <UART_SetConfig+0x314>
    }
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f34:	f7fd ff78 	bl	8005e28 <HAL_RCC_GetPCLK1Freq>
 8007f38:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f3a:	68ba      	ldr	r2, [r7, #8]
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	4413      	add	r3, r2
 8007f42:	009a      	lsls	r2, r3, #2
 8007f44:	441a      	add	r2, r3
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	005b      	lsls	r3, r3, #1
 8007f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f50:	4a78      	ldr	r2, [pc, #480]	; (8008134 <UART_SetConfig+0x324>)
 8007f52:	fba2 2303 	umull	r2, r3, r2, r3
 8007f56:	095b      	lsrs	r3, r3, #5
 8007f58:	0119      	lsls	r1, r3, #4
 8007f5a:	68ba      	ldr	r2, [r7, #8]
 8007f5c:	4613      	mov	r3, r2
 8007f5e:	009b      	lsls	r3, r3, #2
 8007f60:	4413      	add	r3, r2
 8007f62:	009a      	lsls	r2, r3, #2
 8007f64:	441a      	add	r2, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	005b      	lsls	r3, r3, #1
 8007f6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007f70:	4b70      	ldr	r3, [pc, #448]	; (8008134 <UART_SetConfig+0x324>)
 8007f72:	fba3 0302 	umull	r0, r3, r3, r2
 8007f76:	095b      	lsrs	r3, r3, #5
 8007f78:	2064      	movs	r0, #100	; 0x64
 8007f7a:	fb00 f303 	mul.w	r3, r0, r3
 8007f7e:	1ad3      	subs	r3, r2, r3
 8007f80:	00db      	lsls	r3, r3, #3
 8007f82:	3332      	adds	r3, #50	; 0x32
 8007f84:	4a6b      	ldr	r2, [pc, #428]	; (8008134 <UART_SetConfig+0x324>)
 8007f86:	fba2 2303 	umull	r2, r3, r2, r3
 8007f8a:	095b      	lsrs	r3, r3, #5
 8007f8c:	005b      	lsls	r3, r3, #1
 8007f8e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007f92:	4419      	add	r1, r3
 8007f94:	68ba      	ldr	r2, [r7, #8]
 8007f96:	4613      	mov	r3, r2
 8007f98:	009b      	lsls	r3, r3, #2
 8007f9a:	4413      	add	r3, r2
 8007f9c:	009a      	lsls	r2, r3, #2
 8007f9e:	441a      	add	r2, r3
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	005b      	lsls	r3, r3, #1
 8007fa6:	fbb2 f2f3 	udiv	r2, r2, r3
 8007faa:	4b62      	ldr	r3, [pc, #392]	; (8008134 <UART_SetConfig+0x324>)
 8007fac:	fba3 0302 	umull	r0, r3, r3, r2
 8007fb0:	095b      	lsrs	r3, r3, #5
 8007fb2:	2064      	movs	r0, #100	; 0x64
 8007fb4:	fb00 f303 	mul.w	r3, r0, r3
 8007fb8:	1ad3      	subs	r3, r2, r3
 8007fba:	00db      	lsls	r3, r3, #3
 8007fbc:	3332      	adds	r3, #50	; 0x32
 8007fbe:	4a5d      	ldr	r2, [pc, #372]	; (8008134 <UART_SetConfig+0x324>)
 8007fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8007fc4:	095b      	lsrs	r3, r3, #5
 8007fc6:	f003 0207 	and.w	r2, r3, #7
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	440a      	add	r2, r1
 8007fd0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007fd2:	e0a7      	b.n	8008124 <UART_SetConfig+0x314>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a54      	ldr	r2, [pc, #336]	; (800812c <UART_SetConfig+0x31c>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d004      	beq.n	8007fe8 <UART_SetConfig+0x1d8>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a53      	ldr	r2, [pc, #332]	; (8008130 <UART_SetConfig+0x320>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d14e      	bne.n	8008086 <UART_SetConfig+0x276>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007fe8:	f7fd ff40 	bl	8005e6c <HAL_RCC_GetPCLK2Freq>
 8007fec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007fee:	68ba      	ldr	r2, [r7, #8]
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	009a      	lsls	r2, r3, #2
 8007ff8:	441a      	add	r2, r3
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	fbb2 f3f3 	udiv	r3, r2, r3
 8008004:	4a4b      	ldr	r2, [pc, #300]	; (8008134 <UART_SetConfig+0x324>)
 8008006:	fba2 2303 	umull	r2, r3, r2, r3
 800800a:	095b      	lsrs	r3, r3, #5
 800800c:	0119      	lsls	r1, r3, #4
 800800e:	68ba      	ldr	r2, [r7, #8]
 8008010:	4613      	mov	r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	4413      	add	r3, r2
 8008016:	009a      	lsls	r2, r3, #2
 8008018:	441a      	add	r2, r3
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	fbb2 f2f3 	udiv	r2, r2, r3
 8008024:	4b43      	ldr	r3, [pc, #268]	; (8008134 <UART_SetConfig+0x324>)
 8008026:	fba3 0302 	umull	r0, r3, r3, r2
 800802a:	095b      	lsrs	r3, r3, #5
 800802c:	2064      	movs	r0, #100	; 0x64
 800802e:	fb00 f303 	mul.w	r3, r0, r3
 8008032:	1ad3      	subs	r3, r2, r3
 8008034:	011b      	lsls	r3, r3, #4
 8008036:	3332      	adds	r3, #50	; 0x32
 8008038:	4a3e      	ldr	r2, [pc, #248]	; (8008134 <UART_SetConfig+0x324>)
 800803a:	fba2 2303 	umull	r2, r3, r2, r3
 800803e:	095b      	lsrs	r3, r3, #5
 8008040:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008044:	4419      	add	r1, r3
 8008046:	68ba      	ldr	r2, [r7, #8]
 8008048:	4613      	mov	r3, r2
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	4413      	add	r3, r2
 800804e:	009a      	lsls	r2, r3, #2
 8008050:	441a      	add	r2, r3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	fbb2 f2f3 	udiv	r2, r2, r3
 800805c:	4b35      	ldr	r3, [pc, #212]	; (8008134 <UART_SetConfig+0x324>)
 800805e:	fba3 0302 	umull	r0, r3, r3, r2
 8008062:	095b      	lsrs	r3, r3, #5
 8008064:	2064      	movs	r0, #100	; 0x64
 8008066:	fb00 f303 	mul.w	r3, r0, r3
 800806a:	1ad3      	subs	r3, r2, r3
 800806c:	011b      	lsls	r3, r3, #4
 800806e:	3332      	adds	r3, #50	; 0x32
 8008070:	4a30      	ldr	r2, [pc, #192]	; (8008134 <UART_SetConfig+0x324>)
 8008072:	fba2 2303 	umull	r2, r3, r2, r3
 8008076:	095b      	lsrs	r3, r3, #5
 8008078:	f003 020f 	and.w	r2, r3, #15
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	440a      	add	r2, r1
 8008082:	609a      	str	r2, [r3, #8]
 8008084:	e04e      	b.n	8008124 <UART_SetConfig+0x314>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008086:	f7fd fecf 	bl	8005e28 <HAL_RCC_GetPCLK1Freq>
 800808a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	4613      	mov	r3, r2
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	4413      	add	r3, r2
 8008094:	009a      	lsls	r2, r3, #2
 8008096:	441a      	add	r2, r3
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	fbb2 f3f3 	udiv	r3, r2, r3
 80080a2:	4a24      	ldr	r2, [pc, #144]	; (8008134 <UART_SetConfig+0x324>)
 80080a4:	fba2 2303 	umull	r2, r3, r2, r3
 80080a8:	095b      	lsrs	r3, r3, #5
 80080aa:	0119      	lsls	r1, r3, #4
 80080ac:	68ba      	ldr	r2, [r7, #8]
 80080ae:	4613      	mov	r3, r2
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	4413      	add	r3, r2
 80080b4:	009a      	lsls	r2, r3, #2
 80080b6:	441a      	add	r2, r3
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	fbb2 f2f3 	udiv	r2, r2, r3
 80080c2:	4b1c      	ldr	r3, [pc, #112]	; (8008134 <UART_SetConfig+0x324>)
 80080c4:	fba3 0302 	umull	r0, r3, r3, r2
 80080c8:	095b      	lsrs	r3, r3, #5
 80080ca:	2064      	movs	r0, #100	; 0x64
 80080cc:	fb00 f303 	mul.w	r3, r0, r3
 80080d0:	1ad3      	subs	r3, r2, r3
 80080d2:	011b      	lsls	r3, r3, #4
 80080d4:	3332      	adds	r3, #50	; 0x32
 80080d6:	4a17      	ldr	r2, [pc, #92]	; (8008134 <UART_SetConfig+0x324>)
 80080d8:	fba2 2303 	umull	r2, r3, r2, r3
 80080dc:	095b      	lsrs	r3, r3, #5
 80080de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80080e2:	4419      	add	r1, r3
 80080e4:	68ba      	ldr	r2, [r7, #8]
 80080e6:	4613      	mov	r3, r2
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	4413      	add	r3, r2
 80080ec:	009a      	lsls	r2, r3, #2
 80080ee:	441a      	add	r2, r3
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80080fa:	4b0e      	ldr	r3, [pc, #56]	; (8008134 <UART_SetConfig+0x324>)
 80080fc:	fba3 0302 	umull	r0, r3, r3, r2
 8008100:	095b      	lsrs	r3, r3, #5
 8008102:	2064      	movs	r0, #100	; 0x64
 8008104:	fb00 f303 	mul.w	r3, r0, r3
 8008108:	1ad3      	subs	r3, r2, r3
 800810a:	011b      	lsls	r3, r3, #4
 800810c:	3332      	adds	r3, #50	; 0x32
 800810e:	4a09      	ldr	r2, [pc, #36]	; (8008134 <UART_SetConfig+0x324>)
 8008110:	fba2 2303 	umull	r2, r3, r2, r3
 8008114:	095b      	lsrs	r3, r3, #5
 8008116:	f003 020f 	and.w	r2, r3, #15
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	440a      	add	r2, r1
 8008120:	609a      	str	r2, [r3, #8]
}
 8008122:	e7ff      	b.n	8008124 <UART_SetConfig+0x314>
 8008124:	bf00      	nop
 8008126:	3710      	adds	r7, #16
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}
 800812c:	40011000 	.word	0x40011000
 8008130:	40011400 	.word	0x40011400
 8008134:	51eb851f 	.word	0x51eb851f

08008138 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8008138:	b084      	sub	sp, #16
 800813a:	b480      	push	{r7}
 800813c:	b085      	sub	sp, #20
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
 8008142:	f107 001c 	add.w	r0, r7, #28
 8008146:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800814a:	2300      	movs	r3, #0
 800814c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800814e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008150:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8008152:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8008154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8008156:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008158:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800815a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800815c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800815e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8008162:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008164:	68fa      	ldr	r2, [r7, #12]
 8008166:	4313      	orrs	r3, r2
 8008168:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8008172:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008176:	68fa      	ldr	r2, [r7, #12]
 8008178:	431a      	orrs	r2, r3
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800817e:	2300      	movs	r3, #0
}
 8008180:	4618      	mov	r0, r3
 8008182:	3714      	adds	r7, #20
 8008184:	46bd      	mov	sp, r7
 8008186:	bc80      	pop	{r7}
 8008188:	b004      	add	sp, #16
 800818a:	4770      	bx	lr

0800818c <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800818c:	b480      	push	{r7}
 800818e:	b083      	sub	sp, #12
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800819a:	4618      	mov	r0, r3
 800819c:	370c      	adds	r7, #12
 800819e:	46bd      	mov	sp, r7
 80081a0:	bc80      	pop	{r7}
 80081a2:	4770      	bx	lr

080081a4 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80081a4:	b480      	push	{r7}
 80081a6:	b083      	sub	sp, #12
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80081b8:	2300      	movs	r3, #0
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	370c      	adds	r7, #12
 80081be:	46bd      	mov	sp, r7
 80081c0:	bc80      	pop	{r7}
 80081c2:	4770      	bx	lr

080081c4 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2203      	movs	r2, #3
 80081d0:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80081d2:	2002      	movs	r0, #2
 80081d4:	f7f9 fd00 	bl	8001bd8 <HAL_Delay>
  
  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3708      	adds	r7, #8
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80081e2:	b480      	push	{r7}
 80081e4:	b083      	sub	sp, #12
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f003 0303 	and.w	r3, r3, #3
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	370c      	adds	r7, #12
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bc80      	pop	{r7}
 80081fa:	4770      	bx	lr

080081fc <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008206:	2300      	movs	r3, #0
 8008208:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	681a      	ldr	r2, [r3, #0]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800821a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008220:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008226:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008228:	68fa      	ldr	r2, [r7, #12]
 800822a:	4313      	orrs	r3, r2
 800822c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	68db      	ldr	r3, [r3, #12]
 8008232:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8008236:	f023 030f 	bic.w	r3, r3, #15
 800823a:	68fa      	ldr	r2, [r7, #12]
 800823c:	431a      	orrs	r2, r3
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8008242:	2300      	movs	r3, #0
}
 8008244:	4618      	mov	r0, r3
 8008246:	3714      	adds	r7, #20
 8008248:	46bd      	mov	sp, r7
 800824a:	bc80      	pop	{r7}
 800824c:	4770      	bx	lr

0800824e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800824e:	b480      	push	{r7}
 8008250:	b083      	sub	sp, #12
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	691b      	ldr	r3, [r3, #16]
 800825a:	b2db      	uxtb	r3, r3
}
 800825c:	4618      	mov	r0, r3
 800825e:	370c      	adds	r7, #12
 8008260:	46bd      	mov	sp, r7
 8008262:	bc80      	pop	{r7}
 8008264:	4770      	bx	lr

08008266 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8008266:	b480      	push	{r7}
 8008268:	b085      	sub	sp, #20
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
 800826e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	3314      	adds	r3, #20
 8008274:	461a      	mov	r2, r3
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	4413      	add	r3, r2
 800827a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
}  
 8008280:	4618      	mov	r0, r3
 8008282:	3714      	adds	r7, #20
 8008284:	46bd      	mov	sp, r7
 8008286:	bc80      	pop	{r7}
 8008288:	4770      	bx	lr

0800828a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800828a:	b480      	push	{r7}
 800828c:	b085      	sub	sp, #20
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
 8008292:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008294:	2300      	movs	r3, #0
 8008296:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	685a      	ldr	r2, [r3, #4]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80082b0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80082b6:	431a      	orrs	r2, r3
                       Data->DPSM);
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80082bc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80082be:	68fa      	ldr	r2, [r7, #12]
 80082c0:	4313      	orrs	r3, r2
 80082c2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c8:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	431a      	orrs	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80082d4:	2300      	movs	r3, #0

}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3714      	adds	r7, #20
 80082da:	46bd      	mov	sp, r7
 80082dc:	bc80      	pop	{r7}
 80082de:	4770      	bx	lr

080082e0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b088      	sub	sp, #32
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80082ee:	2310      	movs	r3, #16
 80082f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082f2:	2340      	movs	r3, #64	; 0x40
 80082f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082f6:	2300      	movs	r3, #0
 80082f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008300:	f107 0308 	add.w	r3, r7, #8
 8008304:	4619      	mov	r1, r3
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7ff ff78 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800830c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008310:	2110      	movs	r1, #16
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fa40 	bl	8008798 <SDMMC_GetCmdResp1>
 8008318:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800831a:	69fb      	ldr	r3, [r7, #28]
}
 800831c:	4618      	mov	r0, r3
 800831e:	3720      	adds	r7, #32
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b088      	sub	sp, #32
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008332:	2311      	movs	r3, #17
 8008334:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008336:	2340      	movs	r3, #64	; 0x40
 8008338:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800833a:	2300      	movs	r3, #0
 800833c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800833e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008342:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008344:	f107 0308 	add.w	r3, r7, #8
 8008348:	4619      	mov	r1, r3
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f7ff ff56 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008350:	f241 3288 	movw	r2, #5000	; 0x1388
 8008354:	2111      	movs	r1, #17
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f000 fa1e 	bl	8008798 <SDMMC_GetCmdResp1>
 800835c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800835e:	69fb      	ldr	r3, [r7, #28]
}
 8008360:	4618      	mov	r0, r3
 8008362:	3720      	adds	r7, #32
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b088      	sub	sp, #32
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8008376:	2312      	movs	r3, #18
 8008378:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800837a:	2340      	movs	r3, #64	; 0x40
 800837c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800837e:	2300      	movs	r3, #0
 8008380:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008382:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008386:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008388:	f107 0308 	add.w	r3, r7, #8
 800838c:	4619      	mov	r1, r3
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f7ff ff34 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008394:	f241 3288 	movw	r2, #5000	; 0x1388
 8008398:	2112      	movs	r1, #18
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 f9fc 	bl	8008798 <SDMMC_GetCmdResp1>
 80083a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083a2:	69fb      	ldr	r3, [r7, #28]
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3720      	adds	r7, #32
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}

080083ac <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b088      	sub	sp, #32
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80083ba:	2318      	movs	r3, #24
 80083bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083be:	2340      	movs	r3, #64	; 0x40
 80083c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083c2:	2300      	movs	r3, #0
 80083c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083cc:	f107 0308 	add.w	r3, r7, #8
 80083d0:	4619      	mov	r1, r3
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f7ff ff12 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80083d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80083dc:	2118      	movs	r1, #24
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 f9da 	bl	8008798 <SDMMC_GetCmdResp1>
 80083e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083e6:	69fb      	ldr	r3, [r7, #28]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3720      	adds	r7, #32
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b088      	sub	sp, #32
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
 80083f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80083fe:	2319      	movs	r3, #25
 8008400:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008402:	2340      	movs	r3, #64	; 0x40
 8008404:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008406:	2300      	movs	r3, #0
 8008408:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800840a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800840e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008410:	f107 0308 	add.w	r3, r7, #8
 8008414:	4619      	mov	r1, r3
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f7ff fef0 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800841c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008420:	2119      	movs	r1, #25
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 f9b8 	bl	8008798 <SDMMC_GetCmdResp1>
 8008428:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800842a:	69fb      	ldr	r3, [r7, #28]
}
 800842c:	4618      	mov	r0, r3
 800842e:	3720      	adds	r7, #32
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b088      	sub	sp, #32
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800843c:	2300      	movs	r3, #0
 800843e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008440:	230c      	movs	r3, #12
 8008442:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008444:	2340      	movs	r3, #64	; 0x40
 8008446:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008448:	2300      	movs	r3, #0
 800844a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800844c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008450:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008452:	f107 0308 	add.w	r3, r7, #8
 8008456:	4619      	mov	r1, r3
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f7ff fecf 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800845e:	4a05      	ldr	r2, [pc, #20]	; (8008474 <SDMMC_CmdStopTransfer+0x40>)
 8008460:	210c      	movs	r1, #12
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 f998 	bl	8008798 <SDMMC_GetCmdResp1>
 8008468:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800846a:	69fb      	ldr	r3, [r7, #28]
}
 800846c:	4618      	mov	r0, r3
 800846e:	3720      	adds	r7, #32
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}
 8008474:	05f5e100 	.word	0x05f5e100

08008478 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b08a      	sub	sp, #40	; 0x28
 800847c:	af00      	add	r7, sp, #0
 800847e:	60f8      	str	r0, [r7, #12]
 8008480:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008488:	2307      	movs	r3, #7
 800848a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800848c:	2340      	movs	r3, #64	; 0x40
 800848e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008490:	2300      	movs	r3, #0
 8008492:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008494:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008498:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800849a:	f107 0310 	add.w	r3, r7, #16
 800849e:	4619      	mov	r1, r3
 80084a0:	68f8      	ldr	r0, [r7, #12]
 80084a2:	f7ff feab 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80084a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80084aa:	2107      	movs	r1, #7
 80084ac:	68f8      	ldr	r0, [r7, #12]
 80084ae:	f000 f973 	bl	8008798 <SDMMC_GetCmdResp1>
 80084b2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80084b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3728      	adds	r7, #40	; 0x28
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}

080084be <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b088      	sub	sp, #32
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80084c6:	2300      	movs	r3, #0
 80084c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80084ca:	2300      	movs	r3, #0
 80084cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80084ce:	2300      	movs	r3, #0
 80084d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084d2:	2300      	movs	r3, #0
 80084d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084dc:	f107 0308 	add.w	r3, r7, #8
 80084e0:	4619      	mov	r1, r3
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f7ff fe8a 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f000 f92d 	bl	8008748 <SDMMC_GetCmdError>
 80084ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80084f0:	69fb      	ldr	r3, [r7, #28]
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3720      	adds	r7, #32
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b088      	sub	sp, #32
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008502:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008506:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008508:	2308      	movs	r3, #8
 800850a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800850c:	2340      	movs	r3, #64	; 0x40
 800850e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008510:	2300      	movs	r3, #0
 8008512:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008514:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008518:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800851a:	f107 0308 	add.w	r3, r7, #8
 800851e:	4619      	mov	r1, r3
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f7ff fe6b 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 fb16 	bl	8008b58 <SDMMC_GetCmdResp7>
 800852c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800852e:	69fb      	ldr	r3, [r7, #28]
}
 8008530:	4618      	mov	r0, r3
 8008532:	3720      	adds	r7, #32
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b088      	sub	sp, #32
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008546:	2337      	movs	r3, #55	; 0x37
 8008548:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800854a:	2340      	movs	r3, #64	; 0x40
 800854c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800854e:	2300      	movs	r3, #0
 8008550:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008552:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008556:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008558:	f107 0308 	add.w	r3, r7, #8
 800855c:	4619      	mov	r1, r3
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f7ff fe4c 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008564:	f241 3288 	movw	r2, #5000	; 0x1388
 8008568:	2137      	movs	r1, #55	; 0x37
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f000 f914 	bl	8008798 <SDMMC_GetCmdResp1>
 8008570:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008572:	69fb      	ldr	r3, [r7, #28]
}
 8008574:	4618      	mov	r0, r3
 8008576:	3720      	adds	r7, #32
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b088      	sub	sp, #32
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800858c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008590:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008592:	2329      	movs	r3, #41	; 0x29
 8008594:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008596:	2340      	movs	r3, #64	; 0x40
 8008598:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800859a:	2300      	movs	r3, #0
 800859c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800859e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085a4:	f107 0308 	add.w	r3, r7, #8
 80085a8:	4619      	mov	r1, r3
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f7ff fe26 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 fa23 	bl	80089fc <SDMMC_GetCmdResp3>
 80085b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80085b8:	69fb      	ldr	r3, [r7, #28]
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3720      	adds	r7, #32
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}

080085c2 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80085c2:	b580      	push	{r7, lr}
 80085c4:	b088      	sub	sp, #32
 80085c6:	af00      	add	r7, sp, #0
 80085c8:	6078      	str	r0, [r7, #4]
 80085ca:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80085d0:	2306      	movs	r3, #6
 80085d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80085d4:	2340      	movs	r3, #64	; 0x40
 80085d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80085d8:	2300      	movs	r3, #0
 80085da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80085dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085e0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085e2:	f107 0308 	add.w	r3, r7, #8
 80085e6:	4619      	mov	r1, r3
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f7ff fe07 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80085ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80085f2:	2106      	movs	r1, #6
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 f8cf 	bl	8008798 <SDMMC_GetCmdResp1>
 80085fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80085fc:	69fb      	ldr	r3, [r7, #28]
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3720      	adds	r7, #32
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}

08008606 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008606:	b580      	push	{r7, lr}
 8008608:	b088      	sub	sp, #32
 800860a:	af00      	add	r7, sp, #0
 800860c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800860e:	2300      	movs	r3, #0
 8008610:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008612:	2333      	movs	r3, #51	; 0x33
 8008614:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008616:	2340      	movs	r3, #64	; 0x40
 8008618:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800861a:	2300      	movs	r3, #0
 800861c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800861e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008622:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008624:	f107 0308 	add.w	r3, r7, #8
 8008628:	4619      	mov	r1, r3
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7ff fde6 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008630:	f241 3288 	movw	r2, #5000	; 0x1388
 8008634:	2133      	movs	r1, #51	; 0x33
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 f8ae 	bl	8008798 <SDMMC_GetCmdResp1>
 800863c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800863e:	69fb      	ldr	r3, [r7, #28]
}
 8008640:	4618      	mov	r0, r3
 8008642:	3720      	adds	r7, #32
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b088      	sub	sp, #32
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008650:	2300      	movs	r3, #0
 8008652:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008654:	2302      	movs	r3, #2
 8008656:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008658:	23c0      	movs	r3, #192	; 0xc0
 800865a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800865c:	2300      	movs	r3, #0
 800865e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008660:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008664:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008666:	f107 0308 	add.w	r3, r7, #8
 800866a:	4619      	mov	r1, r3
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f7ff fdc5 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 f97c 	bl	8008970 <SDMMC_GetCmdResp2>
 8008678:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800867a:	69fb      	ldr	r3, [r7, #28]
}
 800867c:	4618      	mov	r0, r3
 800867e:	3720      	adds	r7, #32
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b088      	sub	sp, #32
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008692:	2309      	movs	r3, #9
 8008694:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008696:	23c0      	movs	r3, #192	; 0xc0
 8008698:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800869a:	2300      	movs	r3, #0
 800869c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800869e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80086a4:	f107 0308 	add.w	r3, r7, #8
 80086a8:	4619      	mov	r1, r3
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f7ff fda6 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 f95d 	bl	8008970 <SDMMC_GetCmdResp2>
 80086b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80086b8:	69fb      	ldr	r3, [r7, #28]
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3720      	adds	r7, #32
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}

080086c2 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80086c2:	b580      	push	{r7, lr}
 80086c4:	b088      	sub	sp, #32
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
 80086ca:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80086cc:	2300      	movs	r3, #0
 80086ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80086d0:	2303      	movs	r3, #3
 80086d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80086d4:	2340      	movs	r3, #64	; 0x40
 80086d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80086d8:	2300      	movs	r3, #0
 80086da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80086dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086e0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80086e2:	f107 0308 	add.w	r3, r7, #8
 80086e6:	4619      	mov	r1, r3
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f7ff fd87 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80086ee:	683a      	ldr	r2, [r7, #0]
 80086f0:	2103      	movs	r1, #3
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 f9bc 	bl	8008a70 <SDMMC_GetCmdResp6>
 80086f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80086fa:	69fb      	ldr	r3, [r7, #28]
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3720      	adds	r7, #32
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}

08008704 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b088      	sub	sp, #32
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
 800870c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008712:	230d      	movs	r3, #13
 8008714:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008716:	2340      	movs	r3, #64	; 0x40
 8008718:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800871a:	2300      	movs	r3, #0
 800871c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800871e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008722:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008724:	f107 0308 	add.w	r3, r7, #8
 8008728:	4619      	mov	r1, r3
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f7ff fd66 	bl	80081fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008730:	f241 3288 	movw	r2, #5000	; 0x1388
 8008734:	210d      	movs	r1, #13
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 f82e 	bl	8008798 <SDMMC_GetCmdResp1>
 800873c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800873e:	69fb      	ldr	r3, [r7, #28]
}
 8008740:	4618      	mov	r0, r3
 8008742:	3720      	adds	r7, #32
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}

08008748 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008748:	b490      	push	{r4, r7}
 800874a:	b082      	sub	sp, #8
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008750:	4b0f      	ldr	r3, [pc, #60]	; (8008790 <SDMMC_GetCmdError+0x48>)
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a0f      	ldr	r2, [pc, #60]	; (8008794 <SDMMC_GetCmdError+0x4c>)
 8008756:	fba2 2303 	umull	r2, r3, r2, r3
 800875a:	0a5b      	lsrs	r3, r3, #9
 800875c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008760:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008764:	4623      	mov	r3, r4
 8008766:	1e5c      	subs	r4, r3, #1
 8008768:	2b00      	cmp	r3, #0
 800876a:	d102      	bne.n	8008772 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800876c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008770:	e009      	b.n	8008786 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800877a:	2b00      	cmp	r3, #0
 800877c:	d0f2      	beq.n	8008764 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	22c5      	movs	r2, #197	; 0xc5
 8008782:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8008784:	2300      	movs	r3, #0
}
 8008786:	4618      	mov	r0, r3
 8008788:	3708      	adds	r7, #8
 800878a:	46bd      	mov	sp, r7
 800878c:	bc90      	pop	{r4, r7}
 800878e:	4770      	bx	lr
 8008790:	20000004 	.word	0x20000004
 8008794:	10624dd3 	.word	0x10624dd3

08008798 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008798:	b590      	push	{r4, r7, lr}
 800879a:	b087      	sub	sp, #28
 800879c:	af00      	add	r7, sp, #0
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	460b      	mov	r3, r1
 80087a2:	607a      	str	r2, [r7, #4]
 80087a4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80087a6:	4b6f      	ldr	r3, [pc, #444]	; (8008964 <SDMMC_GetCmdResp1+0x1cc>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a6f      	ldr	r2, [pc, #444]	; (8008968 <SDMMC_GetCmdResp1+0x1d0>)
 80087ac:	fba2 2303 	umull	r2, r3, r2, r3
 80087b0:	0a5b      	lsrs	r3, r3, #9
 80087b2:	687a      	ldr	r2, [r7, #4]
 80087b4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80087b8:	4623      	mov	r3, r4
 80087ba:	1e5c      	subs	r4, r3, #1
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d102      	bne.n	80087c6 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80087c0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80087c4:	e0c9      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ca:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d0f0      	beq.n	80087b8 <SDMMC_GetCmdResp1+0x20>
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d1eb      	bne.n	80087b8 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087e4:	f003 0304 	and.w	r3, r3, #4
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d004      	beq.n	80087f6 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2204      	movs	r2, #4
 80087f0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80087f2:	2304      	movs	r3, #4
 80087f4:	e0b1      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087fa:	f003 0301 	and.w	r3, r3, #1
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d004      	beq.n	800880c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2201      	movs	r2, #1
 8008806:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008808:	2301      	movs	r3, #1
 800880a:	e0a6      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	22c5      	movs	r2, #197	; 0xc5
 8008810:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008812:	68f8      	ldr	r0, [r7, #12]
 8008814:	f7ff fd1b 	bl	800824e <SDIO_GetCommandResponse>
 8008818:	4603      	mov	r3, r0
 800881a:	461a      	mov	r2, r3
 800881c:	7afb      	ldrb	r3, [r7, #11]
 800881e:	4293      	cmp	r3, r2
 8008820:	d001      	beq.n	8008826 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008822:	2301      	movs	r3, #1
 8008824:	e099      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008826:	2100      	movs	r1, #0
 8008828:	68f8      	ldr	r0, [r7, #12]
 800882a:	f7ff fd1c 	bl	8008266 <SDIO_GetResponse>
 800882e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008830:	693a      	ldr	r2, [r7, #16]
 8008832:	4b4e      	ldr	r3, [pc, #312]	; (800896c <SDMMC_GetCmdResp1+0x1d4>)
 8008834:	4013      	ands	r3, r2
 8008836:	2b00      	cmp	r3, #0
 8008838:	d101      	bne.n	800883e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800883a:	2300      	movs	r3, #0
 800883c:	e08d      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	2b00      	cmp	r3, #0
 8008842:	da02      	bge.n	800884a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008844:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008848:	e087      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008850:	2b00      	cmp	r3, #0
 8008852:	d001      	beq.n	8008858 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008854:	2340      	movs	r3, #64	; 0x40
 8008856:	e080      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800885e:	2b00      	cmp	r3, #0
 8008860:	d001      	beq.n	8008866 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008862:	2380      	movs	r3, #128	; 0x80
 8008864:	e079      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800886c:	2b00      	cmp	r3, #0
 800886e:	d002      	beq.n	8008876 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008870:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008874:	e071      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d002      	beq.n	8008886 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008880:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008884:	e069      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800888c:	2b00      	cmp	r3, #0
 800888e:	d002      	beq.n	8008896 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008890:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008894:	e061      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800889c:	2b00      	cmp	r3, #0
 800889e:	d002      	beq.n	80088a6 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80088a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088a4:	e059      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80088a6:	693b      	ldr	r3, [r7, #16]
 80088a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d002      	beq.n	80088b6 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80088b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80088b4:	e051      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d002      	beq.n	80088c6 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80088c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80088c4:	e049      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d002      	beq.n	80088d6 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80088d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80088d4:	e041      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d002      	beq.n	80088e6 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 80088e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088e4:	e039      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d002      	beq.n	80088f6 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80088f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80088f4:	e031      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d002      	beq.n	8008906 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008900:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008904:	e029      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800890c:	2b00      	cmp	r3, #0
 800890e:	d002      	beq.n	8008916 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008910:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008914:	e021      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800891c:	2b00      	cmp	r3, #0
 800891e:	d002      	beq.n	8008926 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008920:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008924:	e019      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800892c:	2b00      	cmp	r3, #0
 800892e:	d002      	beq.n	8008936 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008930:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008934:	e011      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800893c:	2b00      	cmp	r3, #0
 800893e:	d002      	beq.n	8008946 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008940:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008944:	e009      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	f003 0308 	and.w	r3, r3, #8
 800894c:	2b00      	cmp	r3, #0
 800894e:	d002      	beq.n	8008956 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008950:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008954:	e001      	b.n	800895a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008956:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800895a:	4618      	mov	r0, r3
 800895c:	371c      	adds	r7, #28
 800895e:	46bd      	mov	sp, r7
 8008960:	bd90      	pop	{r4, r7, pc}
 8008962:	bf00      	nop
 8008964:	20000004 	.word	0x20000004
 8008968:	10624dd3 	.word	0x10624dd3
 800896c:	fdffe008 	.word	0xfdffe008

08008970 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008970:	b490      	push	{r4, r7}
 8008972:	b084      	sub	sp, #16
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008978:	4b1e      	ldr	r3, [pc, #120]	; (80089f4 <SDMMC_GetCmdResp2+0x84>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a1e      	ldr	r2, [pc, #120]	; (80089f8 <SDMMC_GetCmdResp2+0x88>)
 800897e:	fba2 2303 	umull	r2, r3, r2, r3
 8008982:	0a5b      	lsrs	r3, r3, #9
 8008984:	f241 3288 	movw	r2, #5000	; 0x1388
 8008988:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800898c:	4623      	mov	r3, r4
 800898e:	1e5c      	subs	r4, r3, #1
 8008990:	2b00      	cmp	r3, #0
 8008992:	d102      	bne.n	800899a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008994:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008998:	e026      	b.n	80089e8 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800899e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d0f0      	beq.n	800898c <SDMMC_GetCmdResp2+0x1c>
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d1eb      	bne.n	800898c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089b8:	f003 0304 	and.w	r3, r3, #4
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d004      	beq.n	80089ca <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2204      	movs	r2, #4
 80089c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80089c6:	2304      	movs	r3, #4
 80089c8:	e00e      	b.n	80089e8 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d004      	beq.n	80089e0 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2201      	movs	r2, #1
 80089da:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80089dc:	2301      	movs	r3, #1
 80089de:	e003      	b.n	80089e8 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	22c5      	movs	r2, #197	; 0xc5
 80089e4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80089e6:	2300      	movs	r3, #0
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3710      	adds	r7, #16
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bc90      	pop	{r4, r7}
 80089f0:	4770      	bx	lr
 80089f2:	bf00      	nop
 80089f4:	20000004 	.word	0x20000004
 80089f8:	10624dd3 	.word	0x10624dd3

080089fc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80089fc:	b490      	push	{r4, r7}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008a04:	4b18      	ldr	r3, [pc, #96]	; (8008a68 <SDMMC_GetCmdResp3+0x6c>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a18      	ldr	r2, [pc, #96]	; (8008a6c <SDMMC_GetCmdResp3+0x70>)
 8008a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a0e:	0a5b      	lsrs	r3, r3, #9
 8008a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a14:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008a18:	4623      	mov	r3, r4
 8008a1a:	1e5c      	subs	r4, r3, #1
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d102      	bne.n	8008a26 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008a20:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008a24:	e01b      	b.n	8008a5e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a2a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d0f0      	beq.n	8008a18 <SDMMC_GetCmdResp3+0x1c>
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d1eb      	bne.n	8008a18 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a44:	f003 0304 	and.w	r3, r3, #4
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d004      	beq.n	8008a56 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2204      	movs	r2, #4
 8008a50:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008a52:	2304      	movs	r3, #4
 8008a54:	e003      	b.n	8008a5e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	22c5      	movs	r2, #197	; 0xc5
 8008a5a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008a5c:	2300      	movs	r3, #0
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3710      	adds	r7, #16
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bc90      	pop	{r4, r7}
 8008a66:	4770      	bx	lr
 8008a68:	20000004 	.word	0x20000004
 8008a6c:	10624dd3 	.word	0x10624dd3

08008a70 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008a70:	b590      	push	{r4, r7, lr}
 8008a72:	b087      	sub	sp, #28
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	460b      	mov	r3, r1
 8008a7a:	607a      	str	r2, [r7, #4]
 8008a7c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008a7e:	4b34      	ldr	r3, [pc, #208]	; (8008b50 <SDMMC_GetCmdResp6+0xe0>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4a34      	ldr	r2, [pc, #208]	; (8008b54 <SDMMC_GetCmdResp6+0xe4>)
 8008a84:	fba2 2303 	umull	r2, r3, r2, r3
 8008a88:	0a5b      	lsrs	r3, r3, #9
 8008a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a8e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008a92:	4623      	mov	r3, r4
 8008a94:	1e5c      	subs	r4, r3, #1
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d102      	bne.n	8008aa0 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008a9a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008a9e:	e052      	b.n	8008b46 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008aa4:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d0f0      	beq.n	8008a92 <SDMMC_GetCmdResp6+0x22>
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d1eb      	bne.n	8008a92 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008abe:	f003 0304 	and.w	r3, r3, #4
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d004      	beq.n	8008ad0 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2204      	movs	r2, #4
 8008aca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008acc:	2304      	movs	r3, #4
 8008ace:	e03a      	b.n	8008b46 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ad4:	f003 0301 	and.w	r3, r3, #1
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d004      	beq.n	8008ae6 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	e02f      	b.n	8008b46 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008ae6:	68f8      	ldr	r0, [r7, #12]
 8008ae8:	f7ff fbb1 	bl	800824e <SDIO_GetCommandResponse>
 8008aec:	4603      	mov	r3, r0
 8008aee:	461a      	mov	r2, r3
 8008af0:	7afb      	ldrb	r3, [r7, #11]
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d001      	beq.n	8008afa <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008af6:	2301      	movs	r3, #1
 8008af8:	e025      	b.n	8008b46 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	22c5      	movs	r2, #197	; 0xc5
 8008afe:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008b00:	2100      	movs	r1, #0
 8008b02:	68f8      	ldr	r0, [r7, #12]
 8008b04:	f7ff fbaf 	bl	8008266 <SDIO_GetResponse>
 8008b08:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d106      	bne.n	8008b22 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	0c1b      	lsrs	r3, r3, #16
 8008b18:	b29a      	uxth	r2, r3
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	e011      	b.n	8008b46 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d002      	beq.n	8008b32 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008b2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008b30:	e009      	b.n	8008b46 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d002      	beq.n	8008b42 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008b3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b40:	e001      	b.n	8008b46 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008b42:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	371c      	adds	r7, #28
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd90      	pop	{r4, r7, pc}
 8008b4e:	bf00      	nop
 8008b50:	20000004 	.word	0x20000004
 8008b54:	10624dd3 	.word	0x10624dd3

08008b58 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008b58:	b490      	push	{r4, r7}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008b60:	4b21      	ldr	r3, [pc, #132]	; (8008be8 <SDMMC_GetCmdResp7+0x90>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a21      	ldr	r2, [pc, #132]	; (8008bec <SDMMC_GetCmdResp7+0x94>)
 8008b66:	fba2 2303 	umull	r2, r3, r2, r3
 8008b6a:	0a5b      	lsrs	r3, r3, #9
 8008b6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b70:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008b74:	4623      	mov	r3, r4
 8008b76:	1e5c      	subs	r4, r3, #1
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d102      	bne.n	8008b82 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008b7c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008b80:	e02c      	b.n	8008bdc <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b86:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d0f0      	beq.n	8008b74 <SDMMC_GetCmdResp7+0x1c>
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1eb      	bne.n	8008b74 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ba0:	f003 0304 	and.w	r3, r3, #4
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d004      	beq.n	8008bb2 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2204      	movs	r2, #4
 8008bac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008bae:	2304      	movs	r3, #4
 8008bb0:	e014      	b.n	8008bdc <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bb6:	f003 0301 	and.w	r3, r3, #1
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d004      	beq.n	8008bc8 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2201      	movs	r2, #1
 8008bc2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	e009      	b.n	8008bdc <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d002      	beq.n	8008bda <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2240      	movs	r2, #64	; 0x40
 8008bd8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008bda:	2300      	movs	r3, #0
  
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3710      	adds	r7, #16
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bc90      	pop	{r4, r7}
 8008be4:	4770      	bx	lr
 8008be6:	bf00      	nop
 8008be8:	20000004 	.word	0x20000004
 8008bec:	10624dd3 	.word	0x10624dd3

08008bf0 <LL_TIM_SetPrescaler>:
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b083      	sub	sp, #12
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	683a      	ldr	r2, [r7, #0]
 8008bfe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008c00:	bf00      	nop
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bc80      	pop	{r7}
 8008c08:	4770      	bx	lr

08008c0a <LL_TIM_SetAutoReload>:
{
 8008c0a:	b480      	push	{r7}
 8008c0c:	b083      	sub	sp, #12
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	6078      	str	r0, [r7, #4]
 8008c12:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	683a      	ldr	r2, [r7, #0]
 8008c18:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008c1a:	bf00      	nop
 8008c1c:	370c      	adds	r7, #12
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bc80      	pop	{r7}
 8008c22:	4770      	bx	lr

08008c24 <LL_TIM_SetRepetitionCounter>:
{
 8008c24:	b480      	push	{r7}
 8008c26:	b083      	sub	sp, #12
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
 8008c2c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	683a      	ldr	r2, [r7, #0]
 8008c32:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008c34:	bf00      	nop
 8008c36:	370c      	adds	r7, #12
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bc80      	pop	{r7}
 8008c3c:	4770      	bx	lr

08008c3e <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8008c3e:	b480      	push	{r7}
 8008c40:	b083      	sub	sp, #12
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	695b      	ldr	r3, [r3, #20]
 8008c4a:	f043 0201 	orr.w	r2, r3, #1
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	615a      	str	r2, [r3, #20]
}
 8008c52:	bf00      	nop
 8008c54:	370c      	adds	r7, #12
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bc80      	pop	{r7}
 8008c5a:	4770      	bx	lr

08008c5c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b084      	sub	sp, #16
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
 8008c64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4a3d      	ldr	r2, [pc, #244]	; (8008d64 <LL_TIM_Init+0x108>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d013      	beq.n	8008c9c <LL_TIM_Init+0x40>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c7a:	d00f      	beq.n	8008c9c <LL_TIM_Init+0x40>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	4a3a      	ldr	r2, [pc, #232]	; (8008d68 <LL_TIM_Init+0x10c>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d00b      	beq.n	8008c9c <LL_TIM_Init+0x40>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	4a39      	ldr	r2, [pc, #228]	; (8008d6c <LL_TIM_Init+0x110>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d007      	beq.n	8008c9c <LL_TIM_Init+0x40>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	4a38      	ldr	r2, [pc, #224]	; (8008d70 <LL_TIM_Init+0x114>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d003      	beq.n	8008c9c <LL_TIM_Init+0x40>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	4a37      	ldr	r2, [pc, #220]	; (8008d74 <LL_TIM_Init+0x118>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d106      	bne.n	8008caa <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4a2d      	ldr	r2, [pc, #180]	; (8008d64 <LL_TIM_Init+0x108>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d02b      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cb8:	d027      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4a2a      	ldr	r2, [pc, #168]	; (8008d68 <LL_TIM_Init+0x10c>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d023      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a29      	ldr	r2, [pc, #164]	; (8008d6c <LL_TIM_Init+0x110>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d01f      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	4a28      	ldr	r2, [pc, #160]	; (8008d70 <LL_TIM_Init+0x114>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d01b      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4a27      	ldr	r2, [pc, #156]	; (8008d74 <LL_TIM_Init+0x118>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d017      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a26      	ldr	r2, [pc, #152]	; (8008d78 <LL_TIM_Init+0x11c>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d013      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a25      	ldr	r2, [pc, #148]	; (8008d7c <LL_TIM_Init+0x120>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d00f      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a24      	ldr	r2, [pc, #144]	; (8008d80 <LL_TIM_Init+0x124>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d00b      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a23      	ldr	r2, [pc, #140]	; (8008d84 <LL_TIM_Init+0x128>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d007      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a22      	ldr	r2, [pc, #136]	; (8008d88 <LL_TIM_Init+0x12c>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d003      	beq.n	8008d0a <LL_TIM_Init+0xae>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a21      	ldr	r2, [pc, #132]	; (8008d8c <LL_TIM_Init+0x130>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d106      	bne.n	8008d18 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	68fa      	ldr	r2, [r7, #12]
 8008d1c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	689b      	ldr	r3, [r3, #8]
 8008d22:	4619      	mov	r1, r3
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f7ff ff70 	bl	8008c0a <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	881b      	ldrh	r3, [r3, #0]
 8008d2e:	4619      	mov	r1, r3
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f7ff ff5d 	bl	8008bf0 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	4a0a      	ldr	r2, [pc, #40]	; (8008d64 <LL_TIM_Init+0x108>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d003      	beq.n	8008d46 <LL_TIM_Init+0xea>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4a0c      	ldr	r2, [pc, #48]	; (8008d74 <LL_TIM_Init+0x118>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d105      	bne.n	8008d52 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	7c1b      	ldrb	r3, [r3, #16]
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f7ff ff69 	bl	8008c24 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f7ff ff73 	bl	8008c3e <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8008d58:	2300      	movs	r3, #0
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	3710      	adds	r7, #16
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	40010000 	.word	0x40010000
 8008d68:	40000400 	.word	0x40000400
 8008d6c:	40000800 	.word	0x40000800
 8008d70:	40000c00 	.word	0x40000c00
 8008d74:	40010400 	.word	0x40010400
 8008d78:	40014000 	.word	0x40014000
 8008d7c:	40014400 	.word	0x40014400
 8008d80:	40014800 	.word	0x40014800
 8008d84:	40001800 	.word	0x40001800
 8008d88:	40001c00 	.word	0x40001c00
 8008d8c:	40002000 	.word	0x40002000

08008d90 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008d90:	b084      	sub	sp, #16
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b084      	sub	sp, #16
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
 8008d9a:	f107 001c 	add.w	r0, r7, #28
 8008d9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	d122      	bne.n	8008dee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	68db      	ldr	r3, [r3, #12]
 8008db8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008dbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dc0:	687a      	ldr	r2, [r7, #4]
 8008dc2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	68db      	ldr	r3, [r3, #12]
 8008dc8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008dd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d105      	bne.n	8008de2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	68db      	ldr	r3, [r3, #12]
 8008dda:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f001 fa58 	bl	800a298 <USB_CoreReset>
 8008de8:	4603      	mov	r3, r0
 8008dea:	73fb      	strb	r3, [r7, #15]
 8008dec:	e010      	b.n	8008e10 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	68db      	ldr	r3, [r3, #12]
 8008df2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f001 fa4c 	bl	800a298 <USB_CoreReset>
 8008e00:	4603      	mov	r3, r0
 8008e02:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e08:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d10b      	bne.n	8008e2e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	689b      	ldr	r3, [r3, #8]
 8008e1a:	f043 0206 	orr.w	r2, r3, #6
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	f043 0220 	orr.w	r2, r3, #32
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3710      	adds	r7, #16
 8008e34:	46bd      	mov	sp, r7
 8008e36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e3a:	b004      	add	sp, #16
 8008e3c:	4770      	bx	lr
	...

08008e40 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b087      	sub	sp, #28
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	60b9      	str	r1, [r7, #8]
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008e4e:	79fb      	ldrb	r3, [r7, #7]
 8008e50:	2b02      	cmp	r3, #2
 8008e52:	d165      	bne.n	8008f20 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	4a41      	ldr	r2, [pc, #260]	; (8008f5c <USB_SetTurnaroundTime+0x11c>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d906      	bls.n	8008e6a <USB_SetTurnaroundTime+0x2a>
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	4a40      	ldr	r2, [pc, #256]	; (8008f60 <USB_SetTurnaroundTime+0x120>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d802      	bhi.n	8008e6a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008e64:	230f      	movs	r3, #15
 8008e66:	617b      	str	r3, [r7, #20]
 8008e68:	e062      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	4a3c      	ldr	r2, [pc, #240]	; (8008f60 <USB_SetTurnaroundTime+0x120>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d906      	bls.n	8008e80 <USB_SetTurnaroundTime+0x40>
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	4a3b      	ldr	r2, [pc, #236]	; (8008f64 <USB_SetTurnaroundTime+0x124>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d802      	bhi.n	8008e80 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008e7a:	230e      	movs	r3, #14
 8008e7c:	617b      	str	r3, [r7, #20]
 8008e7e:	e057      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	4a38      	ldr	r2, [pc, #224]	; (8008f64 <USB_SetTurnaroundTime+0x124>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d906      	bls.n	8008e96 <USB_SetTurnaroundTime+0x56>
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	4a37      	ldr	r2, [pc, #220]	; (8008f68 <USB_SetTurnaroundTime+0x128>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d802      	bhi.n	8008e96 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008e90:	230d      	movs	r3, #13
 8008e92:	617b      	str	r3, [r7, #20]
 8008e94:	e04c      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	4a33      	ldr	r2, [pc, #204]	; (8008f68 <USB_SetTurnaroundTime+0x128>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d906      	bls.n	8008eac <USB_SetTurnaroundTime+0x6c>
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	4a32      	ldr	r2, [pc, #200]	; (8008f6c <USB_SetTurnaroundTime+0x12c>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d802      	bhi.n	8008eac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008ea6:	230c      	movs	r3, #12
 8008ea8:	617b      	str	r3, [r7, #20]
 8008eaa:	e041      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	4a2f      	ldr	r2, [pc, #188]	; (8008f6c <USB_SetTurnaroundTime+0x12c>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d906      	bls.n	8008ec2 <USB_SetTurnaroundTime+0x82>
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	4a2e      	ldr	r2, [pc, #184]	; (8008f70 <USB_SetTurnaroundTime+0x130>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d802      	bhi.n	8008ec2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008ebc:	230b      	movs	r3, #11
 8008ebe:	617b      	str	r3, [r7, #20]
 8008ec0:	e036      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	4a2a      	ldr	r2, [pc, #168]	; (8008f70 <USB_SetTurnaroundTime+0x130>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d906      	bls.n	8008ed8 <USB_SetTurnaroundTime+0x98>
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	4a29      	ldr	r2, [pc, #164]	; (8008f74 <USB_SetTurnaroundTime+0x134>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d802      	bhi.n	8008ed8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008ed2:	230a      	movs	r3, #10
 8008ed4:	617b      	str	r3, [r7, #20]
 8008ed6:	e02b      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	4a26      	ldr	r2, [pc, #152]	; (8008f74 <USB_SetTurnaroundTime+0x134>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d906      	bls.n	8008eee <USB_SetTurnaroundTime+0xae>
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	4a25      	ldr	r2, [pc, #148]	; (8008f78 <USB_SetTurnaroundTime+0x138>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d802      	bhi.n	8008eee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008ee8:	2309      	movs	r3, #9
 8008eea:	617b      	str	r3, [r7, #20]
 8008eec:	e020      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	4a21      	ldr	r2, [pc, #132]	; (8008f78 <USB_SetTurnaroundTime+0x138>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d906      	bls.n	8008f04 <USB_SetTurnaroundTime+0xc4>
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	4a20      	ldr	r2, [pc, #128]	; (8008f7c <USB_SetTurnaroundTime+0x13c>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d802      	bhi.n	8008f04 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008efe:	2308      	movs	r3, #8
 8008f00:	617b      	str	r3, [r7, #20]
 8008f02:	e015      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	4a1d      	ldr	r2, [pc, #116]	; (8008f7c <USB_SetTurnaroundTime+0x13c>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d906      	bls.n	8008f1a <USB_SetTurnaroundTime+0xda>
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	4a1c      	ldr	r2, [pc, #112]	; (8008f80 <USB_SetTurnaroundTime+0x140>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d802      	bhi.n	8008f1a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008f14:	2307      	movs	r3, #7
 8008f16:	617b      	str	r3, [r7, #20]
 8008f18:	e00a      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008f1a:	2306      	movs	r3, #6
 8008f1c:	617b      	str	r3, [r7, #20]
 8008f1e:	e007      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008f20:	79fb      	ldrb	r3, [r7, #7]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d102      	bne.n	8008f2c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008f26:	2309      	movs	r3, #9
 8008f28:	617b      	str	r3, [r7, #20]
 8008f2a:	e001      	b.n	8008f30 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008f2c:	2309      	movs	r3, #9
 8008f2e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	68da      	ldr	r2, [r3, #12]
 8008f40:	697b      	ldr	r3, [r7, #20]
 8008f42:	029b      	lsls	r3, r3, #10
 8008f44:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008f48:	431a      	orrs	r2, r3
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008f4e:	2300      	movs	r3, #0
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	371c      	adds	r7, #28
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bc80      	pop	{r7}
 8008f58:	4770      	bx	lr
 8008f5a:	bf00      	nop
 8008f5c:	00d8acbf 	.word	0x00d8acbf
 8008f60:	00e4e1bf 	.word	0x00e4e1bf
 8008f64:	00f423ff 	.word	0x00f423ff
 8008f68:	0106737f 	.word	0x0106737f
 8008f6c:	011a499f 	.word	0x011a499f
 8008f70:	01312cff 	.word	0x01312cff
 8008f74:	014ca43f 	.word	0x014ca43f
 8008f78:	016e35ff 	.word	0x016e35ff
 8008f7c:	01a6ab1f 	.word	0x01a6ab1f
 8008f80:	01e847ff 	.word	0x01e847ff

08008f84 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b083      	sub	sp, #12
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	f043 0201 	orr.w	r2, r3, #1
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008f98:	2300      	movs	r3, #0
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	370c      	adds	r7, #12
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bc80      	pop	{r7}
 8008fa2:	4770      	bx	lr

08008fa4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	f023 0201 	bic.w	r2, r3, #1
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008fb8:	2300      	movs	r3, #0
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	370c      	adds	r7, #12
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bc80      	pop	{r7}
 8008fc2:	4770      	bx	lr

08008fc4 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b082      	sub	sp, #8
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	460b      	mov	r3, r1
 8008fce:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008fdc:	78fb      	ldrb	r3, [r7, #3]
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d106      	bne.n	8008ff0 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	68db      	ldr	r3, [r3, #12]
 8008fe6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	60da      	str	r2, [r3, #12]
 8008fee:	e00b      	b.n	8009008 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008ff0:	78fb      	ldrb	r3, [r7, #3]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d106      	bne.n	8009004 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	68db      	ldr	r3, [r3, #12]
 8008ffa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	60da      	str	r2, [r3, #12]
 8009002:	e001      	b.n	8009008 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009004:	2301      	movs	r3, #1
 8009006:	e003      	b.n	8009010 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8009008:	2032      	movs	r0, #50	; 0x32
 800900a:	f7f8 fde5 	bl	8001bd8 <HAL_Delay>

  return HAL_OK;
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	3708      	adds	r7, #8
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009018:	b084      	sub	sp, #16
 800901a:	b580      	push	{r7, lr}
 800901c:	b086      	sub	sp, #24
 800901e:	af00      	add	r7, sp, #0
 8009020:	6078      	str	r0, [r7, #4]
 8009022:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009026:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800902a:	2300      	movs	r3, #0
 800902c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009032:	2300      	movs	r3, #0
 8009034:	613b      	str	r3, [r7, #16]
 8009036:	e009      	b.n	800904c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009038:	687a      	ldr	r2, [r7, #4]
 800903a:	693b      	ldr	r3, [r7, #16]
 800903c:	3340      	adds	r3, #64	; 0x40
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	4413      	add	r3, r2
 8009042:	2200      	movs	r2, #0
 8009044:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	3301      	adds	r3, #1
 800904a:	613b      	str	r3, [r7, #16]
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	2b0e      	cmp	r3, #14
 8009050:	d9f2      	bls.n	8009038 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009052:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009054:	2b00      	cmp	r3, #0
 8009056:	d112      	bne.n	800907e <USB_DevInit+0x66>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800905c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009068:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009074:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	639a      	str	r2, [r3, #56]	; 0x38
 800907c:	e00b      	b.n	8009096 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009082:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800908e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800909c:	461a      	mov	r2, r3
 800909e:	2300      	movs	r3, #0
 80090a0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090a8:	4619      	mov	r1, r3
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090b0:	461a      	mov	r2, r3
 80090b2:	680b      	ldr	r3, [r1, #0]
 80090b4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80090b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d10c      	bne.n	80090d6 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80090bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d104      	bne.n	80090cc <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80090c2:	2100      	movs	r1, #0
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 f95d 	bl	8009384 <USB_SetDevSpeed>
 80090ca:	e008      	b.n	80090de <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80090cc:	2101      	movs	r1, #1
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f000 f958 	bl	8009384 <USB_SetDevSpeed>
 80090d4:	e003      	b.n	80090de <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80090d6:	2103      	movs	r1, #3
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f000 f953 	bl	8009384 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80090de:	2110      	movs	r1, #16
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 f90b 	bl	80092fc <USB_FlushTxFifo>
 80090e6:	4603      	mov	r3, r0
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d001      	beq.n	80090f0 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 80090ec:	2301      	movs	r3, #1
 80090ee:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f000 f927 	bl	8009344 <USB_FlushRxFifo>
 80090f6:	4603      	mov	r3, r0
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d001      	beq.n	8009100 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009106:	461a      	mov	r2, r3
 8009108:	2300      	movs	r3, #0
 800910a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009112:	461a      	mov	r2, r3
 8009114:	2300      	movs	r3, #0
 8009116:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800911e:	461a      	mov	r2, r3
 8009120:	2300      	movs	r3, #0
 8009122:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009124:	2300      	movs	r3, #0
 8009126:	613b      	str	r3, [r7, #16]
 8009128:	e043      	b.n	80091b2 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	015a      	lsls	r2, r3, #5
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	4413      	add	r3, r2
 8009132:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800913c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009140:	d118      	bne.n	8009174 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d10a      	bne.n	800915e <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	015a      	lsls	r2, r3, #5
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	4413      	add	r3, r2
 8009150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009154:	461a      	mov	r2, r3
 8009156:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800915a:	6013      	str	r3, [r2, #0]
 800915c:	e013      	b.n	8009186 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	015a      	lsls	r2, r3, #5
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	4413      	add	r3, r2
 8009166:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800916a:	461a      	mov	r2, r3
 800916c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009170:	6013      	str	r3, [r2, #0]
 8009172:	e008      	b.n	8009186 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	015a      	lsls	r2, r3, #5
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	4413      	add	r3, r2
 800917c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009180:	461a      	mov	r2, r3
 8009182:	2300      	movs	r3, #0
 8009184:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	015a      	lsls	r2, r3, #5
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	4413      	add	r3, r2
 800918e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009192:	461a      	mov	r2, r3
 8009194:	2300      	movs	r3, #0
 8009196:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	015a      	lsls	r2, r3, #5
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	4413      	add	r3, r2
 80091a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091a4:	461a      	mov	r2, r3
 80091a6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80091aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80091ac:	693b      	ldr	r3, [r7, #16]
 80091ae:	3301      	adds	r3, #1
 80091b0:	613b      	str	r3, [r7, #16]
 80091b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b4:	693a      	ldr	r2, [r7, #16]
 80091b6:	429a      	cmp	r2, r3
 80091b8:	d3b7      	bcc.n	800912a <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80091ba:	2300      	movs	r3, #0
 80091bc:	613b      	str	r3, [r7, #16]
 80091be:	e043      	b.n	8009248 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80091c0:	693b      	ldr	r3, [r7, #16]
 80091c2:	015a      	lsls	r2, r3, #5
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	4413      	add	r3, r2
 80091c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80091d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80091d6:	d118      	bne.n	800920a <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d10a      	bne.n	80091f4 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	015a      	lsls	r2, r3, #5
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	4413      	add	r3, r2
 80091e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091ea:	461a      	mov	r2, r3
 80091ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80091f0:	6013      	str	r3, [r2, #0]
 80091f2:	e013      	b.n	800921c <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	015a      	lsls	r2, r3, #5
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	4413      	add	r3, r2
 80091fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009200:	461a      	mov	r2, r3
 8009202:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009206:	6013      	str	r3, [r2, #0]
 8009208:	e008      	b.n	800921c <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	015a      	lsls	r2, r3, #5
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	4413      	add	r3, r2
 8009212:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009216:	461a      	mov	r2, r3
 8009218:	2300      	movs	r3, #0
 800921a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	015a      	lsls	r2, r3, #5
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	4413      	add	r3, r2
 8009224:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009228:	461a      	mov	r2, r3
 800922a:	2300      	movs	r3, #0
 800922c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	015a      	lsls	r2, r3, #5
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	4413      	add	r3, r2
 8009236:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800923a:	461a      	mov	r2, r3
 800923c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009240:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	3301      	adds	r3, #1
 8009246:	613b      	str	r3, [r7, #16]
 8009248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800924a:	693a      	ldr	r2, [r7, #16]
 800924c:	429a      	cmp	r2, r3
 800924e:	d3b7      	bcc.n	80091c0 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009256:	691b      	ldr	r3, [r3, #16]
 8009258:	68fa      	ldr	r2, [r7, #12]
 800925a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800925e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009262:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 8009264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009266:	2b01      	cmp	r3, #1
 8009268:	d111      	bne.n	800928e <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009270:	461a      	mov	r2, r3
 8009272:	4b20      	ldr	r3, [pc, #128]	; (80092f4 <USB_DevInit+0x2dc>)
 8009274:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800927c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800927e:	68fa      	ldr	r2, [r7, #12]
 8009280:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009284:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009288:	f043 0303 	orr.w	r3, r3, #3
 800928c:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2200      	movs	r2, #0
 8009292:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800929a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800929c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d105      	bne.n	80092ae <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	699b      	ldr	r3, [r3, #24]
 80092a6:	f043 0210 	orr.w	r2, r3, #16
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	699a      	ldr	r2, [r3, #24]
 80092b2:	4b11      	ldr	r3, [pc, #68]	; (80092f8 <USB_DevInit+0x2e0>)
 80092b4:	4313      	orrs	r3, r2
 80092b6:	687a      	ldr	r2, [r7, #4]
 80092b8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80092ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d005      	beq.n	80092cc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	699b      	ldr	r3, [r3, #24]
 80092c4:	f043 0208 	orr.w	r2, r3, #8
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80092cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092ce:	2b01      	cmp	r3, #1
 80092d0:	d107      	bne.n	80092e2 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	699b      	ldr	r3, [r3, #24]
 80092d6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80092da:	f043 0304 	orr.w	r3, r3, #4
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80092e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	3718      	adds	r7, #24
 80092e8:	46bd      	mov	sp, r7
 80092ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80092ee:	b004      	add	sp, #16
 80092f0:	4770      	bx	lr
 80092f2:	bf00      	nop
 80092f4:	00800100 	.word	0x00800100
 80092f8:	803c3800 	.word	0x803c3800

080092fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b085      	sub	sp, #20
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009306:	2300      	movs	r3, #0
 8009308:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	019b      	lsls	r3, r3, #6
 800930e:	f043 0220 	orr.w	r2, r3, #32
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	3301      	adds	r3, #1
 800931a:	60fb      	str	r3, [r7, #12]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	4a08      	ldr	r2, [pc, #32]	; (8009340 <USB_FlushTxFifo+0x44>)
 8009320:	4293      	cmp	r3, r2
 8009322:	d901      	bls.n	8009328 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009324:	2303      	movs	r3, #3
 8009326:	e006      	b.n	8009336 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	691b      	ldr	r3, [r3, #16]
 800932c:	f003 0320 	and.w	r3, r3, #32
 8009330:	2b20      	cmp	r3, #32
 8009332:	d0f0      	beq.n	8009316 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009334:	2300      	movs	r3, #0
}
 8009336:	4618      	mov	r0, r3
 8009338:	3714      	adds	r7, #20
 800933a:	46bd      	mov	sp, r7
 800933c:	bc80      	pop	{r7}
 800933e:	4770      	bx	lr
 8009340:	00030d40 	.word	0x00030d40

08009344 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009344:	b480      	push	{r7}
 8009346:	b085      	sub	sp, #20
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800934c:	2300      	movs	r3, #0
 800934e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2210      	movs	r2, #16
 8009354:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	3301      	adds	r3, #1
 800935a:	60fb      	str	r3, [r7, #12]
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	4a08      	ldr	r2, [pc, #32]	; (8009380 <USB_FlushRxFifo+0x3c>)
 8009360:	4293      	cmp	r3, r2
 8009362:	d901      	bls.n	8009368 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009364:	2303      	movs	r3, #3
 8009366:	e006      	b.n	8009376 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	691b      	ldr	r3, [r3, #16]
 800936c:	f003 0310 	and.w	r3, r3, #16
 8009370:	2b10      	cmp	r3, #16
 8009372:	d0f0      	beq.n	8009356 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009374:	2300      	movs	r3, #0
}
 8009376:	4618      	mov	r0, r3
 8009378:	3714      	adds	r7, #20
 800937a:	46bd      	mov	sp, r7
 800937c:	bc80      	pop	{r7}
 800937e:	4770      	bx	lr
 8009380:	00030d40 	.word	0x00030d40

08009384 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009384:	b480      	push	{r7}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	460b      	mov	r3, r1
 800938e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800939a:	681a      	ldr	r2, [r3, #0]
 800939c:	78fb      	ldrb	r3, [r7, #3]
 800939e:	68f9      	ldr	r1, [r7, #12]
 80093a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093a4:	4313      	orrs	r3, r2
 80093a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80093a8:	2300      	movs	r3, #0
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	3714      	adds	r7, #20
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bc80      	pop	{r7}
 80093b2:	4770      	bx	lr

080093b4 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b087      	sub	sp, #28
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80093c0:	693b      	ldr	r3, [r7, #16]
 80093c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	f003 0306 	and.w	r3, r3, #6
 80093cc:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d102      	bne.n	80093da <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80093d4:	2300      	movs	r3, #0
 80093d6:	75fb      	strb	r3, [r7, #23]
 80093d8:	e00a      	b.n	80093f0 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	2b02      	cmp	r3, #2
 80093de:	d002      	beq.n	80093e6 <USB_GetDevSpeed+0x32>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	2b06      	cmp	r3, #6
 80093e4:	d102      	bne.n	80093ec <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80093e6:	2302      	movs	r3, #2
 80093e8:	75fb      	strb	r3, [r7, #23]
 80093ea:	e001      	b.n	80093f0 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80093ec:	230f      	movs	r3, #15
 80093ee:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80093f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	371c      	adds	r7, #28
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bc80      	pop	{r7}
 80093fa:	4770      	bx	lr

080093fc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	781b      	ldrb	r3, [r3, #0]
 800940e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	785b      	ldrb	r3, [r3, #1]
 8009414:	2b01      	cmp	r3, #1
 8009416:	d13a      	bne.n	800948e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800941e:	69da      	ldr	r2, [r3, #28]
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	781b      	ldrb	r3, [r3, #0]
 8009424:	f003 030f 	and.w	r3, r3, #15
 8009428:	2101      	movs	r1, #1
 800942a:	fa01 f303 	lsl.w	r3, r1, r3
 800942e:	b29b      	uxth	r3, r3
 8009430:	68f9      	ldr	r1, [r7, #12]
 8009432:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009436:	4313      	orrs	r3, r2
 8009438:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	015a      	lsls	r2, r3, #5
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	4413      	add	r3, r2
 8009442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800944c:	2b00      	cmp	r3, #0
 800944e:	d155      	bne.n	80094fc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	015a      	lsls	r2, r3, #5
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	4413      	add	r3, r2
 8009458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800945c:	681a      	ldr	r2, [r3, #0]
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	78db      	ldrb	r3, [r3, #3]
 800946a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800946c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	059b      	lsls	r3, r3, #22
 8009472:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009474:	4313      	orrs	r3, r2
 8009476:	68ba      	ldr	r2, [r7, #8]
 8009478:	0151      	lsls	r1, r2, #5
 800947a:	68fa      	ldr	r2, [r7, #12]
 800947c:	440a      	add	r2, r1
 800947e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009482:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009486:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800948a:	6013      	str	r3, [r2, #0]
 800948c:	e036      	b.n	80094fc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009494:	69da      	ldr	r2, [r3, #28]
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	f003 030f 	and.w	r3, r3, #15
 800949e:	2101      	movs	r1, #1
 80094a0:	fa01 f303 	lsl.w	r3, r1, r3
 80094a4:	041b      	lsls	r3, r3, #16
 80094a6:	68f9      	ldr	r1, [r7, #12]
 80094a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094ac:	4313      	orrs	r3, r2
 80094ae:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	015a      	lsls	r2, r3, #5
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	4413      	add	r3, r2
 80094b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d11a      	bne.n	80094fc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	015a      	lsls	r2, r3, #5
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	4413      	add	r3, r2
 80094ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	78db      	ldrb	r3, [r3, #3]
 80094e0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80094e2:	430b      	orrs	r3, r1
 80094e4:	4313      	orrs	r3, r2
 80094e6:	68ba      	ldr	r2, [r7, #8]
 80094e8:	0151      	lsls	r1, r2, #5
 80094ea:	68fa      	ldr	r2, [r7, #12]
 80094ec:	440a      	add	r2, r1
 80094ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80094fa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3714      	adds	r7, #20
 8009502:	46bd      	mov	sp, r7
 8009504:	bc80      	pop	{r7}
 8009506:	4770      	bx	lr

08009508 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009508:	b480      	push	{r7}
 800950a:	b085      	sub	sp, #20
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	785b      	ldrb	r3, [r3, #1]
 8009520:	2b01      	cmp	r3, #1
 8009522:	d135      	bne.n	8009590 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800952a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	781b      	ldrb	r3, [r3, #0]
 8009530:	f003 030f 	and.w	r3, r3, #15
 8009534:	2101      	movs	r1, #1
 8009536:	fa01 f303 	lsl.w	r3, r1, r3
 800953a:	b29b      	uxth	r3, r3
 800953c:	43db      	mvns	r3, r3
 800953e:	68f9      	ldr	r1, [r7, #12]
 8009540:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009544:	4013      	ands	r3, r2
 8009546:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800954e:	69da      	ldr	r2, [r3, #28]
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	f003 030f 	and.w	r3, r3, #15
 8009558:	2101      	movs	r1, #1
 800955a:	fa01 f303 	lsl.w	r3, r1, r3
 800955e:	b29b      	uxth	r3, r3
 8009560:	43db      	mvns	r3, r3
 8009562:	68f9      	ldr	r1, [r7, #12]
 8009564:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009568:	4013      	ands	r3, r2
 800956a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	015a      	lsls	r2, r3, #5
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	4413      	add	r3, r2
 8009574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	0159      	lsls	r1, r3, #5
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	440b      	add	r3, r1
 8009582:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009586:	4619      	mov	r1, r3
 8009588:	4b1f      	ldr	r3, [pc, #124]	; (8009608 <USB_DeactivateEndpoint+0x100>)
 800958a:	4013      	ands	r3, r2
 800958c:	600b      	str	r3, [r1, #0]
 800958e:	e034      	b.n	80095fa <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009596:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	781b      	ldrb	r3, [r3, #0]
 800959c:	f003 030f 	and.w	r3, r3, #15
 80095a0:	2101      	movs	r1, #1
 80095a2:	fa01 f303 	lsl.w	r3, r1, r3
 80095a6:	041b      	lsls	r3, r3, #16
 80095a8:	43db      	mvns	r3, r3
 80095aa:	68f9      	ldr	r1, [r7, #12]
 80095ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80095b0:	4013      	ands	r3, r2
 80095b2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095ba:	69da      	ldr	r2, [r3, #28]
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	f003 030f 	and.w	r3, r3, #15
 80095c4:	2101      	movs	r1, #1
 80095c6:	fa01 f303 	lsl.w	r3, r1, r3
 80095ca:	041b      	lsls	r3, r3, #16
 80095cc:	43db      	mvns	r3, r3
 80095ce:	68f9      	ldr	r1, [r7, #12]
 80095d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80095d4:	4013      	ands	r3, r2
 80095d6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	015a      	lsls	r2, r3, #5
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	4413      	add	r3, r2
 80095e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095e4:	681a      	ldr	r2, [r3, #0]
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	0159      	lsls	r1, r3, #5
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	440b      	add	r3, r1
 80095ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095f2:	4619      	mov	r1, r3
 80095f4:	4b05      	ldr	r3, [pc, #20]	; (800960c <USB_DeactivateEndpoint+0x104>)
 80095f6:	4013      	ands	r3, r2
 80095f8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3714      	adds	r7, #20
 8009600:	46bd      	mov	sp, r7
 8009602:	bc80      	pop	{r7}
 8009604:	4770      	bx	lr
 8009606:	bf00      	nop
 8009608:	ec337800 	.word	0xec337800
 800960c:	eff37800 	.word	0xeff37800

08009610 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b08a      	sub	sp, #40	; 0x28
 8009614:	af02      	add	r7, sp, #8
 8009616:	60f8      	str	r0, [r7, #12]
 8009618:	60b9      	str	r1, [r7, #8]
 800961a:	4613      	mov	r3, r2
 800961c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	785b      	ldrb	r3, [r3, #1]
 800962c:	2b01      	cmp	r3, #1
 800962e:	f040 815c 	bne.w	80098ea <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	695b      	ldr	r3, [r3, #20]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d132      	bne.n	80096a0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	015a      	lsls	r2, r3, #5
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	4413      	add	r3, r2
 8009642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009646:	691b      	ldr	r3, [r3, #16]
 8009648:	69ba      	ldr	r2, [r7, #24]
 800964a:	0151      	lsls	r1, r2, #5
 800964c:	69fa      	ldr	r2, [r7, #28]
 800964e:	440a      	add	r2, r1
 8009650:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009654:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009658:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800965c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	015a      	lsls	r2, r3, #5
 8009662:	69fb      	ldr	r3, [r7, #28]
 8009664:	4413      	add	r3, r2
 8009666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800966a:	691b      	ldr	r3, [r3, #16]
 800966c:	69ba      	ldr	r2, [r7, #24]
 800966e:	0151      	lsls	r1, r2, #5
 8009670:	69fa      	ldr	r2, [r7, #28]
 8009672:	440a      	add	r2, r1
 8009674:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009678:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800967c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	015a      	lsls	r2, r3, #5
 8009682:	69fb      	ldr	r3, [r7, #28]
 8009684:	4413      	add	r3, r2
 8009686:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800968a:	691b      	ldr	r3, [r3, #16]
 800968c:	69ba      	ldr	r2, [r7, #24]
 800968e:	0151      	lsls	r1, r2, #5
 8009690:	69fa      	ldr	r2, [r7, #28]
 8009692:	440a      	add	r2, r1
 8009694:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009698:	0cdb      	lsrs	r3, r3, #19
 800969a:	04db      	lsls	r3, r3, #19
 800969c:	6113      	str	r3, [r2, #16]
 800969e:	e074      	b.n	800978a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80096a0:	69bb      	ldr	r3, [r7, #24]
 80096a2:	015a      	lsls	r2, r3, #5
 80096a4:	69fb      	ldr	r3, [r7, #28]
 80096a6:	4413      	add	r3, r2
 80096a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096ac:	691b      	ldr	r3, [r3, #16]
 80096ae:	69ba      	ldr	r2, [r7, #24]
 80096b0:	0151      	lsls	r1, r2, #5
 80096b2:	69fa      	ldr	r2, [r7, #28]
 80096b4:	440a      	add	r2, r1
 80096b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096ba:	0cdb      	lsrs	r3, r3, #19
 80096bc:	04db      	lsls	r3, r3, #19
 80096be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80096c0:	69bb      	ldr	r3, [r7, #24]
 80096c2:	015a      	lsls	r2, r3, #5
 80096c4:	69fb      	ldr	r3, [r7, #28]
 80096c6:	4413      	add	r3, r2
 80096c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096cc:	691b      	ldr	r3, [r3, #16]
 80096ce:	69ba      	ldr	r2, [r7, #24]
 80096d0:	0151      	lsls	r1, r2, #5
 80096d2:	69fa      	ldr	r2, [r7, #28]
 80096d4:	440a      	add	r2, r1
 80096d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096da:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80096de:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80096e2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	015a      	lsls	r2, r3, #5
 80096e8:	69fb      	ldr	r3, [r7, #28]
 80096ea:	4413      	add	r3, r2
 80096ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096f0:	691a      	ldr	r2, [r3, #16]
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	6959      	ldr	r1, [r3, #20]
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	440b      	add	r3, r1
 80096fc:	1e59      	subs	r1, r3, #1
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	689b      	ldr	r3, [r3, #8]
 8009702:	fbb1 f3f3 	udiv	r3, r1, r3
 8009706:	04d9      	lsls	r1, r3, #19
 8009708:	4b9d      	ldr	r3, [pc, #628]	; (8009980 <USB_EPStartXfer+0x370>)
 800970a:	400b      	ands	r3, r1
 800970c:	69b9      	ldr	r1, [r7, #24]
 800970e:	0148      	lsls	r0, r1, #5
 8009710:	69f9      	ldr	r1, [r7, #28]
 8009712:	4401      	add	r1, r0
 8009714:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009718:	4313      	orrs	r3, r2
 800971a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800971c:	69bb      	ldr	r3, [r7, #24]
 800971e:	015a      	lsls	r2, r3, #5
 8009720:	69fb      	ldr	r3, [r7, #28]
 8009722:	4413      	add	r3, r2
 8009724:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009728:	691a      	ldr	r2, [r3, #16]
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	695b      	ldr	r3, [r3, #20]
 800972e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009732:	69b9      	ldr	r1, [r7, #24]
 8009734:	0148      	lsls	r0, r1, #5
 8009736:	69f9      	ldr	r1, [r7, #28]
 8009738:	4401      	add	r1, r0
 800973a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800973e:	4313      	orrs	r3, r2
 8009740:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	78db      	ldrb	r3, [r3, #3]
 8009746:	2b01      	cmp	r3, #1
 8009748:	d11f      	bne.n	800978a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800974a:	69bb      	ldr	r3, [r7, #24]
 800974c:	015a      	lsls	r2, r3, #5
 800974e:	69fb      	ldr	r3, [r7, #28]
 8009750:	4413      	add	r3, r2
 8009752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009756:	691b      	ldr	r3, [r3, #16]
 8009758:	69ba      	ldr	r2, [r7, #24]
 800975a:	0151      	lsls	r1, r2, #5
 800975c:	69fa      	ldr	r2, [r7, #28]
 800975e:	440a      	add	r2, r1
 8009760:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009764:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009768:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800976a:	69bb      	ldr	r3, [r7, #24]
 800976c:	015a      	lsls	r2, r3, #5
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	4413      	add	r3, r2
 8009772:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009776:	691b      	ldr	r3, [r3, #16]
 8009778:	69ba      	ldr	r2, [r7, #24]
 800977a:	0151      	lsls	r1, r2, #5
 800977c:	69fa      	ldr	r2, [r7, #28]
 800977e:	440a      	add	r2, r1
 8009780:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009784:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009788:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800978a:	79fb      	ldrb	r3, [r7, #7]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d14b      	bne.n	8009828 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	691b      	ldr	r3, [r3, #16]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d009      	beq.n	80097ac <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009798:	69bb      	ldr	r3, [r7, #24]
 800979a:	015a      	lsls	r2, r3, #5
 800979c:	69fb      	ldr	r3, [r7, #28]
 800979e:	4413      	add	r3, r2
 80097a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097a4:	461a      	mov	r2, r3
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	691b      	ldr	r3, [r3, #16]
 80097aa:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	78db      	ldrb	r3, [r3, #3]
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d128      	bne.n	8009806 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80097b4:	69fb      	ldr	r3, [r7, #28]
 80097b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d110      	bne.n	80097e6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80097c4:	69bb      	ldr	r3, [r7, #24]
 80097c6:	015a      	lsls	r2, r3, #5
 80097c8:	69fb      	ldr	r3, [r7, #28]
 80097ca:	4413      	add	r3, r2
 80097cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	69ba      	ldr	r2, [r7, #24]
 80097d4:	0151      	lsls	r1, r2, #5
 80097d6:	69fa      	ldr	r2, [r7, #28]
 80097d8:	440a      	add	r2, r1
 80097da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097de:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80097e2:	6013      	str	r3, [r2, #0]
 80097e4:	e00f      	b.n	8009806 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80097e6:	69bb      	ldr	r3, [r7, #24]
 80097e8:	015a      	lsls	r2, r3, #5
 80097ea:	69fb      	ldr	r3, [r7, #28]
 80097ec:	4413      	add	r3, r2
 80097ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	69ba      	ldr	r2, [r7, #24]
 80097f6:	0151      	lsls	r1, r2, #5
 80097f8:	69fa      	ldr	r2, [r7, #28]
 80097fa:	440a      	add	r2, r1
 80097fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009804:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009806:	69bb      	ldr	r3, [r7, #24]
 8009808:	015a      	lsls	r2, r3, #5
 800980a:	69fb      	ldr	r3, [r7, #28]
 800980c:	4413      	add	r3, r2
 800980e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	69ba      	ldr	r2, [r7, #24]
 8009816:	0151      	lsls	r1, r2, #5
 8009818:	69fa      	ldr	r2, [r7, #28]
 800981a:	440a      	add	r2, r1
 800981c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009820:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009824:	6013      	str	r3, [r2, #0]
 8009826:	e12f      	b.n	8009a88 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009828:	69bb      	ldr	r3, [r7, #24]
 800982a:	015a      	lsls	r2, r3, #5
 800982c:	69fb      	ldr	r3, [r7, #28]
 800982e:	4413      	add	r3, r2
 8009830:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	69ba      	ldr	r2, [r7, #24]
 8009838:	0151      	lsls	r1, r2, #5
 800983a:	69fa      	ldr	r2, [r7, #28]
 800983c:	440a      	add	r2, r1
 800983e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009842:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009846:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	78db      	ldrb	r3, [r3, #3]
 800984c:	2b01      	cmp	r3, #1
 800984e:	d015      	beq.n	800987c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	695b      	ldr	r3, [r3, #20]
 8009854:	2b00      	cmp	r3, #0
 8009856:	f000 8117 	beq.w	8009a88 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800985a:	69fb      	ldr	r3, [r7, #28]
 800985c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009860:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	781b      	ldrb	r3, [r3, #0]
 8009866:	f003 030f 	and.w	r3, r3, #15
 800986a:	2101      	movs	r1, #1
 800986c:	fa01 f303 	lsl.w	r3, r1, r3
 8009870:	69f9      	ldr	r1, [r7, #28]
 8009872:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009876:	4313      	orrs	r3, r2
 8009878:	634b      	str	r3, [r1, #52]	; 0x34
 800987a:	e105      	b.n	8009a88 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800987c:	69fb      	ldr	r3, [r7, #28]
 800987e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009888:	2b00      	cmp	r3, #0
 800988a:	d110      	bne.n	80098ae <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	015a      	lsls	r2, r3, #5
 8009890:	69fb      	ldr	r3, [r7, #28]
 8009892:	4413      	add	r3, r2
 8009894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	69ba      	ldr	r2, [r7, #24]
 800989c:	0151      	lsls	r1, r2, #5
 800989e:	69fa      	ldr	r2, [r7, #28]
 80098a0:	440a      	add	r2, r1
 80098a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098a6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80098aa:	6013      	str	r3, [r2, #0]
 80098ac:	e00f      	b.n	80098ce <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80098ae:	69bb      	ldr	r3, [r7, #24]
 80098b0:	015a      	lsls	r2, r3, #5
 80098b2:	69fb      	ldr	r3, [r7, #28]
 80098b4:	4413      	add	r3, r2
 80098b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	69ba      	ldr	r2, [r7, #24]
 80098be:	0151      	lsls	r1, r2, #5
 80098c0:	69fa      	ldr	r2, [r7, #28]
 80098c2:	440a      	add	r2, r1
 80098c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098cc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	68d9      	ldr	r1, [r3, #12]
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	781a      	ldrb	r2, [r3, #0]
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	695b      	ldr	r3, [r3, #20]
 80098da:	b298      	uxth	r0, r3
 80098dc:	79fb      	ldrb	r3, [r7, #7]
 80098de:	9300      	str	r3, [sp, #0]
 80098e0:	4603      	mov	r3, r0
 80098e2:	68f8      	ldr	r0, [r7, #12]
 80098e4:	f000 fa2a 	bl	8009d3c <USB_WritePacket>
 80098e8:	e0ce      	b.n	8009a88 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80098ea:	69bb      	ldr	r3, [r7, #24]
 80098ec:	015a      	lsls	r2, r3, #5
 80098ee:	69fb      	ldr	r3, [r7, #28]
 80098f0:	4413      	add	r3, r2
 80098f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098f6:	691b      	ldr	r3, [r3, #16]
 80098f8:	69ba      	ldr	r2, [r7, #24]
 80098fa:	0151      	lsls	r1, r2, #5
 80098fc:	69fa      	ldr	r2, [r7, #28]
 80098fe:	440a      	add	r2, r1
 8009900:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009904:	0cdb      	lsrs	r3, r3, #19
 8009906:	04db      	lsls	r3, r3, #19
 8009908:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800990a:	69bb      	ldr	r3, [r7, #24]
 800990c:	015a      	lsls	r2, r3, #5
 800990e:	69fb      	ldr	r3, [r7, #28]
 8009910:	4413      	add	r3, r2
 8009912:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009916:	691b      	ldr	r3, [r3, #16]
 8009918:	69ba      	ldr	r2, [r7, #24]
 800991a:	0151      	lsls	r1, r2, #5
 800991c:	69fa      	ldr	r2, [r7, #28]
 800991e:	440a      	add	r2, r1
 8009920:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009924:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009928:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800992c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	695b      	ldr	r3, [r3, #20]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d126      	bne.n	8009984 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009936:	69bb      	ldr	r3, [r7, #24]
 8009938:	015a      	lsls	r2, r3, #5
 800993a:	69fb      	ldr	r3, [r7, #28]
 800993c:	4413      	add	r3, r2
 800993e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009942:	691a      	ldr	r2, [r3, #16]
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800994c:	69b9      	ldr	r1, [r7, #24]
 800994e:	0148      	lsls	r0, r1, #5
 8009950:	69f9      	ldr	r1, [r7, #28]
 8009952:	4401      	add	r1, r0
 8009954:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009958:	4313      	orrs	r3, r2
 800995a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	015a      	lsls	r2, r3, #5
 8009960:	69fb      	ldr	r3, [r7, #28]
 8009962:	4413      	add	r3, r2
 8009964:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009968:	691b      	ldr	r3, [r3, #16]
 800996a:	69ba      	ldr	r2, [r7, #24]
 800996c:	0151      	lsls	r1, r2, #5
 800996e:	69fa      	ldr	r2, [r7, #28]
 8009970:	440a      	add	r2, r1
 8009972:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009976:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800997a:	6113      	str	r3, [r2, #16]
 800997c:	e036      	b.n	80099ec <USB_EPStartXfer+0x3dc>
 800997e:	bf00      	nop
 8009980:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	695a      	ldr	r2, [r3, #20]
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	689b      	ldr	r3, [r3, #8]
 800998c:	4413      	add	r3, r2
 800998e:	1e5a      	subs	r2, r3, #1
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	fbb2 f3f3 	udiv	r3, r2, r3
 8009998:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800999a:	69bb      	ldr	r3, [r7, #24]
 800999c:	015a      	lsls	r2, r3, #5
 800999e:	69fb      	ldr	r3, [r7, #28]
 80099a0:	4413      	add	r3, r2
 80099a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099a6:	691a      	ldr	r2, [r3, #16]
 80099a8:	8afb      	ldrh	r3, [r7, #22]
 80099aa:	04d9      	lsls	r1, r3, #19
 80099ac:	4b39      	ldr	r3, [pc, #228]	; (8009a94 <USB_EPStartXfer+0x484>)
 80099ae:	400b      	ands	r3, r1
 80099b0:	69b9      	ldr	r1, [r7, #24]
 80099b2:	0148      	lsls	r0, r1, #5
 80099b4:	69f9      	ldr	r1, [r7, #28]
 80099b6:	4401      	add	r1, r0
 80099b8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80099bc:	4313      	orrs	r3, r2
 80099be:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	015a      	lsls	r2, r3, #5
 80099c4:	69fb      	ldr	r3, [r7, #28]
 80099c6:	4413      	add	r3, r2
 80099c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099cc:	691a      	ldr	r2, [r3, #16]
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	689b      	ldr	r3, [r3, #8]
 80099d2:	8af9      	ldrh	r1, [r7, #22]
 80099d4:	fb01 f303 	mul.w	r3, r1, r3
 80099d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099dc:	69b9      	ldr	r1, [r7, #24]
 80099de:	0148      	lsls	r0, r1, #5
 80099e0:	69f9      	ldr	r1, [r7, #28]
 80099e2:	4401      	add	r1, r0
 80099e4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80099e8:	4313      	orrs	r3, r2
 80099ea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80099ec:	79fb      	ldrb	r3, [r7, #7]
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d10d      	bne.n	8009a0e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	68db      	ldr	r3, [r3, #12]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d009      	beq.n	8009a0e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	68d9      	ldr	r1, [r3, #12]
 80099fe:	69bb      	ldr	r3, [r7, #24]
 8009a00:	015a      	lsls	r2, r3, #5
 8009a02:	69fb      	ldr	r3, [r7, #28]
 8009a04:	4413      	add	r3, r2
 8009a06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a0a:	460a      	mov	r2, r1
 8009a0c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	78db      	ldrb	r3, [r3, #3]
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d128      	bne.n	8009a68 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009a16:	69fb      	ldr	r3, [r7, #28]
 8009a18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d110      	bne.n	8009a48 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009a26:	69bb      	ldr	r3, [r7, #24]
 8009a28:	015a      	lsls	r2, r3, #5
 8009a2a:	69fb      	ldr	r3, [r7, #28]
 8009a2c:	4413      	add	r3, r2
 8009a2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	69ba      	ldr	r2, [r7, #24]
 8009a36:	0151      	lsls	r1, r2, #5
 8009a38:	69fa      	ldr	r2, [r7, #28]
 8009a3a:	440a      	add	r2, r1
 8009a3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a40:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009a44:	6013      	str	r3, [r2, #0]
 8009a46:	e00f      	b.n	8009a68 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009a48:	69bb      	ldr	r3, [r7, #24]
 8009a4a:	015a      	lsls	r2, r3, #5
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	4413      	add	r3, r2
 8009a50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	69ba      	ldr	r2, [r7, #24]
 8009a58:	0151      	lsls	r1, r2, #5
 8009a5a:	69fa      	ldr	r2, [r7, #28]
 8009a5c:	440a      	add	r2, r1
 8009a5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009a66:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009a68:	69bb      	ldr	r3, [r7, #24]
 8009a6a:	015a      	lsls	r2, r3, #5
 8009a6c:	69fb      	ldr	r3, [r7, #28]
 8009a6e:	4413      	add	r3, r2
 8009a70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	69ba      	ldr	r2, [r7, #24]
 8009a78:	0151      	lsls	r1, r2, #5
 8009a7a:	69fa      	ldr	r2, [r7, #28]
 8009a7c:	440a      	add	r2, r1
 8009a7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a82:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009a86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009a88:	2300      	movs	r3, #0
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3720      	adds	r7, #32
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	1ff80000 	.word	0x1ff80000

08009a98 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b087      	sub	sp, #28
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	60f8      	str	r0, [r7, #12]
 8009aa0:	60b9      	str	r1, [r7, #8]
 8009aa2:	4613      	mov	r3, r2
 8009aa4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	785b      	ldrb	r3, [r3, #1]
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	f040 80cd 	bne.w	8009c54 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	695b      	ldr	r3, [r3, #20]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d132      	bne.n	8009b28 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	015a      	lsls	r2, r3, #5
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	4413      	add	r3, r2
 8009aca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ace:	691b      	ldr	r3, [r3, #16]
 8009ad0:	693a      	ldr	r2, [r7, #16]
 8009ad2:	0151      	lsls	r1, r2, #5
 8009ad4:	697a      	ldr	r2, [r7, #20]
 8009ad6:	440a      	add	r2, r1
 8009ad8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009adc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009ae0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009ae4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	015a      	lsls	r2, r3, #5
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	4413      	add	r3, r2
 8009aee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009af2:	691b      	ldr	r3, [r3, #16]
 8009af4:	693a      	ldr	r2, [r7, #16]
 8009af6:	0151      	lsls	r1, r2, #5
 8009af8:	697a      	ldr	r2, [r7, #20]
 8009afa:	440a      	add	r2, r1
 8009afc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b00:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009b04:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	015a      	lsls	r2, r3, #5
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	4413      	add	r3, r2
 8009b0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b12:	691b      	ldr	r3, [r3, #16]
 8009b14:	693a      	ldr	r2, [r7, #16]
 8009b16:	0151      	lsls	r1, r2, #5
 8009b18:	697a      	ldr	r2, [r7, #20]
 8009b1a:	440a      	add	r2, r1
 8009b1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b20:	0cdb      	lsrs	r3, r3, #19
 8009b22:	04db      	lsls	r3, r3, #19
 8009b24:	6113      	str	r3, [r2, #16]
 8009b26:	e04e      	b.n	8009bc6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	015a      	lsls	r2, r3, #5
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	4413      	add	r3, r2
 8009b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b34:	691b      	ldr	r3, [r3, #16]
 8009b36:	693a      	ldr	r2, [r7, #16]
 8009b38:	0151      	lsls	r1, r2, #5
 8009b3a:	697a      	ldr	r2, [r7, #20]
 8009b3c:	440a      	add	r2, r1
 8009b3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b42:	0cdb      	lsrs	r3, r3, #19
 8009b44:	04db      	lsls	r3, r3, #19
 8009b46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	015a      	lsls	r2, r3, #5
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	4413      	add	r3, r2
 8009b50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b54:	691b      	ldr	r3, [r3, #16]
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	0151      	lsls	r1, r2, #5
 8009b5a:	697a      	ldr	r2, [r7, #20]
 8009b5c:	440a      	add	r2, r1
 8009b5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b62:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009b66:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009b6a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	695a      	ldr	r2, [r3, #20]
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	689b      	ldr	r3, [r3, #8]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d903      	bls.n	8009b80 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	689a      	ldr	r2, [r3, #8]
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	015a      	lsls	r2, r3, #5
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	4413      	add	r3, r2
 8009b88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b8c:	691b      	ldr	r3, [r3, #16]
 8009b8e:	693a      	ldr	r2, [r7, #16]
 8009b90:	0151      	lsls	r1, r2, #5
 8009b92:	697a      	ldr	r2, [r7, #20]
 8009b94:	440a      	add	r2, r1
 8009b96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b9a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009b9e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	015a      	lsls	r2, r3, #5
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	4413      	add	r3, r2
 8009ba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bac:	691a      	ldr	r2, [r3, #16]
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	695b      	ldr	r3, [r3, #20]
 8009bb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bb6:	6939      	ldr	r1, [r7, #16]
 8009bb8:	0148      	lsls	r0, r1, #5
 8009bba:	6979      	ldr	r1, [r7, #20]
 8009bbc:	4401      	add	r1, r0
 8009bbe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009bc6:	79fb      	ldrb	r3, [r7, #7]
 8009bc8:	2b01      	cmp	r3, #1
 8009bca:	d11e      	bne.n	8009c0a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	691b      	ldr	r3, [r3, #16]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d009      	beq.n	8009be8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	015a      	lsls	r2, r3, #5
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	4413      	add	r3, r2
 8009bdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009be0:	461a      	mov	r2, r3
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	691b      	ldr	r3, [r3, #16]
 8009be6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009be8:	693b      	ldr	r3, [r7, #16]
 8009bea:	015a      	lsls	r2, r3, #5
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	4413      	add	r3, r2
 8009bf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	693a      	ldr	r2, [r7, #16]
 8009bf8:	0151      	lsls	r1, r2, #5
 8009bfa:	697a      	ldr	r2, [r7, #20]
 8009bfc:	440a      	add	r2, r1
 8009bfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c02:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c06:	6013      	str	r3, [r2, #0]
 8009c08:	e092      	b.n	8009d30 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	015a      	lsls	r2, r3, #5
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	4413      	add	r3, r2
 8009c12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	693a      	ldr	r2, [r7, #16]
 8009c1a:	0151      	lsls	r1, r2, #5
 8009c1c:	697a      	ldr	r2, [r7, #20]
 8009c1e:	440a      	add	r2, r1
 8009c20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c24:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c28:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	695b      	ldr	r3, [r3, #20]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d07e      	beq.n	8009d30 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	781b      	ldrb	r3, [r3, #0]
 8009c3e:	f003 030f 	and.w	r3, r3, #15
 8009c42:	2101      	movs	r1, #1
 8009c44:	fa01 f303 	lsl.w	r3, r1, r3
 8009c48:	6979      	ldr	r1, [r7, #20]
 8009c4a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	634b      	str	r3, [r1, #52]	; 0x34
 8009c52:	e06d      	b.n	8009d30 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	015a      	lsls	r2, r3, #5
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c60:	691b      	ldr	r3, [r3, #16]
 8009c62:	693a      	ldr	r2, [r7, #16]
 8009c64:	0151      	lsls	r1, r2, #5
 8009c66:	697a      	ldr	r2, [r7, #20]
 8009c68:	440a      	add	r2, r1
 8009c6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c6e:	0cdb      	lsrs	r3, r3, #19
 8009c70:	04db      	lsls	r3, r3, #19
 8009c72:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	015a      	lsls	r2, r3, #5
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	4413      	add	r3, r2
 8009c7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c80:	691b      	ldr	r3, [r3, #16]
 8009c82:	693a      	ldr	r2, [r7, #16]
 8009c84:	0151      	lsls	r1, r2, #5
 8009c86:	697a      	ldr	r2, [r7, #20]
 8009c88:	440a      	add	r2, r1
 8009c8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c8e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009c92:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009c96:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	695b      	ldr	r3, [r3, #20]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d003      	beq.n	8009ca8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	689a      	ldr	r2, [r3, #8]
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	015a      	lsls	r2, r3, #5
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	4413      	add	r3, r2
 8009cb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cb4:	691b      	ldr	r3, [r3, #16]
 8009cb6:	693a      	ldr	r2, [r7, #16]
 8009cb8:	0151      	lsls	r1, r2, #5
 8009cba:	697a      	ldr	r2, [r7, #20]
 8009cbc:	440a      	add	r2, r1
 8009cbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cc2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009cc6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	015a      	lsls	r2, r3, #5
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	4413      	add	r3, r2
 8009cd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cd4:	691a      	ldr	r2, [r3, #16]
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	689b      	ldr	r3, [r3, #8]
 8009cda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cde:	6939      	ldr	r1, [r7, #16]
 8009ce0:	0148      	lsls	r0, r1, #5
 8009ce2:	6979      	ldr	r1, [r7, #20]
 8009ce4:	4401      	add	r1, r0
 8009ce6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009cea:	4313      	orrs	r3, r2
 8009cec:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009cee:	79fb      	ldrb	r3, [r7, #7]
 8009cf0:	2b01      	cmp	r3, #1
 8009cf2:	d10d      	bne.n	8009d10 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	68db      	ldr	r3, [r3, #12]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d009      	beq.n	8009d10 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	68d9      	ldr	r1, [r3, #12]
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	015a      	lsls	r2, r3, #5
 8009d04:	697b      	ldr	r3, [r7, #20]
 8009d06:	4413      	add	r3, r2
 8009d08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d0c:	460a      	mov	r2, r1
 8009d0e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	015a      	lsls	r2, r3, #5
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	4413      	add	r3, r2
 8009d18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	693a      	ldr	r2, [r7, #16]
 8009d20:	0151      	lsls	r1, r2, #5
 8009d22:	697a      	ldr	r2, [r7, #20]
 8009d24:	440a      	add	r2, r1
 8009d26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d2a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009d2e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009d30:	2300      	movs	r3, #0
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	371c      	adds	r7, #28
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bc80      	pop	{r7}
 8009d3a:	4770      	bx	lr

08009d3c <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b089      	sub	sp, #36	; 0x24
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	60f8      	str	r0, [r7, #12]
 8009d44:	60b9      	str	r1, [r7, #8]
 8009d46:	4611      	mov	r1, r2
 8009d48:	461a      	mov	r2, r3
 8009d4a:	460b      	mov	r3, r1
 8009d4c:	71fb      	strb	r3, [r7, #7]
 8009d4e:	4613      	mov	r3, r2
 8009d50:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8009d5a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d11a      	bne.n	8009d98 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009d62:	88bb      	ldrh	r3, [r7, #4]
 8009d64:	3303      	adds	r3, #3
 8009d66:	089b      	lsrs	r3, r3, #2
 8009d68:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	61bb      	str	r3, [r7, #24]
 8009d6e:	e00f      	b.n	8009d90 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009d70:	79fb      	ldrb	r3, [r7, #7]
 8009d72:	031a      	lsls	r2, r3, #12
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	4413      	add	r3, r2
 8009d78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	69fb      	ldr	r3, [r7, #28]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009d84:	69fb      	ldr	r3, [r7, #28]
 8009d86:	3304      	adds	r3, #4
 8009d88:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009d8a:	69bb      	ldr	r3, [r7, #24]
 8009d8c:	3301      	adds	r3, #1
 8009d8e:	61bb      	str	r3, [r7, #24]
 8009d90:	69ba      	ldr	r2, [r7, #24]
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d3eb      	bcc.n	8009d70 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009d98:	2300      	movs	r3, #0
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3724      	adds	r7, #36	; 0x24
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bc80      	pop	{r7}
 8009da2:	4770      	bx	lr

08009da4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b089      	sub	sp, #36	; 0x24
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	60f8      	str	r0, [r7, #12]
 8009dac:	60b9      	str	r1, [r7, #8]
 8009dae:	4613      	mov	r3, r2
 8009db0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009dba:	88fb      	ldrh	r3, [r7, #6]
 8009dbc:	3303      	adds	r3, #3
 8009dbe:	089b      	lsrs	r3, r3, #2
 8009dc0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	61bb      	str	r3, [r7, #24]
 8009dc6:	e00b      	b.n	8009de0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009dc8:	697b      	ldr	r3, [r7, #20]
 8009dca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009dce:	681a      	ldr	r2, [r3, #0]
 8009dd0:	69fb      	ldr	r3, [r7, #28]
 8009dd2:	601a      	str	r2, [r3, #0]
    pDest++;
 8009dd4:	69fb      	ldr	r3, [r7, #28]
 8009dd6:	3304      	adds	r3, #4
 8009dd8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009dda:	69bb      	ldr	r3, [r7, #24]
 8009ddc:	3301      	adds	r3, #1
 8009dde:	61bb      	str	r3, [r7, #24]
 8009de0:	69ba      	ldr	r2, [r7, #24]
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d3ef      	bcc.n	8009dc8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8009de8:	69fb      	ldr	r3, [r7, #28]
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3724      	adds	r7, #36	; 0x24
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bc80      	pop	{r7}
 8009df2:	4770      	bx	lr

08009df4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b085      	sub	sp, #20
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	781b      	ldrb	r3, [r3, #0]
 8009e06:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	785b      	ldrb	r3, [r3, #1]
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d12c      	bne.n	8009e6a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	015a      	lsls	r2, r3, #5
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	4413      	add	r3, r2
 8009e18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	db12      	blt.n	8009e48 <USB_EPSetStall+0x54>
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d00f      	beq.n	8009e48 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	015a      	lsls	r2, r3, #5
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	4413      	add	r3, r2
 8009e30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	68ba      	ldr	r2, [r7, #8]
 8009e38:	0151      	lsls	r1, r2, #5
 8009e3a:	68fa      	ldr	r2, [r7, #12]
 8009e3c:	440a      	add	r2, r1
 8009e3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e42:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009e46:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	015a      	lsls	r2, r3, #5
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	4413      	add	r3, r2
 8009e50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	68ba      	ldr	r2, [r7, #8]
 8009e58:	0151      	lsls	r1, r2, #5
 8009e5a:	68fa      	ldr	r2, [r7, #12]
 8009e5c:	440a      	add	r2, r1
 8009e5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e66:	6013      	str	r3, [r2, #0]
 8009e68:	e02b      	b.n	8009ec2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009e6a:	68bb      	ldr	r3, [r7, #8]
 8009e6c:	015a      	lsls	r2, r3, #5
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	4413      	add	r3, r2
 8009e72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	db12      	blt.n	8009ea2 <USB_EPSetStall+0xae>
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d00f      	beq.n	8009ea2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	015a      	lsls	r2, r3, #5
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	4413      	add	r3, r2
 8009e8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	68ba      	ldr	r2, [r7, #8]
 8009e92:	0151      	lsls	r1, r2, #5
 8009e94:	68fa      	ldr	r2, [r7, #12]
 8009e96:	440a      	add	r2, r1
 8009e98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e9c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009ea0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	015a      	lsls	r2, r3, #5
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	4413      	add	r3, r2
 8009eaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68ba      	ldr	r2, [r7, #8]
 8009eb2:	0151      	lsls	r1, r2, #5
 8009eb4:	68fa      	ldr	r2, [r7, #12]
 8009eb6:	440a      	add	r2, r1
 8009eb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ebc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009ec0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009ec2:	2300      	movs	r3, #0
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3714      	adds	r7, #20
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bc80      	pop	{r7}
 8009ecc:	4770      	bx	lr

08009ece <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009ece:	b480      	push	{r7}
 8009ed0:	b085      	sub	sp, #20
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	6078      	str	r0, [r7, #4]
 8009ed6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	785b      	ldrb	r3, [r3, #1]
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d128      	bne.n	8009f3c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	015a      	lsls	r2, r3, #5
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	4413      	add	r3, r2
 8009ef2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	68ba      	ldr	r2, [r7, #8]
 8009efa:	0151      	lsls	r1, r2, #5
 8009efc:	68fa      	ldr	r2, [r7, #12]
 8009efe:	440a      	add	r2, r1
 8009f00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f04:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009f08:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	78db      	ldrb	r3, [r3, #3]
 8009f0e:	2b03      	cmp	r3, #3
 8009f10:	d003      	beq.n	8009f1a <USB_EPClearStall+0x4c>
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	78db      	ldrb	r3, [r3, #3]
 8009f16:	2b02      	cmp	r3, #2
 8009f18:	d138      	bne.n	8009f8c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	015a      	lsls	r2, r3, #5
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	4413      	add	r3, r2
 8009f22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	68ba      	ldr	r2, [r7, #8]
 8009f2a:	0151      	lsls	r1, r2, #5
 8009f2c:	68fa      	ldr	r2, [r7, #12]
 8009f2e:	440a      	add	r2, r1
 8009f30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f38:	6013      	str	r3, [r2, #0]
 8009f3a:	e027      	b.n	8009f8c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	015a      	lsls	r2, r3, #5
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	4413      	add	r3, r2
 8009f44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	68ba      	ldr	r2, [r7, #8]
 8009f4c:	0151      	lsls	r1, r2, #5
 8009f4e:	68fa      	ldr	r2, [r7, #12]
 8009f50:	440a      	add	r2, r1
 8009f52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009f5a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	78db      	ldrb	r3, [r3, #3]
 8009f60:	2b03      	cmp	r3, #3
 8009f62:	d003      	beq.n	8009f6c <USB_EPClearStall+0x9e>
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	78db      	ldrb	r3, [r3, #3]
 8009f68:	2b02      	cmp	r3, #2
 8009f6a:	d10f      	bne.n	8009f8c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	015a      	lsls	r2, r3, #5
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	4413      	add	r3, r2
 8009f74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	68ba      	ldr	r2, [r7, #8]
 8009f7c:	0151      	lsls	r1, r2, #5
 8009f7e:	68fa      	ldr	r2, [r7, #12]
 8009f80:	440a      	add	r2, r1
 8009f82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f8a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009f8c:	2300      	movs	r3, #0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3714      	adds	r7, #20
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bc80      	pop	{r7}
 8009f96:	4770      	bx	lr

08009f98 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b085      	sub	sp, #20
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
 8009fa0:	460b      	mov	r3, r1
 8009fa2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	68fa      	ldr	r2, [r7, #12]
 8009fb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009fb6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009fba:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fc2:	681a      	ldr	r2, [r3, #0]
 8009fc4:	78fb      	ldrb	r3, [r7, #3]
 8009fc6:	011b      	lsls	r3, r3, #4
 8009fc8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009fcc:	68f9      	ldr	r1, [r7, #12]
 8009fce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009fd6:	2300      	movs	r3, #0
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	3714      	adds	r7, #20
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bc80      	pop	{r7}
 8009fe0:	4770      	bx	lr

08009fe2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009fe2:	b580      	push	{r7, lr}
 8009fe4:	b084      	sub	sp, #16
 8009fe6:	af00      	add	r7, sp, #0
 8009fe8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ff4:	685b      	ldr	r3, [r3, #4]
 8009ff6:	68fa      	ldr	r2, [r7, #12]
 8009ff8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009ffc:	f023 0302 	bic.w	r3, r3, #2
 800a000:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800a002:	2003      	movs	r0, #3
 800a004:	f7f7 fde8 	bl	8001bd8 <HAL_Delay>

  return HAL_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3710      	adds	r7, #16
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}

0800a012 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a012:	b580      	push	{r7, lr}
 800a014:	b084      	sub	sp, #16
 800a016:	af00      	add	r7, sp, #0
 800a018:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a024:	685b      	ldr	r3, [r3, #4]
 800a026:	68fa      	ldr	r2, [r7, #12]
 800a028:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a02c:	f043 0302 	orr.w	r3, r3, #2
 800a030:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800a032:	2003      	movs	r0, #3
 800a034:	f7f7 fdd0 	bl	8001bd8 <HAL_Delay>

  return HAL_OK;
 800a038:	2300      	movs	r3, #0
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3710      	adds	r7, #16
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}

0800a042 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a042:	b480      	push	{r7}
 800a044:	b085      	sub	sp, #20
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	695b      	ldr	r3, [r3, #20]
 800a04e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	699b      	ldr	r3, [r3, #24]
 800a054:	68fa      	ldr	r2, [r7, #12]
 800a056:	4013      	ands	r3, r2
 800a058:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a05a:	68fb      	ldr	r3, [r7, #12]
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3714      	adds	r7, #20
 800a060:	46bd      	mov	sp, r7
 800a062:	bc80      	pop	{r7}
 800a064:	4770      	bx	lr

0800a066 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a066:	b480      	push	{r7}
 800a068:	b085      	sub	sp, #20
 800a06a:	af00      	add	r7, sp, #0
 800a06c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a078:	699b      	ldr	r3, [r3, #24]
 800a07a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a082:	69db      	ldr	r3, [r3, #28]
 800a084:	68ba      	ldr	r2, [r7, #8]
 800a086:	4013      	ands	r3, r2
 800a088:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	0c1b      	lsrs	r3, r3, #16
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3714      	adds	r7, #20
 800a092:	46bd      	mov	sp, r7
 800a094:	bc80      	pop	{r7}
 800a096:	4770      	bx	lr

0800a098 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a098:	b480      	push	{r7}
 800a09a:	b085      	sub	sp, #20
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0aa:	699b      	ldr	r3, [r3, #24]
 800a0ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0b4:	69db      	ldr	r3, [r3, #28]
 800a0b6:	68ba      	ldr	r2, [r7, #8]
 800a0b8:	4013      	ands	r3, r2
 800a0ba:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	b29b      	uxth	r3, r3
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3714      	adds	r7, #20
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bc80      	pop	{r7}
 800a0c8:	4770      	bx	lr

0800a0ca <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a0ca:	b480      	push	{r7}
 800a0cc:	b085      	sub	sp, #20
 800a0ce:	af00      	add	r7, sp, #0
 800a0d0:	6078      	str	r0, [r7, #4]
 800a0d2:	460b      	mov	r3, r1
 800a0d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a0da:	78fb      	ldrb	r3, [r7, #3]
 800a0dc:	015a      	lsls	r2, r3, #5
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	4413      	add	r3, r2
 800a0e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0e6:	689b      	ldr	r3, [r3, #8]
 800a0e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0f0:	695b      	ldr	r3, [r3, #20]
 800a0f2:	68ba      	ldr	r2, [r7, #8]
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a0f8:	68bb      	ldr	r3, [r7, #8]
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3714      	adds	r7, #20
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bc80      	pop	{r7}
 800a102:	4770      	bx	lr

0800a104 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a104:	b480      	push	{r7}
 800a106:	b087      	sub	sp, #28
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
 800a10c:	460b      	mov	r3, r1
 800a10e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a11a:	691b      	ldr	r3, [r3, #16]
 800a11c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a126:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a128:	78fb      	ldrb	r3, [r7, #3]
 800a12a:	f003 030f 	and.w	r3, r3, #15
 800a12e:	68fa      	ldr	r2, [r7, #12]
 800a130:	fa22 f303 	lsr.w	r3, r2, r3
 800a134:	01db      	lsls	r3, r3, #7
 800a136:	b2db      	uxtb	r3, r3
 800a138:	693a      	ldr	r2, [r7, #16]
 800a13a:	4313      	orrs	r3, r2
 800a13c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a13e:	78fb      	ldrb	r3, [r7, #3]
 800a140:	015a      	lsls	r2, r3, #5
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	4413      	add	r3, r2
 800a146:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a14a:	689b      	ldr	r3, [r3, #8]
 800a14c:	693a      	ldr	r2, [r7, #16]
 800a14e:	4013      	ands	r3, r2
 800a150:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a152:	68bb      	ldr	r3, [r7, #8]
}
 800a154:	4618      	mov	r0, r3
 800a156:	371c      	adds	r7, #28
 800a158:	46bd      	mov	sp, r7
 800a15a:	bc80      	pop	{r7}
 800a15c:	4770      	bx	lr

0800a15e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a15e:	b480      	push	{r7}
 800a160:	b083      	sub	sp, #12
 800a162:	af00      	add	r7, sp, #0
 800a164:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	695b      	ldr	r3, [r3, #20]
 800a16a:	f003 0301 	and.w	r3, r3, #1
}
 800a16e:	4618      	mov	r0, r3
 800a170:	370c      	adds	r7, #12
 800a172:	46bd      	mov	sp, r7
 800a174:	bc80      	pop	{r7}
 800a176:	4770      	bx	lr

0800a178 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a178:	b480      	push	{r7}
 800a17a:	b085      	sub	sp, #20
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	68fa      	ldr	r2, [r7, #12]
 800a18e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a192:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a196:	f023 0307 	bic.w	r3, r3, #7
 800a19a:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	f003 0306 	and.w	r3, r3, #6
 800a1a8:	2b04      	cmp	r3, #4
 800a1aa:	d109      	bne.n	800a1c0 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	68fa      	ldr	r2, [r7, #12]
 800a1b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1ba:	f043 0303 	orr.w	r3, r3, #3
 800a1be:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1c6:	685b      	ldr	r3, [r3, #4]
 800a1c8:	68fa      	ldr	r2, [r7, #12]
 800a1ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a1ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a1d2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a1d4:	2300      	movs	r3, #0
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3714      	adds	r7, #20
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bc80      	pop	{r7}
 800a1de:	4770      	bx	lr

0800a1e0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b087      	sub	sp, #28
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	60f8      	str	r0, [r7, #12]
 800a1e8:	460b      	mov	r3, r1
 800a1ea:	607a      	str	r2, [r7, #4]
 800a1ec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	333c      	adds	r3, #60	; 0x3c
 800a1f6:	3304      	adds	r3, #4
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a1fc:	693b      	ldr	r3, [r7, #16]
 800a1fe:	4a25      	ldr	r2, [pc, #148]	; (800a294 <USB_EP0_OutStart+0xb4>)
 800a200:	4293      	cmp	r3, r2
 800a202:	d90a      	bls.n	800a21a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a204:	697b      	ldr	r3, [r7, #20]
 800a206:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a210:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a214:	d101      	bne.n	800a21a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a216:	2300      	movs	r3, #0
 800a218:	e037      	b.n	800a28a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a220:	461a      	mov	r2, r3
 800a222:	2300      	movs	r3, #0
 800a224:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a22c:	691b      	ldr	r3, [r3, #16]
 800a22e:	697a      	ldr	r2, [r7, #20]
 800a230:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a234:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a238:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a240:	691b      	ldr	r3, [r3, #16]
 800a242:	697a      	ldr	r2, [r7, #20]
 800a244:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a248:	f043 0318 	orr.w	r3, r3, #24
 800a24c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a254:	691b      	ldr	r3, [r3, #16]
 800a256:	697a      	ldr	r2, [r7, #20]
 800a258:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a25c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a260:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a262:	7afb      	ldrb	r3, [r7, #11]
 800a264:	2b01      	cmp	r3, #1
 800a266:	d10f      	bne.n	800a288 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a26e:	461a      	mov	r2, r3
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	697a      	ldr	r2, [r7, #20]
 800a27e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a282:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a286:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a288:	2300      	movs	r3, #0
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	371c      	adds	r7, #28
 800a28e:	46bd      	mov	sp, r7
 800a290:	bc80      	pop	{r7}
 800a292:	4770      	bx	lr
 800a294:	4f54300a 	.word	0x4f54300a

0800a298 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a298:	b480      	push	{r7}
 800a29a:	b085      	sub	sp, #20
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	60fb      	str	r3, [r7, #12]
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	4a12      	ldr	r2, [pc, #72]	; (800a2f8 <USB_CoreReset+0x60>)
 800a2ae:	4293      	cmp	r3, r2
 800a2b0:	d901      	bls.n	800a2b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a2b2:	2303      	movs	r3, #3
 800a2b4:	e01b      	b.n	800a2ee <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	691b      	ldr	r3, [r3, #16]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	daf2      	bge.n	800a2a4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	691b      	ldr	r3, [r3, #16]
 800a2c6:	f043 0201 	orr.w	r2, r3, #1
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	60fb      	str	r3, [r7, #12]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	4a08      	ldr	r2, [pc, #32]	; (800a2f8 <USB_CoreReset+0x60>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d901      	bls.n	800a2e0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a2dc:	2303      	movs	r3, #3
 800a2de:	e006      	b.n	800a2ee <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	691b      	ldr	r3, [r3, #16]
 800a2e4:	f003 0301 	and.w	r3, r3, #1
 800a2e8:	2b01      	cmp	r3, #1
 800a2ea:	d0f0      	beq.n	800a2ce <USB_CoreReset+0x36>

  return HAL_OK;
 800a2ec:	2300      	movs	r3, #0
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3714      	adds	r7, #20
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bc80      	pop	{r7}
 800a2f6:	4770      	bx	lr
 800a2f8:	00030d40 	.word	0x00030d40

0800a2fc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a300:	4904      	ldr	r1, [pc, #16]	; (800a314 <MX_FATFS_Init+0x18>)
 800a302:	4805      	ldr	r0, [pc, #20]	; (800a318 <MX_FATFS_Init+0x1c>)
 800a304:	f002 f9b4 	bl	800c670 <FATFS_LinkDriver>
 800a308:	4603      	mov	r3, r0
 800a30a:	461a      	mov	r2, r3
 800a30c:	4b03      	ldr	r3, [pc, #12]	; (800a31c <MX_FATFS_Init+0x20>)
 800a30e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a310:	bf00      	nop
 800a312:	bd80      	pop	{r7, pc}
 800a314:	20000a34 	.word	0x20000a34
 800a318:	08013d88 	.word	0x08013d88
 800a31c:	20000a30 	.word	0x20000a30

0800a320 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b082      	sub	sp, #8
 800a324:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a326:	2300      	movs	r3, #0
 800a328:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a32a:	f000 f8a9 	bl	800a480 <BSP_SD_IsDetected>
 800a32e:	4603      	mov	r3, r0
 800a330:	2b01      	cmp	r3, #1
 800a332:	d001      	beq.n	800a338 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a334:	2301      	movs	r3, #1
 800a336:	e012      	b.n	800a35e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a338:	480b      	ldr	r0, [pc, #44]	; (800a368 <BSP_SD_Init+0x48>)
 800a33a:	f7fb fdb9 	bl	8005eb0 <HAL_SD_Init>
 800a33e:	4603      	mov	r3, r0
 800a340:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a342:	79fb      	ldrb	r3, [r7, #7]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d109      	bne.n	800a35c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a348:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a34c:	4806      	ldr	r0, [pc, #24]	; (800a368 <BSP_SD_Init+0x48>)
 800a34e:	f7fc fd2d 	bl	8006dac <HAL_SD_ConfigWideBusOperation>
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d001      	beq.n	800a35c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a358:	2301      	movs	r3, #1
 800a35a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a35c:	79fb      	ldrb	r3, [r7, #7]
}
 800a35e:	4618      	mov	r0, r3
 800a360:	3708      	adds	r7, #8
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
 800a366:	bf00      	nop
 800a368:	200008b0 	.word	0x200008b0

0800a36c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b088      	sub	sp, #32
 800a370:	af02      	add	r7, sp, #8
 800a372:	60f8      	str	r0, [r7, #12]
 800a374:	60b9      	str	r1, [r7, #8]
 800a376:	607a      	str	r2, [r7, #4]
 800a378:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a37a:	2300      	movs	r3, #0
 800a37c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	9300      	str	r3, [sp, #0]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	68ba      	ldr	r2, [r7, #8]
 800a386:	68f9      	ldr	r1, [r7, #12]
 800a388:	4806      	ldr	r0, [pc, #24]	; (800a3a4 <BSP_SD_ReadBlocks+0x38>)
 800a38a:	f7fb fe21 	bl	8005fd0 <HAL_SD_ReadBlocks>
 800a38e:	4603      	mov	r3, r0
 800a390:	2b00      	cmp	r3, #0
 800a392:	d001      	beq.n	800a398 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a394:	2301      	movs	r3, #1
 800a396:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a398:	7dfb      	ldrb	r3, [r7, #23]
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3718      	adds	r7, #24
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}
 800a3a2:	bf00      	nop
 800a3a4:	200008b0 	.word	0x200008b0

0800a3a8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b088      	sub	sp, #32
 800a3ac:	af02      	add	r7, sp, #8
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	607a      	str	r2, [r7, #4]
 800a3b4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	9300      	str	r3, [sp, #0]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	68ba      	ldr	r2, [r7, #8]
 800a3c2:	68f9      	ldr	r1, [r7, #12]
 800a3c4:	4806      	ldr	r0, [pc, #24]	; (800a3e0 <BSP_SD_WriteBlocks+0x38>)
 800a3c6:	f7fb fffd 	bl	80063c4 <HAL_SD_WriteBlocks>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d001      	beq.n	800a3d4 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a3d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3718      	adds	r7, #24
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	200008b0 	.word	0x200008b0

0800a3e4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a3e8:	4805      	ldr	r0, [pc, #20]	; (800a400 <BSP_SD_GetCardState+0x1c>)
 800a3ea:	f7fc fd5b 	bl	8006ea4 <HAL_SD_GetCardState>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	2b04      	cmp	r3, #4
 800a3f2:	bf14      	ite	ne
 800a3f4:	2301      	movne	r3, #1
 800a3f6:	2300      	moveq	r3, #0
 800a3f8:	b2db      	uxtb	r3, r3
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop
 800a400:	200008b0 	.word	0x200008b0

0800a404 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a40c:	6879      	ldr	r1, [r7, #4]
 800a40e:	4803      	ldr	r0, [pc, #12]	; (800a41c <BSP_SD_GetCardInfo+0x18>)
 800a410:	f7fc fca0 	bl	8006d54 <HAL_SD_GetCardInfo>
}
 800a414:	bf00      	nop
 800a416:	3708      	adds	r7, #8
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}
 800a41c:	200008b0 	.word	0x200008b0

0800a420 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b082      	sub	sp, #8
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a428:	f000 f818 	bl	800a45c <BSP_SD_AbortCallback>
}
 800a42c:	bf00      	nop
 800a42e:	3708      	adds	r7, #8
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b082      	sub	sp, #8
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a43c:	f000 f814 	bl	800a468 <BSP_SD_WriteCpltCallback>
}
 800a440:	bf00      	nop
 800a442:	3708      	adds	r7, #8
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}

0800a448 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b082      	sub	sp, #8
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a450:	f000 f810 	bl	800a474 <BSP_SD_ReadCpltCallback>
}
 800a454:	bf00      	nop
 800a456:	3708      	adds	r7, #8
 800a458:	46bd      	mov	sp, r7
 800a45a:	bd80      	pop	{r7, pc}

0800a45c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a45c:	b480      	push	{r7}
 800a45e:	af00      	add	r7, sp, #0

}
 800a460:	bf00      	nop
 800a462:	46bd      	mov	sp, r7
 800a464:	bc80      	pop	{r7}
 800a466:	4770      	bx	lr

0800a468 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800a468:	b480      	push	{r7}
 800a46a:	af00      	add	r7, sp, #0

}
 800a46c:	bf00      	nop
 800a46e:	46bd      	mov	sp, r7
 800a470:	bc80      	pop	{r7}
 800a472:	4770      	bx	lr

0800a474 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800a474:	b480      	push	{r7}
 800a476:	af00      	add	r7, sp, #0

}
 800a478:	bf00      	nop
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bc80      	pop	{r7}
 800a47e:	4770      	bx	lr

0800a480 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b082      	sub	sp, #8
 800a484:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a486:	2301      	movs	r3, #1
 800a488:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800a48a:	f000 f80b 	bl	800a4a4 <BSP_PlatformIsDetected>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d101      	bne.n	800a498 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800a494:	2300      	movs	r3, #0
 800a496:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a498:	79fb      	ldrb	r3, [r7, #7]
 800a49a:	b2db      	uxtb	r3, r3
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3708      	adds	r7, #8
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b082      	sub	sp, #8
 800a4a8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800a4ae:	2104      	movs	r1, #4
 800a4b0:	4806      	ldr	r0, [pc, #24]	; (800a4cc <BSP_PlatformIsDetected+0x28>)
 800a4b2:	f7f9 fec5 	bl	8004240 <HAL_GPIO_ReadPin>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d001      	beq.n	800a4c0 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800a4c0:	79fb      	ldrb	r3, [r7, #7]
}
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	3708      	adds	r7, #8
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}
 800a4ca:	bf00      	nop
 800a4cc:	40021800 	.word	0x40021800

0800a4d0 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b084      	sub	sp, #16
 800a4d4:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a4d6:	4b8d      	ldr	r3, [pc, #564]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a4d8:	22c0      	movs	r2, #192	; 0xc0
 800a4da:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a4dc:	4b8b      	ldr	r3, [pc, #556]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a4de:	22a8      	movs	r2, #168	; 0xa8
 800a4e0:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a4e2:	4b8a      	ldr	r3, [pc, #552]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a4e4:	2201      	movs	r2, #1
 800a4e6:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800a4e8:	4b88      	ldr	r3, [pc, #544]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a4ea:	22e6      	movs	r2, #230	; 0xe6
 800a4ec:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a4ee:	4b88      	ldr	r3, [pc, #544]	; (800a710 <MX_LWIP_Init+0x240>)
 800a4f0:	22ff      	movs	r2, #255	; 0xff
 800a4f2:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a4f4:	4b86      	ldr	r3, [pc, #536]	; (800a710 <MX_LWIP_Init+0x240>)
 800a4f6:	22ff      	movs	r2, #255	; 0xff
 800a4f8:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a4fa:	4b85      	ldr	r3, [pc, #532]	; (800a710 <MX_LWIP_Init+0x240>)
 800a4fc:	22ff      	movs	r2, #255	; 0xff
 800a4fe:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a500:	4b83      	ldr	r3, [pc, #524]	; (800a710 <MX_LWIP_Init+0x240>)
 800a502:	2200      	movs	r2, #0
 800a504:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a506:	4b83      	ldr	r3, [pc, #524]	; (800a714 <MX_LWIP_Init+0x244>)
 800a508:	22c0      	movs	r2, #192	; 0xc0
 800a50a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a50c:	4b81      	ldr	r3, [pc, #516]	; (800a714 <MX_LWIP_Init+0x244>)
 800a50e:	22a8      	movs	r2, #168	; 0xa8
 800a510:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a512:	4b80      	ldr	r3, [pc, #512]	; (800a714 <MX_LWIP_Init+0x244>)
 800a514:	2201      	movs	r2, #1
 800a516:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a518:	4b7e      	ldr	r3, [pc, #504]	; (800a714 <MX_LWIP_Init+0x244>)
 800a51a:	2201      	movs	r2, #1
 800a51c:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800a51e:	f002 f9b2 	bl	800c886 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a522:	4b7a      	ldr	r3, [pc, #488]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a524:	781b      	ldrb	r3, [r3, #0]
 800a526:	061a      	lsls	r2, r3, #24
 800a528:	4b78      	ldr	r3, [pc, #480]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a52a:	785b      	ldrb	r3, [r3, #1]
 800a52c:	041b      	lsls	r3, r3, #16
 800a52e:	431a      	orrs	r2, r3
 800a530:	4b76      	ldr	r3, [pc, #472]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a532:	789b      	ldrb	r3, [r3, #2]
 800a534:	021b      	lsls	r3, r3, #8
 800a536:	4313      	orrs	r3, r2
 800a538:	4a74      	ldr	r2, [pc, #464]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a53a:	78d2      	ldrb	r2, [r2, #3]
 800a53c:	4313      	orrs	r3, r2
 800a53e:	061a      	lsls	r2, r3, #24
 800a540:	4b72      	ldr	r3, [pc, #456]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a542:	781b      	ldrb	r3, [r3, #0]
 800a544:	0619      	lsls	r1, r3, #24
 800a546:	4b71      	ldr	r3, [pc, #452]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a548:	785b      	ldrb	r3, [r3, #1]
 800a54a:	041b      	lsls	r3, r3, #16
 800a54c:	4319      	orrs	r1, r3
 800a54e:	4b6f      	ldr	r3, [pc, #444]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a550:	789b      	ldrb	r3, [r3, #2]
 800a552:	021b      	lsls	r3, r3, #8
 800a554:	430b      	orrs	r3, r1
 800a556:	496d      	ldr	r1, [pc, #436]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a558:	78c9      	ldrb	r1, [r1, #3]
 800a55a:	430b      	orrs	r3, r1
 800a55c:	021b      	lsls	r3, r3, #8
 800a55e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a562:	431a      	orrs	r2, r3
 800a564:	4b69      	ldr	r3, [pc, #420]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a566:	781b      	ldrb	r3, [r3, #0]
 800a568:	0619      	lsls	r1, r3, #24
 800a56a:	4b68      	ldr	r3, [pc, #416]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a56c:	785b      	ldrb	r3, [r3, #1]
 800a56e:	041b      	lsls	r3, r3, #16
 800a570:	4319      	orrs	r1, r3
 800a572:	4b66      	ldr	r3, [pc, #408]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a574:	789b      	ldrb	r3, [r3, #2]
 800a576:	021b      	lsls	r3, r3, #8
 800a578:	430b      	orrs	r3, r1
 800a57a:	4964      	ldr	r1, [pc, #400]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a57c:	78c9      	ldrb	r1, [r1, #3]
 800a57e:	430b      	orrs	r3, r1
 800a580:	0a1b      	lsrs	r3, r3, #8
 800a582:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a586:	431a      	orrs	r2, r3
 800a588:	4b60      	ldr	r3, [pc, #384]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a58a:	781b      	ldrb	r3, [r3, #0]
 800a58c:	0619      	lsls	r1, r3, #24
 800a58e:	4b5f      	ldr	r3, [pc, #380]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a590:	785b      	ldrb	r3, [r3, #1]
 800a592:	041b      	lsls	r3, r3, #16
 800a594:	4319      	orrs	r1, r3
 800a596:	4b5d      	ldr	r3, [pc, #372]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a598:	789b      	ldrb	r3, [r3, #2]
 800a59a:	021b      	lsls	r3, r3, #8
 800a59c:	430b      	orrs	r3, r1
 800a59e:	495b      	ldr	r1, [pc, #364]	; (800a70c <MX_LWIP_Init+0x23c>)
 800a5a0:	78c9      	ldrb	r1, [r1, #3]
 800a5a2:	430b      	orrs	r3, r1
 800a5a4:	0e1b      	lsrs	r3, r3, #24
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	4a5b      	ldr	r2, [pc, #364]	; (800a718 <MX_LWIP_Init+0x248>)
 800a5aa:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a5ac:	4b58      	ldr	r3, [pc, #352]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5ae:	781b      	ldrb	r3, [r3, #0]
 800a5b0:	061a      	lsls	r2, r3, #24
 800a5b2:	4b57      	ldr	r3, [pc, #348]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5b4:	785b      	ldrb	r3, [r3, #1]
 800a5b6:	041b      	lsls	r3, r3, #16
 800a5b8:	431a      	orrs	r2, r3
 800a5ba:	4b55      	ldr	r3, [pc, #340]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5bc:	789b      	ldrb	r3, [r3, #2]
 800a5be:	021b      	lsls	r3, r3, #8
 800a5c0:	4313      	orrs	r3, r2
 800a5c2:	4a53      	ldr	r2, [pc, #332]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5c4:	78d2      	ldrb	r2, [r2, #3]
 800a5c6:	4313      	orrs	r3, r2
 800a5c8:	061a      	lsls	r2, r3, #24
 800a5ca:	4b51      	ldr	r3, [pc, #324]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	0619      	lsls	r1, r3, #24
 800a5d0:	4b4f      	ldr	r3, [pc, #316]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5d2:	785b      	ldrb	r3, [r3, #1]
 800a5d4:	041b      	lsls	r3, r3, #16
 800a5d6:	4319      	orrs	r1, r3
 800a5d8:	4b4d      	ldr	r3, [pc, #308]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5da:	789b      	ldrb	r3, [r3, #2]
 800a5dc:	021b      	lsls	r3, r3, #8
 800a5de:	430b      	orrs	r3, r1
 800a5e0:	494b      	ldr	r1, [pc, #300]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5e2:	78c9      	ldrb	r1, [r1, #3]
 800a5e4:	430b      	orrs	r3, r1
 800a5e6:	021b      	lsls	r3, r3, #8
 800a5e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a5ec:	431a      	orrs	r2, r3
 800a5ee:	4b48      	ldr	r3, [pc, #288]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5f0:	781b      	ldrb	r3, [r3, #0]
 800a5f2:	0619      	lsls	r1, r3, #24
 800a5f4:	4b46      	ldr	r3, [pc, #280]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5f6:	785b      	ldrb	r3, [r3, #1]
 800a5f8:	041b      	lsls	r3, r3, #16
 800a5fa:	4319      	orrs	r1, r3
 800a5fc:	4b44      	ldr	r3, [pc, #272]	; (800a710 <MX_LWIP_Init+0x240>)
 800a5fe:	789b      	ldrb	r3, [r3, #2]
 800a600:	021b      	lsls	r3, r3, #8
 800a602:	430b      	orrs	r3, r1
 800a604:	4942      	ldr	r1, [pc, #264]	; (800a710 <MX_LWIP_Init+0x240>)
 800a606:	78c9      	ldrb	r1, [r1, #3]
 800a608:	430b      	orrs	r3, r1
 800a60a:	0a1b      	lsrs	r3, r3, #8
 800a60c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a610:	431a      	orrs	r2, r3
 800a612:	4b3f      	ldr	r3, [pc, #252]	; (800a710 <MX_LWIP_Init+0x240>)
 800a614:	781b      	ldrb	r3, [r3, #0]
 800a616:	0619      	lsls	r1, r3, #24
 800a618:	4b3d      	ldr	r3, [pc, #244]	; (800a710 <MX_LWIP_Init+0x240>)
 800a61a:	785b      	ldrb	r3, [r3, #1]
 800a61c:	041b      	lsls	r3, r3, #16
 800a61e:	4319      	orrs	r1, r3
 800a620:	4b3b      	ldr	r3, [pc, #236]	; (800a710 <MX_LWIP_Init+0x240>)
 800a622:	789b      	ldrb	r3, [r3, #2]
 800a624:	021b      	lsls	r3, r3, #8
 800a626:	430b      	orrs	r3, r1
 800a628:	4939      	ldr	r1, [pc, #228]	; (800a710 <MX_LWIP_Init+0x240>)
 800a62a:	78c9      	ldrb	r1, [r1, #3]
 800a62c:	430b      	orrs	r3, r1
 800a62e:	0e1b      	lsrs	r3, r3, #24
 800a630:	4313      	orrs	r3, r2
 800a632:	4a3a      	ldr	r2, [pc, #232]	; (800a71c <MX_LWIP_Init+0x24c>)
 800a634:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a636:	4b37      	ldr	r3, [pc, #220]	; (800a714 <MX_LWIP_Init+0x244>)
 800a638:	781b      	ldrb	r3, [r3, #0]
 800a63a:	061a      	lsls	r2, r3, #24
 800a63c:	4b35      	ldr	r3, [pc, #212]	; (800a714 <MX_LWIP_Init+0x244>)
 800a63e:	785b      	ldrb	r3, [r3, #1]
 800a640:	041b      	lsls	r3, r3, #16
 800a642:	431a      	orrs	r2, r3
 800a644:	4b33      	ldr	r3, [pc, #204]	; (800a714 <MX_LWIP_Init+0x244>)
 800a646:	789b      	ldrb	r3, [r3, #2]
 800a648:	021b      	lsls	r3, r3, #8
 800a64a:	4313      	orrs	r3, r2
 800a64c:	4a31      	ldr	r2, [pc, #196]	; (800a714 <MX_LWIP_Init+0x244>)
 800a64e:	78d2      	ldrb	r2, [r2, #3]
 800a650:	4313      	orrs	r3, r2
 800a652:	061a      	lsls	r2, r3, #24
 800a654:	4b2f      	ldr	r3, [pc, #188]	; (800a714 <MX_LWIP_Init+0x244>)
 800a656:	781b      	ldrb	r3, [r3, #0]
 800a658:	0619      	lsls	r1, r3, #24
 800a65a:	4b2e      	ldr	r3, [pc, #184]	; (800a714 <MX_LWIP_Init+0x244>)
 800a65c:	785b      	ldrb	r3, [r3, #1]
 800a65e:	041b      	lsls	r3, r3, #16
 800a660:	4319      	orrs	r1, r3
 800a662:	4b2c      	ldr	r3, [pc, #176]	; (800a714 <MX_LWIP_Init+0x244>)
 800a664:	789b      	ldrb	r3, [r3, #2]
 800a666:	021b      	lsls	r3, r3, #8
 800a668:	430b      	orrs	r3, r1
 800a66a:	492a      	ldr	r1, [pc, #168]	; (800a714 <MX_LWIP_Init+0x244>)
 800a66c:	78c9      	ldrb	r1, [r1, #3]
 800a66e:	430b      	orrs	r3, r1
 800a670:	021b      	lsls	r3, r3, #8
 800a672:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a676:	431a      	orrs	r2, r3
 800a678:	4b26      	ldr	r3, [pc, #152]	; (800a714 <MX_LWIP_Init+0x244>)
 800a67a:	781b      	ldrb	r3, [r3, #0]
 800a67c:	0619      	lsls	r1, r3, #24
 800a67e:	4b25      	ldr	r3, [pc, #148]	; (800a714 <MX_LWIP_Init+0x244>)
 800a680:	785b      	ldrb	r3, [r3, #1]
 800a682:	041b      	lsls	r3, r3, #16
 800a684:	4319      	orrs	r1, r3
 800a686:	4b23      	ldr	r3, [pc, #140]	; (800a714 <MX_LWIP_Init+0x244>)
 800a688:	789b      	ldrb	r3, [r3, #2]
 800a68a:	021b      	lsls	r3, r3, #8
 800a68c:	430b      	orrs	r3, r1
 800a68e:	4921      	ldr	r1, [pc, #132]	; (800a714 <MX_LWIP_Init+0x244>)
 800a690:	78c9      	ldrb	r1, [r1, #3]
 800a692:	430b      	orrs	r3, r1
 800a694:	0a1b      	lsrs	r3, r3, #8
 800a696:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a69a:	431a      	orrs	r2, r3
 800a69c:	4b1d      	ldr	r3, [pc, #116]	; (800a714 <MX_LWIP_Init+0x244>)
 800a69e:	781b      	ldrb	r3, [r3, #0]
 800a6a0:	0619      	lsls	r1, r3, #24
 800a6a2:	4b1c      	ldr	r3, [pc, #112]	; (800a714 <MX_LWIP_Init+0x244>)
 800a6a4:	785b      	ldrb	r3, [r3, #1]
 800a6a6:	041b      	lsls	r3, r3, #16
 800a6a8:	4319      	orrs	r1, r3
 800a6aa:	4b1a      	ldr	r3, [pc, #104]	; (800a714 <MX_LWIP_Init+0x244>)
 800a6ac:	789b      	ldrb	r3, [r3, #2]
 800a6ae:	021b      	lsls	r3, r3, #8
 800a6b0:	430b      	orrs	r3, r1
 800a6b2:	4918      	ldr	r1, [pc, #96]	; (800a714 <MX_LWIP_Init+0x244>)
 800a6b4:	78c9      	ldrb	r1, [r1, #3]
 800a6b6:	430b      	orrs	r3, r1
 800a6b8:	0e1b      	lsrs	r3, r3, #24
 800a6ba:	4313      	orrs	r3, r2
 800a6bc:	4a18      	ldr	r2, [pc, #96]	; (800a720 <MX_LWIP_Init+0x250>)
 800a6be:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800a6c0:	4b18      	ldr	r3, [pc, #96]	; (800a724 <MX_LWIP_Init+0x254>)
 800a6c2:	9302      	str	r3, [sp, #8]
 800a6c4:	4b18      	ldr	r3, [pc, #96]	; (800a728 <MX_LWIP_Init+0x258>)
 800a6c6:	9301      	str	r3, [sp, #4]
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	9300      	str	r3, [sp, #0]
 800a6cc:	4b14      	ldr	r3, [pc, #80]	; (800a720 <MX_LWIP_Init+0x250>)
 800a6ce:	4a13      	ldr	r2, [pc, #76]	; (800a71c <MX_LWIP_Init+0x24c>)
 800a6d0:	4911      	ldr	r1, [pc, #68]	; (800a718 <MX_LWIP_Init+0x248>)
 800a6d2:	4816      	ldr	r0, [pc, #88]	; (800a72c <MX_LWIP_Init+0x25c>)
 800a6d4:	f002 fcd4 	bl	800d080 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a6d8:	4814      	ldr	r0, [pc, #80]	; (800a72c <MX_LWIP_Init+0x25c>)
 800a6da:	f002 fdab 	bl	800d234 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800a6de:	4b13      	ldr	r3, [pc, #76]	; (800a72c <MX_LWIP_Init+0x25c>)
 800a6e0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a6e4:	089b      	lsrs	r3, r3, #2
 800a6e6:	f003 0301 	and.w	r3, r3, #1
 800a6ea:	b2db      	uxtb	r3, r3
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d003      	beq.n	800a6f8 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800a6f0:	480e      	ldr	r0, [pc, #56]	; (800a72c <MX_LWIP_Init+0x25c>)
 800a6f2:	f002 fdad 	bl	800d250 <netif_set_up>
 800a6f6:	e002      	b.n	800a6fe <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800a6f8:	480c      	ldr	r0, [pc, #48]	; (800a72c <MX_LWIP_Init+0x25c>)
 800a6fa:	f002 fded 	bl	800d2d8 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800a6fe:	490c      	ldr	r1, [pc, #48]	; (800a730 <MX_LWIP_Init+0x260>)
 800a700:	480a      	ldr	r0, [pc, #40]	; (800a72c <MX_LWIP_Init+0x25c>)
 800a702:	f002 fe0b 	bl	800d31c <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a706:	bf00      	nop
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}
 800a70c:	20000ed4 	.word	0x20000ed4
 800a710:	20000ed0 	.word	0x20000ed0
 800a714:	20000e94 	.word	0x20000e94
 800a718:	20000ecc 	.word	0x20000ecc
 800a71c:	20000ed8 	.word	0x20000ed8
 800a720:	20000edc 	.word	0x20000edc
 800a724:	08010a05 	.word	0x08010a05
 800a728:	0800ad25 	.word	0x0800ad25
 800a72c:	20000e98 	.word	0x20000e98
 800a730:	0800ad91 	.word	0x0800ad91

0800a734 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800a738:	4803      	ldr	r0, [pc, #12]	; (800a748 <MX_LWIP_Process+0x14>)
 800a73a:	f000 fad3 	bl	800ace4 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800a73e:	f003 fc4b 	bl	800dfd8 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800a742:	bf00      	nop
 800a744:	bd80      	pop	{r7, pc}
 800a746:	bf00      	nop
 800a748:	20000e98 	.word	0x20000e98

0800a74c <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b08e      	sub	sp, #56	; 0x38
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a754:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a758:	2200      	movs	r2, #0
 800a75a:	601a      	str	r2, [r3, #0]
 800a75c:	605a      	str	r2, [r3, #4]
 800a75e:	609a      	str	r2, [r3, #8]
 800a760:	60da      	str	r2, [r3, #12]
 800a762:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	4a5d      	ldr	r2, [pc, #372]	; (800a8e0 <HAL_ETH_MspInit+0x194>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	f040 80b4 	bne.w	800a8d8 <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a770:	2300      	movs	r3, #0
 800a772:	623b      	str	r3, [r7, #32]
 800a774:	4b5b      	ldr	r3, [pc, #364]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a778:	4a5a      	ldr	r2, [pc, #360]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a77a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a77e:	6313      	str	r3, [r2, #48]	; 0x30
 800a780:	4b58      	ldr	r3, [pc, #352]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a784:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a788:	623b      	str	r3, [r7, #32]
 800a78a:	6a3b      	ldr	r3, [r7, #32]
 800a78c:	2300      	movs	r3, #0
 800a78e:	61fb      	str	r3, [r7, #28]
 800a790:	4b54      	ldr	r3, [pc, #336]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a794:	4a53      	ldr	r2, [pc, #332]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a796:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a79a:	6313      	str	r3, [r2, #48]	; 0x30
 800a79c:	4b51      	ldr	r3, [pc, #324]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a79e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a7a4:	61fb      	str	r3, [r7, #28]
 800a7a6:	69fb      	ldr	r3, [r7, #28]
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	61bb      	str	r3, [r7, #24]
 800a7ac:	4b4d      	ldr	r3, [pc, #308]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a7ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7b0:	4a4c      	ldr	r2, [pc, #304]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a7b2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a7b6:	6313      	str	r3, [r2, #48]	; 0x30
 800a7b8:	4b4a      	ldr	r3, [pc, #296]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a7ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a7c0:	61bb      	str	r3, [r7, #24]
 800a7c2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	617b      	str	r3, [r7, #20]
 800a7c8:	4b46      	ldr	r3, [pc, #280]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a7ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7cc:	4a45      	ldr	r2, [pc, #276]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a7ce:	f043 0304 	orr.w	r3, r3, #4
 800a7d2:	6313      	str	r3, [r2, #48]	; 0x30
 800a7d4:	4b43      	ldr	r3, [pc, #268]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a7d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7d8:	f003 0304 	and.w	r3, r3, #4
 800a7dc:	617b      	str	r3, [r7, #20]
 800a7de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	613b      	str	r3, [r7, #16]
 800a7e4:	4b3f      	ldr	r3, [pc, #252]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a7e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7e8:	4a3e      	ldr	r2, [pc, #248]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a7ea:	f043 0301 	orr.w	r3, r3, #1
 800a7ee:	6313      	str	r3, [r2, #48]	; 0x30
 800a7f0:	4b3c      	ldr	r3, [pc, #240]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a7f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7f4:	f003 0301 	and.w	r3, r3, #1
 800a7f8:	613b      	str	r3, [r7, #16]
 800a7fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	60fb      	str	r3, [r7, #12]
 800a800:	4b38      	ldr	r3, [pc, #224]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a804:	4a37      	ldr	r2, [pc, #220]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a806:	f043 0302 	orr.w	r3, r3, #2
 800a80a:	6313      	str	r3, [r2, #48]	; 0x30
 800a80c:	4b35      	ldr	r3, [pc, #212]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a80e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a810:	f003 0302 	and.w	r3, r3, #2
 800a814:	60fb      	str	r3, [r7, #12]
 800a816:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a818:	2300      	movs	r3, #0
 800a81a:	60bb      	str	r3, [r7, #8]
 800a81c:	4b31      	ldr	r3, [pc, #196]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a81e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a820:	4a30      	ldr	r2, [pc, #192]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a822:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a826:	6313      	str	r3, [r2, #48]	; 0x30
 800a828:	4b2e      	ldr	r3, [pc, #184]	; (800a8e4 <HAL_ETH_MspInit+0x198>)
 800a82a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a82c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a830:	60bb      	str	r3, [r7, #8]
 800a832:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800a834:	2332      	movs	r3, #50	; 0x32
 800a836:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a838:	2302      	movs	r3, #2
 800a83a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a83c:	2300      	movs	r3, #0
 800a83e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a840:	2303      	movs	r3, #3
 800a842:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a844:	230b      	movs	r3, #11
 800a846:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a848:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a84c:	4619      	mov	r1, r3
 800a84e:	4826      	ldr	r0, [pc, #152]	; (800a8e8 <HAL_ETH_MspInit+0x19c>)
 800a850:	f7f9 fb58 	bl	8003f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800a854:	2386      	movs	r3, #134	; 0x86
 800a856:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a858:	2302      	movs	r3, #2
 800a85a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a85c:	2300      	movs	r3, #0
 800a85e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a860:	2303      	movs	r3, #3
 800a862:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a864:	230b      	movs	r3, #11
 800a866:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a868:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a86c:	4619      	mov	r1, r3
 800a86e:	481f      	ldr	r0, [pc, #124]	; (800a8ec <HAL_ETH_MspInit+0x1a0>)
 800a870:	f7f9 fb48 	bl	8003f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800a874:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a878:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a87a:	2302      	movs	r3, #2
 800a87c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a87e:	2300      	movs	r3, #0
 800a880:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a882:	2303      	movs	r3, #3
 800a884:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a886:	230b      	movs	r3, #11
 800a888:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800a88a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a88e:	4619      	mov	r1, r3
 800a890:	4817      	ldr	r0, [pc, #92]	; (800a8f0 <HAL_ETH_MspInit+0x1a4>)
 800a892:	f7f9 fb37 	bl	8003f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800a896:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800a89a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a89c:	2302      	movs	r3, #2
 800a89e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a8a4:	2303      	movs	r3, #3
 800a8a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a8a8:	230b      	movs	r3, #11
 800a8aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a8ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a8b0:	4619      	mov	r1, r3
 800a8b2:	4810      	ldr	r0, [pc, #64]	; (800a8f4 <HAL_ETH_MspInit+0x1a8>)
 800a8b4:	f7f9 fb26 	bl	8003f04 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	2100      	movs	r1, #0
 800a8bc:	203d      	movs	r0, #61	; 0x3d
 800a8be:	f7f7 fe52 	bl	8002566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800a8c2:	203d      	movs	r0, #61	; 0x3d
 800a8c4:	f7f7 fe6b 	bl	800259e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 0, 0);
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	2100      	movs	r1, #0
 800a8cc:	203e      	movs	r0, #62	; 0x3e
 800a8ce:	f7f7 fe4a 	bl	8002566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800a8d2:	203e      	movs	r0, #62	; 0x3e
 800a8d4:	f7f7 fe63 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a8d8:	bf00      	nop
 800a8da:	3738      	adds	r7, #56	; 0x38
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}
 800a8e0:	40028000 	.word	0x40028000
 800a8e4:	40023800 	.word	0x40023800
 800a8e8:	40020800 	.word	0x40020800
 800a8ec:	40020000 	.word	0x40020000
 800a8f0:	40020400 	.word	0x40020400
 800a8f4:	40021800 	.word	0x40021800

0800a8f8 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b086      	sub	sp, #24
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800a900:	2300      	movs	r3, #0
 800a902:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a904:	4b49      	ldr	r3, [pc, #292]	; (800aa2c <low_level_init+0x134>)
 800a906:	4a4a      	ldr	r2, [pc, #296]	; (800aa30 <low_level_init+0x138>)
 800a908:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800a90a:	4b48      	ldr	r3, [pc, #288]	; (800aa2c <low_level_init+0x134>)
 800a90c:	2201      	movs	r2, #1
 800a90e:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800a910:	4b46      	ldr	r3, [pc, #280]	; (800aa2c <low_level_init+0x134>)
 800a912:	2200      	movs	r2, #0
 800a914:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800a916:	2300      	movs	r3, #0
 800a918:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800a91a:	2380      	movs	r3, #128	; 0x80
 800a91c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800a91e:	23e1      	movs	r3, #225	; 0xe1
 800a920:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800a922:	2300      	movs	r3, #0
 800a924:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800a926:	2300      	movs	r3, #0
 800a928:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800a92a:	2300      	movs	r3, #0
 800a92c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800a92e:	4a3f      	ldr	r2, [pc, #252]	; (800aa2c <low_level_init+0x134>)
 800a930:	f107 0308 	add.w	r3, r7, #8
 800a934:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800a936:	4b3d      	ldr	r3, [pc, #244]	; (800aa2c <low_level_init+0x134>)
 800a938:	2200      	movs	r2, #0
 800a93a:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800a93c:	4b3b      	ldr	r3, [pc, #236]	; (800aa2c <low_level_init+0x134>)
 800a93e:	2200      	movs	r2, #0
 800a940:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800a942:	4b3a      	ldr	r3, [pc, #232]	; (800aa2c <low_level_init+0x134>)
 800a944:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800a948:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a94a:	4838      	ldr	r0, [pc, #224]	; (800aa2c <low_level_init+0x134>)
 800a94c:	f7f8 f94a 	bl	8002be4 <HAL_ETH_Init>
 800a950:	4603      	mov	r3, r0
 800a952:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800a954:	7dfb      	ldrb	r3, [r7, #23]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d108      	bne.n	800a96c <low_level_init+0x74>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a960:	f043 0304 	orr.w	r3, r3, #4
 800a964:	b2da      	uxtb	r2, r3
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800a96c:	2304      	movs	r3, #4
 800a96e:	4a31      	ldr	r2, [pc, #196]	; (800aa34 <low_level_init+0x13c>)
 800a970:	4931      	ldr	r1, [pc, #196]	; (800aa38 <low_level_init+0x140>)
 800a972:	482e      	ldr	r0, [pc, #184]	; (800aa2c <low_level_init+0x134>)
 800a974:	f7f8 fac4 	bl	8002f00 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800a978:	2304      	movs	r3, #4
 800a97a:	4a30      	ldr	r2, [pc, #192]	; (800aa3c <low_level_init+0x144>)
 800a97c:	4930      	ldr	r1, [pc, #192]	; (800aa40 <low_level_init+0x148>)
 800a97e:	482b      	ldr	r0, [pc, #172]	; (800aa2c <low_level_init+0x134>)
 800a980:	f7f8 fb26 	bl	8002fd0 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2206      	movs	r2, #6
 800a988:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a98c:	4b27      	ldr	r3, [pc, #156]	; (800aa2c <low_level_init+0x134>)
 800a98e:	695b      	ldr	r3, [r3, #20]
 800a990:	781a      	ldrb	r2, [r3, #0]
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a998:	4b24      	ldr	r3, [pc, #144]	; (800aa2c <low_level_init+0x134>)
 800a99a:	695b      	ldr	r3, [r3, #20]
 800a99c:	785a      	ldrb	r2, [r3, #1]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a9a4:	4b21      	ldr	r3, [pc, #132]	; (800aa2c <low_level_init+0x134>)
 800a9a6:	695b      	ldr	r3, [r3, #20]
 800a9a8:	789a      	ldrb	r2, [r3, #2]
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a9b0:	4b1e      	ldr	r3, [pc, #120]	; (800aa2c <low_level_init+0x134>)
 800a9b2:	695b      	ldr	r3, [r3, #20]
 800a9b4:	78da      	ldrb	r2, [r3, #3]
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a9bc:	4b1b      	ldr	r3, [pc, #108]	; (800aa2c <low_level_init+0x134>)
 800a9be:	695b      	ldr	r3, [r3, #20]
 800a9c0:	791a      	ldrb	r2, [r3, #4]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a9c8:	4b18      	ldr	r3, [pc, #96]	; (800aa2c <low_level_init+0x134>)
 800a9ca:	695b      	ldr	r3, [r3, #20]
 800a9cc:	795a      	ldrb	r2, [r3, #5]
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a9da:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a9e2:	f043 030a 	orr.w	r3, r3, #10
 800a9e6:	b2da      	uxtb	r2, r3
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800a9ee:	480f      	ldr	r0, [pc, #60]	; (800aa2c <low_level_init+0x134>)
 800a9f0:	f7f8 fe17 	bl	8003622 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800a9f4:	f107 0310 	add.w	r3, r7, #16
 800a9f8:	461a      	mov	r2, r3
 800a9fa:	211d      	movs	r1, #29
 800a9fc:	480b      	ldr	r0, [pc, #44]	; (800aa2c <low_level_init+0x134>)
 800a9fe:	f7f8 fd42 	bl	8003486 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	f043 030b 	orr.w	r3, r3, #11
 800aa08:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	211d      	movs	r1, #29
 800aa10:	4806      	ldr	r0, [pc, #24]	; (800aa2c <low_level_init+0x134>)
 800aa12:	f7f8 fda0 	bl	8003556 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800aa16:	f107 0310 	add.w	r3, r7, #16
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	211d      	movs	r1, #29
 800aa1e:	4803      	ldr	r0, [pc, #12]	; (800aa2c <low_level_init+0x134>)
 800aa20:	f7f8 fd31 	bl	8003486 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800aa24:	bf00      	nop
 800aa26:	3718      	adds	r7, #24
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}
 800aa2c:	200027b0 	.word	0x200027b0
 800aa30:	40028000 	.word	0x40028000
 800aa34:	200027f8 	.word	0x200027f8
 800aa38:	20000ee0 	.word	0x20000ee0
 800aa3c:	20000f60 	.word	0x20000f60
 800aa40:	20002730 	.word	0x20002730

0800aa44 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b08a      	sub	sp, #40	; 0x28
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800aa4e:	4b4b      	ldr	r3, [pc, #300]	; (800ab7c <low_level_output+0x138>)
 800aa50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa52:	689b      	ldr	r3, [r3, #8]
 800aa54:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800aa56:	2300      	movs	r3, #0
 800aa58:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800aa62:	2300      	movs	r3, #0
 800aa64:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800aa66:	4b45      	ldr	r3, [pc, #276]	; (800ab7c <low_level_output+0x138>)
 800aa68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa6a:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	623b      	str	r3, [r7, #32]
 800aa74:	e05a      	b.n	800ab2c <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800aa76:	69bb      	ldr	r3, [r7, #24]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	da03      	bge.n	800aa86 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800aa7e:	23f8      	movs	r3, #248	; 0xf8
 800aa80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800aa84:	e05c      	b.n	800ab40 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800aa86:	6a3b      	ldr	r3, [r7, #32]
 800aa88:	895b      	ldrh	r3, [r3, #10]
 800aa8a:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800aa90:	e02f      	b.n	800aaf2 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800aa92:	69fa      	ldr	r2, [r7, #28]
 800aa94:	693b      	ldr	r3, [r7, #16]
 800aa96:	18d0      	adds	r0, r2, r3
 800aa98:	6a3b      	ldr	r3, [r7, #32]
 800aa9a:	685a      	ldr	r2, [r3, #4]
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	18d1      	adds	r1, r2, r3
 800aaa0:	693b      	ldr	r3, [r7, #16]
 800aaa2:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800aaa6:	3304      	adds	r3, #4
 800aaa8:	461a      	mov	r2, r3
 800aaaa:	f006 ff12 	bl	80118d2 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800aaae:	69bb      	ldr	r3, [r7, #24]
 800aab0:	68db      	ldr	r3, [r3, #12]
 800aab2:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800aab4:	69bb      	ldr	r3, [r7, #24]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	da03      	bge.n	800aac4 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800aabc:	23f8      	movs	r3, #248	; 0xf8
 800aabe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800aac2:	e03d      	b.n	800ab40 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800aac4:	69bb      	ldr	r3, [r7, #24]
 800aac6:	689b      	ldr	r3, [r3, #8]
 800aac8:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800aaca:	693a      	ldr	r2, [r7, #16]
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	4413      	add	r3, r2
 800aad0:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800aad4:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800aad6:	68ba      	ldr	r2, [r7, #8]
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	1ad3      	subs	r3, r2, r3
 800aadc:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800aae0:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800aae2:	697a      	ldr	r2, [r7, #20]
 800aae4:	693b      	ldr	r3, [r7, #16]
 800aae6:	1ad3      	subs	r3, r2, r3
 800aae8:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800aaec:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	693b      	ldr	r3, [r7, #16]
 800aaf6:	4413      	add	r3, r2
 800aaf8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d8c8      	bhi.n	800aa92 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800ab00:	69fa      	ldr	r2, [r7, #28]
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	18d0      	adds	r0, r2, r3
 800ab06:	6a3b      	ldr	r3, [r7, #32]
 800ab08:	685a      	ldr	r2, [r3, #4]
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	4413      	add	r3, r2
 800ab0e:	68fa      	ldr	r2, [r7, #12]
 800ab10:	4619      	mov	r1, r3
 800ab12:	f006 fede 	bl	80118d2 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800ab16:	693a      	ldr	r2, [r7, #16]
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	4413      	add	r3, r2
 800ab1c:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800ab1e:	697a      	ldr	r2, [r7, #20]
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	4413      	add	r3, r2
 800ab24:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800ab26:	6a3b      	ldr	r3, [r7, #32]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	623b      	str	r3, [r7, #32]
 800ab2c:	6a3b      	ldr	r3, [r7, #32]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d1a1      	bne.n	800aa76 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800ab32:	6979      	ldr	r1, [r7, #20]
 800ab34:	4811      	ldr	r0, [pc, #68]	; (800ab7c <low_level_output+0x138>)
 800ab36:	f7f8 fab7 	bl	80030a8 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800ab40:	4b0e      	ldr	r3, [pc, #56]	; (800ab7c <low_level_output+0x138>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab48:	3314      	adds	r3, #20
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f003 0320 	and.w	r3, r3, #32
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d00d      	beq.n	800ab70 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800ab54:	4b09      	ldr	r3, [pc, #36]	; (800ab7c <low_level_output+0x138>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab5c:	3314      	adds	r3, #20
 800ab5e:	2220      	movs	r2, #32
 800ab60:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800ab62:	4b06      	ldr	r3, [pc, #24]	; (800ab7c <low_level_output+0x138>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab6a:	3304      	adds	r3, #4
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800ab70:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3728      	adds	r7, #40	; 0x28
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}
 800ab7c:	200027b0 	.word	0x200027b0

0800ab80 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b08c      	sub	sp, #48	; 0x30
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800ab90:	2300      	movs	r3, #0
 800ab92:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800ab94:	2300      	movs	r3, #0
 800ab96:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800ab98:	2300      	movs	r3, #0
 800ab9a:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800aba0:	2300      	movs	r3, #0
 800aba2:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800aba4:	484e      	ldr	r0, [pc, #312]	; (800ace0 <low_level_input+0x160>)
 800aba6:	f7f8 fb69 	bl	800327c <HAL_ETH_GetReceivedFrame>
 800abaa:	4603      	mov	r3, r0
 800abac:	2b00      	cmp	r3, #0
 800abae:	d001      	beq.n	800abb4 <low_level_input+0x34>

    return NULL;
 800abb0:	2300      	movs	r3, #0
 800abb2:	e091      	b.n	800acd8 <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800abb4:	4b4a      	ldr	r3, [pc, #296]	; (800ace0 <low_level_input+0x160>)
 800abb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abb8:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800abba:	4b49      	ldr	r3, [pc, #292]	; (800ace0 <low_level_input+0x160>)
 800abbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abbe:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800abc0:	89fb      	ldrh	r3, [r7, #14]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d006      	beq.n	800abd4 <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800abc6:	89fb      	ldrh	r3, [r7, #14]
 800abc8:	2203      	movs	r2, #3
 800abca:	4619      	mov	r1, r3
 800abcc:	2004      	movs	r0, #4
 800abce:	f002 fbb5 	bl	800d33c <pbuf_alloc>
 800abd2:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800abd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d04b      	beq.n	800ac72 <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800abda:	4b41      	ldr	r3, [pc, #260]	; (800ace0 <low_level_input+0x160>)
 800abdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abde:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800abe0:	2300      	movs	r3, #0
 800abe2:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800abe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abe6:	62bb      	str	r3, [r7, #40]	; 0x28
 800abe8:	e040      	b.n	800ac6c <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 800abea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abec:	895b      	ldrh	r3, [r3, #10]
 800abee:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800abf0:	2300      	movs	r3, #0
 800abf2:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800abf4:	e021      	b.n	800ac3a <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800abf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abf8:	685a      	ldr	r2, [r3, #4]
 800abfa:	69bb      	ldr	r3, [r7, #24]
 800abfc:	18d0      	adds	r0, r2, r3
 800abfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac00:	69fb      	ldr	r3, [r7, #28]
 800ac02:	18d1      	adds	r1, r2, r3
 800ac04:	69fb      	ldr	r3, [r7, #28]
 800ac06:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800ac0a:	3304      	adds	r3, #4
 800ac0c:	461a      	mov	r2, r3
 800ac0e:	f006 fe60 	bl	80118d2 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ac12:	6a3b      	ldr	r3, [r7, #32]
 800ac14:	68db      	ldr	r3, [r3, #12]
 800ac16:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800ac18:	6a3b      	ldr	r3, [r7, #32]
 800ac1a:	689b      	ldr	r3, [r3, #8]
 800ac1c:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800ac1e:	69fa      	ldr	r2, [r7, #28]
 800ac20:	697b      	ldr	r3, [r7, #20]
 800ac22:	4413      	add	r3, r2
 800ac24:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800ac28:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800ac2a:	69ba      	ldr	r2, [r7, #24]
 800ac2c:	69fb      	ldr	r3, [r7, #28]
 800ac2e:	1ad3      	subs	r3, r2, r3
 800ac30:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800ac34:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800ac36:	2300      	movs	r3, #0
 800ac38:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800ac3a:	697a      	ldr	r2, [r7, #20]
 800ac3c:	69fb      	ldr	r3, [r7, #28]
 800ac3e:	4413      	add	r3, r2
 800ac40:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d8d6      	bhi.n	800abf6 <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800ac48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac4a:	685a      	ldr	r2, [r3, #4]
 800ac4c:	69bb      	ldr	r3, [r7, #24]
 800ac4e:	18d0      	adds	r0, r2, r3
 800ac50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac52:	69fb      	ldr	r3, [r7, #28]
 800ac54:	4413      	add	r3, r2
 800ac56:	697a      	ldr	r2, [r7, #20]
 800ac58:	4619      	mov	r1, r3
 800ac5a:	f006 fe3a 	bl	80118d2 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800ac5e:	69fa      	ldr	r2, [r7, #28]
 800ac60:	697b      	ldr	r3, [r7, #20]
 800ac62:	4413      	add	r3, r2
 800ac64:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800ac66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	62bb      	str	r3, [r7, #40]	; 0x28
 800ac6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d1bb      	bne.n	800abea <low_level_input+0x6a>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800ac72:	4b1b      	ldr	r3, [pc, #108]	; (800ace0 <low_level_input+0x160>)
 800ac74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac76:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ac78:	2300      	movs	r3, #0
 800ac7a:	613b      	str	r3, [r7, #16]
 800ac7c:	e00b      	b.n	800ac96 <low_level_input+0x116>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800ac7e:	6a3b      	ldr	r3, [r7, #32]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800ac86:	6a3b      	ldr	r3, [r7, #32]
 800ac88:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ac8a:	6a3b      	ldr	r3, [r7, #32]
 800ac8c:	68db      	ldr	r3, [r3, #12]
 800ac8e:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ac90:	693b      	ldr	r3, [r7, #16]
 800ac92:	3301      	adds	r3, #1
 800ac94:	613b      	str	r3, [r7, #16]
 800ac96:	4b12      	ldr	r3, [pc, #72]	; (800ace0 <low_level_input+0x160>)
 800ac98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac9a:	693a      	ldr	r2, [r7, #16]
 800ac9c:	429a      	cmp	r2, r3
 800ac9e:	d3ee      	bcc.n	800ac7e <low_level_input+0xfe>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800aca0:	4b0f      	ldr	r3, [pc, #60]	; (800ace0 <low_level_input+0x160>)
 800aca2:	2200      	movs	r2, #0
 800aca4:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800aca6:	4b0e      	ldr	r3, [pc, #56]	; (800ace0 <low_level_input+0x160>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acae:	3314      	adds	r3, #20
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d00d      	beq.n	800acd6 <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800acba:	4b09      	ldr	r3, [pc, #36]	; (800ace0 <low_level_input+0x160>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acc2:	3314      	adds	r3, #20
 800acc4:	2280      	movs	r2, #128	; 0x80
 800acc6:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800acc8:	4b05      	ldr	r3, [pc, #20]	; (800ace0 <low_level_input+0x160>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acd0:	3308      	adds	r3, #8
 800acd2:	2200      	movs	r2, #0
 800acd4:	601a      	str	r2, [r3, #0]
  }
  return p;
 800acd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800acd8:	4618      	mov	r0, r3
 800acda:	3730      	adds	r7, #48	; 0x30
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}
 800ace0:	200027b0 	.word	0x200027b0

0800ace4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b084      	sub	sp, #16
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f7ff ff47 	bl	800ab80 <low_level_input>
 800acf2:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d010      	beq.n	800ad1c <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	691b      	ldr	r3, [r3, #16]
 800acfe:	6879      	ldr	r1, [r7, #4]
 800ad00:	68f8      	ldr	r0, [r7, #12]
 800ad02:	4798      	blx	r3
 800ad04:	4603      	mov	r3, r0
 800ad06:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800ad08:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d006      	beq.n	800ad1e <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800ad10:	68f8      	ldr	r0, [r7, #12]
 800ad12:	f002 fe81 	bl	800da18 <pbuf_free>
    p = NULL;
 800ad16:	2300      	movs	r3, #0
 800ad18:	60fb      	str	r3, [r7, #12]
 800ad1a:	e000      	b.n	800ad1e <ethernetif_input+0x3a>
  if (p == NULL) return;
 800ad1c:	bf00      	nop
  }
}
 800ad1e:	3710      	adds	r7, #16
 800ad20:	46bd      	mov	sp, r7
 800ad22:	bd80      	pop	{r7, pc}

0800ad24 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b082      	sub	sp, #8
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d106      	bne.n	800ad40 <ethernetif_init+0x1c>
 800ad32:	4b0e      	ldr	r3, [pc, #56]	; (800ad6c <ethernetif_init+0x48>)
 800ad34:	f240 2219 	movw	r2, #537	; 0x219
 800ad38:	490d      	ldr	r1, [pc, #52]	; (800ad70 <ethernetif_init+0x4c>)
 800ad3a:	480e      	ldr	r0, [pc, #56]	; (800ad74 <ethernetif_init+0x50>)
 800ad3c:	f006 fe82 	bl	8011a44 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2273      	movs	r2, #115	; 0x73
 800ad44:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2274      	movs	r2, #116	; 0x74
 800ad4c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	4a09      	ldr	r2, [pc, #36]	; (800ad78 <ethernetif_init+0x54>)
 800ad54:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	4a08      	ldr	r2, [pc, #32]	; (800ad7c <ethernetif_init+0x58>)
 800ad5a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800ad5c:	6878      	ldr	r0, [r7, #4]
 800ad5e:	f7ff fdcb 	bl	800a8f8 <low_level_init>

  return ERR_OK;
 800ad62:	2300      	movs	r3, #0
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3708      	adds	r7, #8
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}
 800ad6c:	08012c8c 	.word	0x08012c8c
 800ad70:	08012ca8 	.word	0x08012ca8
 800ad74:	08012cb8 	.word	0x08012cb8
 800ad78:	0800effd 	.word	0x0800effd
 800ad7c:	0800aa45 	.word	0x0800aa45

0800ad80 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800ad84:	f7f6 ff1e 	bl	8001bc4 <HAL_GetTick>
 800ad88:	4603      	mov	r3, r0
}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	bd80      	pop	{r7, pc}
	...

0800ad90 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b084      	sub	sp, #16
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ada6:	089b      	lsrs	r3, r3, #2
 800ada8:	f003 0301 	and.w	r3, r3, #1
 800adac:	b2db      	uxtb	r3, r3
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d05d      	beq.n	800ae6e <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800adb2:	4b34      	ldr	r3, [pc, #208]	; (800ae84 <ethernetif_update_config+0xf4>)
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d03f      	beq.n	800ae3a <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800adba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800adbe:	2100      	movs	r1, #0
 800adc0:	4830      	ldr	r0, [pc, #192]	; (800ae84 <ethernetif_update_config+0xf4>)
 800adc2:	f7f8 fbc8 	bl	8003556 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800adc6:	f7f6 fefd 	bl	8001bc4 <HAL_GetTick>
 800adca:	4603      	mov	r3, r0
 800adcc:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800adce:	f107 0308 	add.w	r3, r7, #8
 800add2:	461a      	mov	r2, r3
 800add4:	2101      	movs	r1, #1
 800add6:	482b      	ldr	r0, [pc, #172]	; (800ae84 <ethernetif_update_config+0xf4>)
 800add8:	f7f8 fb55 	bl	8003486 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800addc:	f7f6 fef2 	bl	8001bc4 <HAL_GetTick>
 800ade0:	4602      	mov	r2, r0
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	1ad3      	subs	r3, r2, r3
 800ade6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800adea:	d828      	bhi.n	800ae3e <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800adec:	68bb      	ldr	r3, [r7, #8]
 800adee:	f003 0320 	and.w	r3, r3, #32
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d0eb      	beq.n	800adce <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800adf6:	f107 0308 	add.w	r3, r7, #8
 800adfa:	461a      	mov	r2, r3
 800adfc:	211f      	movs	r1, #31
 800adfe:	4821      	ldr	r0, [pc, #132]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae00:	f7f8 fb41 	bl	8003486 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	f003 0310 	and.w	r3, r3, #16
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d004      	beq.n	800ae18 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800ae0e:	4b1d      	ldr	r3, [pc, #116]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ae14:	60da      	str	r2, [r3, #12]
 800ae16:	e002      	b.n	800ae1e <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800ae18:	4b1a      	ldr	r3, [pc, #104]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	f003 0304 	and.w	r3, r3, #4
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d003      	beq.n	800ae30 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800ae28:	4b16      	ldr	r3, [pc, #88]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	609a      	str	r2, [r3, #8]
 800ae2e:	e016      	b.n	800ae5e <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800ae30:	4b14      	ldr	r3, [pc, #80]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ae36:	609a      	str	r2, [r3, #8]
 800ae38:	e011      	b.n	800ae5e <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800ae3a:	bf00      	nop
 800ae3c:	e000      	b.n	800ae40 <ethernetif_update_config+0xb0>
          goto error;
 800ae3e:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800ae40:	4b10      	ldr	r3, [pc, #64]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae42:	68db      	ldr	r3, [r3, #12]
 800ae44:	08db      	lsrs	r3, r3, #3
 800ae46:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800ae48:	4b0e      	ldr	r3, [pc, #56]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae4a:	689b      	ldr	r3, [r3, #8]
 800ae4c:	085b      	lsrs	r3, r3, #1
 800ae4e:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800ae50:	4313      	orrs	r3, r2
 800ae52:	b29b      	uxth	r3, r3
 800ae54:	461a      	mov	r2, r3
 800ae56:	2100      	movs	r1, #0
 800ae58:	480a      	ldr	r0, [pc, #40]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae5a:	f7f8 fb7c 	bl	8003556 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800ae5e:	2100      	movs	r1, #0
 800ae60:	4808      	ldr	r0, [pc, #32]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae62:	f7f8 fc3d 	bl	80036e0 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800ae66:	4807      	ldr	r0, [pc, #28]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae68:	f7f8 fbdb 	bl	8003622 <HAL_ETH_Start>
 800ae6c:	e002      	b.n	800ae74 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800ae6e:	4805      	ldr	r0, [pc, #20]	; (800ae84 <ethernetif_update_config+0xf4>)
 800ae70:	f7f8 fc06 	bl	8003680 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800ae74:	6878      	ldr	r0, [r7, #4]
 800ae76:	f000 f807 	bl	800ae88 <ethernetif_notify_conn_changed>
}
 800ae7a:	bf00      	nop
 800ae7c:	3710      	adds	r7, #16
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	200027b0 	.word	0x200027b0

0800ae88 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b083      	sub	sp, #12
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800ae90:	bf00      	nop
 800ae92:	370c      	adds	r7, #12
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bc80      	pop	{r7}
 800ae98:	4770      	bx	lr

0800ae9a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ae9a:	b580      	push	{r7, lr}
 800ae9c:	b084      	sub	sp, #16
 800ae9e:	af00      	add	r7, sp, #0
 800aea0:	6078      	str	r0, [r7, #4]
 800aea2:	460b      	mov	r3, r1
 800aea4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800aea6:	2300      	movs	r3, #0
 800aea8:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	7c1b      	ldrb	r3, [r3, #16]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d115      	bne.n	800aede <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800aeb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aeb6:	2202      	movs	r2, #2
 800aeb8:	2181      	movs	r1, #129	; 0x81
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f006 fb6f 	bl	801159e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2201      	movs	r2, #1
 800aec4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800aec6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aeca:	2202      	movs	r2, #2
 800aecc:	2101      	movs	r1, #1
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f006 fb65 	bl	801159e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2201      	movs	r2, #1
 800aed8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800aedc:	e012      	b.n	800af04 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800aede:	2340      	movs	r3, #64	; 0x40
 800aee0:	2202      	movs	r2, #2
 800aee2:	2181      	movs	r1, #129	; 0x81
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f006 fb5a 	bl	801159e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2201      	movs	r2, #1
 800aeee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800aef0:	2340      	movs	r3, #64	; 0x40
 800aef2:	2202      	movs	r2, #2
 800aef4:	2101      	movs	r1, #1
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f006 fb51 	bl	801159e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2201      	movs	r2, #1
 800af00:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800af04:	2308      	movs	r3, #8
 800af06:	2203      	movs	r2, #3
 800af08:	2182      	movs	r1, #130	; 0x82
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f006 fb47 	bl	801159e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2201      	movs	r2, #1
 800af14:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800af16:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800af1a:	f006 fcbb 	bl	8011894 <malloc>
 800af1e:	4603      	mov	r3, r0
 800af20:	461a      	mov	r2, r3
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef)); // THIS LINE WAS ADDED
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af2e:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800af32:	2100      	movs	r1, #0
 800af34:	4618      	mov	r0, r3
 800af36:	f006 fcd7 	bl	80118e8 <memset>
  if (pdev->pClassData == NULL)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af40:	2b00      	cmp	r3, #0
 800af42:	d102      	bne.n	800af4a <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800af44:	2301      	movs	r3, #1
 800af46:	73fb      	strb	r3, [r7, #15]
 800af48:	e026      	b.n	800af98 <USBD_CDC_Init+0xfe>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af50:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	2200      	movs	r2, #0
 800af60:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	2200      	movs	r2, #0
 800af68:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	7c1b      	ldrb	r3, [r3, #16]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d109      	bne.n	800af88 <USBD_CDC_Init+0xee>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800af7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af7e:	2101      	movs	r1, #1
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f006 fbfc 	bl	801177e <USBD_LL_PrepareReceive>
 800af86:	e007      	b.n	800af98 <USBD_CDC_Init+0xfe>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800af88:	68bb      	ldr	r3, [r7, #8]
 800af8a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800af8e:	2340      	movs	r3, #64	; 0x40
 800af90:	2101      	movs	r1, #1
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f006 fbf3 	bl	801177e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800af98:	7bfb      	ldrb	r3, [r7, #15]
}
 800af9a:	4618      	mov	r0, r3
 800af9c:	3710      	adds	r7, #16
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}

0800afa2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800afa2:	b580      	push	{r7, lr}
 800afa4:	b084      	sub	sp, #16
 800afa6:	af00      	add	r7, sp, #0
 800afa8:	6078      	str	r0, [r7, #4]
 800afaa:	460b      	mov	r3, r1
 800afac:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800afae:	2300      	movs	r3, #0
 800afb0:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800afb2:	2181      	movs	r1, #129	; 0x81
 800afb4:	6878      	ldr	r0, [r7, #4]
 800afb6:	f006 fb18 	bl	80115ea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2200      	movs	r2, #0
 800afbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800afc0:	2101      	movs	r1, #1
 800afc2:	6878      	ldr	r0, [r7, #4]
 800afc4:	f006 fb11 	bl	80115ea <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2200      	movs	r2, #0
 800afcc:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800afd0:	2182      	movs	r1, #130	; 0x82
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f006 fb09 	bl	80115ea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2200      	movs	r2, #0
 800afdc:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d00e      	beq.n	800b006 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800afee:	685b      	ldr	r3, [r3, #4]
 800aff0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aff8:	4618      	mov	r0, r3
 800affa:	f006 fc53 	bl	80118a4 <free>
    pdev->pClassData = NULL;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2200      	movs	r2, #0
 800b002:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800b006:	7bfb      	ldrb	r3, [r7, #15]
}
 800b008:	4618      	mov	r0, r3
 800b00a:	3710      	adds	r7, #16
 800b00c:	46bd      	mov	sp, r7
 800b00e:	bd80      	pop	{r7, pc}

0800b010 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b086      	sub	sp, #24
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
 800b018:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b020:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800b022:	2300      	movs	r3, #0
 800b024:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800b026:	2300      	movs	r3, #0
 800b028:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800b02a:	2300      	movs	r3, #0
 800b02c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	781b      	ldrb	r3, [r3, #0]
 800b032:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b036:	2b00      	cmp	r3, #0
 800b038:	d039      	beq.n	800b0ae <USBD_CDC_Setup+0x9e>
 800b03a:	2b20      	cmp	r3, #32
 800b03c:	d17c      	bne.n	800b138 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	88db      	ldrh	r3, [r3, #6]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d029      	beq.n	800b09a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	781b      	ldrb	r3, [r3, #0]
 800b04a:	b25b      	sxtb	r3, r3
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	da11      	bge.n	800b074 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b056:	689b      	ldr	r3, [r3, #8]
 800b058:	683a      	ldr	r2, [r7, #0]
 800b05a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800b05c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b05e:	683a      	ldr	r2, [r7, #0]
 800b060:	88d2      	ldrh	r2, [r2, #6]
 800b062:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b064:	6939      	ldr	r1, [r7, #16]
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	88db      	ldrh	r3, [r3, #6]
 800b06a:	461a      	mov	r2, r3
 800b06c:	6878      	ldr	r0, [r7, #4]
 800b06e:	f001 fa31 	bl	800c4d4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800b072:	e068      	b.n	800b146 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	785a      	ldrb	r2, [r3, #1]
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	88db      	ldrh	r3, [r3, #6]
 800b082:	b2da      	uxtb	r2, r3
 800b084:	693b      	ldr	r3, [r7, #16]
 800b086:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b08a:	6939      	ldr	r1, [r7, #16]
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	88db      	ldrh	r3, [r3, #6]
 800b090:	461a      	mov	r2, r3
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f001 fa4c 	bl	800c530 <USBD_CtlPrepareRx>
      break;
 800b098:	e055      	b.n	800b146 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b0a0:	689b      	ldr	r3, [r3, #8]
 800b0a2:	683a      	ldr	r2, [r7, #0]
 800b0a4:	7850      	ldrb	r0, [r2, #1]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	6839      	ldr	r1, [r7, #0]
 800b0aa:	4798      	blx	r3
      break;
 800b0ac:	e04b      	b.n	800b146 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	785b      	ldrb	r3, [r3, #1]
 800b0b2:	2b0a      	cmp	r3, #10
 800b0b4:	d017      	beq.n	800b0e6 <USBD_CDC_Setup+0xd6>
 800b0b6:	2b0b      	cmp	r3, #11
 800b0b8:	d029      	beq.n	800b10e <USBD_CDC_Setup+0xfe>
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d133      	bne.n	800b126 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0c4:	2b03      	cmp	r3, #3
 800b0c6:	d107      	bne.n	800b0d8 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800b0c8:	f107 030c 	add.w	r3, r7, #12
 800b0cc:	2202      	movs	r2, #2
 800b0ce:	4619      	mov	r1, r3
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f001 f9ff 	bl	800c4d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b0d6:	e02e      	b.n	800b136 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800b0d8:	6839      	ldr	r1, [r7, #0]
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f001 f990 	bl	800c400 <USBD_CtlError>
            ret = USBD_FAIL;
 800b0e0:	2302      	movs	r3, #2
 800b0e2:	75fb      	strb	r3, [r7, #23]
          break;
 800b0e4:	e027      	b.n	800b136 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0ec:	2b03      	cmp	r3, #3
 800b0ee:	d107      	bne.n	800b100 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800b0f0:	f107 030f 	add.w	r3, r7, #15
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	4619      	mov	r1, r3
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f001 f9eb 	bl	800c4d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b0fe:	e01a      	b.n	800b136 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800b100:	6839      	ldr	r1, [r7, #0]
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f001 f97c 	bl	800c400 <USBD_CtlError>
            ret = USBD_FAIL;
 800b108:	2302      	movs	r3, #2
 800b10a:	75fb      	strb	r3, [r7, #23]
          break;
 800b10c:	e013      	b.n	800b136 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b114:	2b03      	cmp	r3, #3
 800b116:	d00d      	beq.n	800b134 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800b118:	6839      	ldr	r1, [r7, #0]
 800b11a:	6878      	ldr	r0, [r7, #4]
 800b11c:	f001 f970 	bl	800c400 <USBD_CtlError>
            ret = USBD_FAIL;
 800b120:	2302      	movs	r3, #2
 800b122:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b124:	e006      	b.n	800b134 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800b126:	6839      	ldr	r1, [r7, #0]
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	f001 f969 	bl	800c400 <USBD_CtlError>
          ret = USBD_FAIL;
 800b12e:	2302      	movs	r3, #2
 800b130:	75fb      	strb	r3, [r7, #23]
          break;
 800b132:	e000      	b.n	800b136 <USBD_CDC_Setup+0x126>
          break;
 800b134:	bf00      	nop
      }
      break;
 800b136:	e006      	b.n	800b146 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800b138:	6839      	ldr	r1, [r7, #0]
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f001 f960 	bl	800c400 <USBD_CtlError>
      ret = USBD_FAIL;
 800b140:	2302      	movs	r3, #2
 800b142:	75fb      	strb	r3, [r7, #23]
      break;
 800b144:	bf00      	nop
  }

  return ret;
 800b146:	7dfb      	ldrb	r3, [r7, #23]
}
 800b148:	4618      	mov	r0, r3
 800b14a:	3718      	adds	r7, #24
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}

0800b150 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b150:	b580      	push	{r7, lr}
 800b152:	b084      	sub	sp, #16
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
 800b158:	460b      	mov	r3, r1
 800b15a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b162:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b16a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b172:	2b00      	cmp	r3, #0
 800b174:	d03a      	beq.n	800b1ec <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b176:	78fa      	ldrb	r2, [r7, #3]
 800b178:	6879      	ldr	r1, [r7, #4]
 800b17a:	4613      	mov	r3, r2
 800b17c:	009b      	lsls	r3, r3, #2
 800b17e:	4413      	add	r3, r2
 800b180:	009b      	lsls	r3, r3, #2
 800b182:	440b      	add	r3, r1
 800b184:	331c      	adds	r3, #28
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d029      	beq.n	800b1e0 <USBD_CDC_DataIn+0x90>
 800b18c:	78fa      	ldrb	r2, [r7, #3]
 800b18e:	6879      	ldr	r1, [r7, #4]
 800b190:	4613      	mov	r3, r2
 800b192:	009b      	lsls	r3, r3, #2
 800b194:	4413      	add	r3, r2
 800b196:	009b      	lsls	r3, r3, #2
 800b198:	440b      	add	r3, r1
 800b19a:	331c      	adds	r3, #28
 800b19c:	681a      	ldr	r2, [r3, #0]
 800b19e:	78f9      	ldrb	r1, [r7, #3]
 800b1a0:	68b8      	ldr	r0, [r7, #8]
 800b1a2:	460b      	mov	r3, r1
 800b1a4:	00db      	lsls	r3, r3, #3
 800b1a6:	1a5b      	subs	r3, r3, r1
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	4403      	add	r3, r0
 800b1ac:	3344      	adds	r3, #68	; 0x44
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	fbb2 f1f3 	udiv	r1, r2, r3
 800b1b4:	fb03 f301 	mul.w	r3, r3, r1
 800b1b8:	1ad3      	subs	r3, r2, r3
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d110      	bne.n	800b1e0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800b1be:	78fa      	ldrb	r2, [r7, #3]
 800b1c0:	6879      	ldr	r1, [r7, #4]
 800b1c2:	4613      	mov	r3, r2
 800b1c4:	009b      	lsls	r3, r3, #2
 800b1c6:	4413      	add	r3, r2
 800b1c8:	009b      	lsls	r3, r3, #2
 800b1ca:	440b      	add	r3, r1
 800b1cc:	331c      	adds	r3, #28
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b1d2:	78f9      	ldrb	r1, [r7, #3]
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f006 faad 	bl	8011738 <USBD_LL_Transmit>
 800b1de:	e003      	b.n	800b1e8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	e000      	b.n	800b1ee <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800b1ec:	2302      	movs	r3, #2
  }
}
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	3710      	adds	r7, #16
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}

0800b1f6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b1f6:	b580      	push	{r7, lr}
 800b1f8:	b084      	sub	sp, #16
 800b1fa:	af00      	add	r7, sp, #0
 800b1fc:	6078      	str	r0, [r7, #4]
 800b1fe:	460b      	mov	r3, r1
 800b200:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b208:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b20a:	78fb      	ldrb	r3, [r7, #3]
 800b20c:	4619      	mov	r1, r3
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f006 fad8 	bl	80117c4 <USBD_LL_GetRxDataSize>
 800b214:	4602      	mov	r2, r0
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b222:	2b00      	cmp	r3, #0
 800b224:	d00d      	beq.n	800b242 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b22c:	68db      	ldr	r3, [r3, #12]
 800b22e:	68fa      	ldr	r2, [r7, #12]
 800b230:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b234:	68fa      	ldr	r2, [r7, #12]
 800b236:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b23a:	4611      	mov	r1, r2
 800b23c:	4798      	blx	r3

    return USBD_OK;
 800b23e:	2300      	movs	r3, #0
 800b240:	e000      	b.n	800b244 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800b242:	2302      	movs	r3, #2
  }
}
 800b244:	4618      	mov	r0, r3
 800b246:	3710      	adds	r7, #16
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}

0800b24c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b084      	sub	sp, #16
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b25a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b262:	2b00      	cmp	r3, #0
 800b264:	d015      	beq.n	800b292 <USBD_CDC_EP0_RxReady+0x46>
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b26c:	2bff      	cmp	r3, #255	; 0xff
 800b26e:	d010      	beq.n	800b292 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b276:	689b      	ldr	r3, [r3, #8]
 800b278:	68fa      	ldr	r2, [r7, #12]
 800b27a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800b27e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b280:	68fa      	ldr	r2, [r7, #12]
 800b282:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b286:	b292      	uxth	r2, r2
 800b288:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	22ff      	movs	r2, #255	; 0xff
 800b28e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800b292:	2300      	movs	r3, #0
}
 800b294:	4618      	mov	r0, r3
 800b296:	3710      	adds	r7, #16
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}

0800b29c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b083      	sub	sp, #12
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2243      	movs	r2, #67	; 0x43
 800b2a8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800b2aa:	4b03      	ldr	r3, [pc, #12]	; (800b2b8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	370c      	adds	r7, #12
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bc80      	pop	{r7}
 800b2b4:	4770      	bx	lr
 800b2b6:	bf00      	nop
 800b2b8:	20000098 	.word	0x20000098

0800b2bc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b083      	sub	sp, #12
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2243      	movs	r2, #67	; 0x43
 800b2c8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800b2ca:	4b03      	ldr	r3, [pc, #12]	; (800b2d8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	370c      	adds	r7, #12
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bc80      	pop	{r7}
 800b2d4:	4770      	bx	lr
 800b2d6:	bf00      	nop
 800b2d8:	20000054 	.word	0x20000054

0800b2dc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b083      	sub	sp, #12
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2243      	movs	r2, #67	; 0x43
 800b2e8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800b2ea:	4b03      	ldr	r3, [pc, #12]	; (800b2f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	370c      	adds	r7, #12
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bc80      	pop	{r7}
 800b2f4:	4770      	bx	lr
 800b2f6:	bf00      	nop
 800b2f8:	200000dc 	.word	0x200000dc

0800b2fc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b083      	sub	sp, #12
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	220a      	movs	r2, #10
 800b308:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800b30a:	4b03      	ldr	r3, [pc, #12]	; (800b318 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b30c:	4618      	mov	r0, r3
 800b30e:	370c      	adds	r7, #12
 800b310:	46bd      	mov	sp, r7
 800b312:	bc80      	pop	{r7}
 800b314:	4770      	bx	lr
 800b316:	bf00      	nop
 800b318:	20000010 	.word	0x20000010

0800b31c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b085      	sub	sp, #20
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
 800b324:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800b326:	2302      	movs	r3, #2
 800b328:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d005      	beq.n	800b33c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	683a      	ldr	r2, [r7, #0]
 800b334:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800b338:	2300      	movs	r3, #0
 800b33a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b33c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b33e:	4618      	mov	r0, r3
 800b340:	3714      	adds	r7, #20
 800b342:	46bd      	mov	sp, r7
 800b344:	bc80      	pop	{r7}
 800b346:	4770      	bx	lr

0800b348 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800b348:	b480      	push	{r7}
 800b34a:	b087      	sub	sp, #28
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	60f8      	str	r0, [r7, #12]
 800b350:	60b9      	str	r1, [r7, #8]
 800b352:	4613      	mov	r3, r2
 800b354:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b35c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	68ba      	ldr	r2, [r7, #8]
 800b362:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b366:	88fa      	ldrh	r2, [r7, #6]
 800b368:	697b      	ldr	r3, [r7, #20]
 800b36a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800b36e:	2300      	movs	r3, #0
}
 800b370:	4618      	mov	r0, r3
 800b372:	371c      	adds	r7, #28
 800b374:	46bd      	mov	sp, r7
 800b376:	bc80      	pop	{r7}
 800b378:	4770      	bx	lr

0800b37a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800b37a:	b480      	push	{r7}
 800b37c:	b085      	sub	sp, #20
 800b37e:	af00      	add	r7, sp, #0
 800b380:	6078      	str	r0, [r7, #4]
 800b382:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b38a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	683a      	ldr	r2, [r7, #0]
 800b390:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800b394:	2300      	movs	r3, #0
}
 800b396:	4618      	mov	r0, r3
 800b398:	3714      	adds	r7, #20
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bc80      	pop	{r7}
 800b39e:	4770      	bx	lr

0800b3a0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b084      	sub	sp, #16
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3ae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d01c      	beq.n	800b3f4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d115      	bne.n	800b3f0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	2181      	movs	r1, #129	; 0x81
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f006 f9a6 	bl	8011738 <USBD_LL_Transmit>

      return USBD_OK;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	e002      	b.n	800b3f6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	e000      	b.n	800b3f6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800b3f4:	2302      	movs	r3, #2
  }
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3710      	adds	r7, #16
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b084      	sub	sp, #16
 800b402:	af00      	add	r7, sp, #0
 800b404:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b40c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b414:	2b00      	cmp	r3, #0
 800b416:	d017      	beq.n	800b448 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	7c1b      	ldrb	r3, [r3, #16]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d109      	bne.n	800b434 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b426:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b42a:	2101      	movs	r1, #1
 800b42c:	6878      	ldr	r0, [r7, #4]
 800b42e:	f006 f9a6 	bl	801177e <USBD_LL_PrepareReceive>
 800b432:	e007      	b.n	800b444 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b43a:	2340      	movs	r3, #64	; 0x40
 800b43c:	2101      	movs	r1, #1
 800b43e:	6878      	ldr	r0, [r7, #4]
 800b440:	f006 f99d 	bl	801177e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800b444:	2300      	movs	r3, #0
 800b446:	e000      	b.n	800b44a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800b448:	2302      	movs	r3, #2
  }
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	3710      	adds	r7, #16
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}

0800b452 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b452:	b580      	push	{r7, lr}
 800b454:	b084      	sub	sp, #16
 800b456:	af00      	add	r7, sp, #0
 800b458:	60f8      	str	r0, [r7, #12]
 800b45a:	60b9      	str	r1, [r7, #8]
 800b45c:	4613      	mov	r3, r2
 800b45e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d101      	bne.n	800b46a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b466:	2302      	movs	r3, #2
 800b468:	e01a      	b.n	800b4a0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b470:	2b00      	cmp	r3, #0
 800b472:	d003      	beq.n	800b47c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	2200      	movs	r2, #0
 800b478:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d003      	beq.n	800b48a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	68ba      	ldr	r2, [r7, #8]
 800b486:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	2201      	movs	r2, #1
 800b48e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	79fa      	ldrb	r2, [r7, #7]
 800b496:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800b498:	68f8      	ldr	r0, [r7, #12]
 800b49a:	f006 f81b 	bl	80114d4 <USBD_LL_Init>

  return USBD_OK;
 800b49e:	2300      	movs	r3, #0
}
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	3710      	adds	r7, #16
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bd80      	pop	{r7, pc}

0800b4a8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	b085      	sub	sp, #20
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
 800b4b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d006      	beq.n	800b4ca <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	683a      	ldr	r2, [r7, #0]
 800b4c0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	73fb      	strb	r3, [r7, #15]
 800b4c8:	e001      	b.n	800b4ce <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800b4ca:	2302      	movs	r3, #2
 800b4cc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b4ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3714      	adds	r7, #20
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bc80      	pop	{r7}
 800b4d8:	4770      	bx	lr

0800b4da <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b4da:	b580      	push	{r7, lr}
 800b4dc:	b082      	sub	sp, #8
 800b4de:	af00      	add	r7, sp, #0
 800b4e0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	f006 f840 	bl	8011568 <USBD_LL_Start>

  return USBD_OK;
 800b4e8:	2300      	movs	r3, #0
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	3708      	adds	r7, #8
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}

0800b4f2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b4f2:	b480      	push	{r7}
 800b4f4:	b083      	sub	sp, #12
 800b4f6:	af00      	add	r7, sp, #0
 800b4f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b4fa:	2300      	movs	r3, #0
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	370c      	adds	r7, #12
 800b500:	46bd      	mov	sp, r7
 800b502:	bc80      	pop	{r7}
 800b504:	4770      	bx	lr

0800b506 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b506:	b580      	push	{r7, lr}
 800b508:	b084      	sub	sp, #16
 800b50a:	af00      	add	r7, sp, #0
 800b50c:	6078      	str	r0, [r7, #4]
 800b50e:	460b      	mov	r3, r1
 800b510:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b512:	2302      	movs	r3, #2
 800b514:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d00c      	beq.n	800b53a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	78fa      	ldrb	r2, [r7, #3]
 800b52a:	4611      	mov	r1, r2
 800b52c:	6878      	ldr	r0, [r7, #4]
 800b52e:	4798      	blx	r3
 800b530:	4603      	mov	r3, r0
 800b532:	2b00      	cmp	r3, #0
 800b534:	d101      	bne.n	800b53a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800b536:	2300      	movs	r3, #0
 800b538:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800b53a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	3710      	adds	r7, #16
 800b540:	46bd      	mov	sp, r7
 800b542:	bd80      	pop	{r7, pc}

0800b544 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b082      	sub	sp, #8
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	460b      	mov	r3, r1
 800b54e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b556:	685b      	ldr	r3, [r3, #4]
 800b558:	78fa      	ldrb	r2, [r7, #3]
 800b55a:	4611      	mov	r1, r2
 800b55c:	6878      	ldr	r0, [r7, #4]
 800b55e:	4798      	blx	r3

  return USBD_OK;
 800b560:	2300      	movs	r3, #0
}
 800b562:	4618      	mov	r0, r3
 800b564:	3708      	adds	r7, #8
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}

0800b56a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b082      	sub	sp, #8
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
 800b572:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b57a:	6839      	ldr	r1, [r7, #0]
 800b57c:	4618      	mov	r0, r3
 800b57e:	f000 ff03 	bl	800c388 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2201      	movs	r2, #1
 800b586:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b590:	461a      	mov	r2, r3
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b59e:	f003 031f 	and.w	r3, r3, #31
 800b5a2:	2b01      	cmp	r3, #1
 800b5a4:	d00c      	beq.n	800b5c0 <USBD_LL_SetupStage+0x56>
 800b5a6:	2b01      	cmp	r3, #1
 800b5a8:	d302      	bcc.n	800b5b0 <USBD_LL_SetupStage+0x46>
 800b5aa:	2b02      	cmp	r3, #2
 800b5ac:	d010      	beq.n	800b5d0 <USBD_LL_SetupStage+0x66>
 800b5ae:	e017      	b.n	800b5e0 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b5b6:	4619      	mov	r1, r3
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	f000 fa03 	bl	800b9c4 <USBD_StdDevReq>
      break;
 800b5be:	e01a      	b.n	800b5f6 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b5c6:	4619      	mov	r1, r3
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f000 fa65 	bl	800ba98 <USBD_StdItfReq>
      break;
 800b5ce:	e012      	b.n	800b5f6 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f000 faa3 	bl	800bb24 <USBD_StdEPReq>
      break;
 800b5de:	e00a      	b.n	800b5f6 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b5e6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b5ea:	b2db      	uxtb	r3, r3
 800b5ec:	4619      	mov	r1, r3
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f006 f81a 	bl	8011628 <USBD_LL_StallEP>
      break;
 800b5f4:	bf00      	nop
  }

  return USBD_OK;
 800b5f6:	2300      	movs	r3, #0
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3708      	adds	r7, #8
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}

0800b600 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b086      	sub	sp, #24
 800b604:	af00      	add	r7, sp, #0
 800b606:	60f8      	str	r0, [r7, #12]
 800b608:	460b      	mov	r3, r1
 800b60a:	607a      	str	r2, [r7, #4]
 800b60c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b60e:	7afb      	ldrb	r3, [r7, #11]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d14b      	bne.n	800b6ac <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b61a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b622:	2b03      	cmp	r3, #3
 800b624:	d134      	bne.n	800b690 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800b626:	697b      	ldr	r3, [r7, #20]
 800b628:	68da      	ldr	r2, [r3, #12]
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	691b      	ldr	r3, [r3, #16]
 800b62e:	429a      	cmp	r2, r3
 800b630:	d919      	bls.n	800b666 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800b632:	697b      	ldr	r3, [r7, #20]
 800b634:	68da      	ldr	r2, [r3, #12]
 800b636:	697b      	ldr	r3, [r7, #20]
 800b638:	691b      	ldr	r3, [r3, #16]
 800b63a:	1ad2      	subs	r2, r2, r3
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b640:	697b      	ldr	r3, [r7, #20]
 800b642:	68da      	ldr	r2, [r3, #12]
 800b644:	697b      	ldr	r3, [r7, #20]
 800b646:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b648:	429a      	cmp	r2, r3
 800b64a:	d203      	bcs.n	800b654 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800b650:	b29b      	uxth	r3, r3
 800b652:	e002      	b.n	800b65a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b654:	697b      	ldr	r3, [r7, #20]
 800b656:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b658:	b29b      	uxth	r3, r3
 800b65a:	461a      	mov	r2, r3
 800b65c:	6879      	ldr	r1, [r7, #4]
 800b65e:	68f8      	ldr	r0, [r7, #12]
 800b660:	f000 ff84 	bl	800c56c <USBD_CtlContinueRx>
 800b664:	e038      	b.n	800b6d8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b66c:	691b      	ldr	r3, [r3, #16]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d00a      	beq.n	800b688 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b678:	2b03      	cmp	r3, #3
 800b67a:	d105      	bne.n	800b688 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b682:	691b      	ldr	r3, [r3, #16]
 800b684:	68f8      	ldr	r0, [r7, #12]
 800b686:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800b688:	68f8      	ldr	r0, [r7, #12]
 800b68a:	f000 ff81 	bl	800c590 <USBD_CtlSendStatus>
 800b68e:	e023      	b.n	800b6d8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b696:	2b05      	cmp	r3, #5
 800b698:	d11e      	bne.n	800b6d8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2200      	movs	r2, #0
 800b69e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800b6a2:	2100      	movs	r1, #0
 800b6a4:	68f8      	ldr	r0, [r7, #12]
 800b6a6:	f005 ffbf 	bl	8011628 <USBD_LL_StallEP>
 800b6aa:	e015      	b.n	800b6d8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b6b2:	699b      	ldr	r3, [r3, #24]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d00d      	beq.n	800b6d4 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800b6be:	2b03      	cmp	r3, #3
 800b6c0:	d108      	bne.n	800b6d4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b6c8:	699b      	ldr	r3, [r3, #24]
 800b6ca:	7afa      	ldrb	r2, [r7, #11]
 800b6cc:	4611      	mov	r1, r2
 800b6ce:	68f8      	ldr	r0, [r7, #12]
 800b6d0:	4798      	blx	r3
 800b6d2:	e001      	b.n	800b6d8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b6d4:	2302      	movs	r3, #2
 800b6d6:	e000      	b.n	800b6da <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3718      	adds	r7, #24
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}

0800b6e2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b6e2:	b580      	push	{r7, lr}
 800b6e4:	b086      	sub	sp, #24
 800b6e6:	af00      	add	r7, sp, #0
 800b6e8:	60f8      	str	r0, [r7, #12]
 800b6ea:	460b      	mov	r3, r1
 800b6ec:	607a      	str	r2, [r7, #4]
 800b6ee:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b6f0:	7afb      	ldrb	r3, [r7, #11]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d17f      	bne.n	800b7f6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	3314      	adds	r3, #20
 800b6fa:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b702:	2b02      	cmp	r3, #2
 800b704:	d15c      	bne.n	800b7c0 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	68da      	ldr	r2, [r3, #12]
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	691b      	ldr	r3, [r3, #16]
 800b70e:	429a      	cmp	r2, r3
 800b710:	d915      	bls.n	800b73e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	68da      	ldr	r2, [r3, #12]
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	691b      	ldr	r3, [r3, #16]
 800b71a:	1ad2      	subs	r2, r2, r3
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	68db      	ldr	r3, [r3, #12]
 800b724:	b29b      	uxth	r3, r3
 800b726:	461a      	mov	r2, r3
 800b728:	6879      	ldr	r1, [r7, #4]
 800b72a:	68f8      	ldr	r0, [r7, #12]
 800b72c:	f000 feee 	bl	800c50c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b730:	2300      	movs	r3, #0
 800b732:	2200      	movs	r2, #0
 800b734:	2100      	movs	r1, #0
 800b736:	68f8      	ldr	r0, [r7, #12]
 800b738:	f006 f821 	bl	801177e <USBD_LL_PrepareReceive>
 800b73c:	e04e      	b.n	800b7dc <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b73e:	697b      	ldr	r3, [r7, #20]
 800b740:	689b      	ldr	r3, [r3, #8]
 800b742:	697a      	ldr	r2, [r7, #20]
 800b744:	6912      	ldr	r2, [r2, #16]
 800b746:	fbb3 f1f2 	udiv	r1, r3, r2
 800b74a:	fb02 f201 	mul.w	r2, r2, r1
 800b74e:	1a9b      	subs	r3, r3, r2
 800b750:	2b00      	cmp	r3, #0
 800b752:	d11c      	bne.n	800b78e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800b754:	697b      	ldr	r3, [r7, #20]
 800b756:	689a      	ldr	r2, [r3, #8]
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b75c:	429a      	cmp	r2, r3
 800b75e:	d316      	bcc.n	800b78e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800b760:	697b      	ldr	r3, [r7, #20]
 800b762:	689a      	ldr	r2, [r3, #8]
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b76a:	429a      	cmp	r2, r3
 800b76c:	d20f      	bcs.n	800b78e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b76e:	2200      	movs	r2, #0
 800b770:	2100      	movs	r1, #0
 800b772:	68f8      	ldr	r0, [r7, #12]
 800b774:	f000 feca 	bl	800c50c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	2200      	movs	r2, #0
 800b77c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b780:	2300      	movs	r3, #0
 800b782:	2200      	movs	r2, #0
 800b784:	2100      	movs	r1, #0
 800b786:	68f8      	ldr	r0, [r7, #12]
 800b788:	f005 fff9 	bl	801177e <USBD_LL_PrepareReceive>
 800b78c:	e026      	b.n	800b7dc <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b794:	68db      	ldr	r3, [r3, #12]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d00a      	beq.n	800b7b0 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b7a0:	2b03      	cmp	r3, #3
 800b7a2:	d105      	bne.n	800b7b0 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b7aa:	68db      	ldr	r3, [r3, #12]
 800b7ac:	68f8      	ldr	r0, [r7, #12]
 800b7ae:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800b7b0:	2180      	movs	r1, #128	; 0x80
 800b7b2:	68f8      	ldr	r0, [r7, #12]
 800b7b4:	f005 ff38 	bl	8011628 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800b7b8:	68f8      	ldr	r0, [r7, #12]
 800b7ba:	f000 fefc 	bl	800c5b6 <USBD_CtlReceiveStatus>
 800b7be:	e00d      	b.n	800b7dc <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b7c6:	2b04      	cmp	r3, #4
 800b7c8:	d004      	beq.n	800b7d4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d103      	bne.n	800b7dc <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800b7d4:	2180      	movs	r1, #128	; 0x80
 800b7d6:	68f8      	ldr	r0, [r7, #12]
 800b7d8:	f005 ff26 	bl	8011628 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b7e2:	2b01      	cmp	r3, #1
 800b7e4:	d11d      	bne.n	800b822 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800b7e6:	68f8      	ldr	r0, [r7, #12]
 800b7e8:	f7ff fe83 	bl	800b4f2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b7f4:	e015      	b.n	800b822 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b7fc:	695b      	ldr	r3, [r3, #20]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d00d      	beq.n	800b81e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800b808:	2b03      	cmp	r3, #3
 800b80a:	d108      	bne.n	800b81e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b812:	695b      	ldr	r3, [r3, #20]
 800b814:	7afa      	ldrb	r2, [r7, #11]
 800b816:	4611      	mov	r1, r2
 800b818:	68f8      	ldr	r0, [r7, #12]
 800b81a:	4798      	blx	r3
 800b81c:	e001      	b.n	800b822 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b81e:	2302      	movs	r3, #2
 800b820:	e000      	b.n	800b824 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800b822:	2300      	movs	r3, #0
}
 800b824:	4618      	mov	r0, r3
 800b826:	3718      	adds	r7, #24
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd80      	pop	{r7, pc}

0800b82c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b082      	sub	sp, #8
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b834:	2340      	movs	r3, #64	; 0x40
 800b836:	2200      	movs	r2, #0
 800b838:	2100      	movs	r1, #0
 800b83a:	6878      	ldr	r0, [r7, #4]
 800b83c:	f005 feaf 	bl	801159e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2201      	movs	r2, #1
 800b844:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2240      	movs	r2, #64	; 0x40
 800b84c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b850:	2340      	movs	r3, #64	; 0x40
 800b852:	2200      	movs	r2, #0
 800b854:	2180      	movs	r1, #128	; 0x80
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f005 fea1 	bl	801159e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2201      	movs	r2, #1
 800b860:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2240      	movs	r2, #64	; 0x40
 800b866:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2201      	movs	r2, #1
 800b86c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2200      	movs	r2, #0
 800b874:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	2200      	movs	r2, #0
 800b87c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2200      	movs	r2, #0
 800b882:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d009      	beq.n	800b8a4 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b896:	685b      	ldr	r3, [r3, #4]
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	6852      	ldr	r2, [r2, #4]
 800b89c:	b2d2      	uxtb	r2, r2
 800b89e:	4611      	mov	r1, r2
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	4798      	blx	r3
  }

  return USBD_OK;
 800b8a4:	2300      	movs	r3, #0
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3708      	adds	r7, #8
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}

0800b8ae <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b8ae:	b480      	push	{r7}
 800b8b0:	b083      	sub	sp, #12
 800b8b2:	af00      	add	r7, sp, #0
 800b8b4:	6078      	str	r0, [r7, #4]
 800b8b6:	460b      	mov	r3, r1
 800b8b8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	78fa      	ldrb	r2, [r7, #3]
 800b8be:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b8c0:	2300      	movs	r3, #0
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	370c      	adds	r7, #12
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bc80      	pop	{r7}
 800b8ca:	4770      	bx	lr

0800b8cc <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b083      	sub	sp, #12
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2204      	movs	r2, #4
 800b8e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b8e8:	2300      	movs	r3, #0
}
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	370c      	adds	r7, #12
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bc80      	pop	{r7}
 800b8f2:	4770      	bx	lr

0800b8f4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b902:	2b04      	cmp	r3, #4
 800b904:	d105      	bne.n	800b912 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b912:	2300      	movs	r3, #0
}
 800b914:	4618      	mov	r0, r3
 800b916:	370c      	adds	r7, #12
 800b918:	46bd      	mov	sp, r7
 800b91a:	bc80      	pop	{r7}
 800b91c:	4770      	bx	lr

0800b91e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b91e:	b580      	push	{r7, lr}
 800b920:	b082      	sub	sp, #8
 800b922:	af00      	add	r7, sp, #0
 800b924:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b92c:	2b03      	cmp	r3, #3
 800b92e:	d10b      	bne.n	800b948 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b936:	69db      	ldr	r3, [r3, #28]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d005      	beq.n	800b948 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b942:	69db      	ldr	r3, [r3, #28]
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b948:	2300      	movs	r3, #0
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3708      	adds	r7, #8
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}

0800b952 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b952:	b480      	push	{r7}
 800b954:	b083      	sub	sp, #12
 800b956:	af00      	add	r7, sp, #0
 800b958:	6078      	str	r0, [r7, #4]
 800b95a:	460b      	mov	r3, r1
 800b95c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800b95e:	2300      	movs	r3, #0
}
 800b960:	4618      	mov	r0, r3
 800b962:	370c      	adds	r7, #12
 800b964:	46bd      	mov	sp, r7
 800b966:	bc80      	pop	{r7}
 800b968:	4770      	bx	lr

0800b96a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b96a:	b480      	push	{r7}
 800b96c:	b083      	sub	sp, #12
 800b96e:	af00      	add	r7, sp, #0
 800b970:	6078      	str	r0, [r7, #4]
 800b972:	460b      	mov	r3, r1
 800b974:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800b976:	2300      	movs	r3, #0
}
 800b978:	4618      	mov	r0, r3
 800b97a:	370c      	adds	r7, #12
 800b97c:	46bd      	mov	sp, r7
 800b97e:	bc80      	pop	{r7}
 800b980:	4770      	bx	lr

0800b982 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b982:	b480      	push	{r7}
 800b984:	b083      	sub	sp, #12
 800b986:	af00      	add	r7, sp, #0
 800b988:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b98a:	2300      	movs	r3, #0
}
 800b98c:	4618      	mov	r0, r3
 800b98e:	370c      	adds	r7, #12
 800b990:	46bd      	mov	sp, r7
 800b992:	bc80      	pop	{r7}
 800b994:	4770      	bx	lr

0800b996 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b996:	b580      	push	{r7, lr}
 800b998:	b082      	sub	sp, #8
 800b99a:	af00      	add	r7, sp, #0
 800b99c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2201      	movs	r2, #1
 800b9a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b9ac:	685b      	ldr	r3, [r3, #4]
 800b9ae:	687a      	ldr	r2, [r7, #4]
 800b9b0:	6852      	ldr	r2, [r2, #4]
 800b9b2:	b2d2      	uxtb	r2, r2
 800b9b4:	4611      	mov	r1, r2
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	4798      	blx	r3

  return USBD_OK;
 800b9ba:	2300      	movs	r3, #0
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3708      	adds	r7, #8
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b084      	sub	sp, #16
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
 800b9cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	781b      	ldrb	r3, [r3, #0]
 800b9d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b9da:	2b20      	cmp	r3, #32
 800b9dc:	d004      	beq.n	800b9e8 <USBD_StdDevReq+0x24>
 800b9de:	2b40      	cmp	r3, #64	; 0x40
 800b9e0:	d002      	beq.n	800b9e8 <USBD_StdDevReq+0x24>
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d008      	beq.n	800b9f8 <USBD_StdDevReq+0x34>
 800b9e6:	e04c      	b.n	800ba82 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b9ee:	689b      	ldr	r3, [r3, #8]
 800b9f0:	6839      	ldr	r1, [r7, #0]
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	4798      	blx	r3
      break;
 800b9f6:	e049      	b.n	800ba8c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	785b      	ldrb	r3, [r3, #1]
 800b9fc:	2b09      	cmp	r3, #9
 800b9fe:	d83a      	bhi.n	800ba76 <USBD_StdDevReq+0xb2>
 800ba00:	a201      	add	r2, pc, #4	; (adr r2, 800ba08 <USBD_StdDevReq+0x44>)
 800ba02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba06:	bf00      	nop
 800ba08:	0800ba59 	.word	0x0800ba59
 800ba0c:	0800ba6d 	.word	0x0800ba6d
 800ba10:	0800ba77 	.word	0x0800ba77
 800ba14:	0800ba63 	.word	0x0800ba63
 800ba18:	0800ba77 	.word	0x0800ba77
 800ba1c:	0800ba3b 	.word	0x0800ba3b
 800ba20:	0800ba31 	.word	0x0800ba31
 800ba24:	0800ba77 	.word	0x0800ba77
 800ba28:	0800ba4f 	.word	0x0800ba4f
 800ba2c:	0800ba45 	.word	0x0800ba45
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ba30:	6839      	ldr	r1, [r7, #0]
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f000 f9d4 	bl	800bde0 <USBD_GetDescriptor>
          break;
 800ba38:	e022      	b.n	800ba80 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ba3a:	6839      	ldr	r1, [r7, #0]
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f000 fb37 	bl	800c0b0 <USBD_SetAddress>
          break;
 800ba42:	e01d      	b.n	800ba80 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800ba44:	6839      	ldr	r1, [r7, #0]
 800ba46:	6878      	ldr	r0, [r7, #4]
 800ba48:	f000 fb74 	bl	800c134 <USBD_SetConfig>
          break;
 800ba4c:	e018      	b.n	800ba80 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ba4e:	6839      	ldr	r1, [r7, #0]
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f000 fbfd 	bl	800c250 <USBD_GetConfig>
          break;
 800ba56:	e013      	b.n	800ba80 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ba58:	6839      	ldr	r1, [r7, #0]
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f000 fc2c 	bl	800c2b8 <USBD_GetStatus>
          break;
 800ba60:	e00e      	b.n	800ba80 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ba62:	6839      	ldr	r1, [r7, #0]
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	f000 fc5a 	bl	800c31e <USBD_SetFeature>
          break;
 800ba6a:	e009      	b.n	800ba80 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ba6c:	6839      	ldr	r1, [r7, #0]
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	f000 fc69 	bl	800c346 <USBD_ClrFeature>
          break;
 800ba74:	e004      	b.n	800ba80 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800ba76:	6839      	ldr	r1, [r7, #0]
 800ba78:	6878      	ldr	r0, [r7, #4]
 800ba7a:	f000 fcc1 	bl	800c400 <USBD_CtlError>
          break;
 800ba7e:	bf00      	nop
      }
      break;
 800ba80:	e004      	b.n	800ba8c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800ba82:	6839      	ldr	r1, [r7, #0]
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f000 fcbb 	bl	800c400 <USBD_CtlError>
      break;
 800ba8a:	bf00      	nop
  }

  return ret;
 800ba8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba8e:	4618      	mov	r0, r3
 800ba90:	3710      	adds	r7, #16
 800ba92:	46bd      	mov	sp, r7
 800ba94:	bd80      	pop	{r7, pc}
 800ba96:	bf00      	nop

0800ba98 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b084      	sub	sp, #16
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
 800baa0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800baa2:	2300      	movs	r3, #0
 800baa4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	781b      	ldrb	r3, [r3, #0]
 800baaa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800baae:	2b20      	cmp	r3, #32
 800bab0:	d003      	beq.n	800baba <USBD_StdItfReq+0x22>
 800bab2:	2b40      	cmp	r3, #64	; 0x40
 800bab4:	d001      	beq.n	800baba <USBD_StdItfReq+0x22>
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d12a      	bne.n	800bb10 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bac0:	3b01      	subs	r3, #1
 800bac2:	2b02      	cmp	r3, #2
 800bac4:	d81d      	bhi.n	800bb02 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	889b      	ldrh	r3, [r3, #4]
 800baca:	b2db      	uxtb	r3, r3
 800bacc:	2b01      	cmp	r3, #1
 800bace:	d813      	bhi.n	800baf8 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bad6:	689b      	ldr	r3, [r3, #8]
 800bad8:	6839      	ldr	r1, [r7, #0]
 800bada:	6878      	ldr	r0, [r7, #4]
 800badc:	4798      	blx	r3
 800bade:	4603      	mov	r3, r0
 800bae0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	88db      	ldrh	r3, [r3, #6]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d110      	bne.n	800bb0c <USBD_StdItfReq+0x74>
 800baea:	7bfb      	ldrb	r3, [r7, #15]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d10d      	bne.n	800bb0c <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f000 fd4d 	bl	800c590 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800baf6:	e009      	b.n	800bb0c <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800baf8:	6839      	ldr	r1, [r7, #0]
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f000 fc80 	bl	800c400 <USBD_CtlError>
          break;
 800bb00:	e004      	b.n	800bb0c <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800bb02:	6839      	ldr	r1, [r7, #0]
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f000 fc7b 	bl	800c400 <USBD_CtlError>
          break;
 800bb0a:	e000      	b.n	800bb0e <USBD_StdItfReq+0x76>
          break;
 800bb0c:	bf00      	nop
      }
      break;
 800bb0e:	e004      	b.n	800bb1a <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800bb10:	6839      	ldr	r1, [r7, #0]
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f000 fc74 	bl	800c400 <USBD_CtlError>
      break;
 800bb18:	bf00      	nop
  }

  return USBD_OK;
 800bb1a:	2300      	movs	r3, #0
}
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	3710      	adds	r7, #16
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}

0800bb24 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b084      	sub	sp, #16
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800bb2e:	2300      	movs	r3, #0
 800bb30:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	889b      	ldrh	r3, [r3, #4]
 800bb36:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	781b      	ldrb	r3, [r3, #0]
 800bb3c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bb40:	2b20      	cmp	r3, #32
 800bb42:	d004      	beq.n	800bb4e <USBD_StdEPReq+0x2a>
 800bb44:	2b40      	cmp	r3, #64	; 0x40
 800bb46:	d002      	beq.n	800bb4e <USBD_StdEPReq+0x2a>
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d008      	beq.n	800bb5e <USBD_StdEPReq+0x3a>
 800bb4c:	e13d      	b.n	800bdca <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb54:	689b      	ldr	r3, [r3, #8]
 800bb56:	6839      	ldr	r1, [r7, #0]
 800bb58:	6878      	ldr	r0, [r7, #4]
 800bb5a:	4798      	blx	r3
      break;
 800bb5c:	e13a      	b.n	800bdd4 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bb66:	2b20      	cmp	r3, #32
 800bb68:	d10a      	bne.n	800bb80 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb70:	689b      	ldr	r3, [r3, #8]
 800bb72:	6839      	ldr	r1, [r7, #0]
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	4798      	blx	r3
 800bb78:	4603      	mov	r3, r0
 800bb7a:	73fb      	strb	r3, [r7, #15]

        return ret;
 800bb7c:	7bfb      	ldrb	r3, [r7, #15]
 800bb7e:	e12a      	b.n	800bdd6 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800bb80:	683b      	ldr	r3, [r7, #0]
 800bb82:	785b      	ldrb	r3, [r3, #1]
 800bb84:	2b01      	cmp	r3, #1
 800bb86:	d03e      	beq.n	800bc06 <USBD_StdEPReq+0xe2>
 800bb88:	2b03      	cmp	r3, #3
 800bb8a:	d002      	beq.n	800bb92 <USBD_StdEPReq+0x6e>
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d070      	beq.n	800bc72 <USBD_StdEPReq+0x14e>
 800bb90:	e115      	b.n	800bdbe <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb98:	2b02      	cmp	r3, #2
 800bb9a:	d002      	beq.n	800bba2 <USBD_StdEPReq+0x7e>
 800bb9c:	2b03      	cmp	r3, #3
 800bb9e:	d015      	beq.n	800bbcc <USBD_StdEPReq+0xa8>
 800bba0:	e02b      	b.n	800bbfa <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bba2:	7bbb      	ldrb	r3, [r7, #14]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d00c      	beq.n	800bbc2 <USBD_StdEPReq+0x9e>
 800bba8:	7bbb      	ldrb	r3, [r7, #14]
 800bbaa:	2b80      	cmp	r3, #128	; 0x80
 800bbac:	d009      	beq.n	800bbc2 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bbae:	7bbb      	ldrb	r3, [r7, #14]
 800bbb0:	4619      	mov	r1, r3
 800bbb2:	6878      	ldr	r0, [r7, #4]
 800bbb4:	f005 fd38 	bl	8011628 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bbb8:	2180      	movs	r1, #128	; 0x80
 800bbba:	6878      	ldr	r0, [r7, #4]
 800bbbc:	f005 fd34 	bl	8011628 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bbc0:	e020      	b.n	800bc04 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800bbc2:	6839      	ldr	r1, [r7, #0]
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f000 fc1b 	bl	800c400 <USBD_CtlError>
              break;
 800bbca:	e01b      	b.n	800bc04 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	885b      	ldrh	r3, [r3, #2]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d10e      	bne.n	800bbf2 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800bbd4:	7bbb      	ldrb	r3, [r7, #14]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d00b      	beq.n	800bbf2 <USBD_StdEPReq+0xce>
 800bbda:	7bbb      	ldrb	r3, [r7, #14]
 800bbdc:	2b80      	cmp	r3, #128	; 0x80
 800bbde:	d008      	beq.n	800bbf2 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	88db      	ldrh	r3, [r3, #6]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d104      	bne.n	800bbf2 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800bbe8:	7bbb      	ldrb	r3, [r7, #14]
 800bbea:	4619      	mov	r1, r3
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f005 fd1b 	bl	8011628 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800bbf2:	6878      	ldr	r0, [r7, #4]
 800bbf4:	f000 fccc 	bl	800c590 <USBD_CtlSendStatus>

              break;
 800bbf8:	e004      	b.n	800bc04 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800bbfa:	6839      	ldr	r1, [r7, #0]
 800bbfc:	6878      	ldr	r0, [r7, #4]
 800bbfe:	f000 fbff 	bl	800c400 <USBD_CtlError>
              break;
 800bc02:	bf00      	nop
          }
          break;
 800bc04:	e0e0      	b.n	800bdc8 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc0c:	2b02      	cmp	r3, #2
 800bc0e:	d002      	beq.n	800bc16 <USBD_StdEPReq+0xf2>
 800bc10:	2b03      	cmp	r3, #3
 800bc12:	d015      	beq.n	800bc40 <USBD_StdEPReq+0x11c>
 800bc14:	e026      	b.n	800bc64 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bc16:	7bbb      	ldrb	r3, [r7, #14]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d00c      	beq.n	800bc36 <USBD_StdEPReq+0x112>
 800bc1c:	7bbb      	ldrb	r3, [r7, #14]
 800bc1e:	2b80      	cmp	r3, #128	; 0x80
 800bc20:	d009      	beq.n	800bc36 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bc22:	7bbb      	ldrb	r3, [r7, #14]
 800bc24:	4619      	mov	r1, r3
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f005 fcfe 	bl	8011628 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bc2c:	2180      	movs	r1, #128	; 0x80
 800bc2e:	6878      	ldr	r0, [r7, #4]
 800bc30:	f005 fcfa 	bl	8011628 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bc34:	e01c      	b.n	800bc70 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800bc36:	6839      	ldr	r1, [r7, #0]
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f000 fbe1 	bl	800c400 <USBD_CtlError>
              break;
 800bc3e:	e017      	b.n	800bc70 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	885b      	ldrh	r3, [r3, #2]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d112      	bne.n	800bc6e <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bc48:	7bbb      	ldrb	r3, [r7, #14]
 800bc4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d004      	beq.n	800bc5c <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800bc52:	7bbb      	ldrb	r3, [r7, #14]
 800bc54:	4619      	mov	r1, r3
 800bc56:	6878      	ldr	r0, [r7, #4]
 800bc58:	f005 fd05 	bl	8011666 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800bc5c:	6878      	ldr	r0, [r7, #4]
 800bc5e:	f000 fc97 	bl	800c590 <USBD_CtlSendStatus>
              }
              break;
 800bc62:	e004      	b.n	800bc6e <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800bc64:	6839      	ldr	r1, [r7, #0]
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f000 fbca 	bl	800c400 <USBD_CtlError>
              break;
 800bc6c:	e000      	b.n	800bc70 <USBD_StdEPReq+0x14c>
              break;
 800bc6e:	bf00      	nop
          }
          break;
 800bc70:	e0aa      	b.n	800bdc8 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc78:	2b02      	cmp	r3, #2
 800bc7a:	d002      	beq.n	800bc82 <USBD_StdEPReq+0x15e>
 800bc7c:	2b03      	cmp	r3, #3
 800bc7e:	d032      	beq.n	800bce6 <USBD_StdEPReq+0x1c2>
 800bc80:	e097      	b.n	800bdb2 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bc82:	7bbb      	ldrb	r3, [r7, #14]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d007      	beq.n	800bc98 <USBD_StdEPReq+0x174>
 800bc88:	7bbb      	ldrb	r3, [r7, #14]
 800bc8a:	2b80      	cmp	r3, #128	; 0x80
 800bc8c:	d004      	beq.n	800bc98 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800bc8e:	6839      	ldr	r1, [r7, #0]
 800bc90:	6878      	ldr	r0, [r7, #4]
 800bc92:	f000 fbb5 	bl	800c400 <USBD_CtlError>
                break;
 800bc96:	e091      	b.n	800bdbc <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bc98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	da0b      	bge.n	800bcb8 <USBD_StdEPReq+0x194>
 800bca0:	7bbb      	ldrb	r3, [r7, #14]
 800bca2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bca6:	4613      	mov	r3, r2
 800bca8:	009b      	lsls	r3, r3, #2
 800bcaa:	4413      	add	r3, r2
 800bcac:	009b      	lsls	r3, r3, #2
 800bcae:	3310      	adds	r3, #16
 800bcb0:	687a      	ldr	r2, [r7, #4]
 800bcb2:	4413      	add	r3, r2
 800bcb4:	3304      	adds	r3, #4
 800bcb6:	e00b      	b.n	800bcd0 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bcb8:	7bbb      	ldrb	r3, [r7, #14]
 800bcba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcbe:	4613      	mov	r3, r2
 800bcc0:	009b      	lsls	r3, r3, #2
 800bcc2:	4413      	add	r3, r2
 800bcc4:	009b      	lsls	r3, r3, #2
 800bcc6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bcca:	687a      	ldr	r2, [r7, #4]
 800bccc:	4413      	add	r3, r2
 800bcce:	3304      	adds	r3, #4
 800bcd0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	2202      	movs	r2, #2
 800bcdc:	4619      	mov	r1, r3
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f000 fbf8 	bl	800c4d4 <USBD_CtlSendData>
              break;
 800bce4:	e06a      	b.n	800bdbc <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bce6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	da11      	bge.n	800bd12 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bcee:	7bbb      	ldrb	r3, [r7, #14]
 800bcf0:	f003 020f 	and.w	r2, r3, #15
 800bcf4:	6879      	ldr	r1, [r7, #4]
 800bcf6:	4613      	mov	r3, r2
 800bcf8:	009b      	lsls	r3, r3, #2
 800bcfa:	4413      	add	r3, r2
 800bcfc:	009b      	lsls	r3, r3, #2
 800bcfe:	440b      	add	r3, r1
 800bd00:	3318      	adds	r3, #24
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d117      	bne.n	800bd38 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800bd08:	6839      	ldr	r1, [r7, #0]
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f000 fb78 	bl	800c400 <USBD_CtlError>
                  break;
 800bd10:	e054      	b.n	800bdbc <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bd12:	7bbb      	ldrb	r3, [r7, #14]
 800bd14:	f003 020f 	and.w	r2, r3, #15
 800bd18:	6879      	ldr	r1, [r7, #4]
 800bd1a:	4613      	mov	r3, r2
 800bd1c:	009b      	lsls	r3, r3, #2
 800bd1e:	4413      	add	r3, r2
 800bd20:	009b      	lsls	r3, r3, #2
 800bd22:	440b      	add	r3, r1
 800bd24:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d104      	bne.n	800bd38 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800bd2e:	6839      	ldr	r1, [r7, #0]
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f000 fb65 	bl	800c400 <USBD_CtlError>
                  break;
 800bd36:	e041      	b.n	800bdbc <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	da0b      	bge.n	800bd58 <USBD_StdEPReq+0x234>
 800bd40:	7bbb      	ldrb	r3, [r7, #14]
 800bd42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bd46:	4613      	mov	r3, r2
 800bd48:	009b      	lsls	r3, r3, #2
 800bd4a:	4413      	add	r3, r2
 800bd4c:	009b      	lsls	r3, r3, #2
 800bd4e:	3310      	adds	r3, #16
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	4413      	add	r3, r2
 800bd54:	3304      	adds	r3, #4
 800bd56:	e00b      	b.n	800bd70 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bd58:	7bbb      	ldrb	r3, [r7, #14]
 800bd5a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd5e:	4613      	mov	r3, r2
 800bd60:	009b      	lsls	r3, r3, #2
 800bd62:	4413      	add	r3, r2
 800bd64:	009b      	lsls	r3, r3, #2
 800bd66:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bd6a:	687a      	ldr	r2, [r7, #4]
 800bd6c:	4413      	add	r3, r2
 800bd6e:	3304      	adds	r3, #4
 800bd70:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bd72:	7bbb      	ldrb	r3, [r7, #14]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d002      	beq.n	800bd7e <USBD_StdEPReq+0x25a>
 800bd78:	7bbb      	ldrb	r3, [r7, #14]
 800bd7a:	2b80      	cmp	r3, #128	; 0x80
 800bd7c:	d103      	bne.n	800bd86 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	2200      	movs	r2, #0
 800bd82:	601a      	str	r2, [r3, #0]
 800bd84:	e00e      	b.n	800bda4 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800bd86:	7bbb      	ldrb	r3, [r7, #14]
 800bd88:	4619      	mov	r1, r3
 800bd8a:	6878      	ldr	r0, [r7, #4]
 800bd8c:	f005 fc8a 	bl	80116a4 <USBD_LL_IsStallEP>
 800bd90:	4603      	mov	r3, r0
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d003      	beq.n	800bd9e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800bd96:	68bb      	ldr	r3, [r7, #8]
 800bd98:	2201      	movs	r2, #1
 800bd9a:	601a      	str	r2, [r3, #0]
 800bd9c:	e002      	b.n	800bda4 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800bd9e:	68bb      	ldr	r3, [r7, #8]
 800bda0:	2200      	movs	r2, #0
 800bda2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	2202      	movs	r2, #2
 800bda8:	4619      	mov	r1, r3
 800bdaa:	6878      	ldr	r0, [r7, #4]
 800bdac:	f000 fb92 	bl	800c4d4 <USBD_CtlSendData>
              break;
 800bdb0:	e004      	b.n	800bdbc <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800bdb2:	6839      	ldr	r1, [r7, #0]
 800bdb4:	6878      	ldr	r0, [r7, #4]
 800bdb6:	f000 fb23 	bl	800c400 <USBD_CtlError>
              break;
 800bdba:	bf00      	nop
          }
          break;
 800bdbc:	e004      	b.n	800bdc8 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800bdbe:	6839      	ldr	r1, [r7, #0]
 800bdc0:	6878      	ldr	r0, [r7, #4]
 800bdc2:	f000 fb1d 	bl	800c400 <USBD_CtlError>
          break;
 800bdc6:	bf00      	nop
      }
      break;
 800bdc8:	e004      	b.n	800bdd4 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800bdca:	6839      	ldr	r1, [r7, #0]
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f000 fb17 	bl	800c400 <USBD_CtlError>
      break;
 800bdd2:	bf00      	nop
  }

  return ret;
 800bdd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3710      	adds	r7, #16
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}
	...

0800bde0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b084      	sub	sp, #16
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
 800bde8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bdea:	2300      	movs	r3, #0
 800bdec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800bdee:	2300      	movs	r3, #0
 800bdf0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	885b      	ldrh	r3, [r3, #2]
 800bdfa:	0a1b      	lsrs	r3, r3, #8
 800bdfc:	b29b      	uxth	r3, r3
 800bdfe:	3b01      	subs	r3, #1
 800be00:	2b06      	cmp	r3, #6
 800be02:	f200 8128 	bhi.w	800c056 <USBD_GetDescriptor+0x276>
 800be06:	a201      	add	r2, pc, #4	; (adr r2, 800be0c <USBD_GetDescriptor+0x2c>)
 800be08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be0c:	0800be29 	.word	0x0800be29
 800be10:	0800be41 	.word	0x0800be41
 800be14:	0800be81 	.word	0x0800be81
 800be18:	0800c057 	.word	0x0800c057
 800be1c:	0800c057 	.word	0x0800c057
 800be20:	0800bff7 	.word	0x0800bff7
 800be24:	0800c023 	.word	0x0800c023
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	687a      	ldr	r2, [r7, #4]
 800be32:	7c12      	ldrb	r2, [r2, #16]
 800be34:	f107 0108 	add.w	r1, r7, #8
 800be38:	4610      	mov	r0, r2
 800be3a:	4798      	blx	r3
 800be3c:	60f8      	str	r0, [r7, #12]
      break;
 800be3e:	e112      	b.n	800c066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	7c1b      	ldrb	r3, [r3, #16]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d10d      	bne.n	800be64 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be50:	f107 0208 	add.w	r2, r7, #8
 800be54:	4610      	mov	r0, r2
 800be56:	4798      	blx	r3
 800be58:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	3301      	adds	r3, #1
 800be5e:	2202      	movs	r2, #2
 800be60:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800be62:	e100      	b.n	800c066 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be6c:	f107 0208 	add.w	r2, r7, #8
 800be70:	4610      	mov	r0, r2
 800be72:	4798      	blx	r3
 800be74:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	3301      	adds	r3, #1
 800be7a:	2202      	movs	r2, #2
 800be7c:	701a      	strb	r2, [r3, #0]
      break;
 800be7e:	e0f2      	b.n	800c066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	885b      	ldrh	r3, [r3, #2]
 800be84:	b2db      	uxtb	r3, r3
 800be86:	2b05      	cmp	r3, #5
 800be88:	f200 80ac 	bhi.w	800bfe4 <USBD_GetDescriptor+0x204>
 800be8c:	a201      	add	r2, pc, #4	; (adr r2, 800be94 <USBD_GetDescriptor+0xb4>)
 800be8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be92:	bf00      	nop
 800be94:	0800bead 	.word	0x0800bead
 800be98:	0800bee1 	.word	0x0800bee1
 800be9c:	0800bf15 	.word	0x0800bf15
 800bea0:	0800bf49 	.word	0x0800bf49
 800bea4:	0800bf7d 	.word	0x0800bf7d
 800bea8:	0800bfb1 	.word	0x0800bfb1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800beb2:	685b      	ldr	r3, [r3, #4]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d00b      	beq.n	800bed0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	687a      	ldr	r2, [r7, #4]
 800bec2:	7c12      	ldrb	r2, [r2, #16]
 800bec4:	f107 0108 	add.w	r1, r7, #8
 800bec8:	4610      	mov	r0, r2
 800beca:	4798      	blx	r3
 800becc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bece:	e091      	b.n	800bff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bed0:	6839      	ldr	r1, [r7, #0]
 800bed2:	6878      	ldr	r0, [r7, #4]
 800bed4:	f000 fa94 	bl	800c400 <USBD_CtlError>
            err++;
 800bed8:	7afb      	ldrb	r3, [r7, #11]
 800beda:	3301      	adds	r3, #1
 800bedc:	72fb      	strb	r3, [r7, #11]
          break;
 800bede:	e089      	b.n	800bff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bee6:	689b      	ldr	r3, [r3, #8]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d00b      	beq.n	800bf04 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bef2:	689b      	ldr	r3, [r3, #8]
 800bef4:	687a      	ldr	r2, [r7, #4]
 800bef6:	7c12      	ldrb	r2, [r2, #16]
 800bef8:	f107 0108 	add.w	r1, r7, #8
 800befc:	4610      	mov	r0, r2
 800befe:	4798      	blx	r3
 800bf00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf02:	e077      	b.n	800bff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf04:	6839      	ldr	r1, [r7, #0]
 800bf06:	6878      	ldr	r0, [r7, #4]
 800bf08:	f000 fa7a 	bl	800c400 <USBD_CtlError>
            err++;
 800bf0c:	7afb      	ldrb	r3, [r7, #11]
 800bf0e:	3301      	adds	r3, #1
 800bf10:	72fb      	strb	r3, [r7, #11]
          break;
 800bf12:	e06f      	b.n	800bff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf1a:	68db      	ldr	r3, [r3, #12]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d00b      	beq.n	800bf38 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf26:	68db      	ldr	r3, [r3, #12]
 800bf28:	687a      	ldr	r2, [r7, #4]
 800bf2a:	7c12      	ldrb	r2, [r2, #16]
 800bf2c:	f107 0108 	add.w	r1, r7, #8
 800bf30:	4610      	mov	r0, r2
 800bf32:	4798      	blx	r3
 800bf34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf36:	e05d      	b.n	800bff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf38:	6839      	ldr	r1, [r7, #0]
 800bf3a:	6878      	ldr	r0, [r7, #4]
 800bf3c:	f000 fa60 	bl	800c400 <USBD_CtlError>
            err++;
 800bf40:	7afb      	ldrb	r3, [r7, #11]
 800bf42:	3301      	adds	r3, #1
 800bf44:	72fb      	strb	r3, [r7, #11]
          break;
 800bf46:	e055      	b.n	800bff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf4e:	691b      	ldr	r3, [r3, #16]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d00b      	beq.n	800bf6c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf5a:	691b      	ldr	r3, [r3, #16]
 800bf5c:	687a      	ldr	r2, [r7, #4]
 800bf5e:	7c12      	ldrb	r2, [r2, #16]
 800bf60:	f107 0108 	add.w	r1, r7, #8
 800bf64:	4610      	mov	r0, r2
 800bf66:	4798      	blx	r3
 800bf68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf6a:	e043      	b.n	800bff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf6c:	6839      	ldr	r1, [r7, #0]
 800bf6e:	6878      	ldr	r0, [r7, #4]
 800bf70:	f000 fa46 	bl	800c400 <USBD_CtlError>
            err++;
 800bf74:	7afb      	ldrb	r3, [r7, #11]
 800bf76:	3301      	adds	r3, #1
 800bf78:	72fb      	strb	r3, [r7, #11]
          break;
 800bf7a:	e03b      	b.n	800bff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf82:	695b      	ldr	r3, [r3, #20]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d00b      	beq.n	800bfa0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf8e:	695b      	ldr	r3, [r3, #20]
 800bf90:	687a      	ldr	r2, [r7, #4]
 800bf92:	7c12      	ldrb	r2, [r2, #16]
 800bf94:	f107 0108 	add.w	r1, r7, #8
 800bf98:	4610      	mov	r0, r2
 800bf9a:	4798      	blx	r3
 800bf9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf9e:	e029      	b.n	800bff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bfa0:	6839      	ldr	r1, [r7, #0]
 800bfa2:	6878      	ldr	r0, [r7, #4]
 800bfa4:	f000 fa2c 	bl	800c400 <USBD_CtlError>
            err++;
 800bfa8:	7afb      	ldrb	r3, [r7, #11]
 800bfaa:	3301      	adds	r3, #1
 800bfac:	72fb      	strb	r3, [r7, #11]
          break;
 800bfae:	e021      	b.n	800bff4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bfb6:	699b      	ldr	r3, [r3, #24]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d00b      	beq.n	800bfd4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bfc2:	699b      	ldr	r3, [r3, #24]
 800bfc4:	687a      	ldr	r2, [r7, #4]
 800bfc6:	7c12      	ldrb	r2, [r2, #16]
 800bfc8:	f107 0108 	add.w	r1, r7, #8
 800bfcc:	4610      	mov	r0, r2
 800bfce:	4798      	blx	r3
 800bfd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bfd2:	e00f      	b.n	800bff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bfd4:	6839      	ldr	r1, [r7, #0]
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f000 fa12 	bl	800c400 <USBD_CtlError>
            err++;
 800bfdc:	7afb      	ldrb	r3, [r7, #11]
 800bfde:	3301      	adds	r3, #1
 800bfe0:	72fb      	strb	r3, [r7, #11]
          break;
 800bfe2:	e007      	b.n	800bff4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800bfe4:	6839      	ldr	r1, [r7, #0]
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f000 fa0a 	bl	800c400 <USBD_CtlError>
          err++;
 800bfec:	7afb      	ldrb	r3, [r7, #11]
 800bfee:	3301      	adds	r3, #1
 800bff0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800bff2:	e038      	b.n	800c066 <USBD_GetDescriptor+0x286>
 800bff4:	e037      	b.n	800c066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	7c1b      	ldrb	r3, [r3, #16]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d109      	bne.n	800c012 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c006:	f107 0208 	add.w	r2, r7, #8
 800c00a:	4610      	mov	r0, r2
 800c00c:	4798      	blx	r3
 800c00e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c010:	e029      	b.n	800c066 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c012:	6839      	ldr	r1, [r7, #0]
 800c014:	6878      	ldr	r0, [r7, #4]
 800c016:	f000 f9f3 	bl	800c400 <USBD_CtlError>
        err++;
 800c01a:	7afb      	ldrb	r3, [r7, #11]
 800c01c:	3301      	adds	r3, #1
 800c01e:	72fb      	strb	r3, [r7, #11]
      break;
 800c020:	e021      	b.n	800c066 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	7c1b      	ldrb	r3, [r3, #16]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d10d      	bne.n	800c046 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c032:	f107 0208 	add.w	r2, r7, #8
 800c036:	4610      	mov	r0, r2
 800c038:	4798      	blx	r3
 800c03a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	3301      	adds	r3, #1
 800c040:	2207      	movs	r2, #7
 800c042:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c044:	e00f      	b.n	800c066 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c046:	6839      	ldr	r1, [r7, #0]
 800c048:	6878      	ldr	r0, [r7, #4]
 800c04a:	f000 f9d9 	bl	800c400 <USBD_CtlError>
        err++;
 800c04e:	7afb      	ldrb	r3, [r7, #11]
 800c050:	3301      	adds	r3, #1
 800c052:	72fb      	strb	r3, [r7, #11]
      break;
 800c054:	e007      	b.n	800c066 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c056:	6839      	ldr	r1, [r7, #0]
 800c058:	6878      	ldr	r0, [r7, #4]
 800c05a:	f000 f9d1 	bl	800c400 <USBD_CtlError>
      err++;
 800c05e:	7afb      	ldrb	r3, [r7, #11]
 800c060:	3301      	adds	r3, #1
 800c062:	72fb      	strb	r3, [r7, #11]
      break;
 800c064:	bf00      	nop
  }

  if (err != 0U)
 800c066:	7afb      	ldrb	r3, [r7, #11]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d11c      	bne.n	800c0a6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800c06c:	893b      	ldrh	r3, [r7, #8]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d011      	beq.n	800c096 <USBD_GetDescriptor+0x2b6>
 800c072:	683b      	ldr	r3, [r7, #0]
 800c074:	88db      	ldrh	r3, [r3, #6]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d00d      	beq.n	800c096 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800c07a:	683b      	ldr	r3, [r7, #0]
 800c07c:	88da      	ldrh	r2, [r3, #6]
 800c07e:	893b      	ldrh	r3, [r7, #8]
 800c080:	4293      	cmp	r3, r2
 800c082:	bf28      	it	cs
 800c084:	4613      	movcs	r3, r2
 800c086:	b29b      	uxth	r3, r3
 800c088:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c08a:	893b      	ldrh	r3, [r7, #8]
 800c08c:	461a      	mov	r2, r3
 800c08e:	68f9      	ldr	r1, [r7, #12]
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f000 fa1f 	bl	800c4d4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	88db      	ldrh	r3, [r3, #6]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d104      	bne.n	800c0a8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800c09e:	6878      	ldr	r0, [r7, #4]
 800c0a0:	f000 fa76 	bl	800c590 <USBD_CtlSendStatus>
 800c0a4:	e000      	b.n	800c0a8 <USBD_GetDescriptor+0x2c8>
    return;
 800c0a6:	bf00      	nop
    }
  }
}
 800c0a8:	3710      	adds	r7, #16
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	bf00      	nop

0800c0b0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b084      	sub	sp, #16
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
 800c0b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	889b      	ldrh	r3, [r3, #4]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d130      	bne.n	800c124 <USBD_SetAddress+0x74>
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	88db      	ldrh	r3, [r3, #6]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d12c      	bne.n	800c124 <USBD_SetAddress+0x74>
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	885b      	ldrh	r3, [r3, #2]
 800c0ce:	2b7f      	cmp	r3, #127	; 0x7f
 800c0d0:	d828      	bhi.n	800c124 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	885b      	ldrh	r3, [r3, #2]
 800c0d6:	b2db      	uxtb	r3, r3
 800c0d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0e4:	2b03      	cmp	r3, #3
 800c0e6:	d104      	bne.n	800c0f2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800c0e8:	6839      	ldr	r1, [r7, #0]
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f000 f988 	bl	800c400 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0f0:	e01c      	b.n	800c12c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	7bfa      	ldrb	r2, [r7, #15]
 800c0f6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c0fa:	7bfb      	ldrb	r3, [r7, #15]
 800c0fc:	4619      	mov	r1, r3
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	f005 fafb 	bl	80116fa <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f000 fa43 	bl	800c590 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c10a:	7bfb      	ldrb	r3, [r7, #15]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d004      	beq.n	800c11a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2202      	movs	r2, #2
 800c114:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c118:	e008      	b.n	800c12c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2201      	movs	r2, #1
 800c11e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c122:	e003      	b.n	800c12c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c124:	6839      	ldr	r1, [r7, #0]
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f000 f96a 	bl	800c400 <USBD_CtlError>
  }
}
 800c12c:	bf00      	nop
 800c12e:	3710      	adds	r7, #16
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}

0800c134 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b082      	sub	sp, #8
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
 800c13c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	885b      	ldrh	r3, [r3, #2]
 800c142:	b2da      	uxtb	r2, r3
 800c144:	4b41      	ldr	r3, [pc, #260]	; (800c24c <USBD_SetConfig+0x118>)
 800c146:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c148:	4b40      	ldr	r3, [pc, #256]	; (800c24c <USBD_SetConfig+0x118>)
 800c14a:	781b      	ldrb	r3, [r3, #0]
 800c14c:	2b01      	cmp	r3, #1
 800c14e:	d904      	bls.n	800c15a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800c150:	6839      	ldr	r1, [r7, #0]
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f000 f954 	bl	800c400 <USBD_CtlError>
 800c158:	e075      	b.n	800c246 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c160:	2b02      	cmp	r3, #2
 800c162:	d002      	beq.n	800c16a <USBD_SetConfig+0x36>
 800c164:	2b03      	cmp	r3, #3
 800c166:	d023      	beq.n	800c1b0 <USBD_SetConfig+0x7c>
 800c168:	e062      	b.n	800c230 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800c16a:	4b38      	ldr	r3, [pc, #224]	; (800c24c <USBD_SetConfig+0x118>)
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d01a      	beq.n	800c1a8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800c172:	4b36      	ldr	r3, [pc, #216]	; (800c24c <USBD_SetConfig+0x118>)
 800c174:	781b      	ldrb	r3, [r3, #0]
 800c176:	461a      	mov	r2, r3
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2203      	movs	r2, #3
 800c180:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c184:	4b31      	ldr	r3, [pc, #196]	; (800c24c <USBD_SetConfig+0x118>)
 800c186:	781b      	ldrb	r3, [r3, #0]
 800c188:	4619      	mov	r1, r3
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	f7ff f9bb 	bl	800b506 <USBD_SetClassConfig>
 800c190:	4603      	mov	r3, r0
 800c192:	2b02      	cmp	r3, #2
 800c194:	d104      	bne.n	800c1a0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800c196:	6839      	ldr	r1, [r7, #0]
 800c198:	6878      	ldr	r0, [r7, #4]
 800c19a:	f000 f931 	bl	800c400 <USBD_CtlError>
            return;
 800c19e:	e052      	b.n	800c246 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f000 f9f5 	bl	800c590 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c1a6:	e04e      	b.n	800c246 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f000 f9f1 	bl	800c590 <USBD_CtlSendStatus>
        break;
 800c1ae:	e04a      	b.n	800c246 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800c1b0:	4b26      	ldr	r3, [pc, #152]	; (800c24c <USBD_SetConfig+0x118>)
 800c1b2:	781b      	ldrb	r3, [r3, #0]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d112      	bne.n	800c1de <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	2202      	movs	r2, #2
 800c1bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800c1c0:	4b22      	ldr	r3, [pc, #136]	; (800c24c <USBD_SetConfig+0x118>)
 800c1c2:	781b      	ldrb	r3, [r3, #0]
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800c1ca:	4b20      	ldr	r3, [pc, #128]	; (800c24c <USBD_SetConfig+0x118>)
 800c1cc:	781b      	ldrb	r3, [r3, #0]
 800c1ce:	4619      	mov	r1, r3
 800c1d0:	6878      	ldr	r0, [r7, #4]
 800c1d2:	f7ff f9b7 	bl	800b544 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800c1d6:	6878      	ldr	r0, [r7, #4]
 800c1d8:	f000 f9da 	bl	800c590 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c1dc:	e033      	b.n	800c246 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800c1de:	4b1b      	ldr	r3, [pc, #108]	; (800c24c <USBD_SetConfig+0x118>)
 800c1e0:	781b      	ldrb	r3, [r3, #0]
 800c1e2:	461a      	mov	r2, r3
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	429a      	cmp	r2, r3
 800c1ea:	d01d      	beq.n	800c228 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	685b      	ldr	r3, [r3, #4]
 800c1f0:	b2db      	uxtb	r3, r3
 800c1f2:	4619      	mov	r1, r3
 800c1f4:	6878      	ldr	r0, [r7, #4]
 800c1f6:	f7ff f9a5 	bl	800b544 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800c1fa:	4b14      	ldr	r3, [pc, #80]	; (800c24c <USBD_SetConfig+0x118>)
 800c1fc:	781b      	ldrb	r3, [r3, #0]
 800c1fe:	461a      	mov	r2, r3
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c204:	4b11      	ldr	r3, [pc, #68]	; (800c24c <USBD_SetConfig+0x118>)
 800c206:	781b      	ldrb	r3, [r3, #0]
 800c208:	4619      	mov	r1, r3
 800c20a:	6878      	ldr	r0, [r7, #4]
 800c20c:	f7ff f97b 	bl	800b506 <USBD_SetClassConfig>
 800c210:	4603      	mov	r3, r0
 800c212:	2b02      	cmp	r3, #2
 800c214:	d104      	bne.n	800c220 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800c216:	6839      	ldr	r1, [r7, #0]
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f000 f8f1 	bl	800c400 <USBD_CtlError>
            return;
 800c21e:	e012      	b.n	800c246 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c220:	6878      	ldr	r0, [r7, #4]
 800c222:	f000 f9b5 	bl	800c590 <USBD_CtlSendStatus>
        break;
 800c226:	e00e      	b.n	800c246 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f000 f9b1 	bl	800c590 <USBD_CtlSendStatus>
        break;
 800c22e:	e00a      	b.n	800c246 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800c230:	6839      	ldr	r1, [r7, #0]
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f000 f8e4 	bl	800c400 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800c238:	4b04      	ldr	r3, [pc, #16]	; (800c24c <USBD_SetConfig+0x118>)
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	4619      	mov	r1, r3
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f7ff f980 	bl	800b544 <USBD_ClrClassConfig>
        break;
 800c244:	bf00      	nop
    }
  }
}
 800c246:	3708      	adds	r7, #8
 800c248:	46bd      	mov	sp, r7
 800c24a:	bd80      	pop	{r7, pc}
 800c24c:	20000404 	.word	0x20000404

0800c250 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b082      	sub	sp, #8
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
 800c258:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c25a:	683b      	ldr	r3, [r7, #0]
 800c25c:	88db      	ldrh	r3, [r3, #6]
 800c25e:	2b01      	cmp	r3, #1
 800c260:	d004      	beq.n	800c26c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c262:	6839      	ldr	r1, [r7, #0]
 800c264:	6878      	ldr	r0, [r7, #4]
 800c266:	f000 f8cb 	bl	800c400 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c26a:	e021      	b.n	800c2b0 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c272:	2b01      	cmp	r3, #1
 800c274:	db17      	blt.n	800c2a6 <USBD_GetConfig+0x56>
 800c276:	2b02      	cmp	r3, #2
 800c278:	dd02      	ble.n	800c280 <USBD_GetConfig+0x30>
 800c27a:	2b03      	cmp	r3, #3
 800c27c:	d00b      	beq.n	800c296 <USBD_GetConfig+0x46>
 800c27e:	e012      	b.n	800c2a6 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2200      	movs	r2, #0
 800c284:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	3308      	adds	r3, #8
 800c28a:	2201      	movs	r2, #1
 800c28c:	4619      	mov	r1, r3
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f000 f920 	bl	800c4d4 <USBD_CtlSendData>
        break;
 800c294:	e00c      	b.n	800c2b0 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	3304      	adds	r3, #4
 800c29a:	2201      	movs	r2, #1
 800c29c:	4619      	mov	r1, r3
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f000 f918 	bl	800c4d4 <USBD_CtlSendData>
        break;
 800c2a4:	e004      	b.n	800c2b0 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800c2a6:	6839      	ldr	r1, [r7, #0]
 800c2a8:	6878      	ldr	r0, [r7, #4]
 800c2aa:	f000 f8a9 	bl	800c400 <USBD_CtlError>
        break;
 800c2ae:	bf00      	nop
}
 800c2b0:	bf00      	nop
 800c2b2:	3708      	adds	r7, #8
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}

0800c2b8 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b082      	sub	sp, #8
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
 800c2c0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c2c8:	3b01      	subs	r3, #1
 800c2ca:	2b02      	cmp	r3, #2
 800c2cc:	d81e      	bhi.n	800c30c <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	88db      	ldrh	r3, [r3, #6]
 800c2d2:	2b02      	cmp	r3, #2
 800c2d4:	d004      	beq.n	800c2e0 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800c2d6:	6839      	ldr	r1, [r7, #0]
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f000 f891 	bl	800c400 <USBD_CtlError>
        break;
 800c2de:	e01a      	b.n	800c316 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2201      	movs	r2, #1
 800c2e4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d005      	beq.n	800c2fc <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	68db      	ldr	r3, [r3, #12]
 800c2f4:	f043 0202 	orr.w	r2, r3, #2
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	330c      	adds	r3, #12
 800c300:	2202      	movs	r2, #2
 800c302:	4619      	mov	r1, r3
 800c304:	6878      	ldr	r0, [r7, #4]
 800c306:	f000 f8e5 	bl	800c4d4 <USBD_CtlSendData>
      break;
 800c30a:	e004      	b.n	800c316 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800c30c:	6839      	ldr	r1, [r7, #0]
 800c30e:	6878      	ldr	r0, [r7, #4]
 800c310:	f000 f876 	bl	800c400 <USBD_CtlError>
      break;
 800c314:	bf00      	nop
  }
}
 800c316:	bf00      	nop
 800c318:	3708      	adds	r7, #8
 800c31a:	46bd      	mov	sp, r7
 800c31c:	bd80      	pop	{r7, pc}

0800c31e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c31e:	b580      	push	{r7, lr}
 800c320:	b082      	sub	sp, #8
 800c322:	af00      	add	r7, sp, #0
 800c324:	6078      	str	r0, [r7, #4]
 800c326:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	885b      	ldrh	r3, [r3, #2]
 800c32c:	2b01      	cmp	r3, #1
 800c32e:	d106      	bne.n	800c33e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	2201      	movs	r2, #1
 800c334:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f000 f929 	bl	800c590 <USBD_CtlSendStatus>
  }
}
 800c33e:	bf00      	nop
 800c340:	3708      	adds	r7, #8
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}

0800c346 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c346:	b580      	push	{r7, lr}
 800c348:	b082      	sub	sp, #8
 800c34a:	af00      	add	r7, sp, #0
 800c34c:	6078      	str	r0, [r7, #4]
 800c34e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c356:	3b01      	subs	r3, #1
 800c358:	2b02      	cmp	r3, #2
 800c35a:	d80b      	bhi.n	800c374 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	885b      	ldrh	r3, [r3, #2]
 800c360:	2b01      	cmp	r3, #1
 800c362:	d10c      	bne.n	800c37e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	2200      	movs	r2, #0
 800c368:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800c36c:	6878      	ldr	r0, [r7, #4]
 800c36e:	f000 f90f 	bl	800c590 <USBD_CtlSendStatus>
      }
      break;
 800c372:	e004      	b.n	800c37e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800c374:	6839      	ldr	r1, [r7, #0]
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f000 f842 	bl	800c400 <USBD_CtlError>
      break;
 800c37c:	e000      	b.n	800c380 <USBD_ClrFeature+0x3a>
      break;
 800c37e:	bf00      	nop
  }
}
 800c380:	bf00      	nop
 800c382:	3708      	adds	r7, #8
 800c384:	46bd      	mov	sp, r7
 800c386:	bd80      	pop	{r7, pc}

0800c388 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c388:	b480      	push	{r7}
 800c38a:	b083      	sub	sp, #12
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
 800c390:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	781a      	ldrb	r2, [r3, #0]
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	785a      	ldrb	r2, [r3, #1]
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	3302      	adds	r3, #2
 800c3a6:	781b      	ldrb	r3, [r3, #0]
 800c3a8:	b29a      	uxth	r2, r3
 800c3aa:	683b      	ldr	r3, [r7, #0]
 800c3ac:	3303      	adds	r3, #3
 800c3ae:	781b      	ldrb	r3, [r3, #0]
 800c3b0:	b29b      	uxth	r3, r3
 800c3b2:	021b      	lsls	r3, r3, #8
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	4413      	add	r3, r2
 800c3b8:	b29a      	uxth	r2, r3
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	3304      	adds	r3, #4
 800c3c2:	781b      	ldrb	r3, [r3, #0]
 800c3c4:	b29a      	uxth	r2, r3
 800c3c6:	683b      	ldr	r3, [r7, #0]
 800c3c8:	3305      	adds	r3, #5
 800c3ca:	781b      	ldrb	r3, [r3, #0]
 800c3cc:	b29b      	uxth	r3, r3
 800c3ce:	021b      	lsls	r3, r3, #8
 800c3d0:	b29b      	uxth	r3, r3
 800c3d2:	4413      	add	r3, r2
 800c3d4:	b29a      	uxth	r2, r3
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	3306      	adds	r3, #6
 800c3de:	781b      	ldrb	r3, [r3, #0]
 800c3e0:	b29a      	uxth	r2, r3
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	3307      	adds	r3, #7
 800c3e6:	781b      	ldrb	r3, [r3, #0]
 800c3e8:	b29b      	uxth	r3, r3
 800c3ea:	021b      	lsls	r3, r3, #8
 800c3ec:	b29b      	uxth	r3, r3
 800c3ee:	4413      	add	r3, r2
 800c3f0:	b29a      	uxth	r2, r3
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	80da      	strh	r2, [r3, #6]

}
 800c3f6:	bf00      	nop
 800c3f8:	370c      	adds	r7, #12
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bc80      	pop	{r7}
 800c3fe:	4770      	bx	lr

0800c400 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b082      	sub	sp, #8
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
 800c408:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800c40a:	2180      	movs	r1, #128	; 0x80
 800c40c:	6878      	ldr	r0, [r7, #4]
 800c40e:	f005 f90b 	bl	8011628 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800c412:	2100      	movs	r1, #0
 800c414:	6878      	ldr	r0, [r7, #4]
 800c416:	f005 f907 	bl	8011628 <USBD_LL_StallEP>
}
 800c41a:	bf00      	nop
 800c41c:	3708      	adds	r7, #8
 800c41e:	46bd      	mov	sp, r7
 800c420:	bd80      	pop	{r7, pc}

0800c422 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c422:	b580      	push	{r7, lr}
 800c424:	b086      	sub	sp, #24
 800c426:	af00      	add	r7, sp, #0
 800c428:	60f8      	str	r0, [r7, #12]
 800c42a:	60b9      	str	r1, [r7, #8]
 800c42c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c42e:	2300      	movs	r3, #0
 800c430:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d032      	beq.n	800c49e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800c438:	68f8      	ldr	r0, [r7, #12]
 800c43a:	f000 f834 	bl	800c4a6 <USBD_GetLen>
 800c43e:	4603      	mov	r3, r0
 800c440:	3301      	adds	r3, #1
 800c442:	b29b      	uxth	r3, r3
 800c444:	005b      	lsls	r3, r3, #1
 800c446:	b29a      	uxth	r2, r3
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800c44c:	7dfb      	ldrb	r3, [r7, #23]
 800c44e:	1c5a      	adds	r2, r3, #1
 800c450:	75fa      	strb	r2, [r7, #23]
 800c452:	461a      	mov	r2, r3
 800c454:	68bb      	ldr	r3, [r7, #8]
 800c456:	4413      	add	r3, r2
 800c458:	687a      	ldr	r2, [r7, #4]
 800c45a:	7812      	ldrb	r2, [r2, #0]
 800c45c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800c45e:	7dfb      	ldrb	r3, [r7, #23]
 800c460:	1c5a      	adds	r2, r3, #1
 800c462:	75fa      	strb	r2, [r7, #23]
 800c464:	461a      	mov	r2, r3
 800c466:	68bb      	ldr	r3, [r7, #8]
 800c468:	4413      	add	r3, r2
 800c46a:	2203      	movs	r2, #3
 800c46c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800c46e:	e012      	b.n	800c496 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	1c5a      	adds	r2, r3, #1
 800c474:	60fa      	str	r2, [r7, #12]
 800c476:	7dfa      	ldrb	r2, [r7, #23]
 800c478:	1c51      	adds	r1, r2, #1
 800c47a:	75f9      	strb	r1, [r7, #23]
 800c47c:	4611      	mov	r1, r2
 800c47e:	68ba      	ldr	r2, [r7, #8]
 800c480:	440a      	add	r2, r1
 800c482:	781b      	ldrb	r3, [r3, #0]
 800c484:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800c486:	7dfb      	ldrb	r3, [r7, #23]
 800c488:	1c5a      	adds	r2, r3, #1
 800c48a:	75fa      	strb	r2, [r7, #23]
 800c48c:	461a      	mov	r2, r3
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	4413      	add	r3, r2
 800c492:	2200      	movs	r2, #0
 800c494:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	781b      	ldrb	r3, [r3, #0]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d1e8      	bne.n	800c470 <USBD_GetString+0x4e>
    }
  }
}
 800c49e:	bf00      	nop
 800c4a0:	3718      	adds	r7, #24
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}

0800c4a6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c4a6:	b480      	push	{r7}
 800c4a8:	b085      	sub	sp, #20
 800c4aa:	af00      	add	r7, sp, #0
 800c4ac:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800c4b2:	e005      	b.n	800c4c0 <USBD_GetLen+0x1a>
  {
    len++;
 800c4b4:	7bfb      	ldrb	r3, [r7, #15]
 800c4b6:	3301      	adds	r3, #1
 800c4b8:	73fb      	strb	r3, [r7, #15]
    buf++;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	3301      	adds	r3, #1
 800c4be:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	781b      	ldrb	r3, [r3, #0]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d1f5      	bne.n	800c4b4 <USBD_GetLen+0xe>
  }

  return len;
 800c4c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	3714      	adds	r7, #20
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	bc80      	pop	{r7}
 800c4d2:	4770      	bx	lr

0800c4d4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b084      	sub	sp, #16
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	60f8      	str	r0, [r7, #12]
 800c4dc:	60b9      	str	r1, [r7, #8]
 800c4de:	4613      	mov	r3, r2
 800c4e0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	2202      	movs	r2, #2
 800c4e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c4ea:	88fa      	ldrh	r2, [r7, #6]
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800c4f0:	88fa      	ldrh	r2, [r7, #6]
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c4f6:	88fb      	ldrh	r3, [r7, #6]
 800c4f8:	68ba      	ldr	r2, [r7, #8]
 800c4fa:	2100      	movs	r1, #0
 800c4fc:	68f8      	ldr	r0, [r7, #12]
 800c4fe:	f005 f91b 	bl	8011738 <USBD_LL_Transmit>

  return USBD_OK;
 800c502:	2300      	movs	r3, #0
}
 800c504:	4618      	mov	r0, r3
 800c506:	3710      	adds	r7, #16
 800c508:	46bd      	mov	sp, r7
 800c50a:	bd80      	pop	{r7, pc}

0800c50c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b084      	sub	sp, #16
 800c510:	af00      	add	r7, sp, #0
 800c512:	60f8      	str	r0, [r7, #12]
 800c514:	60b9      	str	r1, [r7, #8]
 800c516:	4613      	mov	r3, r2
 800c518:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c51a:	88fb      	ldrh	r3, [r7, #6]
 800c51c:	68ba      	ldr	r2, [r7, #8]
 800c51e:	2100      	movs	r1, #0
 800c520:	68f8      	ldr	r0, [r7, #12]
 800c522:	f005 f909 	bl	8011738 <USBD_LL_Transmit>

  return USBD_OK;
 800c526:	2300      	movs	r3, #0
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3710      	adds	r7, #16
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}

0800c530 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b084      	sub	sp, #16
 800c534:	af00      	add	r7, sp, #0
 800c536:	60f8      	str	r0, [r7, #12]
 800c538:	60b9      	str	r1, [r7, #8]
 800c53a:	4613      	mov	r3, r2
 800c53c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	2203      	movs	r2, #3
 800c542:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c546:	88fa      	ldrh	r2, [r7, #6]
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800c54e:	88fa      	ldrh	r2, [r7, #6]
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c556:	88fb      	ldrh	r3, [r7, #6]
 800c558:	68ba      	ldr	r2, [r7, #8]
 800c55a:	2100      	movs	r1, #0
 800c55c:	68f8      	ldr	r0, [r7, #12]
 800c55e:	f005 f90e 	bl	801177e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c562:	2300      	movs	r3, #0
}
 800c564:	4618      	mov	r0, r3
 800c566:	3710      	adds	r7, #16
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd80      	pop	{r7, pc}

0800c56c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b084      	sub	sp, #16
 800c570:	af00      	add	r7, sp, #0
 800c572:	60f8      	str	r0, [r7, #12]
 800c574:	60b9      	str	r1, [r7, #8]
 800c576:	4613      	mov	r3, r2
 800c578:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c57a:	88fb      	ldrh	r3, [r7, #6]
 800c57c:	68ba      	ldr	r2, [r7, #8]
 800c57e:	2100      	movs	r1, #0
 800c580:	68f8      	ldr	r0, [r7, #12]
 800c582:	f005 f8fc 	bl	801177e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c586:	2300      	movs	r3, #0
}
 800c588:	4618      	mov	r0, r3
 800c58a:	3710      	adds	r7, #16
 800c58c:	46bd      	mov	sp, r7
 800c58e:	bd80      	pop	{r7, pc}

0800c590 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c590:	b580      	push	{r7, lr}
 800c592:	b082      	sub	sp, #8
 800c594:	af00      	add	r7, sp, #0
 800c596:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2204      	movs	r2, #4
 800c59c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	2100      	movs	r1, #0
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f005 f8c6 	bl	8011738 <USBD_LL_Transmit>

  return USBD_OK;
 800c5ac:	2300      	movs	r3, #0
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3708      	adds	r7, #8
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}

0800c5b6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c5b6:	b580      	push	{r7, lr}
 800c5b8:	b082      	sub	sp, #8
 800c5ba:	af00      	add	r7, sp, #0
 800c5bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	2205      	movs	r2, #5
 800c5c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	2100      	movs	r1, #0
 800c5cc:	6878      	ldr	r0, [r7, #4]
 800c5ce:	f005 f8d6 	bl	801177e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c5d2:	2300      	movs	r3, #0
}
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	3708      	adds	r7, #8
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}

0800c5dc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c5dc:	b480      	push	{r7}
 800c5de:	b087      	sub	sp, #28
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	60f8      	str	r0, [r7, #12]
 800c5e4:	60b9      	str	r1, [r7, #8]
 800c5e6:	4613      	mov	r3, r2
 800c5e8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800c5f2:	4b1e      	ldr	r3, [pc, #120]	; (800c66c <FATFS_LinkDriverEx+0x90>)
 800c5f4:	7a5b      	ldrb	r3, [r3, #9]
 800c5f6:	b2db      	uxtb	r3, r3
 800c5f8:	2b01      	cmp	r3, #1
 800c5fa:	d831      	bhi.n	800c660 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c5fc:	4b1b      	ldr	r3, [pc, #108]	; (800c66c <FATFS_LinkDriverEx+0x90>)
 800c5fe:	7a5b      	ldrb	r3, [r3, #9]
 800c600:	b2db      	uxtb	r3, r3
 800c602:	461a      	mov	r2, r3
 800c604:	4b19      	ldr	r3, [pc, #100]	; (800c66c <FATFS_LinkDriverEx+0x90>)
 800c606:	2100      	movs	r1, #0
 800c608:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800c60a:	4b18      	ldr	r3, [pc, #96]	; (800c66c <FATFS_LinkDriverEx+0x90>)
 800c60c:	7a5b      	ldrb	r3, [r3, #9]
 800c60e:	b2db      	uxtb	r3, r3
 800c610:	4a16      	ldr	r2, [pc, #88]	; (800c66c <FATFS_LinkDriverEx+0x90>)
 800c612:	009b      	lsls	r3, r3, #2
 800c614:	4413      	add	r3, r2
 800c616:	68fa      	ldr	r2, [r7, #12]
 800c618:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800c61a:	4b14      	ldr	r3, [pc, #80]	; (800c66c <FATFS_LinkDriverEx+0x90>)
 800c61c:	7a5b      	ldrb	r3, [r3, #9]
 800c61e:	b2db      	uxtb	r3, r3
 800c620:	461a      	mov	r2, r3
 800c622:	4b12      	ldr	r3, [pc, #72]	; (800c66c <FATFS_LinkDriverEx+0x90>)
 800c624:	4413      	add	r3, r2
 800c626:	79fa      	ldrb	r2, [r7, #7]
 800c628:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c62a:	4b10      	ldr	r3, [pc, #64]	; (800c66c <FATFS_LinkDriverEx+0x90>)
 800c62c:	7a5b      	ldrb	r3, [r3, #9]
 800c62e:	b2db      	uxtb	r3, r3
 800c630:	1c5a      	adds	r2, r3, #1
 800c632:	b2d1      	uxtb	r1, r2
 800c634:	4a0d      	ldr	r2, [pc, #52]	; (800c66c <FATFS_LinkDriverEx+0x90>)
 800c636:	7251      	strb	r1, [r2, #9]
 800c638:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c63a:	7dbb      	ldrb	r3, [r7, #22]
 800c63c:	3330      	adds	r3, #48	; 0x30
 800c63e:	b2da      	uxtb	r2, r3
 800c640:	68bb      	ldr	r3, [r7, #8]
 800c642:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c644:	68bb      	ldr	r3, [r7, #8]
 800c646:	3301      	adds	r3, #1
 800c648:	223a      	movs	r2, #58	; 0x3a
 800c64a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c64c:	68bb      	ldr	r3, [r7, #8]
 800c64e:	3302      	adds	r3, #2
 800c650:	222f      	movs	r2, #47	; 0x2f
 800c652:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	3303      	adds	r3, #3
 800c658:	2200      	movs	r2, #0
 800c65a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c65c:	2300      	movs	r3, #0
 800c65e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800c660:	7dfb      	ldrb	r3, [r7, #23]
}
 800c662:	4618      	mov	r0, r3
 800c664:	371c      	adds	r7, #28
 800c666:	46bd      	mov	sp, r7
 800c668:	bc80      	pop	{r7}
 800c66a:	4770      	bx	lr
 800c66c:	20000408 	.word	0x20000408

0800c670 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b082      	sub	sp, #8
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
 800c678:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c67a:	2200      	movs	r2, #0
 800c67c:	6839      	ldr	r1, [r7, #0]
 800c67e:	6878      	ldr	r0, [r7, #4]
 800c680:	f7ff ffac 	bl	800c5dc <FATFS_LinkDriverEx>
 800c684:	4603      	mov	r3, r0
}
 800c686:	4618      	mov	r0, r3
 800c688:	3708      	adds	r7, #8
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}
	...

0800c690 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c690:	b580      	push	{r7, lr}
 800c692:	b082      	sub	sp, #8
 800c694:	af00      	add	r7, sp, #0
 800c696:	4603      	mov	r3, r0
 800c698:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c69a:	4b0b      	ldr	r3, [pc, #44]	; (800c6c8 <SD_initialize+0x38>)
 800c69c:	2201      	movs	r2, #1
 800c69e:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800c6a0:	f7fd fe3e 	bl	800a320 <BSP_SD_Init>
 800c6a4:	4603      	mov	r3, r0
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d107      	bne.n	800c6ba <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c6aa:	4b07      	ldr	r3, [pc, #28]	; (800c6c8 <SD_initialize+0x38>)
 800c6ac:	781b      	ldrb	r3, [r3, #0]
 800c6ae:	b2db      	uxtb	r3, r3
 800c6b0:	f023 0301 	bic.w	r3, r3, #1
 800c6b4:	b2da      	uxtb	r2, r3
 800c6b6:	4b04      	ldr	r3, [pc, #16]	; (800c6c8 <SD_initialize+0x38>)
 800c6b8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c6ba:	4b03      	ldr	r3, [pc, #12]	; (800c6c8 <SD_initialize+0x38>)
 800c6bc:	781b      	ldrb	r3, [r3, #0]
 800c6be:	b2db      	uxtb	r3, r3
}
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	3708      	adds	r7, #8
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bd80      	pop	{r7, pc}
 800c6c8:	2000011f 	.word	0x2000011f

0800c6cc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b082      	sub	sp, #8
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c6d6:	4b0b      	ldr	r3, [pc, #44]	; (800c704 <SD_status+0x38>)
 800c6d8:	2201      	movs	r2, #1
 800c6da:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c6dc:	f7fd fe82 	bl	800a3e4 <BSP_SD_GetCardState>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d107      	bne.n	800c6f6 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c6e6:	4b07      	ldr	r3, [pc, #28]	; (800c704 <SD_status+0x38>)
 800c6e8:	781b      	ldrb	r3, [r3, #0]
 800c6ea:	b2db      	uxtb	r3, r3
 800c6ec:	f023 0301 	bic.w	r3, r3, #1
 800c6f0:	b2da      	uxtb	r2, r3
 800c6f2:	4b04      	ldr	r3, [pc, #16]	; (800c704 <SD_status+0x38>)
 800c6f4:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800c6f6:	4b03      	ldr	r3, [pc, #12]	; (800c704 <SD_status+0x38>)
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	b2db      	uxtb	r3, r3
}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	3708      	adds	r7, #8
 800c700:	46bd      	mov	sp, r7
 800c702:	bd80      	pop	{r7, pc}
 800c704:	2000011f 	.word	0x2000011f

0800c708 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b086      	sub	sp, #24
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	60b9      	str	r1, [r7, #8]
 800c710:	607a      	str	r2, [r7, #4]
 800c712:	603b      	str	r3, [r7, #0]
 800c714:	4603      	mov	r3, r0
 800c716:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c718:	2301      	movs	r3, #1
 800c71a:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800c71c:	4b0f      	ldr	r3, [pc, #60]	; (800c75c <SD_read+0x54>)
 800c71e:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800c720:	4b0f      	ldr	r3, [pc, #60]	; (800c760 <SD_read+0x58>)
 800c722:	683a      	ldr	r2, [r7, #0]
 800c724:	6879      	ldr	r1, [r7, #4]
 800c726:	68b8      	ldr	r0, [r7, #8]
 800c728:	f7fd fe20 	bl	800a36c <BSP_SD_ReadBlocks>
 800c72c:	4603      	mov	r3, r0
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d10e      	bne.n	800c750 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c732:	e006      	b.n	800c742 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800c734:	693b      	ldr	r3, [r7, #16]
 800c736:	1e5a      	subs	r2, r3, #1
 800c738:	613a      	str	r2, [r7, #16]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d101      	bne.n	800c742 <SD_read+0x3a>
      {
        return RES_ERROR;
 800c73e:	2301      	movs	r3, #1
 800c740:	e007      	b.n	800c752 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c742:	f7fd fe4f 	bl	800a3e4 <BSP_SD_GetCardState>
 800c746:	4603      	mov	r3, r0
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d1f3      	bne.n	800c734 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800c74c:	2300      	movs	r3, #0
 800c74e:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800c750:	7dfb      	ldrb	r3, [r7, #23]
}
 800c752:	4618      	mov	r0, r3
 800c754:	3718      	adds	r7, #24
 800c756:	46bd      	mov	sp, r7
 800c758:	bd80      	pop	{r7, pc}
 800c75a:	bf00      	nop
 800c75c:	000186a0 	.word	0x000186a0
 800c760:	05f5e100 	.word	0x05f5e100

0800c764 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b086      	sub	sp, #24
 800c768:	af00      	add	r7, sp, #0
 800c76a:	60b9      	str	r1, [r7, #8]
 800c76c:	607a      	str	r2, [r7, #4]
 800c76e:	603b      	str	r3, [r7, #0]
 800c770:	4603      	mov	r3, r0
 800c772:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c774:	2301      	movs	r3, #1
 800c776:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800c778:	4b0f      	ldr	r3, [pc, #60]	; (800c7b8 <SD_write+0x54>)
 800c77a:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800c77c:	4b0f      	ldr	r3, [pc, #60]	; (800c7bc <SD_write+0x58>)
 800c77e:	683a      	ldr	r2, [r7, #0]
 800c780:	6879      	ldr	r1, [r7, #4]
 800c782:	68b8      	ldr	r0, [r7, #8]
 800c784:	f7fd fe10 	bl	800a3a8 <BSP_SD_WriteBlocks>
 800c788:	4603      	mov	r3, r0
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d10e      	bne.n	800c7ac <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c78e:	e006      	b.n	800c79e <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800c790:	693b      	ldr	r3, [r7, #16]
 800c792:	1e5a      	subs	r2, r3, #1
 800c794:	613a      	str	r2, [r7, #16]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d101      	bne.n	800c79e <SD_write+0x3a>
      {
        return RES_ERROR;
 800c79a:	2301      	movs	r3, #1
 800c79c:	e007      	b.n	800c7ae <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c79e:	f7fd fe21 	bl	800a3e4 <BSP_SD_GetCardState>
 800c7a2:	4603      	mov	r3, r0
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d1f3      	bne.n	800c790 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800c7ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3718      	adds	r7, #24
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}
 800c7b6:	bf00      	nop
 800c7b8:	000186a0 	.word	0x000186a0
 800c7bc:	05f5e100 	.word	0x05f5e100

0800c7c0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b08c      	sub	sp, #48	; 0x30
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	603a      	str	r2, [r7, #0]
 800c7ca:	71fb      	strb	r3, [r7, #7]
 800c7cc:	460b      	mov	r3, r1
 800c7ce:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c7d0:	2301      	movs	r3, #1
 800c7d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c7d6:	4b24      	ldr	r3, [pc, #144]	; (800c868 <SD_ioctl+0xa8>)
 800c7d8:	781b      	ldrb	r3, [r3, #0]
 800c7da:	b2db      	uxtb	r3, r3
 800c7dc:	f003 0301 	and.w	r3, r3, #1
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d001      	beq.n	800c7e8 <SD_ioctl+0x28>
 800c7e4:	2303      	movs	r3, #3
 800c7e6:	e03b      	b.n	800c860 <SD_ioctl+0xa0>
  
  switch (cmd)
 800c7e8:	79bb      	ldrb	r3, [r7, #6]
 800c7ea:	2b03      	cmp	r3, #3
 800c7ec:	d833      	bhi.n	800c856 <SD_ioctl+0x96>
 800c7ee:	a201      	add	r2, pc, #4	; (adr r2, 800c7f4 <SD_ioctl+0x34>)
 800c7f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7f4:	0800c805 	.word	0x0800c805
 800c7f8:	0800c80d 	.word	0x0800c80d
 800c7fc:	0800c825 	.word	0x0800c825
 800c800:	0800c83f 	.word	0x0800c83f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c804:	2300      	movs	r3, #0
 800c806:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c80a:	e027      	b.n	800c85c <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c80c:	f107 030c 	add.w	r3, r7, #12
 800c810:	4618      	mov	r0, r3
 800c812:	f7fd fdf7 	bl	800a404 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c816:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c818:	683b      	ldr	r3, [r7, #0]
 800c81a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c81c:	2300      	movs	r3, #0
 800c81e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c822:	e01b      	b.n	800c85c <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c824:	f107 030c 	add.w	r3, r7, #12
 800c828:	4618      	mov	r0, r3
 800c82a:	f7fd fdeb 	bl	800a404 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c830:	b29a      	uxth	r2, r3
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c836:	2300      	movs	r3, #0
 800c838:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c83c:	e00e      	b.n	800c85c <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c83e:	f107 030c 	add.w	r3, r7, #12
 800c842:	4618      	mov	r0, r3
 800c844:	f7fd fdde 	bl	800a404 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800c848:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c84e:	2300      	movs	r3, #0
 800c850:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c854:	e002      	b.n	800c85c <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800c856:	2304      	movs	r3, #4
 800c858:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800c85c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c860:	4618      	mov	r0, r3
 800c862:	3730      	adds	r7, #48	; 0x30
 800c864:	46bd      	mov	sp, r7
 800c866:	bd80      	pop	{r7, pc}
 800c868:	2000011f 	.word	0x2000011f

0800c86c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800c86c:	b480      	push	{r7}
 800c86e:	b083      	sub	sp, #12
 800c870:	af00      	add	r7, sp, #0
 800c872:	4603      	mov	r3, r0
 800c874:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800c876:	88fb      	ldrh	r3, [r7, #6]
 800c878:	ba5b      	rev16	r3, r3
 800c87a:	b29b      	uxth	r3, r3
}
 800c87c:	4618      	mov	r0, r3
 800c87e:	370c      	adds	r7, #12
 800c880:	46bd      	mov	sp, r7
 800c882:	bc80      	pop	{r7}
 800c884:	4770      	bx	lr

0800c886 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800c886:	b580      	push	{r7, lr}
 800c888:	b082      	sub	sp, #8
 800c88a:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800c88c:	2300      	movs	r3, #0
 800c88e:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800c890:	f000 f8a4 	bl	800c9dc <mem_init>
  memp_init();
 800c894:	f000 fb34 	bl	800cf00 <memp_init>
  pbuf_init();
  netif_init();
 800c898:	f000 fbec 	bl	800d074 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800c89c:	f001 fbe6 	bl	800e06c <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800c8a0:	f001 face 	bl	800de40 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800c8a4:	bf00      	nop
 800c8a6:	3708      	adds	r7, #8
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}

0800c8ac <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b084      	sub	sp, #16
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c8b4:	4b40      	ldr	r3, [pc, #256]	; (800c9b8 <plug_holes+0x10c>)
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	687a      	ldr	r2, [r7, #4]
 800c8ba:	429a      	cmp	r2, r3
 800c8bc:	d206      	bcs.n	800c8cc <plug_holes+0x20>
 800c8be:	4b3f      	ldr	r3, [pc, #252]	; (800c9bc <plug_holes+0x110>)
 800c8c0:	f240 125d 	movw	r2, #349	; 0x15d
 800c8c4:	493e      	ldr	r1, [pc, #248]	; (800c9c0 <plug_holes+0x114>)
 800c8c6:	483f      	ldr	r0, [pc, #252]	; (800c9c4 <plug_holes+0x118>)
 800c8c8:	f005 f8bc 	bl	8011a44 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c8cc:	4b3e      	ldr	r3, [pc, #248]	; (800c9c8 <plug_holes+0x11c>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	687a      	ldr	r2, [r7, #4]
 800c8d2:	429a      	cmp	r2, r3
 800c8d4:	d306      	bcc.n	800c8e4 <plug_holes+0x38>
 800c8d6:	4b39      	ldr	r3, [pc, #228]	; (800c9bc <plug_holes+0x110>)
 800c8d8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800c8dc:	493b      	ldr	r1, [pc, #236]	; (800c9cc <plug_holes+0x120>)
 800c8de:	4839      	ldr	r0, [pc, #228]	; (800c9c4 <plug_holes+0x118>)
 800c8e0:	f005 f8b0 	bl	8011a44 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	791b      	ldrb	r3, [r3, #4]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d006      	beq.n	800c8fa <plug_holes+0x4e>
 800c8ec:	4b33      	ldr	r3, [pc, #204]	; (800c9bc <plug_holes+0x110>)
 800c8ee:	f240 125f 	movw	r2, #351	; 0x15f
 800c8f2:	4937      	ldr	r1, [pc, #220]	; (800c9d0 <plug_holes+0x124>)
 800c8f4:	4833      	ldr	r0, [pc, #204]	; (800c9c4 <plug_holes+0x118>)
 800c8f6:	f005 f8a5 	bl	8011a44 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	881b      	ldrh	r3, [r3, #0]
 800c8fe:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c902:	d906      	bls.n	800c912 <plug_holes+0x66>
 800c904:	4b2d      	ldr	r3, [pc, #180]	; (800c9bc <plug_holes+0x110>)
 800c906:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800c90a:	4932      	ldr	r1, [pc, #200]	; (800c9d4 <plug_holes+0x128>)
 800c90c:	482d      	ldr	r0, [pc, #180]	; (800c9c4 <plug_holes+0x118>)
 800c90e:	f005 f899 	bl	8011a44 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800c912:	4b29      	ldr	r3, [pc, #164]	; (800c9b8 <plug_holes+0x10c>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	687a      	ldr	r2, [r7, #4]
 800c918:	8812      	ldrh	r2, [r2, #0]
 800c91a:	4413      	add	r3, r2
 800c91c:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800c91e:	687a      	ldr	r2, [r7, #4]
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	429a      	cmp	r2, r3
 800c924:	d01f      	beq.n	800c966 <plug_holes+0xba>
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	791b      	ldrb	r3, [r3, #4]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d11b      	bne.n	800c966 <plug_holes+0xba>
 800c92e:	4b26      	ldr	r3, [pc, #152]	; (800c9c8 <plug_holes+0x11c>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	68fa      	ldr	r2, [r7, #12]
 800c934:	429a      	cmp	r2, r3
 800c936:	d016      	beq.n	800c966 <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800c938:	4b27      	ldr	r3, [pc, #156]	; (800c9d8 <plug_holes+0x12c>)
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	68fa      	ldr	r2, [r7, #12]
 800c93e:	429a      	cmp	r2, r3
 800c940:	d102      	bne.n	800c948 <plug_holes+0x9c>
      lfree = mem;
 800c942:	4a25      	ldr	r2, [pc, #148]	; (800c9d8 <plug_holes+0x12c>)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	881a      	ldrh	r2, [r3, #0]
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	4a19      	ldr	r2, [pc, #100]	; (800c9b8 <plug_holes+0x10c>)
 800c954:	6812      	ldr	r2, [r2, #0]
 800c956:	1a99      	subs	r1, r3, r2
 800c958:	4b17      	ldr	r3, [pc, #92]	; (800c9b8 <plug_holes+0x10c>)
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	68fa      	ldr	r2, [r7, #12]
 800c95e:	8812      	ldrh	r2, [r2, #0]
 800c960:	4413      	add	r3, r2
 800c962:	b28a      	uxth	r2, r1
 800c964:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800c966:	4b14      	ldr	r3, [pc, #80]	; (800c9b8 <plug_holes+0x10c>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	687a      	ldr	r2, [r7, #4]
 800c96c:	8852      	ldrh	r2, [r2, #2]
 800c96e:	4413      	add	r3, r2
 800c970:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800c972:	68ba      	ldr	r2, [r7, #8]
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	429a      	cmp	r2, r3
 800c978:	d01a      	beq.n	800c9b0 <plug_holes+0x104>
 800c97a:	68bb      	ldr	r3, [r7, #8]
 800c97c:	791b      	ldrb	r3, [r3, #4]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d116      	bne.n	800c9b0 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800c982:	4b15      	ldr	r3, [pc, #84]	; (800c9d8 <plug_holes+0x12c>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	429a      	cmp	r2, r3
 800c98a:	d102      	bne.n	800c992 <plug_holes+0xe6>
      lfree = pmem;
 800c98c:	4a12      	ldr	r2, [pc, #72]	; (800c9d8 <plug_holes+0x12c>)
 800c98e:	68bb      	ldr	r3, [r7, #8]
 800c990:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	881a      	ldrh	r2, [r3, #0]
 800c996:	68bb      	ldr	r3, [r7, #8]
 800c998:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	4a06      	ldr	r2, [pc, #24]	; (800c9b8 <plug_holes+0x10c>)
 800c99e:	6812      	ldr	r2, [r2, #0]
 800c9a0:	1a99      	subs	r1, r3, r2
 800c9a2:	4b05      	ldr	r3, [pc, #20]	; (800c9b8 <plug_holes+0x10c>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	687a      	ldr	r2, [r7, #4]
 800c9a8:	8812      	ldrh	r2, [r2, #0]
 800c9aa:	4413      	add	r3, r2
 800c9ac:	b28a      	uxth	r2, r1
 800c9ae:	805a      	strh	r2, [r3, #2]
  }
}
 800c9b0:	bf00      	nop
 800c9b2:	3710      	adds	r7, #16
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}
 800c9b8:	20000414 	.word	0x20000414
 800c9bc:	08012ce0 	.word	0x08012ce0
 800c9c0:	08012d10 	.word	0x08012d10
 800c9c4:	08012d28 	.word	0x08012d28
 800c9c8:	20000418 	.word	0x20000418
 800c9cc:	08012d50 	.word	0x08012d50
 800c9d0:	08012d6c 	.word	0x08012d6c
 800c9d4:	08012d88 	.word	0x08012d88
 800c9d8:	2000041c 	.word	0x2000041c

0800c9dc <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b083      	sub	sp, #12
 800c9e0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800c9e2:	4b18      	ldr	r3, [pc, #96]	; (800ca44 <mem_init+0x68>)
 800c9e4:	3303      	adds	r3, #3
 800c9e6:	f023 0303 	bic.w	r3, r3, #3
 800c9ea:	461a      	mov	r2, r3
 800c9ec:	4b16      	ldr	r3, [pc, #88]	; (800ca48 <mem_init+0x6c>)
 800c9ee:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800c9f0:	4b15      	ldr	r3, [pc, #84]	; (800ca48 <mem_init+0x6c>)
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c9fc:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2200      	movs	r2, #0
 800ca02:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2200      	movs	r2, #0
 800ca08:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800ca0a:	4b0f      	ldr	r3, [pc, #60]	; (800ca48 <mem_init+0x6c>)
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800ca12:	4a0e      	ldr	r2, [pc, #56]	; (800ca4c <mem_init+0x70>)
 800ca14:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800ca16:	4b0d      	ldr	r3, [pc, #52]	; (800ca4c <mem_init+0x70>)
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	2201      	movs	r2, #1
 800ca1c:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800ca1e:	4b0b      	ldr	r3, [pc, #44]	; (800ca4c <mem_init+0x70>)
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ca26:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800ca28:	4b08      	ldr	r3, [pc, #32]	; (800ca4c <mem_init+0x70>)
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ca30:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800ca32:	4b05      	ldr	r3, [pc, #20]	; (800ca48 <mem_init+0x6c>)
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	4a06      	ldr	r2, [pc, #24]	; (800ca50 <mem_init+0x74>)
 800ca38:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800ca3a:	bf00      	nop
 800ca3c:	370c      	adds	r7, #12
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bc80      	pop	{r7}
 800ca42:	4770      	bx	lr
 800ca44:	20003fe0 	.word	0x20003fe0
 800ca48:	20000414 	.word	0x20000414
 800ca4c:	20000418 	.word	0x20000418
 800ca50:	2000041c 	.word	0x2000041c

0800ca54 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800ca54:	b580      	push	{r7, lr}
 800ca56:	b084      	sub	sp, #16
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d043      	beq.n	800caea <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	f003 0303 	and.w	r3, r3, #3
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d006      	beq.n	800ca7a <mem_free+0x26>
 800ca6c:	4b22      	ldr	r3, [pc, #136]	; (800caf8 <mem_free+0xa4>)
 800ca6e:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800ca72:	4922      	ldr	r1, [pc, #136]	; (800cafc <mem_free+0xa8>)
 800ca74:	4822      	ldr	r0, [pc, #136]	; (800cb00 <mem_free+0xac>)
 800ca76:	f004 ffe5 	bl	8011a44 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ca7a:	4b22      	ldr	r3, [pc, #136]	; (800cb04 <mem_free+0xb0>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	687a      	ldr	r2, [r7, #4]
 800ca80:	429a      	cmp	r2, r3
 800ca82:	d304      	bcc.n	800ca8e <mem_free+0x3a>
 800ca84:	4b20      	ldr	r3, [pc, #128]	; (800cb08 <mem_free+0xb4>)
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	687a      	ldr	r2, [r7, #4]
 800ca8a:	429a      	cmp	r2, r3
 800ca8c:	d306      	bcc.n	800ca9c <mem_free+0x48>
 800ca8e:	4b1a      	ldr	r3, [pc, #104]	; (800caf8 <mem_free+0xa4>)
 800ca90:	f240 12af 	movw	r2, #431	; 0x1af
 800ca94:	491d      	ldr	r1, [pc, #116]	; (800cb0c <mem_free+0xb8>)
 800ca96:	481a      	ldr	r0, [pc, #104]	; (800cb00 <mem_free+0xac>)
 800ca98:	f004 ffd4 	bl	8011a44 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800ca9c:	4b19      	ldr	r3, [pc, #100]	; (800cb04 <mem_free+0xb0>)
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	687a      	ldr	r2, [r7, #4]
 800caa2:	429a      	cmp	r2, r3
 800caa4:	d323      	bcc.n	800caee <mem_free+0x9a>
 800caa6:	4b18      	ldr	r3, [pc, #96]	; (800cb08 <mem_free+0xb4>)
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	687a      	ldr	r2, [r7, #4]
 800caac:	429a      	cmp	r2, r3
 800caae:	d21e      	bcs.n	800caee <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	3b08      	subs	r3, #8
 800cab4:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	791b      	ldrb	r3, [r3, #4]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d106      	bne.n	800cacc <mem_free+0x78>
 800cabe:	4b0e      	ldr	r3, [pc, #56]	; (800caf8 <mem_free+0xa4>)
 800cac0:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800cac4:	4912      	ldr	r1, [pc, #72]	; (800cb10 <mem_free+0xbc>)
 800cac6:	480e      	ldr	r0, [pc, #56]	; (800cb00 <mem_free+0xac>)
 800cac8:	f004 ffbc 	bl	8011a44 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	2200      	movs	r2, #0
 800cad0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800cad2:	4b10      	ldr	r3, [pc, #64]	; (800cb14 <mem_free+0xc0>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	68fa      	ldr	r2, [r7, #12]
 800cad8:	429a      	cmp	r2, r3
 800cada:	d202      	bcs.n	800cae2 <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800cadc:	4a0d      	ldr	r2, [pc, #52]	; (800cb14 <mem_free+0xc0>)
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800cae2:	68f8      	ldr	r0, [r7, #12]
 800cae4:	f7ff fee2 	bl	800c8ac <plug_holes>
 800cae8:	e002      	b.n	800caf0 <mem_free+0x9c>
    return;
 800caea:	bf00      	nop
 800caec:	e000      	b.n	800caf0 <mem_free+0x9c>
    return;
 800caee:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800caf0:	3710      	adds	r7, #16
 800caf2:	46bd      	mov	sp, r7
 800caf4:	bd80      	pop	{r7, pc}
 800caf6:	bf00      	nop
 800caf8:	08012ce0 	.word	0x08012ce0
 800cafc:	08012db4 	.word	0x08012db4
 800cb00:	08012d28 	.word	0x08012d28
 800cb04:	20000414 	.word	0x20000414
 800cb08:	20000418 	.word	0x20000418
 800cb0c:	08012dd8 	.word	0x08012dd8
 800cb10:	08012df0 	.word	0x08012df0
 800cb14:	2000041c 	.word	0x2000041c

0800cb18 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b086      	sub	sp, #24
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
 800cb20:	460b      	mov	r3, r1
 800cb22:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800cb24:	887b      	ldrh	r3, [r7, #2]
 800cb26:	3303      	adds	r3, #3
 800cb28:	b29b      	uxth	r3, r3
 800cb2a:	f023 0303 	bic.w	r3, r3, #3
 800cb2e:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800cb30:	887b      	ldrh	r3, [r7, #2]
 800cb32:	2b0b      	cmp	r3, #11
 800cb34:	d801      	bhi.n	800cb3a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800cb36:	230c      	movs	r3, #12
 800cb38:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800cb3a:	887b      	ldrh	r3, [r7, #2]
 800cb3c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cb40:	d901      	bls.n	800cb46 <mem_trim+0x2e>
    return NULL;
 800cb42:	2300      	movs	r3, #0
 800cb44:	e0b1      	b.n	800ccaa <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800cb46:	4b5b      	ldr	r3, [pc, #364]	; (800ccb4 <mem_trim+0x19c>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	429a      	cmp	r2, r3
 800cb4e:	d304      	bcc.n	800cb5a <mem_trim+0x42>
 800cb50:	4b59      	ldr	r3, [pc, #356]	; (800ccb8 <mem_trim+0x1a0>)
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	687a      	ldr	r2, [r7, #4]
 800cb56:	429a      	cmp	r2, r3
 800cb58:	d306      	bcc.n	800cb68 <mem_trim+0x50>
 800cb5a:	4b58      	ldr	r3, [pc, #352]	; (800ccbc <mem_trim+0x1a4>)
 800cb5c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800cb60:	4957      	ldr	r1, [pc, #348]	; (800ccc0 <mem_trim+0x1a8>)
 800cb62:	4858      	ldr	r0, [pc, #352]	; (800ccc4 <mem_trim+0x1ac>)
 800cb64:	f004 ff6e 	bl	8011a44 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800cb68:	4b52      	ldr	r3, [pc, #328]	; (800ccb4 <mem_trim+0x19c>)
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	687a      	ldr	r2, [r7, #4]
 800cb6e:	429a      	cmp	r2, r3
 800cb70:	d304      	bcc.n	800cb7c <mem_trim+0x64>
 800cb72:	4b51      	ldr	r3, [pc, #324]	; (800ccb8 <mem_trim+0x1a0>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	687a      	ldr	r2, [r7, #4]
 800cb78:	429a      	cmp	r2, r3
 800cb7a:	d301      	bcc.n	800cb80 <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	e094      	b.n	800ccaa <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	3b08      	subs	r3, #8
 800cb84:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800cb86:	697b      	ldr	r3, [r7, #20]
 800cb88:	4a4a      	ldr	r2, [pc, #296]	; (800ccb4 <mem_trim+0x19c>)
 800cb8a:	6812      	ldr	r2, [r2, #0]
 800cb8c:	1a9b      	subs	r3, r3, r2
 800cb8e:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800cb90:	697b      	ldr	r3, [r7, #20]
 800cb92:	881a      	ldrh	r2, [r3, #0]
 800cb94:	8a7b      	ldrh	r3, [r7, #18]
 800cb96:	1ad3      	subs	r3, r2, r3
 800cb98:	b29b      	uxth	r3, r3
 800cb9a:	3b08      	subs	r3, #8
 800cb9c:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800cb9e:	887a      	ldrh	r2, [r7, #2]
 800cba0:	8a3b      	ldrh	r3, [r7, #16]
 800cba2:	429a      	cmp	r2, r3
 800cba4:	d906      	bls.n	800cbb4 <mem_trim+0x9c>
 800cba6:	4b45      	ldr	r3, [pc, #276]	; (800ccbc <mem_trim+0x1a4>)
 800cba8:	f240 2206 	movw	r2, #518	; 0x206
 800cbac:	4946      	ldr	r1, [pc, #280]	; (800ccc8 <mem_trim+0x1b0>)
 800cbae:	4845      	ldr	r0, [pc, #276]	; (800ccc4 <mem_trim+0x1ac>)
 800cbb0:	f004 ff48 	bl	8011a44 <iprintf>
  if (newsize > size) {
 800cbb4:	887a      	ldrh	r2, [r7, #2]
 800cbb6:	8a3b      	ldrh	r3, [r7, #16]
 800cbb8:	429a      	cmp	r2, r3
 800cbba:	d901      	bls.n	800cbc0 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	e074      	b.n	800ccaa <mem_trim+0x192>
  }
  if (newsize == size) {
 800cbc0:	887a      	ldrh	r2, [r7, #2]
 800cbc2:	8a3b      	ldrh	r3, [r7, #16]
 800cbc4:	429a      	cmp	r2, r3
 800cbc6:	d101      	bne.n	800cbcc <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	e06e      	b.n	800ccaa <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800cbcc:	4b39      	ldr	r3, [pc, #228]	; (800ccb4 <mem_trim+0x19c>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	697a      	ldr	r2, [r7, #20]
 800cbd2:	8812      	ldrh	r2, [r2, #0]
 800cbd4:	4413      	add	r3, r2
 800cbd6:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	791b      	ldrb	r3, [r3, #4]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d131      	bne.n	800cc44 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	881b      	ldrh	r3, [r3, #0]
 800cbe4:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800cbe6:	8a7a      	ldrh	r2, [r7, #18]
 800cbe8:	887b      	ldrh	r3, [r7, #2]
 800cbea:	4413      	add	r3, r2
 800cbec:	b29b      	uxth	r3, r3
 800cbee:	3308      	adds	r3, #8
 800cbf0:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800cbf2:	4b36      	ldr	r3, [pc, #216]	; (800cccc <mem_trim+0x1b4>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	68fa      	ldr	r2, [r7, #12]
 800cbf8:	429a      	cmp	r2, r3
 800cbfa:	d105      	bne.n	800cc08 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800cbfc:	4b2d      	ldr	r3, [pc, #180]	; (800ccb4 <mem_trim+0x19c>)
 800cbfe:	681a      	ldr	r2, [r3, #0]
 800cc00:	897b      	ldrh	r3, [r7, #10]
 800cc02:	4413      	add	r3, r2
 800cc04:	4a31      	ldr	r2, [pc, #196]	; (800cccc <mem_trim+0x1b4>)
 800cc06:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800cc08:	4b2a      	ldr	r3, [pc, #168]	; (800ccb4 <mem_trim+0x19c>)
 800cc0a:	681a      	ldr	r2, [r3, #0]
 800cc0c:	897b      	ldrh	r3, [r7, #10]
 800cc0e:	4413      	add	r3, r2
 800cc10:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	2200      	movs	r2, #0
 800cc16:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	893a      	ldrh	r2, [r7, #8]
 800cc1c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	8a7a      	ldrh	r2, [r7, #18]
 800cc22:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800cc24:	697b      	ldr	r3, [r7, #20]
 800cc26:	897a      	ldrh	r2, [r7, #10]
 800cc28:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	881b      	ldrh	r3, [r3, #0]
 800cc2e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cc32:	d039      	beq.n	800cca8 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800cc34:	4b1f      	ldr	r3, [pc, #124]	; (800ccb4 <mem_trim+0x19c>)
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	68fa      	ldr	r2, [r7, #12]
 800cc3a:	8812      	ldrh	r2, [r2, #0]
 800cc3c:	4413      	add	r3, r2
 800cc3e:	897a      	ldrh	r2, [r7, #10]
 800cc40:	805a      	strh	r2, [r3, #2]
 800cc42:	e031      	b.n	800cca8 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800cc44:	887b      	ldrh	r3, [r7, #2]
 800cc46:	f103 0214 	add.w	r2, r3, #20
 800cc4a:	8a3b      	ldrh	r3, [r7, #16]
 800cc4c:	429a      	cmp	r2, r3
 800cc4e:	d82b      	bhi.n	800cca8 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800cc50:	8a7a      	ldrh	r2, [r7, #18]
 800cc52:	887b      	ldrh	r3, [r7, #2]
 800cc54:	4413      	add	r3, r2
 800cc56:	b29b      	uxth	r3, r3
 800cc58:	3308      	adds	r3, #8
 800cc5a:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800cc5c:	4b15      	ldr	r3, [pc, #84]	; (800ccb4 <mem_trim+0x19c>)
 800cc5e:	681a      	ldr	r2, [r3, #0]
 800cc60:	897b      	ldrh	r3, [r7, #10]
 800cc62:	4413      	add	r3, r2
 800cc64:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800cc66:	4b19      	ldr	r3, [pc, #100]	; (800cccc <mem_trim+0x1b4>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	68fa      	ldr	r2, [r7, #12]
 800cc6c:	429a      	cmp	r2, r3
 800cc6e:	d202      	bcs.n	800cc76 <mem_trim+0x15e>
      lfree = mem2;
 800cc70:	4a16      	ldr	r2, [pc, #88]	; (800cccc <mem_trim+0x1b4>)
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	2200      	movs	r2, #0
 800cc7a:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800cc7c:	697b      	ldr	r3, [r7, #20]
 800cc7e:	881a      	ldrh	r2, [r3, #0]
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	8a7a      	ldrh	r2, [r7, #18]
 800cc88:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800cc8a:	697b      	ldr	r3, [r7, #20]
 800cc8c:	897a      	ldrh	r2, [r7, #10]
 800cc8e:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	881b      	ldrh	r3, [r3, #0]
 800cc94:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cc98:	d006      	beq.n	800cca8 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800cc9a:	4b06      	ldr	r3, [pc, #24]	; (800ccb4 <mem_trim+0x19c>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	68fa      	ldr	r2, [r7, #12]
 800cca0:	8812      	ldrh	r2, [r2, #0]
 800cca2:	4413      	add	r3, r2
 800cca4:	897a      	ldrh	r2, [r7, #10]
 800cca6:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800cca8:	687b      	ldr	r3, [r7, #4]
}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	3718      	adds	r7, #24
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}
 800ccb2:	bf00      	nop
 800ccb4:	20000414 	.word	0x20000414
 800ccb8:	20000418 	.word	0x20000418
 800ccbc:	08012ce0 	.word	0x08012ce0
 800ccc0:	08012e04 	.word	0x08012e04
 800ccc4:	08012d28 	.word	0x08012d28
 800ccc8:	08012e1c 	.word	0x08012e1c
 800cccc:	2000041c 	.word	0x2000041c

0800ccd0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b088      	sub	sp, #32
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800ccda:	88fb      	ldrh	r3, [r7, #6]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d101      	bne.n	800cce4 <mem_malloc+0x14>
    return NULL;
 800cce0:	2300      	movs	r3, #0
 800cce2:	e0c8      	b.n	800ce76 <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800cce4:	88fb      	ldrh	r3, [r7, #6]
 800cce6:	3303      	adds	r3, #3
 800cce8:	b29b      	uxth	r3, r3
 800ccea:	f023 0303 	bic.w	r3, r3, #3
 800ccee:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800ccf0:	88fb      	ldrh	r3, [r7, #6]
 800ccf2:	2b0b      	cmp	r3, #11
 800ccf4:	d801      	bhi.n	800ccfa <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800ccf6:	230c      	movs	r3, #12
 800ccf8:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800ccfa:	88fb      	ldrh	r3, [r7, #6]
 800ccfc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cd00:	d901      	bls.n	800cd06 <mem_malloc+0x36>
    return NULL;
 800cd02:	2300      	movs	r3, #0
 800cd04:	e0b7      	b.n	800ce76 <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800cd06:	4b5e      	ldr	r3, [pc, #376]	; (800ce80 <mem_malloc+0x1b0>)
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	461a      	mov	r2, r3
 800cd0c:	4b5d      	ldr	r3, [pc, #372]	; (800ce84 <mem_malloc+0x1b4>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	1ad3      	subs	r3, r2, r3
 800cd12:	83fb      	strh	r3, [r7, #30]
 800cd14:	e0a7      	b.n	800ce66 <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800cd16:	4b5b      	ldr	r3, [pc, #364]	; (800ce84 <mem_malloc+0x1b4>)
 800cd18:	681a      	ldr	r2, [r3, #0]
 800cd1a:	8bfb      	ldrh	r3, [r7, #30]
 800cd1c:	4413      	add	r3, r2
 800cd1e:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800cd20:	697b      	ldr	r3, [r7, #20]
 800cd22:	791b      	ldrb	r3, [r3, #4]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	f040 8098 	bne.w	800ce5a <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	881b      	ldrh	r3, [r3, #0]
 800cd2e:	461a      	mov	r2, r3
 800cd30:	8bfb      	ldrh	r3, [r7, #30]
 800cd32:	1ad3      	subs	r3, r2, r3
 800cd34:	f1a3 0208 	sub.w	r2, r3, #8
 800cd38:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800cd3a:	429a      	cmp	r2, r3
 800cd3c:	f0c0 808d 	bcc.w	800ce5a <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	881b      	ldrh	r3, [r3, #0]
 800cd44:	461a      	mov	r2, r3
 800cd46:	8bfb      	ldrh	r3, [r7, #30]
 800cd48:	1ad3      	subs	r3, r2, r3
 800cd4a:	f1a3 0208 	sub.w	r2, r3, #8
 800cd4e:	88fb      	ldrh	r3, [r7, #6]
 800cd50:	3314      	adds	r3, #20
 800cd52:	429a      	cmp	r2, r3
 800cd54:	d327      	bcc.n	800cda6 <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800cd56:	8bfa      	ldrh	r2, [r7, #30]
 800cd58:	88fb      	ldrh	r3, [r7, #6]
 800cd5a:	4413      	add	r3, r2
 800cd5c:	b29b      	uxth	r3, r3
 800cd5e:	3308      	adds	r3, #8
 800cd60:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800cd62:	4b48      	ldr	r3, [pc, #288]	; (800ce84 <mem_malloc+0x1b4>)
 800cd64:	681a      	ldr	r2, [r3, #0]
 800cd66:	8a7b      	ldrh	r3, [r7, #18]
 800cd68:	4413      	add	r3, r2
 800cd6a:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	881a      	ldrh	r2, [r3, #0]
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	8bfa      	ldrh	r2, [r7, #30]
 800cd7e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800cd80:	697b      	ldr	r3, [r7, #20]
 800cd82:	8a7a      	ldrh	r2, [r7, #18]
 800cd84:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800cd86:	697b      	ldr	r3, [r7, #20]
 800cd88:	2201      	movs	r2, #1
 800cd8a:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	881b      	ldrh	r3, [r3, #0]
 800cd90:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cd94:	d00a      	beq.n	800cdac <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800cd96:	4b3b      	ldr	r3, [pc, #236]	; (800ce84 <mem_malloc+0x1b4>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	68fa      	ldr	r2, [r7, #12]
 800cd9c:	8812      	ldrh	r2, [r2, #0]
 800cd9e:	4413      	add	r3, r2
 800cda0:	8a7a      	ldrh	r2, [r7, #18]
 800cda2:	805a      	strh	r2, [r3, #2]
 800cda4:	e002      	b.n	800cdac <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800cda6:	697b      	ldr	r3, [r7, #20]
 800cda8:	2201      	movs	r2, #1
 800cdaa:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800cdac:	4b34      	ldr	r3, [pc, #208]	; (800ce80 <mem_malloc+0x1b0>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	697a      	ldr	r2, [r7, #20]
 800cdb2:	429a      	cmp	r2, r3
 800cdb4:	d127      	bne.n	800ce06 <mem_malloc+0x136>
          struct mem *cur = lfree;
 800cdb6:	4b32      	ldr	r3, [pc, #200]	; (800ce80 <mem_malloc+0x1b0>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800cdbc:	e005      	b.n	800cdca <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800cdbe:	4b31      	ldr	r3, [pc, #196]	; (800ce84 <mem_malloc+0x1b4>)
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	69ba      	ldr	r2, [r7, #24]
 800cdc4:	8812      	ldrh	r2, [r2, #0]
 800cdc6:	4413      	add	r3, r2
 800cdc8:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800cdca:	69bb      	ldr	r3, [r7, #24]
 800cdcc:	791b      	ldrb	r3, [r3, #4]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d004      	beq.n	800cddc <mem_malloc+0x10c>
 800cdd2:	4b2d      	ldr	r3, [pc, #180]	; (800ce88 <mem_malloc+0x1b8>)
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	69ba      	ldr	r2, [r7, #24]
 800cdd8:	429a      	cmp	r2, r3
 800cdda:	d1f0      	bne.n	800cdbe <mem_malloc+0xee>
          }
          lfree = cur;
 800cddc:	4a28      	ldr	r2, [pc, #160]	; (800ce80 <mem_malloc+0x1b0>)
 800cdde:	69bb      	ldr	r3, [r7, #24]
 800cde0:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800cde2:	4b27      	ldr	r3, [pc, #156]	; (800ce80 <mem_malloc+0x1b0>)
 800cde4:	681a      	ldr	r2, [r3, #0]
 800cde6:	4b28      	ldr	r3, [pc, #160]	; (800ce88 <mem_malloc+0x1b8>)
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d00b      	beq.n	800ce06 <mem_malloc+0x136>
 800cdee:	4b24      	ldr	r3, [pc, #144]	; (800ce80 <mem_malloc+0x1b0>)
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	791b      	ldrb	r3, [r3, #4]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d006      	beq.n	800ce06 <mem_malloc+0x136>
 800cdf8:	4b24      	ldr	r3, [pc, #144]	; (800ce8c <mem_malloc+0x1bc>)
 800cdfa:	f240 22cf 	movw	r2, #719	; 0x2cf
 800cdfe:	4924      	ldr	r1, [pc, #144]	; (800ce90 <mem_malloc+0x1c0>)
 800ce00:	4824      	ldr	r0, [pc, #144]	; (800ce94 <mem_malloc+0x1c4>)
 800ce02:	f004 fe1f 	bl	8011a44 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ce06:	88fa      	ldrh	r2, [r7, #6]
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	4413      	add	r3, r2
 800ce0c:	3308      	adds	r3, #8
 800ce0e:	4a1e      	ldr	r2, [pc, #120]	; (800ce88 <mem_malloc+0x1b8>)
 800ce10:	6812      	ldr	r2, [r2, #0]
 800ce12:	4293      	cmp	r3, r2
 800ce14:	d906      	bls.n	800ce24 <mem_malloc+0x154>
 800ce16:	4b1d      	ldr	r3, [pc, #116]	; (800ce8c <mem_malloc+0x1bc>)
 800ce18:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800ce1c:	491e      	ldr	r1, [pc, #120]	; (800ce98 <mem_malloc+0x1c8>)
 800ce1e:	481d      	ldr	r0, [pc, #116]	; (800ce94 <mem_malloc+0x1c4>)
 800ce20:	f004 fe10 	bl	8011a44 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ce24:	697b      	ldr	r3, [r7, #20]
 800ce26:	f003 0303 	and.w	r3, r3, #3
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d006      	beq.n	800ce3c <mem_malloc+0x16c>
 800ce2e:	4b17      	ldr	r3, [pc, #92]	; (800ce8c <mem_malloc+0x1bc>)
 800ce30:	f240 22d6 	movw	r2, #726	; 0x2d6
 800ce34:	4919      	ldr	r1, [pc, #100]	; (800ce9c <mem_malloc+0x1cc>)
 800ce36:	4817      	ldr	r0, [pc, #92]	; (800ce94 <mem_malloc+0x1c4>)
 800ce38:	f004 fe04 	bl	8011a44 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800ce3c:	697b      	ldr	r3, [r7, #20]
 800ce3e:	f003 0303 	and.w	r3, r3, #3
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d006      	beq.n	800ce54 <mem_malloc+0x184>
 800ce46:	4b11      	ldr	r3, [pc, #68]	; (800ce8c <mem_malloc+0x1bc>)
 800ce48:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800ce4c:	4914      	ldr	r1, [pc, #80]	; (800cea0 <mem_malloc+0x1d0>)
 800ce4e:	4811      	ldr	r0, [pc, #68]	; (800ce94 <mem_malloc+0x1c4>)
 800ce50:	f004 fdf8 	bl	8011a44 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	3308      	adds	r3, #8
 800ce58:	e00d      	b.n	800ce76 <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800ce5a:	4b0a      	ldr	r3, [pc, #40]	; (800ce84 <mem_malloc+0x1b4>)
 800ce5c:	681a      	ldr	r2, [r3, #0]
 800ce5e:	8bfb      	ldrh	r3, [r7, #30]
 800ce60:	4413      	add	r3, r2
 800ce62:	881b      	ldrh	r3, [r3, #0]
 800ce64:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800ce66:	8bfa      	ldrh	r2, [r7, #30]
 800ce68:	88fb      	ldrh	r3, [r7, #6]
 800ce6a:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800ce6e:	429a      	cmp	r2, r3
 800ce70:	f4ff af51 	bcc.w	800cd16 <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800ce74:	2300      	movs	r3, #0
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	3720      	adds	r7, #32
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd80      	pop	{r7, pc}
 800ce7e:	bf00      	nop
 800ce80:	2000041c 	.word	0x2000041c
 800ce84:	20000414 	.word	0x20000414
 800ce88:	20000418 	.word	0x20000418
 800ce8c:	08012ce0 	.word	0x08012ce0
 800ce90:	08012e3c 	.word	0x08012e3c
 800ce94:	08012d28 	.word	0x08012d28
 800ce98:	08012e58 	.word	0x08012e58
 800ce9c:	08012e88 	.word	0x08012e88
 800cea0:	08012eb8 	.word	0x08012eb8

0800cea4 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800cea4:	b480      	push	{r7}
 800cea6:	b085      	sub	sp, #20
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	689b      	ldr	r3, [r3, #8]
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	685b      	ldr	r3, [r3, #4]
 800ceb8:	3303      	adds	r3, #3
 800ceba:	f023 0303 	bic.w	r3, r3, #3
 800cebe:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800cec0:	2300      	movs	r3, #0
 800cec2:	60fb      	str	r3, [r7, #12]
 800cec4:	e011      	b.n	800ceea <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	689b      	ldr	r3, [r3, #8]
 800ceca:	681a      	ldr	r2, [r3, #0]
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	689b      	ldr	r3, [r3, #8]
 800ced4:	68ba      	ldr	r2, [r7, #8]
 800ced6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	881b      	ldrh	r3, [r3, #0]
 800cedc:	461a      	mov	r2, r3
 800cede:	68bb      	ldr	r3, [r7, #8]
 800cee0:	4413      	add	r3, r2
 800cee2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	3301      	adds	r3, #1
 800cee8:	60fb      	str	r3, [r7, #12]
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	885b      	ldrh	r3, [r3, #2]
 800ceee:	461a      	mov	r2, r3
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	4293      	cmp	r3, r2
 800cef4:	dbe7      	blt.n	800cec6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800cef6:	bf00      	nop
 800cef8:	3714      	adds	r7, #20
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bc80      	pop	{r7}
 800cefe:	4770      	bx	lr

0800cf00 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b082      	sub	sp, #8
 800cf04:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800cf06:	2300      	movs	r3, #0
 800cf08:	80fb      	strh	r3, [r7, #6]
 800cf0a:	e009      	b.n	800cf20 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800cf0c:	88fb      	ldrh	r3, [r7, #6]
 800cf0e:	4a08      	ldr	r2, [pc, #32]	; (800cf30 <memp_init+0x30>)
 800cf10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf14:	4618      	mov	r0, r3
 800cf16:	f7ff ffc5 	bl	800cea4 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800cf1a:	88fb      	ldrh	r3, [r7, #6]
 800cf1c:	3301      	adds	r3, #1
 800cf1e:	80fb      	strh	r3, [r7, #6]
 800cf20:	88fb      	ldrh	r3, [r7, #6]
 800cf22:	2b05      	cmp	r3, #5
 800cf24:	d9f2      	bls.n	800cf0c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800cf26:	bf00      	nop
 800cf28:	3708      	adds	r7, #8
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}
 800cf2e:	bf00      	nop
 800cf30:	08013de4 	.word	0x08013de4

0800cf34 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b084      	sub	sp, #16
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	689b      	ldr	r3, [r3, #8]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d012      	beq.n	800cf70 <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	689b      	ldr	r3, [r3, #8]
 800cf4e:	68fa      	ldr	r2, [r7, #12]
 800cf50:	6812      	ldr	r2, [r2, #0]
 800cf52:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	f003 0303 	and.w	r3, r3, #3
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d006      	beq.n	800cf6c <do_memp_malloc_pool+0x38>
 800cf5e:	4b07      	ldr	r3, [pc, #28]	; (800cf7c <do_memp_malloc_pool+0x48>)
 800cf60:	f240 1249 	movw	r2, #329	; 0x149
 800cf64:	4906      	ldr	r1, [pc, #24]	; (800cf80 <do_memp_malloc_pool+0x4c>)
 800cf66:	4807      	ldr	r0, [pc, #28]	; (800cf84 <do_memp_malloc_pool+0x50>)
 800cf68:	f004 fd6c 	bl	8011a44 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	e000      	b.n	800cf72 <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 800cf70:	2300      	movs	r3, #0
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3710      	adds	r7, #16
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	08012edc 	.word	0x08012edc
 800cf80:	08012f0c 	.word	0x08012f0c
 800cf84:	08012f30 	.word	0x08012f30

0800cf88 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b084      	sub	sp, #16
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	4603      	mov	r3, r0
 800cf90:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800cf92:	79fb      	ldrb	r3, [r7, #7]
 800cf94:	2b05      	cmp	r3, #5
 800cf96:	d908      	bls.n	800cfaa <memp_malloc+0x22>
 800cf98:	4b0a      	ldr	r3, [pc, #40]	; (800cfc4 <memp_malloc+0x3c>)
 800cf9a:	f240 1287 	movw	r2, #391	; 0x187
 800cf9e:	490a      	ldr	r1, [pc, #40]	; (800cfc8 <memp_malloc+0x40>)
 800cfa0:	480a      	ldr	r0, [pc, #40]	; (800cfcc <memp_malloc+0x44>)
 800cfa2:	f004 fd4f 	bl	8011a44 <iprintf>
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	e008      	b.n	800cfbc <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800cfaa:	79fb      	ldrb	r3, [r7, #7]
 800cfac:	4a08      	ldr	r2, [pc, #32]	; (800cfd0 <memp_malloc+0x48>)
 800cfae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f7ff ffbe 	bl	800cf34 <do_memp_malloc_pool>
 800cfb8:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800cfba:	68fb      	ldr	r3, [r7, #12]
}
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	3710      	adds	r7, #16
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	bd80      	pop	{r7, pc}
 800cfc4:	08012edc 	.word	0x08012edc
 800cfc8:	08012f6c 	.word	0x08012f6c
 800cfcc:	08012f30 	.word	0x08012f30
 800cfd0:	08013de4 	.word	0x08013de4

0800cfd4 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	b084      	sub	sp, #16
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
 800cfdc:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800cfde:	683b      	ldr	r3, [r7, #0]
 800cfe0:	f003 0303 	and.w	r3, r3, #3
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d006      	beq.n	800cff6 <do_memp_free_pool+0x22>
 800cfe8:	4b0a      	ldr	r3, [pc, #40]	; (800d014 <do_memp_free_pool+0x40>)
 800cfea:	f240 129d 	movw	r2, #413	; 0x19d
 800cfee:	490a      	ldr	r1, [pc, #40]	; (800d018 <do_memp_free_pool+0x44>)
 800cff0:	480a      	ldr	r0, [pc, #40]	; (800d01c <do_memp_free_pool+0x48>)
 800cff2:	f004 fd27 	bl	8011a44 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800cff6:	683b      	ldr	r3, [r7, #0]
 800cff8:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	689b      	ldr	r3, [r3, #8]
 800cffe:	681a      	ldr	r2, [r3, #0]
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	689b      	ldr	r3, [r3, #8]
 800d008:	68fa      	ldr	r2, [r7, #12]
 800d00a:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800d00c:	bf00      	nop
 800d00e:	3710      	adds	r7, #16
 800d010:	46bd      	mov	sp, r7
 800d012:	bd80      	pop	{r7, pc}
 800d014:	08012edc 	.word	0x08012edc
 800d018:	08012f8c 	.word	0x08012f8c
 800d01c:	08012f30 	.word	0x08012f30

0800d020 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b082      	sub	sp, #8
 800d024:	af00      	add	r7, sp, #0
 800d026:	4603      	mov	r3, r0
 800d028:	6039      	str	r1, [r7, #0]
 800d02a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800d02c:	79fb      	ldrb	r3, [r7, #7]
 800d02e:	2b05      	cmp	r3, #5
 800d030:	d907      	bls.n	800d042 <memp_free+0x22>
 800d032:	4b0c      	ldr	r3, [pc, #48]	; (800d064 <memp_free+0x44>)
 800d034:	f240 12db 	movw	r2, #475	; 0x1db
 800d038:	490b      	ldr	r1, [pc, #44]	; (800d068 <memp_free+0x48>)
 800d03a:	480c      	ldr	r0, [pc, #48]	; (800d06c <memp_free+0x4c>)
 800d03c:	f004 fd02 	bl	8011a44 <iprintf>
 800d040:	e00c      	b.n	800d05c <memp_free+0x3c>

  if (mem == NULL) {
 800d042:	683b      	ldr	r3, [r7, #0]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d008      	beq.n	800d05a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800d048:	79fb      	ldrb	r3, [r7, #7]
 800d04a:	4a09      	ldr	r2, [pc, #36]	; (800d070 <memp_free+0x50>)
 800d04c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d050:	6839      	ldr	r1, [r7, #0]
 800d052:	4618      	mov	r0, r3
 800d054:	f7ff ffbe 	bl	800cfd4 <do_memp_free_pool>
 800d058:	e000      	b.n	800d05c <memp_free+0x3c>
    return;
 800d05a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800d05c:	3708      	adds	r7, #8
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}
 800d062:	bf00      	nop
 800d064:	08012edc 	.word	0x08012edc
 800d068:	08012fac 	.word	0x08012fac
 800d06c:	08012f30 	.word	0x08012f30
 800d070:	08013de4 	.word	0x08013de4

0800d074 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800d074:	b480      	push	{r7}
 800d076:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800d078:	bf00      	nop
 800d07a:	46bd      	mov	sp, r7
 800d07c:	bc80      	pop	{r7}
 800d07e:	4770      	bx	lr

0800d080 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b084      	sub	sp, #16
 800d084:	af00      	add	r7, sp, #0
 800d086:	60f8      	str	r0, [r7, #12]
 800d088:	60b9      	str	r1, [r7, #8]
 800d08a:	607a      	str	r2, [r7, #4]
 800d08c:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800d08e:	69fb      	ldr	r3, [r7, #28]
 800d090:	2b00      	cmp	r3, #0
 800d092:	d105      	bne.n	800d0a0 <netif_add+0x20>
 800d094:	4b21      	ldr	r3, [pc, #132]	; (800d11c <netif_add+0x9c>)
 800d096:	22fb      	movs	r2, #251	; 0xfb
 800d098:	4921      	ldr	r1, [pc, #132]	; (800d120 <netif_add+0xa0>)
 800d09a:	4822      	ldr	r0, [pc, #136]	; (800d124 <netif_add+0xa4>)
 800d09c:	f004 fcd2 	bl	8011a44 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2203      	movs	r2, #3
 800d0be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	2200      	movs	r2, #0
 800d0c6:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	69ba      	ldr	r2, [r7, #24]
 800d0cc:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 800d0ce:	4b16      	ldr	r3, [pc, #88]	; (800d128 <netif_add+0xa8>)
 800d0d0:	781b      	ldrb	r3, [r3, #0]
 800d0d2:	1c5a      	adds	r2, r3, #1
 800d0d4:	b2d1      	uxtb	r1, r2
 800d0d6:	4a14      	ldr	r2, [pc, #80]	; (800d128 <netif_add+0xa8>)
 800d0d8:	7011      	strb	r1, [r2, #0]
 800d0da:	68fa      	ldr	r2, [r7, #12]
 800d0dc:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	6a3a      	ldr	r2, [r7, #32]
 800d0e4:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	687a      	ldr	r2, [r7, #4]
 800d0ea:	68b9      	ldr	r1, [r7, #8]
 800d0ec:	68f8      	ldr	r0, [r7, #12]
 800d0ee:	f000 f81f 	bl	800d130 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800d0f2:	69fb      	ldr	r3, [r7, #28]
 800d0f4:	68f8      	ldr	r0, [r7, #12]
 800d0f6:	4798      	blx	r3
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d001      	beq.n	800d102 <netif_add+0x82>
    return NULL;
 800d0fe:	2300      	movs	r3, #0
 800d100:	e007      	b.n	800d112 <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800d102:	4b0a      	ldr	r3, [pc, #40]	; (800d12c <netif_add+0xac>)
 800d104:	681a      	ldr	r2, [r3, #0]
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800d10a:	4a08      	ldr	r2, [pc, #32]	; (800d12c <netif_add+0xac>)
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800d110:	68fb      	ldr	r3, [r7, #12]
}
 800d112:	4618      	mov	r0, r3
 800d114:	3710      	adds	r7, #16
 800d116:	46bd      	mov	sp, r7
 800d118:	bd80      	pop	{r7, pc}
 800d11a:	bf00      	nop
 800d11c:	08012fc8 	.word	0x08012fc8
 800d120:	08012ffc 	.word	0x08012ffc
 800d124:	08013014 	.word	0x08013014
 800d128:	20000438 	.word	0x20000438
 800d12c:	20006ff4 	.word	0x20006ff4

0800d130 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b084      	sub	sp, #16
 800d134:	af00      	add	r7, sp, #0
 800d136:	60f8      	str	r0, [r7, #12]
 800d138:	60b9      	str	r1, [r7, #8]
 800d13a:	607a      	str	r2, [r7, #4]
 800d13c:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d003      	beq.n	800d14c <netif_set_addr+0x1c>
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d10c      	bne.n	800d166 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800d14c:	68b9      	ldr	r1, [r7, #8]
 800d14e:	68f8      	ldr	r0, [r7, #12]
 800d150:	f000 f81a 	bl	800d188 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800d154:	6879      	ldr	r1, [r7, #4]
 800d156:	68f8      	ldr	r0, [r7, #12]
 800d158:	f000 f859 	bl	800d20e <netif_set_netmask>
    netif_set_gw(netif, gw);
 800d15c:	6839      	ldr	r1, [r7, #0]
 800d15e:	68f8      	ldr	r0, [r7, #12]
 800d160:	f000 f842 	bl	800d1e8 <netif_set_gw>
 800d164:	e00b      	b.n	800d17e <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800d166:	6879      	ldr	r1, [r7, #4]
 800d168:	68f8      	ldr	r0, [r7, #12]
 800d16a:	f000 f850 	bl	800d20e <netif_set_netmask>
    netif_set_gw(netif, gw);
 800d16e:	6839      	ldr	r1, [r7, #0]
 800d170:	68f8      	ldr	r0, [r7, #12]
 800d172:	f000 f839 	bl	800d1e8 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800d176:	68b9      	ldr	r1, [r7, #8]
 800d178:	68f8      	ldr	r0, [r7, #12]
 800d17a:	f000 f805 	bl	800d188 <netif_set_ipaddr>
  }
}
 800d17e:	bf00      	nop
 800d180:	3710      	adds	r7, #16
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}
	...

0800d188 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b084      	sub	sp, #16
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
 800d190:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d003      	beq.n	800d1a0 <netif_set_ipaddr+0x18>
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	60fb      	str	r3, [r7, #12]
 800d19e:	e002      	b.n	800d1a6 <netif_set_ipaddr+0x1e>
 800d1a0:	4b10      	ldr	r3, [pc, #64]	; (800d1e4 <netif_set_ipaddr+0x5c>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800d1a6:	68fa      	ldr	r2, [r7, #12]
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	3304      	adds	r3, #4
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	429a      	cmp	r2, r3
 800d1b0:	d014      	beq.n	800d1dc <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	3304      	adds	r3, #4
 800d1b6:	f107 020c 	add.w	r2, r7, #12
 800d1ba:	4611      	mov	r1, r2
 800d1bc:	4618      	mov	r0, r3
 800d1be:	f001 fad1 	bl	800e764 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800d1c2:	683b      	ldr	r3, [r7, #0]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d002      	beq.n	800d1ce <netif_set_ipaddr+0x46>
 800d1c8:	683b      	ldr	r3, [r7, #0]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	e000      	b.n	800d1d0 <netif_set_ipaddr+0x48>
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	687a      	ldr	r2, [r7, #4]
 800d1d2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800d1d4:	2101      	movs	r1, #1
 800d1d6:	6878      	ldr	r0, [r7, #4]
 800d1d8:	f000 f85d 	bl	800d296 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800d1dc:	bf00      	nop
 800d1de:	3710      	adds	r7, #16
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	bd80      	pop	{r7, pc}
 800d1e4:	08013e0c 	.word	0x08013e0c

0800d1e8 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b083      	sub	sp, #12
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
 800d1f0:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d002      	beq.n	800d1fe <netif_set_gw+0x16>
 800d1f8:	683b      	ldr	r3, [r7, #0]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	e000      	b.n	800d200 <netif_set_gw+0x18>
 800d1fe:	2300      	movs	r3, #0
 800d200:	687a      	ldr	r2, [r7, #4]
 800d202:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800d204:	bf00      	nop
 800d206:	370c      	adds	r7, #12
 800d208:	46bd      	mov	sp, r7
 800d20a:	bc80      	pop	{r7}
 800d20c:	4770      	bx	lr

0800d20e <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800d20e:	b480      	push	{r7}
 800d210:	b083      	sub	sp, #12
 800d212:	af00      	add	r7, sp, #0
 800d214:	6078      	str	r0, [r7, #4]
 800d216:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d002      	beq.n	800d224 <netif_set_netmask+0x16>
 800d21e:	683b      	ldr	r3, [r7, #0]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	e000      	b.n	800d226 <netif_set_netmask+0x18>
 800d224:	2300      	movs	r3, #0
 800d226:	687a      	ldr	r2, [r7, #4]
 800d228:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800d22a:	bf00      	nop
 800d22c:	370c      	adds	r7, #12
 800d22e:	46bd      	mov	sp, r7
 800d230:	bc80      	pop	{r7}
 800d232:	4770      	bx	lr

0800d234 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800d234:	b480      	push	{r7}
 800d236:	b083      	sub	sp, #12
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800d23c:	4a03      	ldr	r2, [pc, #12]	; (800d24c <netif_set_default+0x18>)
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800d242:	bf00      	nop
 800d244:	370c      	adds	r7, #12
 800d246:	46bd      	mov	sp, r7
 800d248:	bc80      	pop	{r7}
 800d24a:	4770      	bx	lr
 800d24c:	20006ff8 	.word	0x20006ff8

0800d250 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b082      	sub	sp, #8
 800d254:	af00      	add	r7, sp, #0
 800d256:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d25e:	f003 0301 	and.w	r3, r3, #1
 800d262:	2b00      	cmp	r3, #0
 800d264:	d113      	bne.n	800d28e <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d26c:	f043 0301 	orr.w	r3, r3, #1
 800d270:	b2da      	uxtb	r2, r3
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d27e:	f003 0304 	and.w	r3, r3, #4
 800d282:	2b00      	cmp	r3, #0
 800d284:	d003      	beq.n	800d28e <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800d286:	2103      	movs	r1, #3
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f000 f804 	bl	800d296 <netif_issue_reports>
    }
  }
}
 800d28e:	bf00      	nop
 800d290:	3708      	adds	r7, #8
 800d292:	46bd      	mov	sp, r7
 800d294:	bd80      	pop	{r7, pc}

0800d296 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800d296:	b580      	push	{r7, lr}
 800d298:	b082      	sub	sp, #8
 800d29a:	af00      	add	r7, sp, #0
 800d29c:	6078      	str	r0, [r7, #4]
 800d29e:	460b      	mov	r3, r1
 800d2a0:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d2a2:	78fb      	ldrb	r3, [r7, #3]
 800d2a4:	f003 0301 	and.w	r3, r3, #1
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d011      	beq.n	800d2d0 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	3304      	adds	r3, #4
 800d2b0:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d00c      	beq.n	800d2d0 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d2bc:	f003 0308 	and.w	r3, r3, #8
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d005      	beq.n	800d2d0 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	3304      	adds	r3, #4
 800d2c8:	4619      	mov	r1, r3
 800d2ca:	6878      	ldr	r0, [r7, #4]
 800d2cc:	f002 f97c 	bl	800f5c8 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800d2d0:	bf00      	nop
 800d2d2:	3708      	adds	r7, #8
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}

0800d2d8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b082      	sub	sp, #8
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d2e6:	f003 0301 	and.w	r3, r3, #1
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d012      	beq.n	800d314 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d2f4:	f023 0301 	bic.w	r3, r3, #1
 800d2f8:	b2da      	uxtb	r2, r3
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d306:	f003 0308 	and.w	r3, r3, #8
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d002      	beq.n	800d314 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 800d30e:	6878      	ldr	r0, [r7, #4]
 800d310:	f001 fd20 	bl	800ed54 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800d314:	bf00      	nop
 800d316:	3708      	adds	r7, #8
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd80      	pop	{r7, pc}

0800d31c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800d31c:	b480      	push	{r7}
 800d31e:	b083      	sub	sp, #12
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]
 800d324:	6039      	str	r1, [r7, #0]
  if (netif) {
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d002      	beq.n	800d332 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	683a      	ldr	r2, [r7, #0]
 800d330:	61da      	str	r2, [r3, #28]
  }
}
 800d332:	bf00      	nop
 800d334:	370c      	adds	r7, #12
 800d336:	46bd      	mov	sp, r7
 800d338:	bc80      	pop	{r7}
 800d33a:	4770      	bx	lr

0800d33c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b088      	sub	sp, #32
 800d340:	af00      	add	r7, sp, #0
 800d342:	4603      	mov	r3, r0
 800d344:	71fb      	strb	r3, [r7, #7]
 800d346:	460b      	mov	r3, r1
 800d348:	80bb      	strh	r3, [r7, #4]
 800d34a:	4613      	mov	r3, r2
 800d34c:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 800d34e:	79fb      	ldrb	r3, [r7, #7]
 800d350:	2b04      	cmp	r3, #4
 800d352:	d81c      	bhi.n	800d38e <pbuf_alloc+0x52>
 800d354:	a201      	add	r2, pc, #4	; (adr r2, 800d35c <pbuf_alloc+0x20>)
 800d356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d35a:	bf00      	nop
 800d35c:	0800d371 	.word	0x0800d371
 800d360:	0800d377 	.word	0x0800d377
 800d364:	0800d37d 	.word	0x0800d37d
 800d368:	0800d383 	.word	0x0800d383
 800d36c:	0800d389 	.word	0x0800d389
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800d370:	2336      	movs	r3, #54	; 0x36
 800d372:	82fb      	strh	r3, [r7, #22]
    break;
 800d374:	e014      	b.n	800d3a0 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800d376:	2322      	movs	r3, #34	; 0x22
 800d378:	82fb      	strh	r3, [r7, #22]
    break;
 800d37a:	e011      	b.n	800d3a0 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800d37c:	230e      	movs	r3, #14
 800d37e:	82fb      	strh	r3, [r7, #22]
    break;
 800d380:	e00e      	b.n	800d3a0 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800d382:	2300      	movs	r3, #0
 800d384:	82fb      	strh	r3, [r7, #22]
    break;
 800d386:	e00b      	b.n	800d3a0 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 800d388:	2300      	movs	r3, #0
 800d38a:	82fb      	strh	r3, [r7, #22]
    break;
 800d38c:	e008      	b.n	800d3a0 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800d38e:	4ba3      	ldr	r3, [pc, #652]	; (800d61c <pbuf_alloc+0x2e0>)
 800d390:	f44f 728b 	mov.w	r2, #278	; 0x116
 800d394:	49a2      	ldr	r1, [pc, #648]	; (800d620 <pbuf_alloc+0x2e4>)
 800d396:	48a3      	ldr	r0, [pc, #652]	; (800d624 <pbuf_alloc+0x2e8>)
 800d398:	f004 fb54 	bl	8011a44 <iprintf>
    return NULL;
 800d39c:	2300      	movs	r3, #0
 800d39e:	e159      	b.n	800d654 <pbuf_alloc+0x318>
  }

  switch (type) {
 800d3a0:	79bb      	ldrb	r3, [r7, #6]
 800d3a2:	2b03      	cmp	r3, #3
 800d3a4:	f200 8130 	bhi.w	800d608 <pbuf_alloc+0x2cc>
 800d3a8:	a201      	add	r2, pc, #4	; (adr r2, 800d3b0 <pbuf_alloc+0x74>)
 800d3aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3ae:	bf00      	nop
 800d3b0:	0800d549 	.word	0x0800d549
 800d3b4:	0800d5d5 	.word	0x0800d5d5
 800d3b8:	0800d5d5 	.word	0x0800d5d5
 800d3bc:	0800d3c1 	.word	0x0800d3c1
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d3c0:	2005      	movs	r0, #5
 800d3c2:	f7ff fde1 	bl	800cf88 <memp_malloc>
 800d3c6:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 800d3c8:	69fb      	ldr	r3, [r7, #28]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d101      	bne.n	800d3d2 <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	e140      	b.n	800d654 <pbuf_alloc+0x318>
    }
    p->type = type;
 800d3d2:	69fb      	ldr	r3, [r7, #28]
 800d3d4:	79ba      	ldrb	r2, [r7, #6]
 800d3d6:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 800d3d8:	69fb      	ldr	r3, [r7, #28]
 800d3da:	2200      	movs	r2, #0
 800d3dc:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800d3de:	8afb      	ldrh	r3, [r7, #22]
 800d3e0:	3310      	adds	r3, #16
 800d3e2:	69fa      	ldr	r2, [r7, #28]
 800d3e4:	4413      	add	r3, r2
 800d3e6:	3303      	adds	r3, #3
 800d3e8:	f023 0303 	bic.w	r3, r3, #3
 800d3ec:	461a      	mov	r2, r3
 800d3ee:	69fb      	ldr	r3, [r7, #28]
 800d3f0:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800d3f2:	69fb      	ldr	r3, [r7, #28]
 800d3f4:	685b      	ldr	r3, [r3, #4]
 800d3f6:	f003 0303 	and.w	r3, r3, #3
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d006      	beq.n	800d40c <pbuf_alloc+0xd0>
 800d3fe:	4b87      	ldr	r3, [pc, #540]	; (800d61c <pbuf_alloc+0x2e0>)
 800d400:	f240 1229 	movw	r2, #297	; 0x129
 800d404:	4988      	ldr	r1, [pc, #544]	; (800d628 <pbuf_alloc+0x2ec>)
 800d406:	4887      	ldr	r0, [pc, #540]	; (800d624 <pbuf_alloc+0x2e8>)
 800d408:	f004 fb1c 	bl	8011a44 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800d40c:	69fb      	ldr	r3, [r7, #28]
 800d40e:	88ba      	ldrh	r2, [r7, #4]
 800d410:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800d412:	8afb      	ldrh	r3, [r7, #22]
 800d414:	3303      	adds	r3, #3
 800d416:	f023 0303 	bic.w	r3, r3, #3
 800d41a:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 800d41e:	88bb      	ldrh	r3, [r7, #4]
 800d420:	4293      	cmp	r3, r2
 800d422:	bf28      	it	cs
 800d424:	4613      	movcs	r3, r2
 800d426:	b29a      	uxth	r2, r3
 800d428:	69fb      	ldr	r3, [r7, #28]
 800d42a:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800d42c:	69fb      	ldr	r3, [r7, #28]
 800d42e:	685b      	ldr	r3, [r3, #4]
 800d430:	69fa      	ldr	r2, [r7, #28]
 800d432:	8952      	ldrh	r2, [r2, #10]
 800d434:	441a      	add	r2, r3
 800d436:	69fb      	ldr	r3, [r7, #28]
 800d438:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d43c:	429a      	cmp	r2, r3
 800d43e:	d906      	bls.n	800d44e <pbuf_alloc+0x112>
 800d440:	4b76      	ldr	r3, [pc, #472]	; (800d61c <pbuf_alloc+0x2e0>)
 800d442:	f44f 7298 	mov.w	r2, #304	; 0x130
 800d446:	4979      	ldr	r1, [pc, #484]	; (800d62c <pbuf_alloc+0x2f0>)
 800d448:	4876      	ldr	r0, [pc, #472]	; (800d624 <pbuf_alloc+0x2e8>)
 800d44a:	f004 fafb 	bl	8011a44 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800d44e:	8afb      	ldrh	r3, [r7, #22]
 800d450:	3303      	adds	r3, #3
 800d452:	f023 0303 	bic.w	r3, r3, #3
 800d456:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800d45a:	d106      	bne.n	800d46a <pbuf_alloc+0x12e>
 800d45c:	4b6f      	ldr	r3, [pc, #444]	; (800d61c <pbuf_alloc+0x2e0>)
 800d45e:	f44f 7299 	mov.w	r2, #306	; 0x132
 800d462:	4973      	ldr	r1, [pc, #460]	; (800d630 <pbuf_alloc+0x2f4>)
 800d464:	486f      	ldr	r0, [pc, #444]	; (800d624 <pbuf_alloc+0x2e8>)
 800d466:	f004 faed 	bl	8011a44 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 800d46a:	69fb      	ldr	r3, [r7, #28]
 800d46c:	2201      	movs	r2, #1
 800d46e:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800d470:	69fb      	ldr	r3, [r7, #28]
 800d472:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800d474:	88bb      	ldrh	r3, [r7, #4]
 800d476:	69fa      	ldr	r2, [r7, #28]
 800d478:	8952      	ldrh	r2, [r2, #10]
 800d47a:	1a9b      	subs	r3, r3, r2
 800d47c:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800d47e:	e05f      	b.n	800d540 <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d480:	2005      	movs	r0, #5
 800d482:	f7ff fd81 	bl	800cf88 <memp_malloc>
 800d486:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d104      	bne.n	800d498 <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 800d48e:	69f8      	ldr	r0, [r7, #28]
 800d490:	f000 fac2 	bl	800da18 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 800d494:	2300      	movs	r3, #0
 800d496:	e0dd      	b.n	800d654 <pbuf_alloc+0x318>
      }
      q->type = type;
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	79ba      	ldrb	r2, [r7, #6]
 800d49c:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	2200      	movs	r2, #0
 800d4a2:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	2200      	movs	r2, #0
 800d4a8:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800d4aa:	69bb      	ldr	r3, [r7, #24]
 800d4ac:	68fa      	ldr	r2, [r7, #12]
 800d4ae:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800d4b0:	693b      	ldr	r3, [r7, #16]
 800d4b2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800d4b6:	4293      	cmp	r3, r2
 800d4b8:	dd06      	ble.n	800d4c8 <pbuf_alloc+0x18c>
 800d4ba:	4b58      	ldr	r3, [pc, #352]	; (800d61c <pbuf_alloc+0x2e0>)
 800d4bc:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800d4c0:	495c      	ldr	r1, [pc, #368]	; (800d634 <pbuf_alloc+0x2f8>)
 800d4c2:	4858      	ldr	r0, [pc, #352]	; (800d624 <pbuf_alloc+0x2e8>)
 800d4c4:	f004 fabe 	bl	8011a44 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800d4c8:	693b      	ldr	r3, [r7, #16]
 800d4ca:	b29a      	uxth	r2, r3
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	b29b      	uxth	r3, r3
 800d4d4:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800d4d8:	bf28      	it	cs
 800d4da:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800d4de:	b29a      	uxth	r2, r3
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	f103 0210 	add.w	r2, r3, #16
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	685b      	ldr	r3, [r3, #4]
 800d4f2:	f003 0303 	and.w	r3, r3, #3
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d006      	beq.n	800d508 <pbuf_alloc+0x1cc>
 800d4fa:	4b48      	ldr	r3, [pc, #288]	; (800d61c <pbuf_alloc+0x2e0>)
 800d4fc:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800d500:	494d      	ldr	r1, [pc, #308]	; (800d638 <pbuf_alloc+0x2fc>)
 800d502:	4848      	ldr	r0, [pc, #288]	; (800d624 <pbuf_alloc+0x2e8>)
 800d504:	f004 fa9e 	bl	8011a44 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800d508:	69fb      	ldr	r3, [r7, #28]
 800d50a:	685b      	ldr	r3, [r3, #4]
 800d50c:	69fa      	ldr	r2, [r7, #28]
 800d50e:	8952      	ldrh	r2, [r2, #10]
 800d510:	441a      	add	r2, r3
 800d512:	69fb      	ldr	r3, [r7, #28]
 800d514:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d518:	429a      	cmp	r2, r3
 800d51a:	d906      	bls.n	800d52a <pbuf_alloc+0x1ee>
 800d51c:	4b3f      	ldr	r3, [pc, #252]	; (800d61c <pbuf_alloc+0x2e0>)
 800d51e:	f240 1255 	movw	r2, #341	; 0x155
 800d522:	4942      	ldr	r1, [pc, #264]	; (800d62c <pbuf_alloc+0x2f0>)
 800d524:	483f      	ldr	r0, [pc, #252]	; (800d624 <pbuf_alloc+0x2e8>)
 800d526:	f004 fa8d 	bl	8011a44 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	2201      	movs	r2, #1
 800d52e:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	895b      	ldrh	r3, [r3, #10]
 800d534:	461a      	mov	r2, r3
 800d536:	693b      	ldr	r3, [r7, #16]
 800d538:	1a9b      	subs	r3, r3, r2
 800d53a:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 800d540:	693b      	ldr	r3, [r7, #16]
 800d542:	2b00      	cmp	r3, #0
 800d544:	dc9c      	bgt.n	800d480 <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 800d546:	e07e      	b.n	800d646 <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800d548:	8afb      	ldrh	r3, [r7, #22]
 800d54a:	3313      	adds	r3, #19
 800d54c:	b29b      	uxth	r3, r3
 800d54e:	f023 0303 	bic.w	r3, r3, #3
 800d552:	b29a      	uxth	r2, r3
 800d554:	88bb      	ldrh	r3, [r7, #4]
 800d556:	3303      	adds	r3, #3
 800d558:	b29b      	uxth	r3, r3
 800d55a:	f023 0303 	bic.w	r3, r3, #3
 800d55e:	b29b      	uxth	r3, r3
 800d560:	4413      	add	r3, r2
 800d562:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800d564:	897a      	ldrh	r2, [r7, #10]
 800d566:	88bb      	ldrh	r3, [r7, #4]
 800d568:	3303      	adds	r3, #3
 800d56a:	f023 0303 	bic.w	r3, r3, #3
 800d56e:	429a      	cmp	r2, r3
 800d570:	d201      	bcs.n	800d576 <pbuf_alloc+0x23a>
        return NULL;
 800d572:	2300      	movs	r3, #0
 800d574:	e06e      	b.n	800d654 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800d576:	897b      	ldrh	r3, [r7, #10]
 800d578:	4618      	mov	r0, r3
 800d57a:	f7ff fba9 	bl	800ccd0 <mem_malloc>
 800d57e:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 800d580:	69fb      	ldr	r3, [r7, #28]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d101      	bne.n	800d58a <pbuf_alloc+0x24e>
      return NULL;
 800d586:	2300      	movs	r3, #0
 800d588:	e064      	b.n	800d654 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800d58a:	8afb      	ldrh	r3, [r7, #22]
 800d58c:	3310      	adds	r3, #16
 800d58e:	69fa      	ldr	r2, [r7, #28]
 800d590:	4413      	add	r3, r2
 800d592:	3303      	adds	r3, #3
 800d594:	f023 0303 	bic.w	r3, r3, #3
 800d598:	461a      	mov	r2, r3
 800d59a:	69fb      	ldr	r3, [r7, #28]
 800d59c:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800d59e:	69fb      	ldr	r3, [r7, #28]
 800d5a0:	88ba      	ldrh	r2, [r7, #4]
 800d5a2:	811a      	strh	r2, [r3, #8]
 800d5a4:	69fb      	ldr	r3, [r7, #28]
 800d5a6:	891a      	ldrh	r2, [r3, #8]
 800d5a8:	69fb      	ldr	r3, [r7, #28]
 800d5aa:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800d5ac:	69fb      	ldr	r3, [r7, #28]
 800d5ae:	2200      	movs	r2, #0
 800d5b0:	601a      	str	r2, [r3, #0]
    p->type = type;
 800d5b2:	69fb      	ldr	r3, [r7, #28]
 800d5b4:	79ba      	ldrb	r2, [r7, #6]
 800d5b6:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800d5b8:	69fb      	ldr	r3, [r7, #28]
 800d5ba:	685b      	ldr	r3, [r3, #4]
 800d5bc:	f003 0303 	and.w	r3, r3, #3
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d03f      	beq.n	800d644 <pbuf_alloc+0x308>
 800d5c4:	4b15      	ldr	r3, [pc, #84]	; (800d61c <pbuf_alloc+0x2e0>)
 800d5c6:	f240 1277 	movw	r2, #375	; 0x177
 800d5ca:	491c      	ldr	r1, [pc, #112]	; (800d63c <pbuf_alloc+0x300>)
 800d5cc:	4815      	ldr	r0, [pc, #84]	; (800d624 <pbuf_alloc+0x2e8>)
 800d5ce:	f004 fa39 	bl	8011a44 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 800d5d2:	e037      	b.n	800d644 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800d5d4:	2004      	movs	r0, #4
 800d5d6:	f7ff fcd7 	bl	800cf88 <memp_malloc>
 800d5da:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 800d5dc:	69fb      	ldr	r3, [r7, #28]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d101      	bne.n	800d5e6 <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	e036      	b.n	800d654 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800d5e6:	69fb      	ldr	r3, [r7, #28]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800d5ec:	69fb      	ldr	r3, [r7, #28]
 800d5ee:	88ba      	ldrh	r2, [r7, #4]
 800d5f0:	811a      	strh	r2, [r3, #8]
 800d5f2:	69fb      	ldr	r3, [r7, #28]
 800d5f4:	891a      	ldrh	r2, [r3, #8]
 800d5f6:	69fb      	ldr	r3, [r7, #28]
 800d5f8:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800d5fa:	69fb      	ldr	r3, [r7, #28]
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	601a      	str	r2, [r3, #0]
    p->type = type;
 800d600:	69fb      	ldr	r3, [r7, #28]
 800d602:	79ba      	ldrb	r2, [r7, #6]
 800d604:	731a      	strb	r2, [r3, #12]
    break;
 800d606:	e01e      	b.n	800d646 <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800d608:	4b04      	ldr	r3, [pc, #16]	; (800d61c <pbuf_alloc+0x2e0>)
 800d60a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800d60e:	490c      	ldr	r1, [pc, #48]	; (800d640 <pbuf_alloc+0x304>)
 800d610:	4804      	ldr	r0, [pc, #16]	; (800d624 <pbuf_alloc+0x2e8>)
 800d612:	f004 fa17 	bl	8011a44 <iprintf>
    return NULL;
 800d616:	2300      	movs	r3, #0
 800d618:	e01c      	b.n	800d654 <pbuf_alloc+0x318>
 800d61a:	bf00      	nop
 800d61c:	0801303c 	.word	0x0801303c
 800d620:	0801306c 	.word	0x0801306c
 800d624:	08013088 	.word	0x08013088
 800d628:	080130b0 	.word	0x080130b0
 800d62c:	080130e0 	.word	0x080130e0
 800d630:	08013114 	.word	0x08013114
 800d634:	08013148 	.word	0x08013148
 800d638:	0801315c 	.word	0x0801315c
 800d63c:	0801318c 	.word	0x0801318c
 800d640:	080131b8 	.word	0x080131b8
    break;
 800d644:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 800d646:	69fb      	ldr	r3, [r7, #28]
 800d648:	2201      	movs	r2, #1
 800d64a:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800d64c:	69fb      	ldr	r3, [r7, #28]
 800d64e:	2200      	movs	r2, #0
 800d650:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800d652:	69fb      	ldr	r3, [r7, #28]
}
 800d654:	4618      	mov	r0, r3
 800d656:	3720      	adds	r7, #32
 800d658:	46bd      	mov	sp, r7
 800d65a:	bd80      	pop	{r7, pc}

0800d65c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b084      	sub	sp, #16
 800d660:	af00      	add	r7, sp, #0
 800d662:	603b      	str	r3, [r7, #0]
 800d664:	4603      	mov	r3, r0
 800d666:	71fb      	strb	r3, [r7, #7]
 800d668:	460b      	mov	r3, r1
 800d66a:	80bb      	strh	r3, [r7, #4]
 800d66c:	4613      	mov	r3, r2
 800d66e:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800d670:	79fb      	ldrb	r3, [r7, #7]
 800d672:	2b04      	cmp	r3, #4
 800d674:	d81b      	bhi.n	800d6ae <pbuf_alloced_custom+0x52>
 800d676:	a201      	add	r2, pc, #4	; (adr r2, 800d67c <pbuf_alloced_custom+0x20>)
 800d678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d67c:	0800d691 	.word	0x0800d691
 800d680:	0800d697 	.word	0x0800d697
 800d684:	0800d69d 	.word	0x0800d69d
 800d688:	0800d6a3 	.word	0x0800d6a3
 800d68c:	0800d6a9 	.word	0x0800d6a9
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800d690:	2336      	movs	r3, #54	; 0x36
 800d692:	81fb      	strh	r3, [r7, #14]
    break;
 800d694:	e014      	b.n	800d6c0 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800d696:	2322      	movs	r3, #34	; 0x22
 800d698:	81fb      	strh	r3, [r7, #14]
    break;
 800d69a:	e011      	b.n	800d6c0 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800d69c:	230e      	movs	r3, #14
 800d69e:	81fb      	strh	r3, [r7, #14]
    break;
 800d6a0:	e00e      	b.n	800d6c0 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	81fb      	strh	r3, [r7, #14]
    break;
 800d6a6:	e00b      	b.n	800d6c0 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	81fb      	strh	r3, [r7, #14]
    break;
 800d6ac:	e008      	b.n	800d6c0 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800d6ae:	4b1d      	ldr	r3, [pc, #116]	; (800d724 <pbuf_alloced_custom+0xc8>)
 800d6b0:	f240 12c5 	movw	r2, #453	; 0x1c5
 800d6b4:	491c      	ldr	r1, [pc, #112]	; (800d728 <pbuf_alloced_custom+0xcc>)
 800d6b6:	481d      	ldr	r0, [pc, #116]	; (800d72c <pbuf_alloced_custom+0xd0>)
 800d6b8:	f004 f9c4 	bl	8011a44 <iprintf>
    return NULL;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	e02d      	b.n	800d71c <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800d6c0:	89fb      	ldrh	r3, [r7, #14]
 800d6c2:	3303      	adds	r3, #3
 800d6c4:	f023 0203 	bic.w	r2, r3, #3
 800d6c8:	88bb      	ldrh	r3, [r7, #4]
 800d6ca:	441a      	add	r2, r3
 800d6cc:	8bbb      	ldrh	r3, [r7, #28]
 800d6ce:	429a      	cmp	r2, r3
 800d6d0:	d901      	bls.n	800d6d6 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	e022      	b.n	800d71c <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	2200      	movs	r2, #0
 800d6da:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 800d6dc:	69bb      	ldr	r3, [r7, #24]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d008      	beq.n	800d6f4 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800d6e2:	89fb      	ldrh	r3, [r7, #14]
 800d6e4:	3303      	adds	r3, #3
 800d6e6:	f023 0303 	bic.w	r3, r3, #3
 800d6ea:	69ba      	ldr	r2, [r7, #24]
 800d6ec:	441a      	add	r2, r3
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	605a      	str	r2, [r3, #4]
 800d6f2:	e002      	b.n	800d6fa <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	2202      	movs	r2, #2
 800d6fe:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	88ba      	ldrh	r2, [r7, #4]
 800d704:	811a      	strh	r2, [r3, #8]
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	891a      	ldrh	r2, [r3, #8]
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	79ba      	ldrb	r2, [r7, #6]
 800d712:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	2201      	movs	r2, #1
 800d718:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800d71a:	683b      	ldr	r3, [r7, #0]
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3710      	adds	r7, #16
 800d720:	46bd      	mov	sp, r7
 800d722:	bd80      	pop	{r7, pc}
 800d724:	0801303c 	.word	0x0801303c
 800d728:	080131d4 	.word	0x080131d4
 800d72c:	08013088 	.word	0x08013088

0800d730 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800d730:	b580      	push	{r7, lr}
 800d732:	b086      	sub	sp, #24
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
 800d738:	460b      	mov	r3, r1
 800d73a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d106      	bne.n	800d750 <pbuf_realloc+0x20>
 800d742:	4b4b      	ldr	r3, [pc, #300]	; (800d870 <pbuf_realloc+0x140>)
 800d744:	f240 12f3 	movw	r2, #499	; 0x1f3
 800d748:	494a      	ldr	r1, [pc, #296]	; (800d874 <pbuf_realloc+0x144>)
 800d74a:	484b      	ldr	r0, [pc, #300]	; (800d878 <pbuf_realloc+0x148>)
 800d74c:	f004 f97a 	bl	8011a44 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	7b1b      	ldrb	r3, [r3, #12]
 800d754:	2b03      	cmp	r3, #3
 800d756:	d012      	beq.n	800d77e <pbuf_realloc+0x4e>
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	7b1b      	ldrb	r3, [r3, #12]
 800d75c:	2b01      	cmp	r3, #1
 800d75e:	d00e      	beq.n	800d77e <pbuf_realloc+0x4e>
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	7b1b      	ldrb	r3, [r3, #12]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d00a      	beq.n	800d77e <pbuf_realloc+0x4e>
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	7b1b      	ldrb	r3, [r3, #12]
 800d76c:	2b02      	cmp	r3, #2
 800d76e:	d006      	beq.n	800d77e <pbuf_realloc+0x4e>
 800d770:	4b3f      	ldr	r3, [pc, #252]	; (800d870 <pbuf_realloc+0x140>)
 800d772:	f240 12f7 	movw	r2, #503	; 0x1f7
 800d776:	4941      	ldr	r1, [pc, #260]	; (800d87c <pbuf_realloc+0x14c>)
 800d778:	483f      	ldr	r0, [pc, #252]	; (800d878 <pbuf_realloc+0x148>)
 800d77a:	f004 f963 	bl	8011a44 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	891b      	ldrh	r3, [r3, #8]
 800d782:	887a      	ldrh	r2, [r7, #2]
 800d784:	429a      	cmp	r2, r3
 800d786:	d26f      	bcs.n	800d868 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 800d788:	887b      	ldrh	r3, [r7, #2]
 800d78a:	687a      	ldr	r2, [r7, #4]
 800d78c:	8912      	ldrh	r2, [r2, #8]
 800d78e:	1a9b      	subs	r3, r3, r2
 800d790:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800d792:	887b      	ldrh	r3, [r7, #2]
 800d794:	827b      	strh	r3, [r7, #18]
  q = p;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800d79a:	e025      	b.n	800d7e8 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 800d79c:	697b      	ldr	r3, [r7, #20]
 800d79e:	895b      	ldrh	r3, [r3, #10]
 800d7a0:	8a7a      	ldrh	r2, [r7, #18]
 800d7a2:	1ad3      	subs	r3, r2, r3
 800d7a4:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800d7ac:	4293      	cmp	r3, r2
 800d7ae:	dd06      	ble.n	800d7be <pbuf_realloc+0x8e>
 800d7b0:	4b2f      	ldr	r3, [pc, #188]	; (800d870 <pbuf_realloc+0x140>)
 800d7b2:	f240 220b 	movw	r2, #523	; 0x20b
 800d7b6:	4932      	ldr	r1, [pc, #200]	; (800d880 <pbuf_realloc+0x150>)
 800d7b8:	482f      	ldr	r0, [pc, #188]	; (800d878 <pbuf_realloc+0x148>)
 800d7ba:	f004 f943 	bl	8011a44 <iprintf>
    q->tot_len += (u16_t)grow;
 800d7be:	697b      	ldr	r3, [r7, #20]
 800d7c0:	891a      	ldrh	r2, [r3, #8]
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	b29b      	uxth	r3, r3
 800d7c6:	4413      	add	r3, r2
 800d7c8:	b29a      	uxth	r2, r3
 800d7ca:	697b      	ldr	r3, [r7, #20]
 800d7cc:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800d7ce:	697b      	ldr	r3, [r7, #20]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800d7d4:	697b      	ldr	r3, [r7, #20]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d106      	bne.n	800d7e8 <pbuf_realloc+0xb8>
 800d7da:	4b25      	ldr	r3, [pc, #148]	; (800d870 <pbuf_realloc+0x140>)
 800d7dc:	f240 220f 	movw	r2, #527	; 0x20f
 800d7e0:	4928      	ldr	r1, [pc, #160]	; (800d884 <pbuf_realloc+0x154>)
 800d7e2:	4825      	ldr	r0, [pc, #148]	; (800d878 <pbuf_realloc+0x148>)
 800d7e4:	f004 f92e 	bl	8011a44 <iprintf>
  while (rem_len > q->len) {
 800d7e8:	697b      	ldr	r3, [r7, #20]
 800d7ea:	895b      	ldrh	r3, [r3, #10]
 800d7ec:	8a7a      	ldrh	r2, [r7, #18]
 800d7ee:	429a      	cmp	r2, r3
 800d7f0:	d8d4      	bhi.n	800d79c <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	7b1b      	ldrb	r3, [r3, #12]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d122      	bne.n	800d840 <pbuf_realloc+0x110>
 800d7fa:	697b      	ldr	r3, [r7, #20]
 800d7fc:	895b      	ldrh	r3, [r3, #10]
 800d7fe:	8a7a      	ldrh	r2, [r7, #18]
 800d800:	429a      	cmp	r2, r3
 800d802:	d01d      	beq.n	800d840 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800d804:	697b      	ldr	r3, [r7, #20]
 800d806:	7b5b      	ldrb	r3, [r3, #13]
 800d808:	f003 0302 	and.w	r3, r3, #2
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d117      	bne.n	800d840 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800d810:	697b      	ldr	r3, [r7, #20]
 800d812:	685b      	ldr	r3, [r3, #4]
 800d814:	461a      	mov	r2, r3
 800d816:	697b      	ldr	r3, [r7, #20]
 800d818:	1ad3      	subs	r3, r2, r3
 800d81a:	b29a      	uxth	r2, r3
 800d81c:	8a7b      	ldrh	r3, [r7, #18]
 800d81e:	4413      	add	r3, r2
 800d820:	b29b      	uxth	r3, r3
 800d822:	4619      	mov	r1, r3
 800d824:	6978      	ldr	r0, [r7, #20]
 800d826:	f7ff f977 	bl	800cb18 <mem_trim>
 800d82a:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800d82c:	697b      	ldr	r3, [r7, #20]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d106      	bne.n	800d840 <pbuf_realloc+0x110>
 800d832:	4b0f      	ldr	r3, [pc, #60]	; (800d870 <pbuf_realloc+0x140>)
 800d834:	f240 221d 	movw	r2, #541	; 0x21d
 800d838:	4913      	ldr	r1, [pc, #76]	; (800d888 <pbuf_realloc+0x158>)
 800d83a:	480f      	ldr	r0, [pc, #60]	; (800d878 <pbuf_realloc+0x148>)
 800d83c:	f004 f902 	bl	8011a44 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	8a7a      	ldrh	r2, [r7, #18]
 800d844:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800d846:	697b      	ldr	r3, [r7, #20]
 800d848:	895a      	ldrh	r2, [r3, #10]
 800d84a:	697b      	ldr	r3, [r7, #20]
 800d84c:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800d84e:	697b      	ldr	r3, [r7, #20]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d004      	beq.n	800d860 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800d856:	697b      	ldr	r3, [r7, #20]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	4618      	mov	r0, r3
 800d85c:	f000 f8dc 	bl	800da18 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800d860:	697b      	ldr	r3, [r7, #20]
 800d862:	2200      	movs	r2, #0
 800d864:	601a      	str	r2, [r3, #0]
 800d866:	e000      	b.n	800d86a <pbuf_realloc+0x13a>
    return;
 800d868:	bf00      	nop

}
 800d86a:	3718      	adds	r7, #24
 800d86c:	46bd      	mov	sp, r7
 800d86e:	bd80      	pop	{r7, pc}
 800d870:	0801303c 	.word	0x0801303c
 800d874:	080131f8 	.word	0x080131f8
 800d878:	08013088 	.word	0x08013088
 800d87c:	08013210 	.word	0x08013210
 800d880:	0801322c 	.word	0x0801322c
 800d884:	08013240 	.word	0x08013240
 800d888:	08013258 	.word	0x08013258

0800d88c <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800d88c:	b580      	push	{r7, lr}
 800d88e:	b084      	sub	sp, #16
 800d890:	af00      	add	r7, sp, #0
 800d892:	6078      	str	r0, [r7, #4]
 800d894:	460b      	mov	r3, r1
 800d896:	807b      	strh	r3, [r7, #2]
 800d898:	4613      	mov	r3, r2
 800d89a:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d106      	bne.n	800d8b0 <pbuf_header_impl+0x24>
 800d8a2:	4b46      	ldr	r3, [pc, #280]	; (800d9bc <pbuf_header_impl+0x130>)
 800d8a4:	f240 223f 	movw	r2, #575	; 0x23f
 800d8a8:	4945      	ldr	r1, [pc, #276]	; (800d9c0 <pbuf_header_impl+0x134>)
 800d8aa:	4846      	ldr	r0, [pc, #280]	; (800d9c4 <pbuf_header_impl+0x138>)
 800d8ac:	f004 f8ca 	bl	8011a44 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800d8b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d002      	beq.n	800d8be <pbuf_header_impl+0x32>
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d101      	bne.n	800d8c2 <pbuf_header_impl+0x36>
    return 0;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	e078      	b.n	800d9b4 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 800d8c2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	da10      	bge.n	800d8ec <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 800d8ca:	887b      	ldrh	r3, [r7, #2]
 800d8cc:	425b      	negs	r3, r3
 800d8ce:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	895b      	ldrh	r3, [r3, #10]
 800d8d4:	89fa      	ldrh	r2, [r7, #14]
 800d8d6:	429a      	cmp	r2, r3
 800d8d8:	d90a      	bls.n	800d8f0 <pbuf_header_impl+0x64>
 800d8da:	4b38      	ldr	r3, [pc, #224]	; (800d9bc <pbuf_header_impl+0x130>)
 800d8dc:	f240 2247 	movw	r2, #583	; 0x247
 800d8e0:	4939      	ldr	r1, [pc, #228]	; (800d9c8 <pbuf_header_impl+0x13c>)
 800d8e2:	4838      	ldr	r0, [pc, #224]	; (800d9c4 <pbuf_header_impl+0x138>)
 800d8e4:	f004 f8ae 	bl	8011a44 <iprintf>
 800d8e8:	2301      	movs	r3, #1
 800d8ea:	e063      	b.n	800d9b4 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 800d8ec:	887b      	ldrh	r3, [r7, #2]
 800d8ee:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	7b1b      	ldrb	r3, [r3, #12]
 800d8f4:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	685b      	ldr	r3, [r3, #4]
 800d8fa:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800d8fc:	89bb      	ldrh	r3, [r7, #12]
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d002      	beq.n	800d908 <pbuf_header_impl+0x7c>
 800d902:	89bb      	ldrh	r3, [r7, #12]
 800d904:	2b03      	cmp	r3, #3
 800d906:	d112      	bne.n	800d92e <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	685a      	ldr	r2, [r3, #4]
 800d90c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d910:	425b      	negs	r3, r3
 800d912:	441a      	add	r2, r3
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	685a      	ldr	r2, [r3, #4]
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	3310      	adds	r3, #16
 800d920:	429a      	cmp	r2, r3
 800d922:	d238      	bcs.n	800d996 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	68ba      	ldr	r2, [r7, #8]
 800d928:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 800d92a:	2301      	movs	r3, #1
 800d92c:	e042      	b.n	800d9b4 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800d92e:	89bb      	ldrh	r3, [r7, #12]
 800d930:	2b02      	cmp	r3, #2
 800d932:	d002      	beq.n	800d93a <pbuf_header_impl+0xae>
 800d934:	89bb      	ldrh	r3, [r7, #12]
 800d936:	2b01      	cmp	r3, #1
 800d938:	d124      	bne.n	800d984 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800d93a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	da0d      	bge.n	800d95e <pbuf_header_impl+0xd2>
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	895b      	ldrh	r3, [r3, #10]
 800d946:	89fa      	ldrh	r2, [r7, #14]
 800d948:	429a      	cmp	r2, r3
 800d94a:	d808      	bhi.n	800d95e <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	685a      	ldr	r2, [r3, #4]
 800d950:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d954:	425b      	negs	r3, r3
 800d956:	441a      	add	r2, r3
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	605a      	str	r2, [r3, #4]
 800d95c:	e011      	b.n	800d982 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 800d95e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d962:	2b00      	cmp	r3, #0
 800d964:	dd0b      	ble.n	800d97e <pbuf_header_impl+0xf2>
 800d966:	787b      	ldrb	r3, [r7, #1]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d008      	beq.n	800d97e <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	685a      	ldr	r2, [r3, #4]
 800d970:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d974:	425b      	negs	r3, r3
 800d976:	441a      	add	r2, r3
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	605a      	str	r2, [r3, #4]
 800d97c:	e001      	b.n	800d982 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800d97e:	2301      	movs	r3, #1
 800d980:	e018      	b.n	800d9b4 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800d982:	e008      	b.n	800d996 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 800d984:	4b0d      	ldr	r3, [pc, #52]	; (800d9bc <pbuf_header_impl+0x130>)
 800d986:	f240 2277 	movw	r2, #631	; 0x277
 800d98a:	4910      	ldr	r1, [pc, #64]	; (800d9cc <pbuf_header_impl+0x140>)
 800d98c:	480d      	ldr	r0, [pc, #52]	; (800d9c4 <pbuf_header_impl+0x138>)
 800d98e:	f004 f859 	bl	8011a44 <iprintf>
    return 1;
 800d992:	2301      	movs	r3, #1
 800d994:	e00e      	b.n	800d9b4 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	895a      	ldrh	r2, [r3, #10]
 800d99a:	887b      	ldrh	r3, [r7, #2]
 800d99c:	4413      	add	r3, r2
 800d99e:	b29a      	uxth	r2, r3
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	891a      	ldrh	r2, [r3, #8]
 800d9a8:	887b      	ldrh	r3, [r7, #2]
 800d9aa:	4413      	add	r3, r2
 800d9ac:	b29a      	uxth	r2, r3
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800d9b2:	2300      	movs	r3, #0
}
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	3710      	adds	r7, #16
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	bd80      	pop	{r7, pc}
 800d9bc:	0801303c 	.word	0x0801303c
 800d9c0:	08013274 	.word	0x08013274
 800d9c4:	08013088 	.word	0x08013088
 800d9c8:	08013280 	.word	0x08013280
 800d9cc:	080132a0 	.word	0x080132a0

0800d9d0 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b082      	sub	sp, #8
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
 800d9d8:	460b      	mov	r3, r1
 800d9da:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 800d9dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	4619      	mov	r1, r3
 800d9e4:	6878      	ldr	r0, [r7, #4]
 800d9e6:	f7ff ff51 	bl	800d88c <pbuf_header_impl>
 800d9ea:	4603      	mov	r3, r0
}
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	3708      	adds	r7, #8
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bd80      	pop	{r7, pc}

0800d9f4 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b082      	sub	sp, #8
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	460b      	mov	r3, r1
 800d9fe:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 800da00:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800da04:	2201      	movs	r2, #1
 800da06:	4619      	mov	r1, r3
 800da08:	6878      	ldr	r0, [r7, #4]
 800da0a:	f7ff ff3f 	bl	800d88c <pbuf_header_impl>
 800da0e:	4603      	mov	r3, r0
}
 800da10:	4618      	mov	r0, r3
 800da12:	3708      	adds	r7, #8
 800da14:	46bd      	mov	sp, r7
 800da16:	bd80      	pop	{r7, pc}

0800da18 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b086      	sub	sp, #24
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d10b      	bne.n	800da3e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d106      	bne.n	800da3a <pbuf_free+0x22>
 800da2c:	4b3e      	ldr	r3, [pc, #248]	; (800db28 <pbuf_free+0x110>)
 800da2e:	f240 22d2 	movw	r2, #722	; 0x2d2
 800da32:	493e      	ldr	r1, [pc, #248]	; (800db2c <pbuf_free+0x114>)
 800da34:	483e      	ldr	r0, [pc, #248]	; (800db30 <pbuf_free+0x118>)
 800da36:	f004 f805 	bl	8011a44 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800da3a:	2300      	movs	r3, #0
 800da3c:	e070      	b.n	800db20 <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	7b1b      	ldrb	r3, [r3, #12]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d012      	beq.n	800da6c <pbuf_free+0x54>
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	7b1b      	ldrb	r3, [r3, #12]
 800da4a:	2b01      	cmp	r3, #1
 800da4c:	d00e      	beq.n	800da6c <pbuf_free+0x54>
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	7b1b      	ldrb	r3, [r3, #12]
 800da52:	2b02      	cmp	r3, #2
 800da54:	d00a      	beq.n	800da6c <pbuf_free+0x54>
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	7b1b      	ldrb	r3, [r3, #12]
 800da5a:	2b03      	cmp	r3, #3
 800da5c:	d006      	beq.n	800da6c <pbuf_free+0x54>
 800da5e:	4b32      	ldr	r3, [pc, #200]	; (800db28 <pbuf_free+0x110>)
 800da60:	f240 22de 	movw	r2, #734	; 0x2de
 800da64:	4933      	ldr	r1, [pc, #204]	; (800db34 <pbuf_free+0x11c>)
 800da66:	4832      	ldr	r0, [pc, #200]	; (800db30 <pbuf_free+0x118>)
 800da68:	f003 ffec 	bl	8011a44 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 800da6c:	2300      	movs	r3, #0
 800da6e:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800da70:	e052      	b.n	800db18 <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	89db      	ldrh	r3, [r3, #14]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d106      	bne.n	800da88 <pbuf_free+0x70>
 800da7a:	4b2b      	ldr	r3, [pc, #172]	; (800db28 <pbuf_free+0x110>)
 800da7c:	f240 22eb 	movw	r2, #747	; 0x2eb
 800da80:	492d      	ldr	r1, [pc, #180]	; (800db38 <pbuf_free+0x120>)
 800da82:	482b      	ldr	r0, [pc, #172]	; (800db30 <pbuf_free+0x118>)
 800da84:	f003 ffde 	bl	8011a44 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	89db      	ldrh	r3, [r3, #14]
 800da8c:	3b01      	subs	r3, #1
 800da8e:	b29a      	uxth	r2, r3
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	81da      	strh	r2, [r3, #14]
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	89db      	ldrh	r3, [r3, #14]
 800da98:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800da9a:	8abb      	ldrh	r3, [r7, #20]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d139      	bne.n	800db14 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	7b1b      	ldrb	r3, [r3, #12]
 800daaa:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	7b5b      	ldrb	r3, [r3, #13]
 800dab0:	f003 0302 	and.w	r3, r3, #2
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d011      	beq.n	800dadc <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800dabc:	68bb      	ldr	r3, [r7, #8]
 800dabe:	691b      	ldr	r3, [r3, #16]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d106      	bne.n	800dad2 <pbuf_free+0xba>
 800dac4:	4b18      	ldr	r3, [pc, #96]	; (800db28 <pbuf_free+0x110>)
 800dac6:	f240 22f9 	movw	r2, #761	; 0x2f9
 800daca:	491c      	ldr	r1, [pc, #112]	; (800db3c <pbuf_free+0x124>)
 800dacc:	4818      	ldr	r0, [pc, #96]	; (800db30 <pbuf_free+0x118>)
 800dace:	f003 ffb9 	bl	8011a44 <iprintf>
        pc->custom_free_function(p);
 800dad2:	68bb      	ldr	r3, [r7, #8]
 800dad4:	691b      	ldr	r3, [r3, #16]
 800dad6:	6878      	ldr	r0, [r7, #4]
 800dad8:	4798      	blx	r3
 800dada:	e015      	b.n	800db08 <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 800dadc:	89fb      	ldrh	r3, [r7, #14]
 800dade:	2b03      	cmp	r3, #3
 800dae0:	d104      	bne.n	800daec <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 800dae2:	6879      	ldr	r1, [r7, #4]
 800dae4:	2005      	movs	r0, #5
 800dae6:	f7ff fa9b 	bl	800d020 <memp_free>
 800daea:	e00d      	b.n	800db08 <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800daec:	89fb      	ldrh	r3, [r7, #14]
 800daee:	2b01      	cmp	r3, #1
 800daf0:	d002      	beq.n	800daf8 <pbuf_free+0xe0>
 800daf2:	89fb      	ldrh	r3, [r7, #14]
 800daf4:	2b02      	cmp	r3, #2
 800daf6:	d104      	bne.n	800db02 <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 800daf8:	6879      	ldr	r1, [r7, #4]
 800dafa:	2004      	movs	r0, #4
 800dafc:	f7ff fa90 	bl	800d020 <memp_free>
 800db00:	e002      	b.n	800db08 <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 800db02:	6878      	ldr	r0, [r7, #4]
 800db04:	f7fe ffa6 	bl	800ca54 <mem_free>
        }
      }
      count++;
 800db08:	7dfb      	ldrb	r3, [r7, #23]
 800db0a:	3301      	adds	r3, #1
 800db0c:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800db0e:	693b      	ldr	r3, [r7, #16]
 800db10:	607b      	str	r3, [r7, #4]
 800db12:	e001      	b.n	800db18 <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 800db14:	2300      	movs	r3, #0
 800db16:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d1a9      	bne.n	800da72 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800db1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800db20:	4618      	mov	r0, r3
 800db22:	3718      	adds	r7, #24
 800db24:	46bd      	mov	sp, r7
 800db26:	bd80      	pop	{r7, pc}
 800db28:	0801303c 	.word	0x0801303c
 800db2c:	08013274 	.word	0x08013274
 800db30:	08013088 	.word	0x08013088
 800db34:	080132b0 	.word	0x080132b0
 800db38:	080132c8 	.word	0x080132c8
 800db3c:	080132e0 	.word	0x080132e0

0800db40 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800db40:	b480      	push	{r7}
 800db42:	b085      	sub	sp, #20
 800db44:	af00      	add	r7, sp, #0
 800db46:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800db48:	2300      	movs	r3, #0
 800db4a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800db4c:	e005      	b.n	800db5a <pbuf_clen+0x1a>
    ++len;
 800db4e:	89fb      	ldrh	r3, [r7, #14]
 800db50:	3301      	adds	r3, #1
 800db52:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d1f6      	bne.n	800db4e <pbuf_clen+0xe>
  }
  return len;
 800db60:	89fb      	ldrh	r3, [r7, #14]
}
 800db62:	4618      	mov	r0, r3
 800db64:	3714      	adds	r7, #20
 800db66:	46bd      	mov	sp, r7
 800db68:	bc80      	pop	{r7}
 800db6a:	4770      	bx	lr

0800db6c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800db6c:	b580      	push	{r7, lr}
 800db6e:	b082      	sub	sp, #8
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d010      	beq.n	800db9c <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	89db      	ldrh	r3, [r3, #14]
 800db7e:	3301      	adds	r3, #1
 800db80:	b29a      	uxth	r2, r3
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	89db      	ldrh	r3, [r3, #14]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d106      	bne.n	800db9c <pbuf_ref+0x30>
 800db8e:	4b05      	ldr	r3, [pc, #20]	; (800dba4 <pbuf_ref+0x38>)
 800db90:	f240 3239 	movw	r2, #825	; 0x339
 800db94:	4904      	ldr	r1, [pc, #16]	; (800dba8 <pbuf_ref+0x3c>)
 800db96:	4805      	ldr	r0, [pc, #20]	; (800dbac <pbuf_ref+0x40>)
 800db98:	f003 ff54 	bl	8011a44 <iprintf>
  }
}
 800db9c:	bf00      	nop
 800db9e:	3708      	adds	r7, #8
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}
 800dba4:	0801303c 	.word	0x0801303c
 800dba8:	08013304 	.word	0x08013304
 800dbac:	08013088 	.word	0x08013088

0800dbb0 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	b084      	sub	sp, #16
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	6078      	str	r0, [r7, #4]
 800dbb8:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d002      	beq.n	800dbc6 <pbuf_cat+0x16>
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d107      	bne.n	800dbd6 <pbuf_cat+0x26>
 800dbc6:	4b20      	ldr	r3, [pc, #128]	; (800dc48 <pbuf_cat+0x98>)
 800dbc8:	f240 324d 	movw	r2, #845	; 0x34d
 800dbcc:	491f      	ldr	r1, [pc, #124]	; (800dc4c <pbuf_cat+0x9c>)
 800dbce:	4820      	ldr	r0, [pc, #128]	; (800dc50 <pbuf_cat+0xa0>)
 800dbd0:	f003 ff38 	bl	8011a44 <iprintf>
 800dbd4:	e034      	b.n	800dc40 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	60fb      	str	r3, [r7, #12]
 800dbda:	e00a      	b.n	800dbf2 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	891a      	ldrh	r2, [r3, #8]
 800dbe0:	683b      	ldr	r3, [r7, #0]
 800dbe2:	891b      	ldrh	r3, [r3, #8]
 800dbe4:	4413      	add	r3, r2
 800dbe6:	b29a      	uxth	r2, r3
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	60fb      	str	r3, [r7, #12]
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d1f0      	bne.n	800dbdc <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	891a      	ldrh	r2, [r3, #8]
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	895b      	ldrh	r3, [r3, #10]
 800dc02:	429a      	cmp	r2, r3
 800dc04:	d006      	beq.n	800dc14 <pbuf_cat+0x64>
 800dc06:	4b10      	ldr	r3, [pc, #64]	; (800dc48 <pbuf_cat+0x98>)
 800dc08:	f240 3255 	movw	r2, #853	; 0x355
 800dc0c:	4911      	ldr	r1, [pc, #68]	; (800dc54 <pbuf_cat+0xa4>)
 800dc0e:	4810      	ldr	r0, [pc, #64]	; (800dc50 <pbuf_cat+0xa0>)
 800dc10:	f003 ff18 	bl	8011a44 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d006      	beq.n	800dc2a <pbuf_cat+0x7a>
 800dc1c:	4b0a      	ldr	r3, [pc, #40]	; (800dc48 <pbuf_cat+0x98>)
 800dc1e:	f240 3256 	movw	r2, #854	; 0x356
 800dc22:	490d      	ldr	r1, [pc, #52]	; (800dc58 <pbuf_cat+0xa8>)
 800dc24:	480a      	ldr	r0, [pc, #40]	; (800dc50 <pbuf_cat+0xa0>)
 800dc26:	f003 ff0d 	bl	8011a44 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	891a      	ldrh	r2, [r3, #8]
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	891b      	ldrh	r3, [r3, #8]
 800dc32:	4413      	add	r3, r2
 800dc34:	b29a      	uxth	r2, r3
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	683a      	ldr	r2, [r7, #0]
 800dc3e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800dc40:	3710      	adds	r7, #16
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
 800dc46:	bf00      	nop
 800dc48:	0801303c 	.word	0x0801303c
 800dc4c:	08013318 	.word	0x08013318
 800dc50:	08013088 	.word	0x08013088
 800dc54:	08013350 	.word	0x08013350
 800dc58:	08013380 	.word	0x08013380

0800dc5c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b082      	sub	sp, #8
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
 800dc64:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800dc66:	6839      	ldr	r1, [r7, #0]
 800dc68:	6878      	ldr	r0, [r7, #4]
 800dc6a:	f7ff ffa1 	bl	800dbb0 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800dc6e:	6838      	ldr	r0, [r7, #0]
 800dc70:	f7ff ff7c 	bl	800db6c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800dc74:	bf00      	nop
 800dc76:	3708      	adds	r7, #8
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}

0800dc7c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b084      	sub	sp, #16
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 800dc86:	2300      	movs	r3, #0
 800dc88:	81fb      	strh	r3, [r7, #14]
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d008      	beq.n	800dca6 <pbuf_copy+0x2a>
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d005      	beq.n	800dca6 <pbuf_copy+0x2a>
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	891a      	ldrh	r2, [r3, #8]
 800dc9e:	683b      	ldr	r3, [r7, #0]
 800dca0:	891b      	ldrh	r3, [r3, #8]
 800dca2:	429a      	cmp	r2, r3
 800dca4:	d209      	bcs.n	800dcba <pbuf_copy+0x3e>
 800dca6:	4b54      	ldr	r3, [pc, #336]	; (800ddf8 <pbuf_copy+0x17c>)
 800dca8:	f240 32bd 	movw	r2, #957	; 0x3bd
 800dcac:	4953      	ldr	r1, [pc, #332]	; (800ddfc <pbuf_copy+0x180>)
 800dcae:	4854      	ldr	r0, [pc, #336]	; (800de00 <pbuf_copy+0x184>)
 800dcb0:	f003 fec8 	bl	8011a44 <iprintf>
 800dcb4:	f06f 030f 	mvn.w	r3, #15
 800dcb8:	e099      	b.n	800ddee <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	895b      	ldrh	r3, [r3, #10]
 800dcbe:	461a      	mov	r2, r3
 800dcc0:	89fb      	ldrh	r3, [r7, #14]
 800dcc2:	1ad2      	subs	r2, r2, r3
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	895b      	ldrh	r3, [r3, #10]
 800dcc8:	4619      	mov	r1, r3
 800dcca:	89bb      	ldrh	r3, [r7, #12]
 800dccc:	1acb      	subs	r3, r1, r3
 800dcce:	429a      	cmp	r2, r3
 800dcd0:	db05      	blt.n	800dcde <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	895a      	ldrh	r2, [r3, #10]
 800dcd6:	89bb      	ldrh	r3, [r7, #12]
 800dcd8:	1ad3      	subs	r3, r2, r3
 800dcda:	817b      	strh	r3, [r7, #10]
 800dcdc:	e004      	b.n	800dce8 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	895a      	ldrh	r2, [r3, #10]
 800dce2:	89fb      	ldrh	r3, [r7, #14]
 800dce4:	1ad3      	subs	r3, r2, r3
 800dce6:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	685a      	ldr	r2, [r3, #4]
 800dcec:	89fb      	ldrh	r3, [r7, #14]
 800dcee:	18d0      	adds	r0, r2, r3
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	685a      	ldr	r2, [r3, #4]
 800dcf4:	89bb      	ldrh	r3, [r7, #12]
 800dcf6:	4413      	add	r3, r2
 800dcf8:	897a      	ldrh	r2, [r7, #10]
 800dcfa:	4619      	mov	r1, r3
 800dcfc:	f003 fde9 	bl	80118d2 <memcpy>
    offset_to += len;
 800dd00:	89fa      	ldrh	r2, [r7, #14]
 800dd02:	897b      	ldrh	r3, [r7, #10]
 800dd04:	4413      	add	r3, r2
 800dd06:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 800dd08:	89ba      	ldrh	r2, [r7, #12]
 800dd0a:	897b      	ldrh	r3, [r7, #10]
 800dd0c:	4413      	add	r3, r2
 800dd0e:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	895b      	ldrh	r3, [r3, #10]
 800dd14:	89fa      	ldrh	r2, [r7, #14]
 800dd16:	429a      	cmp	r2, r3
 800dd18:	d906      	bls.n	800dd28 <pbuf_copy+0xac>
 800dd1a:	4b37      	ldr	r3, [pc, #220]	; (800ddf8 <pbuf_copy+0x17c>)
 800dd1c:	f240 32cd 	movw	r2, #973	; 0x3cd
 800dd20:	4938      	ldr	r1, [pc, #224]	; (800de04 <pbuf_copy+0x188>)
 800dd22:	4837      	ldr	r0, [pc, #220]	; (800de00 <pbuf_copy+0x184>)
 800dd24:	f003 fe8e 	bl	8011a44 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800dd28:	683b      	ldr	r3, [r7, #0]
 800dd2a:	895b      	ldrh	r3, [r3, #10]
 800dd2c:	89ba      	ldrh	r2, [r7, #12]
 800dd2e:	429a      	cmp	r2, r3
 800dd30:	d906      	bls.n	800dd40 <pbuf_copy+0xc4>
 800dd32:	4b31      	ldr	r3, [pc, #196]	; (800ddf8 <pbuf_copy+0x17c>)
 800dd34:	f240 32ce 	movw	r2, #974	; 0x3ce
 800dd38:	4933      	ldr	r1, [pc, #204]	; (800de08 <pbuf_copy+0x18c>)
 800dd3a:	4831      	ldr	r0, [pc, #196]	; (800de00 <pbuf_copy+0x184>)
 800dd3c:	f003 fe82 	bl	8011a44 <iprintf>
    if (offset_from >= p_from->len) {
 800dd40:	683b      	ldr	r3, [r7, #0]
 800dd42:	895b      	ldrh	r3, [r3, #10]
 800dd44:	89ba      	ldrh	r2, [r7, #12]
 800dd46:	429a      	cmp	r2, r3
 800dd48:	d304      	bcc.n	800dd54 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	895b      	ldrh	r3, [r3, #10]
 800dd58:	89fa      	ldrh	r2, [r7, #14]
 800dd5a:	429a      	cmp	r2, r3
 800dd5c:	d114      	bne.n	800dd88 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d10c      	bne.n	800dd88 <pbuf_copy+0x10c>
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d009      	beq.n	800dd88 <pbuf_copy+0x10c>
 800dd74:	4b20      	ldr	r3, [pc, #128]	; (800ddf8 <pbuf_copy+0x17c>)
 800dd76:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800dd7a:	4924      	ldr	r1, [pc, #144]	; (800de0c <pbuf_copy+0x190>)
 800dd7c:	4820      	ldr	r0, [pc, #128]	; (800de00 <pbuf_copy+0x184>)
 800dd7e:	f003 fe61 	bl	8011a44 <iprintf>
 800dd82:	f06f 030f 	mvn.w	r3, #15
 800dd86:	e032      	b.n	800ddee <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800dd88:	683b      	ldr	r3, [r7, #0]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d013      	beq.n	800ddb6 <pbuf_copy+0x13a>
 800dd8e:	683b      	ldr	r3, [r7, #0]
 800dd90:	895a      	ldrh	r2, [r3, #10]
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	891b      	ldrh	r3, [r3, #8]
 800dd96:	429a      	cmp	r2, r3
 800dd98:	d10d      	bne.n	800ddb6 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d009      	beq.n	800ddb6 <pbuf_copy+0x13a>
 800dda2:	4b15      	ldr	r3, [pc, #84]	; (800ddf8 <pbuf_copy+0x17c>)
 800dda4:	f240 32de 	movw	r2, #990	; 0x3de
 800dda8:	4919      	ldr	r1, [pc, #100]	; (800de10 <pbuf_copy+0x194>)
 800ddaa:	4815      	ldr	r0, [pc, #84]	; (800de00 <pbuf_copy+0x184>)
 800ddac:	f003 fe4a 	bl	8011a44 <iprintf>
 800ddb0:	f06f 0305 	mvn.w	r3, #5
 800ddb4:	e01b      	b.n	800ddee <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d013      	beq.n	800dde4 <pbuf_copy+0x168>
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	895a      	ldrh	r2, [r3, #10]
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	891b      	ldrh	r3, [r3, #8]
 800ddc4:	429a      	cmp	r2, r3
 800ddc6:	d10d      	bne.n	800dde4 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d009      	beq.n	800dde4 <pbuf_copy+0x168>
 800ddd0:	4b09      	ldr	r3, [pc, #36]	; (800ddf8 <pbuf_copy+0x17c>)
 800ddd2:	f240 32e3 	movw	r2, #995	; 0x3e3
 800ddd6:	490e      	ldr	r1, [pc, #56]	; (800de10 <pbuf_copy+0x194>)
 800ddd8:	4809      	ldr	r0, [pc, #36]	; (800de00 <pbuf_copy+0x184>)
 800ddda:	f003 fe33 	bl	8011a44 <iprintf>
 800ddde:	f06f 0305 	mvn.w	r3, #5
 800dde2:	e004      	b.n	800ddee <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	f47f af67 	bne.w	800dcba <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800ddec:	2300      	movs	r3, #0
}
 800ddee:	4618      	mov	r0, r3
 800ddf0:	3710      	adds	r7, #16
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}
 800ddf6:	bf00      	nop
 800ddf8:	0801303c 	.word	0x0801303c
 800ddfc:	080133cc 	.word	0x080133cc
 800de00:	08013088 	.word	0x08013088
 800de04:	080133fc 	.word	0x080133fc
 800de08:	08013414 	.word	0x08013414
 800de0c:	08013430 	.word	0x08013430
 800de10:	08013440 	.word	0x08013440

0800de14 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 800de14:	b580      	push	{r7, lr}
 800de16:	b084      	sub	sp, #16
 800de18:	af00      	add	r7, sp, #0
 800de1a:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	685b      	ldr	r3, [r3, #4]
 800de24:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	687a      	ldr	r2, [r7, #4]
 800de2c:	4903      	ldr	r1, [pc, #12]	; (800de3c <cyclic_timer+0x28>)
 800de2e:	4618      	mov	r0, r3
 800de30:	f000 f82e 	bl	800de90 <sys_timeout>
}
 800de34:	bf00      	nop
 800de36:	3710      	adds	r7, #16
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}
 800de3c:	0800de15 	.word	0x0800de15

0800de40 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b082      	sub	sp, #8
 800de44:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800de46:	2300      	movs	r3, #0
 800de48:	607b      	str	r3, [r7, #4]
 800de4a:	e00e      	b.n	800de6a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800de4c:	4a0d      	ldr	r2, [pc, #52]	; (800de84 <sys_timeouts_init+0x44>)
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	00db      	lsls	r3, r3, #3
 800de58:	4a0a      	ldr	r2, [pc, #40]	; (800de84 <sys_timeouts_init+0x44>)
 800de5a:	4413      	add	r3, r2
 800de5c:	461a      	mov	r2, r3
 800de5e:	490a      	ldr	r1, [pc, #40]	; (800de88 <sys_timeouts_init+0x48>)
 800de60:	f000 f816 	bl	800de90 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	3301      	adds	r3, #1
 800de68:	607b      	str	r3, [r7, #4]
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2b01      	cmp	r3, #1
 800de6e:	d9ed      	bls.n	800de4c <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 800de70:	f7fc ff86 	bl	800ad80 <sys_now>
 800de74:	4602      	mov	r2, r0
 800de76:	4b05      	ldr	r3, [pc, #20]	; (800de8c <sys_timeouts_init+0x4c>)
 800de78:	601a      	str	r2, [r3, #0]
}
 800de7a:	bf00      	nop
 800de7c:	3708      	adds	r7, #8
 800de7e:	46bd      	mov	sp, r7
 800de80:	bd80      	pop	{r7, pc}
 800de82:	bf00      	nop
 800de84:	08013dfc 	.word	0x08013dfc
 800de88:	0800de15 	.word	0x0800de15
 800de8c:	20000440 	.word	0x20000440

0800de90 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b088      	sub	sp, #32
 800de94:	af00      	add	r7, sp, #0
 800de96:	60f8      	str	r0, [r7, #12]
 800de98:	60b9      	str	r1, [r7, #8]
 800de9a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800de9c:	2003      	movs	r0, #3
 800de9e:	f7ff f873 	bl	800cf88 <memp_malloc>
 800dea2:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 800dea4:	697b      	ldr	r3, [r7, #20]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d10a      	bne.n	800dec0 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800deaa:	697b      	ldr	r3, [r7, #20]
 800deac:	2b00      	cmp	r3, #0
 800deae:	f040 8084 	bne.w	800dfba <sys_timeout+0x12a>
 800deb2:	4b44      	ldr	r3, [pc, #272]	; (800dfc4 <sys_timeout+0x134>)
 800deb4:	22d4      	movs	r2, #212	; 0xd4
 800deb6:	4944      	ldr	r1, [pc, #272]	; (800dfc8 <sys_timeout+0x138>)
 800deb8:	4844      	ldr	r0, [pc, #272]	; (800dfcc <sys_timeout+0x13c>)
 800deba:	f003 fdc3 	bl	8011a44 <iprintf>
    return;
 800debe:	e07c      	b.n	800dfba <sys_timeout+0x12a>
  }

  now = sys_now();
 800dec0:	f7fc ff5e 	bl	800ad80 <sys_now>
 800dec4:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 800dec6:	4b42      	ldr	r3, [pc, #264]	; (800dfd0 <sys_timeout+0x140>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d105      	bne.n	800deda <sys_timeout+0x4a>
    diff = 0;
 800dece:	2300      	movs	r3, #0
 800ded0:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 800ded2:	4a40      	ldr	r2, [pc, #256]	; (800dfd4 <sys_timeout+0x144>)
 800ded4:	693b      	ldr	r3, [r7, #16]
 800ded6:	6013      	str	r3, [r2, #0]
 800ded8:	e004      	b.n	800dee4 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 800deda:	4b3e      	ldr	r3, [pc, #248]	; (800dfd4 <sys_timeout+0x144>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	693a      	ldr	r2, [r7, #16]
 800dee0:	1ad3      	subs	r3, r2, r3
 800dee2:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 800dee4:	697b      	ldr	r3, [r7, #20]
 800dee6:	2200      	movs	r2, #0
 800dee8:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800deea:	697b      	ldr	r3, [r7, #20]
 800deec:	68ba      	ldr	r2, [r7, #8]
 800deee:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800def0:	697b      	ldr	r3, [r7, #20]
 800def2:	687a      	ldr	r2, [r7, #4]
 800def4:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 800def6:	68fa      	ldr	r2, [r7, #12]
 800def8:	69bb      	ldr	r3, [r7, #24]
 800defa:	441a      	add	r2, r3
 800defc:	697b      	ldr	r3, [r7, #20]
 800defe:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800df00:	4b33      	ldr	r3, [pc, #204]	; (800dfd0 <sys_timeout+0x140>)
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d103      	bne.n	800df10 <sys_timeout+0x80>
    next_timeout = timeout;
 800df08:	4a31      	ldr	r2, [pc, #196]	; (800dfd0 <sys_timeout+0x140>)
 800df0a:	697b      	ldr	r3, [r7, #20]
 800df0c:	6013      	str	r3, [r2, #0]
    return;
 800df0e:	e055      	b.n	800dfbc <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 800df10:	4b2f      	ldr	r3, [pc, #188]	; (800dfd0 <sys_timeout+0x140>)
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	685b      	ldr	r3, [r3, #4]
 800df16:	68fa      	ldr	r2, [r7, #12]
 800df18:	429a      	cmp	r2, r3
 800df1a:	d20f      	bcs.n	800df3c <sys_timeout+0xac>
    next_timeout->time -= msecs;
 800df1c:	4b2c      	ldr	r3, [pc, #176]	; (800dfd0 <sys_timeout+0x140>)
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	6859      	ldr	r1, [r3, #4]
 800df22:	4b2b      	ldr	r3, [pc, #172]	; (800dfd0 <sys_timeout+0x140>)
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	68fa      	ldr	r2, [r7, #12]
 800df28:	1a8a      	subs	r2, r1, r2
 800df2a:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 800df2c:	4b28      	ldr	r3, [pc, #160]	; (800dfd0 <sys_timeout+0x140>)
 800df2e:	681a      	ldr	r2, [r3, #0]
 800df30:	697b      	ldr	r3, [r7, #20]
 800df32:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800df34:	4a26      	ldr	r2, [pc, #152]	; (800dfd0 <sys_timeout+0x140>)
 800df36:	697b      	ldr	r3, [r7, #20]
 800df38:	6013      	str	r3, [r2, #0]
 800df3a:	e03f      	b.n	800dfbc <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800df3c:	4b24      	ldr	r3, [pc, #144]	; (800dfd0 <sys_timeout+0x140>)
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	61fb      	str	r3, [r7, #28]
 800df42:	e036      	b.n	800dfb2 <sys_timeout+0x122>
      timeout->time -= t->time;
 800df44:	697b      	ldr	r3, [r7, #20]
 800df46:	685a      	ldr	r2, [r3, #4]
 800df48:	69fb      	ldr	r3, [r7, #28]
 800df4a:	685b      	ldr	r3, [r3, #4]
 800df4c:	1ad2      	subs	r2, r2, r3
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800df52:	69fb      	ldr	r3, [r7, #28]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d006      	beq.n	800df68 <sys_timeout+0xd8>
 800df5a:	69fb      	ldr	r3, [r7, #28]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	685a      	ldr	r2, [r3, #4]
 800df60:	697b      	ldr	r3, [r7, #20]
 800df62:	685b      	ldr	r3, [r3, #4]
 800df64:	429a      	cmp	r2, r3
 800df66:	d921      	bls.n	800dfac <sys_timeout+0x11c>
        if (t->next != NULL) {
 800df68:	69fb      	ldr	r3, [r7, #28]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d009      	beq.n	800df84 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 800df70:	69fb      	ldr	r3, [r7, #28]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	6859      	ldr	r1, [r3, #4]
 800df76:	697b      	ldr	r3, [r7, #20]
 800df78:	685a      	ldr	r2, [r3, #4]
 800df7a:	69fb      	ldr	r3, [r7, #28]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	1a8a      	subs	r2, r1, r2
 800df80:	605a      	str	r2, [r3, #4]
 800df82:	e00b      	b.n	800df9c <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 800df84:	697b      	ldr	r3, [r7, #20]
 800df86:	685b      	ldr	r3, [r3, #4]
 800df88:	68fa      	ldr	r2, [r7, #12]
 800df8a:	429a      	cmp	r2, r3
 800df8c:	d206      	bcs.n	800df9c <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 800df8e:	4b10      	ldr	r3, [pc, #64]	; (800dfd0 <sys_timeout+0x140>)
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	685a      	ldr	r2, [r3, #4]
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	441a      	add	r2, r3
 800df98:	697b      	ldr	r3, [r7, #20]
 800df9a:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 800df9c:	69fb      	ldr	r3, [r7, #28]
 800df9e:	681a      	ldr	r2, [r3, #0]
 800dfa0:	697b      	ldr	r3, [r7, #20]
 800dfa2:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800dfa4:	69fb      	ldr	r3, [r7, #28]
 800dfa6:	697a      	ldr	r2, [r7, #20]
 800dfa8:	601a      	str	r2, [r3, #0]
        break;
 800dfaa:	e007      	b.n	800dfbc <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 800dfac:	69fb      	ldr	r3, [r7, #28]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	61fb      	str	r3, [r7, #28]
 800dfb2:	69fb      	ldr	r3, [r7, #28]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d1c5      	bne.n	800df44 <sys_timeout+0xb4>
 800dfb8:	e000      	b.n	800dfbc <sys_timeout+0x12c>
    return;
 800dfba:	bf00      	nop
      }
    }
  }
}
 800dfbc:	3720      	adds	r7, #32
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}
 800dfc2:	bf00      	nop
 800dfc4:	08013548 	.word	0x08013548
 800dfc8:	0801357c 	.word	0x0801357c
 800dfcc:	080135bc 	.word	0x080135bc
 800dfd0:	2000043c 	.word	0x2000043c
 800dfd4:	20000440 	.word	0x20000440

0800dfd8 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b086      	sub	sp, #24
 800dfdc:	af00      	add	r7, sp, #0
  if (next_timeout) {
 800dfde:	4b21      	ldr	r3, [pc, #132]	; (800e064 <sys_check_timeouts+0x8c>)
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d039      	beq.n	800e05a <sys_check_timeouts+0x82>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 800dfe6:	f7fc fecb 	bl	800ad80 <sys_now>
 800dfea:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 800dfec:	4b1e      	ldr	r3, [pc, #120]	; (800e068 <sys_check_timeouts+0x90>)
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	68fa      	ldr	r2, [r7, #12]
 800dff2:	1ad3      	subs	r3, r2, r3
 800dff4:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 800dff6:	2300      	movs	r3, #0
 800dff8:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 800dffa:	4b1a      	ldr	r3, [pc, #104]	; (800e064 <sys_check_timeouts+0x8c>)
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 800e000:	68bb      	ldr	r3, [r7, #8]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d026      	beq.n	800e054 <sys_check_timeouts+0x7c>
 800e006:	68bb      	ldr	r3, [r7, #8]
 800e008:	685b      	ldr	r3, [r3, #4]
 800e00a:	697a      	ldr	r2, [r7, #20]
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d321      	bcc.n	800e054 <sys_check_timeouts+0x7c>
        /* timeout has expired */
        had_one = 1;
 800e010:	2301      	movs	r3, #1
 800e012:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 800e014:	68bb      	ldr	r3, [r7, #8]
 800e016:	685a      	ldr	r2, [r3, #4]
 800e018:	4b13      	ldr	r3, [pc, #76]	; (800e068 <sys_check_timeouts+0x90>)
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	4413      	add	r3, r2
 800e01e:	4a12      	ldr	r2, [pc, #72]	; (800e068 <sys_check_timeouts+0x90>)
 800e020:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 800e022:	68bb      	ldr	r3, [r7, #8]
 800e024:	685b      	ldr	r3, [r3, #4]
 800e026:	697a      	ldr	r2, [r7, #20]
 800e028:	1ad3      	subs	r3, r2, r3
 800e02a:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 800e02c:	68bb      	ldr	r3, [r7, #8]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	4a0c      	ldr	r2, [pc, #48]	; (800e064 <sys_check_timeouts+0x8c>)
 800e032:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 800e034:	68bb      	ldr	r3, [r7, #8]
 800e036:	689b      	ldr	r3, [r3, #8]
 800e038:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 800e03a:	68bb      	ldr	r3, [r7, #8]
 800e03c:	68db      	ldr	r3, [r3, #12]
 800e03e:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800e040:	68b9      	ldr	r1, [r7, #8]
 800e042:	2003      	movs	r0, #3
 800e044:	f7fe ffec 	bl	800d020 <memp_free>
        if (handler != NULL) {
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d002      	beq.n	800e054 <sys_check_timeouts+0x7c>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
#endif /* !NO_SYS */
          handler(arg);
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	6838      	ldr	r0, [r7, #0]
 800e052:	4798      	blx	r3
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 800e054:	7cfb      	ldrb	r3, [r7, #19]
 800e056:	2b00      	cmp	r3, #0
 800e058:	d1cd      	bne.n	800dff6 <sys_check_timeouts+0x1e>
  }
}
 800e05a:	bf00      	nop
 800e05c:	3718      	adds	r7, #24
 800e05e:	46bd      	mov	sp, r7
 800e060:	bd80      	pop	{r7, pc}
 800e062:	bf00      	nop
 800e064:	2000043c 	.word	0x2000043c
 800e068:	20000440 	.word	0x20000440

0800e06c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800e06c:	b480      	push	{r7}
 800e06e:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 800e070:	bf00      	nop
 800e072:	46bd      	mov	sp, r7
 800e074:	bc80      	pop	{r7}
 800e076:	4770      	bx	lr

0800e078 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800e078:	b480      	push	{r7}
 800e07a:	b083      	sub	sp, #12
 800e07c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800e07e:	2300      	movs	r3, #0
 800e080:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800e082:	4b17      	ldr	r3, [pc, #92]	; (800e0e0 <udp_new_port+0x68>)
 800e084:	881b      	ldrh	r3, [r3, #0]
 800e086:	1c5a      	adds	r2, r3, #1
 800e088:	b291      	uxth	r1, r2
 800e08a:	4a15      	ldr	r2, [pc, #84]	; (800e0e0 <udp_new_port+0x68>)
 800e08c:	8011      	strh	r1, [r2, #0]
 800e08e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e092:	4293      	cmp	r3, r2
 800e094:	d103      	bne.n	800e09e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800e096:	4b12      	ldr	r3, [pc, #72]	; (800e0e0 <udp_new_port+0x68>)
 800e098:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800e09c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e09e:	4b11      	ldr	r3, [pc, #68]	; (800e0e4 <udp_new_port+0x6c>)
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	603b      	str	r3, [r7, #0]
 800e0a4:	e011      	b.n	800e0ca <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800e0a6:	683b      	ldr	r3, [r7, #0]
 800e0a8:	8a5a      	ldrh	r2, [r3, #18]
 800e0aa:	4b0d      	ldr	r3, [pc, #52]	; (800e0e0 <udp_new_port+0x68>)
 800e0ac:	881b      	ldrh	r3, [r3, #0]
 800e0ae:	429a      	cmp	r2, r3
 800e0b0:	d108      	bne.n	800e0c4 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800e0b2:	88fb      	ldrh	r3, [r7, #6]
 800e0b4:	3301      	adds	r3, #1
 800e0b6:	80fb      	strh	r3, [r7, #6]
 800e0b8:	88fb      	ldrh	r3, [r7, #6]
 800e0ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e0be:	d3e0      	bcc.n	800e082 <udp_new_port+0xa>
        return 0;
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	e007      	b.n	800e0d4 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	68db      	ldr	r3, [r3, #12]
 800e0c8:	603b      	str	r3, [r7, #0]
 800e0ca:	683b      	ldr	r3, [r7, #0]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d1ea      	bne.n	800e0a6 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800e0d0:	4b03      	ldr	r3, [pc, #12]	; (800e0e0 <udp_new_port+0x68>)
 800e0d2:	881b      	ldrh	r3, [r3, #0]
}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	370c      	adds	r7, #12
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	bc80      	pop	{r7}
 800e0dc:	4770      	bx	lr
 800e0de:	bf00      	nop
 800e0e0:	20000120 	.word	0x20000120
 800e0e4:	20006ffc 	.word	0x20006ffc

0800e0e8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800e0e8:	b480      	push	{r7}
 800e0ea:	b085      	sub	sp, #20
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	60f8      	str	r0, [r7, #12]
 800e0f0:	60b9      	str	r1, [r7, #8]
 800e0f2:	4613      	mov	r3, r2
 800e0f4:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800e0f6:	79fb      	ldrb	r3, [r7, #7]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d018      	beq.n	800e12e <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d013      	beq.n	800e12a <udp_input_local_match+0x42>
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	2b00      	cmp	r3, #0
 800e108:	d00f      	beq.n	800e12a <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800e10a:	4b13      	ldr	r3, [pc, #76]	; (800e158 <udp_input_local_match+0x70>)
 800e10c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e10e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e112:	d00a      	beq.n	800e12a <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	681a      	ldr	r2, [r3, #0]
 800e118:	4b0f      	ldr	r3, [pc, #60]	; (800e158 <udp_input_local_match+0x70>)
 800e11a:	695b      	ldr	r3, [r3, #20]
 800e11c:	405a      	eors	r2, r3
 800e11e:	68bb      	ldr	r3, [r7, #8]
 800e120:	3308      	adds	r3, #8
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800e126:	2b00      	cmp	r3, #0
 800e128:	d110      	bne.n	800e14c <udp_input_local_match+0x64>
          return 1;
 800e12a:	2301      	movs	r3, #1
 800e12c:	e00f      	b.n	800e14e <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d009      	beq.n	800e148 <udp_input_local_match+0x60>
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d005      	beq.n	800e148 <udp_input_local_match+0x60>
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	681a      	ldr	r2, [r3, #0]
 800e140:	4b05      	ldr	r3, [pc, #20]	; (800e158 <udp_input_local_match+0x70>)
 800e142:	695b      	ldr	r3, [r3, #20]
 800e144:	429a      	cmp	r2, r3
 800e146:	d101      	bne.n	800e14c <udp_input_local_match+0x64>
      return 1;
 800e148:	2301      	movs	r3, #1
 800e14a:	e000      	b.n	800e14e <udp_input_local_match+0x66>
    }
  }

  return 0;
 800e14c:	2300      	movs	r3, #0
}
 800e14e:	4618      	mov	r0, r3
 800e150:	3714      	adds	r7, #20
 800e152:	46bd      	mov	sp, r7
 800e154:	bc80      	pop	{r7}
 800e156:	4770      	bx	lr
 800e158:	20003fc8 	.word	0x20003fc8

0800e15c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800e15c:	b590      	push	{r4, r7, lr}
 800e15e:	b08d      	sub	sp, #52	; 0x34
 800e160:	af02      	add	r7, sp, #8
 800e162:	6078      	str	r0, [r7, #4]
 800e164:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800e166:	2300      	movs	r3, #0
 800e168:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	895b      	ldrh	r3, [r3, #10]
 800e16e:	2b07      	cmp	r3, #7
 800e170:	d803      	bhi.n	800e17a <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800e172:	6878      	ldr	r0, [r7, #4]
 800e174:	f7ff fc50 	bl	800da18 <pbuf_free>
    goto end;
 800e178:	e0c6      	b.n	800e308 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	685b      	ldr	r3, [r3, #4]
 800e17e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800e180:	4b63      	ldr	r3, [pc, #396]	; (800e310 <udp_input+0x1b4>)
 800e182:	695a      	ldr	r2, [r3, #20]
 800e184:	4b62      	ldr	r3, [pc, #392]	; (800e310 <udp_input+0x1b4>)
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	4619      	mov	r1, r3
 800e18a:	4610      	mov	r0, r2
 800e18c:	f001 fe2e 	bl	800fdec <ip4_addr_isbroadcast_u32>
 800e190:	4603      	mov	r3, r0
 800e192:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800e194:	697b      	ldr	r3, [r7, #20]
 800e196:	881b      	ldrh	r3, [r3, #0]
 800e198:	b29b      	uxth	r3, r3
 800e19a:	4618      	mov	r0, r3
 800e19c:	f7fe fb66 	bl	800c86c <lwip_htons>
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800e1a4:	697b      	ldr	r3, [r7, #20]
 800e1a6:	885b      	ldrh	r3, [r3, #2]
 800e1a8:	b29b      	uxth	r3, r3
 800e1aa:	4618      	mov	r0, r3
 800e1ac:	f7fe fb5e 	bl	800c86c <lwip_htons>
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800e1bc:	2300      	movs	r3, #0
 800e1be:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e1c0:	4b54      	ldr	r3, [pc, #336]	; (800e314 <udp_input+0x1b8>)
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	627b      	str	r3, [r7, #36]	; 0x24
 800e1c6:	e03b      	b.n	800e240 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800e1c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ca:	8a5b      	ldrh	r3, [r3, #18]
 800e1cc:	89fa      	ldrh	r2, [r7, #14]
 800e1ce:	429a      	cmp	r2, r3
 800e1d0:	d131      	bne.n	800e236 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800e1d2:	7cfb      	ldrb	r3, [r7, #19]
 800e1d4:	461a      	mov	r2, r3
 800e1d6:	6839      	ldr	r1, [r7, #0]
 800e1d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e1da:	f7ff ff85 	bl	800e0e8 <udp_input_local_match>
 800e1de:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d028      	beq.n	800e236 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 800e1e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1e6:	7c1b      	ldrb	r3, [r3, #16]
 800e1e8:	f003 0304 	and.w	r3, r3, #4
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d104      	bne.n	800e1fa <udp_input+0x9e>
 800e1f0:	69fb      	ldr	r3, [r7, #28]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d101      	bne.n	800e1fa <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 800e1f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1f8:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800e1fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1fc:	8a9b      	ldrh	r3, [r3, #20]
 800e1fe:	8a3a      	ldrh	r2, [r7, #16]
 800e200:	429a      	cmp	r2, r3
 800e202:	d118      	bne.n	800e236 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800e204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e206:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d005      	beq.n	800e218 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800e20c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e20e:	685a      	ldr	r2, [r3, #4]
 800e210:	4b3f      	ldr	r3, [pc, #252]	; (800e310 <udp_input+0x1b4>)
 800e212:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800e214:	429a      	cmp	r2, r3
 800e216:	d10e      	bne.n	800e236 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800e218:	6a3b      	ldr	r3, [r7, #32]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d014      	beq.n	800e248 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800e21e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e220:	68da      	ldr	r2, [r3, #12]
 800e222:	6a3b      	ldr	r3, [r7, #32]
 800e224:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800e226:	4b3b      	ldr	r3, [pc, #236]	; (800e314 <udp_input+0x1b8>)
 800e228:	681a      	ldr	r2, [r3, #0]
 800e22a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e22c:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800e22e:	4a39      	ldr	r2, [pc, #228]	; (800e314 <udp_input+0x1b8>)
 800e230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e232:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800e234:	e008      	b.n	800e248 <udp_input+0xec>
      }
    }

    prev = pcb;
 800e236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e238:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e23a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e23c:	68db      	ldr	r3, [r3, #12]
 800e23e:	627b      	str	r3, [r7, #36]	; 0x24
 800e240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e242:	2b00      	cmp	r3, #0
 800e244:	d1c0      	bne.n	800e1c8 <udp_input+0x6c>
 800e246:	e000      	b.n	800e24a <udp_input+0xee>
        break;
 800e248:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800e24a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d101      	bne.n	800e254 <udp_input+0xf8>
    pcb = uncon_pcb;
 800e250:	69fb      	ldr	r3, [r7, #28]
 800e252:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800e254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e256:	2b00      	cmp	r3, #0
 800e258:	d002      	beq.n	800e260 <udp_input+0x104>
    for_us = 1;
 800e25a:	2301      	movs	r3, #1
 800e25c:	76fb      	strb	r3, [r7, #27]
 800e25e:	e00a      	b.n	800e276 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	3304      	adds	r3, #4
 800e264:	681a      	ldr	r2, [r3, #0]
 800e266:	4b2a      	ldr	r3, [pc, #168]	; (800e310 <udp_input+0x1b4>)
 800e268:	695b      	ldr	r3, [r3, #20]
 800e26a:	429a      	cmp	r2, r3
 800e26c:	bf0c      	ite	eq
 800e26e:	2301      	moveq	r3, #1
 800e270:	2300      	movne	r3, #0
 800e272:	b2db      	uxtb	r3, r3
 800e274:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800e276:	7efb      	ldrb	r3, [r7, #27]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d042      	beq.n	800e302 <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 800e27c:	f06f 0107 	mvn.w	r1, #7
 800e280:	6878      	ldr	r0, [r7, #4]
 800e282:	f7ff fba5 	bl	800d9d0 <pbuf_header>
 800e286:	4603      	mov	r3, r0
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d00a      	beq.n	800e2a2 <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 800e28c:	4b22      	ldr	r3, [pc, #136]	; (800e318 <udp_input+0x1bc>)
 800e28e:	f240 1255 	movw	r2, #341	; 0x155
 800e292:	4922      	ldr	r1, [pc, #136]	; (800e31c <udp_input+0x1c0>)
 800e294:	4822      	ldr	r0, [pc, #136]	; (800e320 <udp_input+0x1c4>)
 800e296:	f003 fbd5 	bl	8011a44 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800e29a:	6878      	ldr	r0, [r7, #4]
 800e29c:	f7ff fbbc 	bl	800da18 <pbuf_free>
      goto end;
 800e2a0:	e032      	b.n	800e308 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 800e2a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d012      	beq.n	800e2ce <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800e2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2aa:	699b      	ldr	r3, [r3, #24]
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d00a      	beq.n	800e2c6 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800e2b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2b2:	699c      	ldr	r4, [r3, #24]
 800e2b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2b6:	69d8      	ldr	r0, [r3, #28]
 800e2b8:	8a3b      	ldrh	r3, [r7, #16]
 800e2ba:	9300      	str	r3, [sp, #0]
 800e2bc:	4b19      	ldr	r3, [pc, #100]	; (800e324 <udp_input+0x1c8>)
 800e2be:	687a      	ldr	r2, [r7, #4]
 800e2c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e2c2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800e2c4:	e021      	b.n	800e30a <udp_input+0x1ae>
        pbuf_free(p);
 800e2c6:	6878      	ldr	r0, [r7, #4]
 800e2c8:	f7ff fba6 	bl	800da18 <pbuf_free>
        goto end;
 800e2cc:	e01c      	b.n	800e308 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800e2ce:	7cfb      	ldrb	r3, [r7, #19]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d112      	bne.n	800e2fa <udp_input+0x19e>
 800e2d4:	4b0e      	ldr	r3, [pc, #56]	; (800e310 <udp_input+0x1b4>)
 800e2d6:	695b      	ldr	r3, [r3, #20]
 800e2d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e2dc:	2be0      	cmp	r3, #224	; 0xe0
 800e2de:	d00c      	beq.n	800e2fa <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800e2e0:	4b0b      	ldr	r3, [pc, #44]	; (800e310 <udp_input+0x1b4>)
 800e2e2:	899b      	ldrh	r3, [r3, #12]
 800e2e4:	3308      	adds	r3, #8
 800e2e6:	b29b      	uxth	r3, r3
 800e2e8:	b21b      	sxth	r3, r3
 800e2ea:	4619      	mov	r1, r3
 800e2ec:	6878      	ldr	r0, [r7, #4]
 800e2ee:	f7ff fb81 	bl	800d9f4 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800e2f2:	2103      	movs	r1, #3
 800e2f4:	6878      	ldr	r0, [r7, #4]
 800e2f6:	f001 fa7f 	bl	800f7f8 <icmp_dest_unreach>
      pbuf_free(p);
 800e2fa:	6878      	ldr	r0, [r7, #4]
 800e2fc:	f7ff fb8c 	bl	800da18 <pbuf_free>
  return;
 800e300:	e003      	b.n	800e30a <udp_input+0x1ae>
    pbuf_free(p);
 800e302:	6878      	ldr	r0, [r7, #4]
 800e304:	f7ff fb88 	bl	800da18 <pbuf_free>
  return;
 800e308:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800e30a:	372c      	adds	r7, #44	; 0x2c
 800e30c:	46bd      	mov	sp, r7
 800e30e:	bd90      	pop	{r4, r7, pc}
 800e310:	20003fc8 	.word	0x20003fc8
 800e314:	20006ffc 	.word	0x20006ffc
 800e318:	080135e4 	.word	0x080135e4
 800e31c:	08013614 	.word	0x08013614
 800e320:	08013628 	.word	0x08013628
 800e324:	20003fd8 	.word	0x20003fd8

0800e328 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b082      	sub	sp, #8
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
 800e330:	6039      	str	r1, [r7, #0]
  if ((pcb == NULL) || IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d102      	bne.n	800e33e <udp_send+0x16>
    return ERR_VAL;
 800e338:	f06f 0305 	mvn.w	r3, #5
 800e33c:	e008      	b.n	800e350 <udp_send+0x28>
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	1d1a      	adds	r2, r3, #4
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	8a9b      	ldrh	r3, [r3, #20]
 800e346:	6839      	ldr	r1, [r7, #0]
 800e348:	6878      	ldr	r0, [r7, #4]
 800e34a:	f000 f805 	bl	800e358 <udp_sendto>
 800e34e:	4603      	mov	r3, r0
}
 800e350:	4618      	mov	r0, r3
 800e352:	3708      	adds	r7, #8
 800e354:	46bd      	mov	sp, r7
 800e356:	bd80      	pop	{r7, pc}

0800e358 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port)
{
 800e358:	b580      	push	{r7, lr}
 800e35a:	b088      	sub	sp, #32
 800e35c:	af02      	add	r7, sp, #8
 800e35e:	60f8      	str	r0, [r7, #12]
 800e360:	60b9      	str	r1, [r7, #8]
 800e362:	607a      	str	r2, [r7, #4]
 800e364:	807b      	strh	r3, [r7, #2]
udp_sendto_chksum(struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;
  const ip_addr_t *dst_ip_route = dst_ip;
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	617b      	str	r3, [r7, #20]

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d002      	beq.n	800e376 <udp_sendto+0x1e>
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d102      	bne.n	800e37c <udp_sendto+0x24>
    return ERR_VAL;
 800e376:	f06f 0305 	mvn.w	r3, #5
 800e37a:	e013      	b.n	800e3a4 <udp_sendto+0x4c>
  /* find the outgoing network interface for this packet */
  if(IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    /* Don't call ip_route() with IP_ANY_TYPE */
    netif = ip_route(IP46_ADDR_ANY(IP_GET_TYPE(dst_ip_route)), dst_ip_route);
  } else {
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 800e37c:	6978      	ldr	r0, [r7, #20]
 800e37e:	f001 fac3 	bl	800f908 <ip4_route>
 800e382:	6138      	str	r0, [r7, #16]
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 800e384:	693b      	ldr	r3, [r7, #16]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d102      	bne.n	800e390 <udp_sendto+0x38>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 800e38a:	f06f 0303 	mvn.w	r3, #3
 800e38e:	e009      	b.n	800e3a4 <udp_sendto+0x4c>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800e390:	887a      	ldrh	r2, [r7, #2]
 800e392:	693b      	ldr	r3, [r7, #16]
 800e394:	9300      	str	r3, [sp, #0]
 800e396:	4613      	mov	r3, r2
 800e398:	687a      	ldr	r2, [r7, #4]
 800e39a:	68b9      	ldr	r1, [r7, #8]
 800e39c:	68f8      	ldr	r0, [r7, #12]
 800e39e:	f000 f805 	bl	800e3ac <udp_sendto_if>
 800e3a2:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3718      	adds	r7, #24
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	bd80      	pop	{r7, pc}

0800e3ac <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b088      	sub	sp, #32
 800e3b0:	af02      	add	r7, sp, #8
 800e3b2:	60f8      	str	r0, [r7, #12]
 800e3b4:	60b9      	str	r1, [r7, #8]
 800e3b6:	607a      	str	r2, [r7, #4]
 800e3b8:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d002      	beq.n	800e3c6 <udp_sendto_if+0x1a>
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d102      	bne.n	800e3cc <udp_sendto_if+0x20>
    return ERR_VAL;
 800e3c6:	f06f 0305 	mvn.w	r3, #5
 800e3ca:	e028      	b.n	800e41e <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d009      	beq.n	800e3e6 <udp_sendto_if+0x3a>
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d005      	beq.n	800e3e6 <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e3e2:	2be0      	cmp	r3, #224	; 0xe0
 800e3e4:	d103      	bne.n	800e3ee <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 800e3e6:	6a3b      	ldr	r3, [r7, #32]
 800e3e8:	3304      	adds	r3, #4
 800e3ea:	617b      	str	r3, [r7, #20]
 800e3ec:	e00b      	b.n	800e406 <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	681a      	ldr	r2, [r3, #0]
 800e3f2:	6a3b      	ldr	r3, [r7, #32]
 800e3f4:	3304      	adds	r3, #4
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	429a      	cmp	r2, r3
 800e3fa:	d002      	beq.n	800e402 <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 800e3fc:	f06f 0303 	mvn.w	r3, #3
 800e400:	e00d      	b.n	800e41e <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800e406:	887a      	ldrh	r2, [r7, #2]
 800e408:	697b      	ldr	r3, [r7, #20]
 800e40a:	9301      	str	r3, [sp, #4]
 800e40c:	6a3b      	ldr	r3, [r7, #32]
 800e40e:	9300      	str	r3, [sp, #0]
 800e410:	4613      	mov	r3, r2
 800e412:	687a      	ldr	r2, [r7, #4]
 800e414:	68b9      	ldr	r1, [r7, #8]
 800e416:	68f8      	ldr	r0, [r7, #12]
 800e418:	f000 f806 	bl	800e428 <udp_sendto_if_src>
 800e41c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800e41e:	4618      	mov	r0, r3
 800e420:	3718      	adds	r7, #24
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}
	...

0800e428 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800e428:	b580      	push	{r7, lr}
 800e42a:	b08c      	sub	sp, #48	; 0x30
 800e42c:	af04      	add	r7, sp, #16
 800e42e:	60f8      	str	r0, [r7, #12]
 800e430:	60b9      	str	r1, [r7, #8]
 800e432:	607a      	str	r2, [r7, #4]
 800e434:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d002      	beq.n	800e442 <udp_sendto_if_src+0x1a>
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d102      	bne.n	800e448 <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 800e442:	f06f 0305 	mvn.w	r3, #5
 800e446:	e07e      	b.n	800e546 <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	8a5b      	ldrh	r3, [r3, #18]
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d10f      	bne.n	800e470 <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800e450:	68f9      	ldr	r1, [r7, #12]
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	8a5b      	ldrh	r3, [r3, #18]
 800e456:	461a      	mov	r2, r3
 800e458:	68f8      	ldr	r0, [r7, #12]
 800e45a:	f000 f87f 	bl	800e55c <udp_bind>
 800e45e:	4603      	mov	r3, r0
 800e460:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800e462:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d002      	beq.n	800e470 <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800e46a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e46e:	e06a      	b.n	800e546 <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 800e470:	2108      	movs	r1, #8
 800e472:	68b8      	ldr	r0, [r7, #8]
 800e474:	f7ff faac 	bl	800d9d0 <pbuf_header>
 800e478:	4603      	mov	r3, r0
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d014      	beq.n	800e4a8 <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800e47e:	2200      	movs	r2, #0
 800e480:	2108      	movs	r1, #8
 800e482:	2001      	movs	r0, #1
 800e484:	f7fe ff5a 	bl	800d33c <pbuf_alloc>
 800e488:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800e48a:	69fb      	ldr	r3, [r7, #28]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d102      	bne.n	800e496 <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800e490:	f04f 33ff 	mov.w	r3, #4294967295
 800e494:	e057      	b.n	800e546 <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 800e496:	68bb      	ldr	r3, [r7, #8]
 800e498:	891b      	ldrh	r3, [r3, #8]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d006      	beq.n	800e4ac <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800e49e:	68b9      	ldr	r1, [r7, #8]
 800e4a0:	69f8      	ldr	r0, [r7, #28]
 800e4a2:	f7ff fbdb 	bl	800dc5c <pbuf_chain>
 800e4a6:	e001      	b.n	800e4ac <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800e4a8:	68bb      	ldr	r3, [r7, #8]
 800e4aa:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800e4ac:	69fb      	ldr	r3, [r7, #28]
 800e4ae:	895b      	ldrh	r3, [r3, #10]
 800e4b0:	2b07      	cmp	r3, #7
 800e4b2:	d806      	bhi.n	800e4c2 <udp_sendto_if_src+0x9a>
 800e4b4:	4b26      	ldr	r3, [pc, #152]	; (800e550 <udp_sendto_if_src+0x128>)
 800e4b6:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800e4ba:	4926      	ldr	r1, [pc, #152]	; (800e554 <udp_sendto_if_src+0x12c>)
 800e4bc:	4826      	ldr	r0, [pc, #152]	; (800e558 <udp_sendto_if_src+0x130>)
 800e4be:	f003 fac1 	bl	8011a44 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800e4c2:	69fb      	ldr	r3, [r7, #28]
 800e4c4:	685b      	ldr	r3, [r3, #4]
 800e4c6:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	8a5b      	ldrh	r3, [r3, #18]
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	f7fe f9cd 	bl	800c86c <lwip_htons>
 800e4d2:	4603      	mov	r3, r0
 800e4d4:	461a      	mov	r2, r3
 800e4d6:	697b      	ldr	r3, [r7, #20]
 800e4d8:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800e4da:	887b      	ldrh	r3, [r7, #2]
 800e4dc:	4618      	mov	r0, r3
 800e4de:	f7fe f9c5 	bl	800c86c <lwip_htons>
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	461a      	mov	r2, r3
 800e4e6:	697b      	ldr	r3, [r7, #20]
 800e4e8:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800e4ea:	697b      	ldr	r3, [r7, #20]
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	719a      	strb	r2, [r3, #6]
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800e4f4:	69fb      	ldr	r3, [r7, #28]
 800e4f6:	891b      	ldrh	r3, [r3, #8]
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	f7fe f9b7 	bl	800c86c <lwip_htons>
 800e4fe:	4603      	mov	r3, r0
 800e500:	461a      	mov	r2, r3
 800e502:	697b      	ldr	r3, [r7, #20]
 800e504:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800e506:	2311      	movs	r3, #17
 800e508:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	7a9b      	ldrb	r3, [r3, #10]
 800e50e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	7a5b      	ldrb	r3, [r3, #9]
 800e514:	7cb9      	ldrb	r1, [r7, #18]
 800e516:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e518:	9202      	str	r2, [sp, #8]
 800e51a:	7cfa      	ldrb	r2, [r7, #19]
 800e51c:	9201      	str	r2, [sp, #4]
 800e51e:	9300      	str	r3, [sp, #0]
 800e520:	460b      	mov	r3, r1
 800e522:	687a      	ldr	r2, [r7, #4]
 800e524:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e526:	69f8      	ldr	r0, [r7, #28]
 800e528:	f001 fbb8 	bl	800fc9c <ip4_output_if_src>
 800e52c:	4603      	mov	r3, r0
 800e52e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800e530:	69fa      	ldr	r2, [r7, #28]
 800e532:	68bb      	ldr	r3, [r7, #8]
 800e534:	429a      	cmp	r2, r3
 800e536:	d004      	beq.n	800e542 <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 800e538:	69f8      	ldr	r0, [r7, #28]
 800e53a:	f7ff fa6d 	bl	800da18 <pbuf_free>
    q = NULL;
 800e53e:	2300      	movs	r3, #0
 800e540:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800e542:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800e546:	4618      	mov	r0, r3
 800e548:	3720      	adds	r7, #32
 800e54a:	46bd      	mov	sp, r7
 800e54c:	bd80      	pop	{r7, pc}
 800e54e:	bf00      	nop
 800e550:	080135e4 	.word	0x080135e4
 800e554:	08013650 	.word	0x08013650
 800e558:	08013628 	.word	0x08013628

0800e55c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800e55c:	b580      	push	{r7, lr}
 800e55e:	b086      	sub	sp, #24
 800e560:	af00      	add	r7, sp, #0
 800e562:	60f8      	str	r0, [r7, #12]
 800e564:	60b9      	str	r1, [r7, #8]
 800e566:	4613      	mov	r3, r2
 800e568:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800e56a:	68bb      	ldr	r3, [r7, #8]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d101      	bne.n	800e574 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800e570:	4b30      	ldr	r3, [pc, #192]	; (800e634 <udp_bind+0xd8>)
 800e572:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d002      	beq.n	800e580 <udp_bind+0x24>
 800e57a:	68bb      	ldr	r3, [r7, #8]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d102      	bne.n	800e586 <udp_bind+0x2a>
    return ERR_VAL;
 800e580:	f06f 0305 	mvn.w	r3, #5
 800e584:	e052      	b.n	800e62c <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800e586:	2300      	movs	r3, #0
 800e588:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e58a:	4b2b      	ldr	r3, [pc, #172]	; (800e638 <udp_bind+0xdc>)
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	617b      	str	r3, [r7, #20]
 800e590:	e009      	b.n	800e5a6 <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800e592:	68fa      	ldr	r2, [r7, #12]
 800e594:	697b      	ldr	r3, [r7, #20]
 800e596:	429a      	cmp	r2, r3
 800e598:	d102      	bne.n	800e5a0 <udp_bind+0x44>
      rebind = 1;
 800e59a:	2301      	movs	r3, #1
 800e59c:	74fb      	strb	r3, [r7, #19]
      break;
 800e59e:	e005      	b.n	800e5ac <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e5a0:	697b      	ldr	r3, [r7, #20]
 800e5a2:	68db      	ldr	r3, [r3, #12]
 800e5a4:	617b      	str	r3, [r7, #20]
 800e5a6:	697b      	ldr	r3, [r7, #20]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d1f2      	bne.n	800e592 <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 800e5ac:	88fb      	ldrh	r3, [r7, #6]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d109      	bne.n	800e5c6 <udp_bind+0x6a>
    port = udp_new_port();
 800e5b2:	f7ff fd61 	bl	800e078 <udp_new_port>
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800e5ba:	88fb      	ldrh	r3, [r7, #6]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d11e      	bne.n	800e5fe <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800e5c0:	f06f 0307 	mvn.w	r3, #7
 800e5c4:	e032      	b.n	800e62c <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e5c6:	4b1c      	ldr	r3, [pc, #112]	; (800e638 <udp_bind+0xdc>)
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	617b      	str	r3, [r7, #20]
 800e5cc:	e014      	b.n	800e5f8 <udp_bind+0x9c>
      if (pcb != ipcb) {
 800e5ce:	68fa      	ldr	r2, [r7, #12]
 800e5d0:	697b      	ldr	r3, [r7, #20]
 800e5d2:	429a      	cmp	r2, r3
 800e5d4:	d00d      	beq.n	800e5f2 <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800e5d6:	697b      	ldr	r3, [r7, #20]
 800e5d8:	8a5b      	ldrh	r3, [r3, #18]
 800e5da:	88fa      	ldrh	r2, [r7, #6]
 800e5dc:	429a      	cmp	r2, r3
 800e5de:	d108      	bne.n	800e5f2 <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 800e5e0:	697b      	ldr	r3, [r7, #20]
 800e5e2:	681a      	ldr	r2, [r3, #0]
 800e5e4:	68bb      	ldr	r3, [r7, #8]
 800e5e6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800e5e8:	429a      	cmp	r2, r3
 800e5ea:	d102      	bne.n	800e5f2 <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800e5ec:	f06f 0307 	mvn.w	r3, #7
 800e5f0:	e01c      	b.n	800e62c <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e5f2:	697b      	ldr	r3, [r7, #20]
 800e5f4:	68db      	ldr	r3, [r3, #12]
 800e5f6:	617b      	str	r3, [r7, #20]
 800e5f8:	697b      	ldr	r3, [r7, #20]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d1e7      	bne.n	800e5ce <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800e5fe:	68bb      	ldr	r3, [r7, #8]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d002      	beq.n	800e60a <udp_bind+0xae>
 800e604:	68bb      	ldr	r3, [r7, #8]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	e000      	b.n	800e60c <udp_bind+0xb0>
 800e60a:	2300      	movs	r3, #0
 800e60c:	68fa      	ldr	r2, [r7, #12]
 800e60e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	88fa      	ldrh	r2, [r7, #6]
 800e614:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800e616:	7cfb      	ldrb	r3, [r7, #19]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d106      	bne.n	800e62a <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800e61c:	4b06      	ldr	r3, [pc, #24]	; (800e638 <udp_bind+0xdc>)
 800e61e:	681a      	ldr	r2, [r3, #0]
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800e624:	4a04      	ldr	r2, [pc, #16]	; (800e638 <udp_bind+0xdc>)
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800e62a:	2300      	movs	r3, #0
}
 800e62c:	4618      	mov	r0, r3
 800e62e:	3718      	adds	r7, #24
 800e630:	46bd      	mov	sp, r7
 800e632:	bd80      	pop	{r7, pc}
 800e634:	08013e0c 	.word	0x08013e0c
 800e638:	20006ffc 	.word	0x20006ffc

0800e63c <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b086      	sub	sp, #24
 800e640:	af00      	add	r7, sp, #0
 800e642:	60f8      	str	r0, [r7, #12]
 800e644:	60b9      	str	r1, [r7, #8]
 800e646:	4613      	mov	r3, r2
 800e648:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d002      	beq.n	800e656 <udp_connect+0x1a>
 800e650:	68bb      	ldr	r3, [r7, #8]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d102      	bne.n	800e65c <udp_connect+0x20>
    return ERR_VAL;
 800e656:	f06f 0305 	mvn.w	r3, #5
 800e65a:	e03e      	b.n	800e6da <udp_connect+0x9e>
  }

  if (pcb->local_port == 0) {
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	8a5b      	ldrh	r3, [r3, #18]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d10f      	bne.n	800e684 <udp_connect+0x48>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800e664:	68f9      	ldr	r1, [r7, #12]
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	8a5b      	ldrh	r3, [r3, #18]
 800e66a:	461a      	mov	r2, r3
 800e66c:	68f8      	ldr	r0, [r7, #12]
 800e66e:	f7ff ff75 	bl	800e55c <udp_bind>
 800e672:	4603      	mov	r3, r0
 800e674:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800e676:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d002      	beq.n	800e684 <udp_connect+0x48>
      return err;
 800e67e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e682:	e02a      	b.n	800e6da <udp_connect+0x9e>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 800e684:	68bb      	ldr	r3, [r7, #8]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d002      	beq.n	800e690 <udp_connect+0x54>
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	e000      	b.n	800e692 <udp_connect+0x56>
 800e690:	2300      	movs	r3, #0
 800e692:	68fa      	ldr	r2, [r7, #12]
 800e694:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	88fa      	ldrh	r2, [r7, #6]
 800e69a:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	7c1b      	ldrb	r3, [r3, #16]
 800e6a0:	f043 0304 	orr.w	r3, r3, #4
 800e6a4:	b2da      	uxtb	r2, r3
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e6aa:	4b0e      	ldr	r3, [pc, #56]	; (800e6e4 <udp_connect+0xa8>)
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	617b      	str	r3, [r7, #20]
 800e6b0:	e008      	b.n	800e6c4 <udp_connect+0x88>
    if (pcb == ipcb) {
 800e6b2:	68fa      	ldr	r2, [r7, #12]
 800e6b4:	697b      	ldr	r3, [r7, #20]
 800e6b6:	429a      	cmp	r2, r3
 800e6b8:	d101      	bne.n	800e6be <udp_connect+0x82>
      /* already on the list, just return */
      return ERR_OK;
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	e00d      	b.n	800e6da <udp_connect+0x9e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	68db      	ldr	r3, [r3, #12]
 800e6c2:	617b      	str	r3, [r7, #20]
 800e6c4:	697b      	ldr	r3, [r7, #20]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d1f3      	bne.n	800e6b2 <udp_connect+0x76>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 800e6ca:	4b06      	ldr	r3, [pc, #24]	; (800e6e4 <udp_connect+0xa8>)
 800e6cc:	681a      	ldr	r2, [r3, #0]
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 800e6d2:	4a04      	ldr	r2, [pc, #16]	; (800e6e4 <udp_connect+0xa8>)
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 800e6d8:	2300      	movs	r3, #0
}
 800e6da:	4618      	mov	r0, r3
 800e6dc:	3718      	adds	r7, #24
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	bd80      	pop	{r7, pc}
 800e6e2:	bf00      	nop
 800e6e4:	20006ffc 	.word	0x20006ffc

0800e6e8 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 800e6e8:	b480      	push	{r7}
 800e6ea:	b083      	sub	sp, #12
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	6078      	str	r0, [r7, #4]
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	829a      	strh	r2, [r3, #20]
  /* mark PCB as unconnected */
  pcb->flags &= ~UDP_FLAGS_CONNECTED;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	7c1b      	ldrb	r3, [r3, #16]
 800e700:	f023 0304 	bic.w	r3, r3, #4
 800e704:	b2da      	uxtb	r2, r3
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	741a      	strb	r2, [r3, #16]
}
 800e70a:	bf00      	nop
 800e70c:	370c      	adds	r7, #12
 800e70e:	46bd      	mov	sp, r7
 800e710:	bc80      	pop	{r7}
 800e712:	4770      	bx	lr

0800e714 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800e714:	b480      	push	{r7}
 800e716:	b085      	sub	sp, #20
 800e718:	af00      	add	r7, sp, #0
 800e71a:	60f8      	str	r0, [r7, #12]
 800e71c:	60b9      	str	r1, [r7, #8]
 800e71e:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	68ba      	ldr	r2, [r7, #8]
 800e724:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	687a      	ldr	r2, [r7, #4]
 800e72a:	61da      	str	r2, [r3, #28]
}
 800e72c:	bf00      	nop
 800e72e:	3714      	adds	r7, #20
 800e730:	46bd      	mov	sp, r7
 800e732:	bc80      	pop	{r7}
 800e734:	4770      	bx	lr

0800e736 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800e736:	b580      	push	{r7, lr}
 800e738:	b082      	sub	sp, #8
 800e73a:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800e73c:	2000      	movs	r0, #0
 800e73e:	f7fe fc23 	bl	800cf88 <memp_malloc>
 800e742:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d007      	beq.n	800e75a <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800e74a:	2220      	movs	r2, #32
 800e74c:	2100      	movs	r1, #0
 800e74e:	6878      	ldr	r0, [r7, #4]
 800e750:	f003 f8ca 	bl	80118e8 <memset>
    pcb->ttl = UDP_TTL;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	22ff      	movs	r2, #255	; 0xff
 800e758:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800e75a:	687b      	ldr	r3, [r7, #4]
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	3708      	adds	r7, #8
 800e760:	46bd      	mov	sp, r7
 800e762:	bd80      	pop	{r7, pc}

0800e764 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800e764:	b480      	push	{r7}
 800e766:	b085      	sub	sp, #20
 800e768:	af00      	add	r7, sp, #0
 800e76a:	6078      	str	r0, [r7, #4]
 800e76c:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d01e      	beq.n	800e7b2 <udp_netif_ip_addr_changed+0x4e>
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d01a      	beq.n	800e7b2 <udp_netif_ip_addr_changed+0x4e>
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d017      	beq.n	800e7b2 <udp_netif_ip_addr_changed+0x4e>
 800e782:	683b      	ldr	r3, [r7, #0]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	2b00      	cmp	r3, #0
 800e788:	d013      	beq.n	800e7b2 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800e78a:	4b0c      	ldr	r3, [pc, #48]	; (800e7bc <udp_netif_ip_addr_changed+0x58>)
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	60fb      	str	r3, [r7, #12]
 800e790:	e00c      	b.n	800e7ac <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	681a      	ldr	r2, [r3, #0]
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	429a      	cmp	r2, r3
 800e79c:	d103      	bne.n	800e7a6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	681a      	ldr	r2, [r3, #0]
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	68db      	ldr	r3, [r3, #12]
 800e7aa:	60fb      	str	r3, [r7, #12]
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d1ef      	bne.n	800e792 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800e7b2:	bf00      	nop
 800e7b4:	3714      	adds	r7, #20
 800e7b6:	46bd      	mov	sp, r7
 800e7b8:	bc80      	pop	{r7}
 800e7ba:	4770      	bx	lr
 800e7bc:	20006ffc 	.word	0x20006ffc

0800e7c0 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b082      	sub	sp, #8
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800e7c8:	4915      	ldr	r1, [pc, #84]	; (800e820 <etharp_free_entry+0x60>)
 800e7ca:	687a      	ldr	r2, [r7, #4]
 800e7cc:	4613      	mov	r3, r2
 800e7ce:	005b      	lsls	r3, r3, #1
 800e7d0:	4413      	add	r3, r2
 800e7d2:	00db      	lsls	r3, r3, #3
 800e7d4:	440b      	add	r3, r1
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d013      	beq.n	800e804 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800e7dc:	4910      	ldr	r1, [pc, #64]	; (800e820 <etharp_free_entry+0x60>)
 800e7de:	687a      	ldr	r2, [r7, #4]
 800e7e0:	4613      	mov	r3, r2
 800e7e2:	005b      	lsls	r3, r3, #1
 800e7e4:	4413      	add	r3, r2
 800e7e6:	00db      	lsls	r3, r3, #3
 800e7e8:	440b      	add	r3, r1
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	f7ff f913 	bl	800da18 <pbuf_free>
    arp_table[i].q = NULL;
 800e7f2:	490b      	ldr	r1, [pc, #44]	; (800e820 <etharp_free_entry+0x60>)
 800e7f4:	687a      	ldr	r2, [r7, #4]
 800e7f6:	4613      	mov	r3, r2
 800e7f8:	005b      	lsls	r3, r3, #1
 800e7fa:	4413      	add	r3, r2
 800e7fc:	00db      	lsls	r3, r3, #3
 800e7fe:	440b      	add	r3, r1
 800e800:	2200      	movs	r2, #0
 800e802:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800e804:	4906      	ldr	r1, [pc, #24]	; (800e820 <etharp_free_entry+0x60>)
 800e806:	687a      	ldr	r2, [r7, #4]
 800e808:	4613      	mov	r3, r2
 800e80a:	005b      	lsls	r3, r3, #1
 800e80c:	4413      	add	r3, r2
 800e80e:	00db      	lsls	r3, r3, #3
 800e810:	440b      	add	r3, r1
 800e812:	3314      	adds	r3, #20
 800e814:	2200      	movs	r2, #0
 800e816:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800e818:	bf00      	nop
 800e81a:	3708      	adds	r7, #8
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bd80      	pop	{r7, pc}
 800e820:	20000444 	.word	0x20000444

0800e824 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800e824:	b580      	push	{r7, lr}
 800e826:	b082      	sub	sp, #8
 800e828:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e82a:	2300      	movs	r3, #0
 800e82c:	71fb      	strb	r3, [r7, #7]
 800e82e:	e096      	b.n	800e95e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800e830:	79fa      	ldrb	r2, [r7, #7]
 800e832:	494f      	ldr	r1, [pc, #316]	; (800e970 <etharp_tmr+0x14c>)
 800e834:	4613      	mov	r3, r2
 800e836:	005b      	lsls	r3, r3, #1
 800e838:	4413      	add	r3, r2
 800e83a:	00db      	lsls	r3, r3, #3
 800e83c:	440b      	add	r3, r1
 800e83e:	3314      	adds	r3, #20
 800e840:	781b      	ldrb	r3, [r3, #0]
 800e842:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 800e844:	79bb      	ldrb	r3, [r7, #6]
 800e846:	2b00      	cmp	r3, #0
 800e848:	f000 8086 	beq.w	800e958 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 800e84c:	79fa      	ldrb	r2, [r7, #7]
 800e84e:	4948      	ldr	r1, [pc, #288]	; (800e970 <etharp_tmr+0x14c>)
 800e850:	4613      	mov	r3, r2
 800e852:	005b      	lsls	r3, r3, #1
 800e854:	4413      	add	r3, r2
 800e856:	00db      	lsls	r3, r3, #3
 800e858:	440b      	add	r3, r1
 800e85a:	3312      	adds	r3, #18
 800e85c:	881b      	ldrh	r3, [r3, #0]
 800e85e:	3301      	adds	r3, #1
 800e860:	b298      	uxth	r0, r3
 800e862:	4943      	ldr	r1, [pc, #268]	; (800e970 <etharp_tmr+0x14c>)
 800e864:	4613      	mov	r3, r2
 800e866:	005b      	lsls	r3, r3, #1
 800e868:	4413      	add	r3, r2
 800e86a:	00db      	lsls	r3, r3, #3
 800e86c:	440b      	add	r3, r1
 800e86e:	3312      	adds	r3, #18
 800e870:	4602      	mov	r2, r0
 800e872:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800e874:	79fa      	ldrb	r2, [r7, #7]
 800e876:	493e      	ldr	r1, [pc, #248]	; (800e970 <etharp_tmr+0x14c>)
 800e878:	4613      	mov	r3, r2
 800e87a:	005b      	lsls	r3, r3, #1
 800e87c:	4413      	add	r3, r2
 800e87e:	00db      	lsls	r3, r3, #3
 800e880:	440b      	add	r3, r1
 800e882:	3312      	adds	r3, #18
 800e884:	881b      	ldrh	r3, [r3, #0]
 800e886:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800e88a:	d215      	bcs.n	800e8b8 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800e88c:	79fa      	ldrb	r2, [r7, #7]
 800e88e:	4938      	ldr	r1, [pc, #224]	; (800e970 <etharp_tmr+0x14c>)
 800e890:	4613      	mov	r3, r2
 800e892:	005b      	lsls	r3, r3, #1
 800e894:	4413      	add	r3, r2
 800e896:	00db      	lsls	r3, r3, #3
 800e898:	440b      	add	r3, r1
 800e89a:	3314      	adds	r3, #20
 800e89c:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800e89e:	2b01      	cmp	r3, #1
 800e8a0:	d10f      	bne.n	800e8c2 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800e8a2:	79fa      	ldrb	r2, [r7, #7]
 800e8a4:	4932      	ldr	r1, [pc, #200]	; (800e970 <etharp_tmr+0x14c>)
 800e8a6:	4613      	mov	r3, r2
 800e8a8:	005b      	lsls	r3, r3, #1
 800e8aa:	4413      	add	r3, r2
 800e8ac:	00db      	lsls	r3, r3, #3
 800e8ae:	440b      	add	r3, r1
 800e8b0:	3312      	adds	r3, #18
 800e8b2:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800e8b4:	2b04      	cmp	r3, #4
 800e8b6:	d904      	bls.n	800e8c2 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800e8b8:	79fb      	ldrb	r3, [r7, #7]
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	f7ff ff80 	bl	800e7c0 <etharp_free_entry>
 800e8c0:	e04a      	b.n	800e958 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800e8c2:	79fa      	ldrb	r2, [r7, #7]
 800e8c4:	492a      	ldr	r1, [pc, #168]	; (800e970 <etharp_tmr+0x14c>)
 800e8c6:	4613      	mov	r3, r2
 800e8c8:	005b      	lsls	r3, r3, #1
 800e8ca:	4413      	add	r3, r2
 800e8cc:	00db      	lsls	r3, r3, #3
 800e8ce:	440b      	add	r3, r1
 800e8d0:	3314      	adds	r3, #20
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	2b03      	cmp	r3, #3
 800e8d6:	d10a      	bne.n	800e8ee <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800e8d8:	79fa      	ldrb	r2, [r7, #7]
 800e8da:	4925      	ldr	r1, [pc, #148]	; (800e970 <etharp_tmr+0x14c>)
 800e8dc:	4613      	mov	r3, r2
 800e8de:	005b      	lsls	r3, r3, #1
 800e8e0:	4413      	add	r3, r2
 800e8e2:	00db      	lsls	r3, r3, #3
 800e8e4:	440b      	add	r3, r1
 800e8e6:	3314      	adds	r3, #20
 800e8e8:	2204      	movs	r2, #4
 800e8ea:	701a      	strb	r2, [r3, #0]
 800e8ec:	e034      	b.n	800e958 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800e8ee:	79fa      	ldrb	r2, [r7, #7]
 800e8f0:	491f      	ldr	r1, [pc, #124]	; (800e970 <etharp_tmr+0x14c>)
 800e8f2:	4613      	mov	r3, r2
 800e8f4:	005b      	lsls	r3, r3, #1
 800e8f6:	4413      	add	r3, r2
 800e8f8:	00db      	lsls	r3, r3, #3
 800e8fa:	440b      	add	r3, r1
 800e8fc:	3314      	adds	r3, #20
 800e8fe:	781b      	ldrb	r3, [r3, #0]
 800e900:	2b04      	cmp	r3, #4
 800e902:	d10a      	bne.n	800e91a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800e904:	79fa      	ldrb	r2, [r7, #7]
 800e906:	491a      	ldr	r1, [pc, #104]	; (800e970 <etharp_tmr+0x14c>)
 800e908:	4613      	mov	r3, r2
 800e90a:	005b      	lsls	r3, r3, #1
 800e90c:	4413      	add	r3, r2
 800e90e:	00db      	lsls	r3, r3, #3
 800e910:	440b      	add	r3, r1
 800e912:	3314      	adds	r3, #20
 800e914:	2202      	movs	r2, #2
 800e916:	701a      	strb	r2, [r3, #0]
 800e918:	e01e      	b.n	800e958 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800e91a:	79fa      	ldrb	r2, [r7, #7]
 800e91c:	4914      	ldr	r1, [pc, #80]	; (800e970 <etharp_tmr+0x14c>)
 800e91e:	4613      	mov	r3, r2
 800e920:	005b      	lsls	r3, r3, #1
 800e922:	4413      	add	r3, r2
 800e924:	00db      	lsls	r3, r3, #3
 800e926:	440b      	add	r3, r1
 800e928:	3314      	adds	r3, #20
 800e92a:	781b      	ldrb	r3, [r3, #0]
 800e92c:	2b01      	cmp	r3, #1
 800e92e:	d113      	bne.n	800e958 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800e930:	79fa      	ldrb	r2, [r7, #7]
 800e932:	490f      	ldr	r1, [pc, #60]	; (800e970 <etharp_tmr+0x14c>)
 800e934:	4613      	mov	r3, r2
 800e936:	005b      	lsls	r3, r3, #1
 800e938:	4413      	add	r3, r2
 800e93a:	00db      	lsls	r3, r3, #3
 800e93c:	440b      	add	r3, r1
 800e93e:	3308      	adds	r3, #8
 800e940:	6818      	ldr	r0, [r3, #0]
 800e942:	79fa      	ldrb	r2, [r7, #7]
 800e944:	4613      	mov	r3, r2
 800e946:	005b      	lsls	r3, r3, #1
 800e948:	4413      	add	r3, r2
 800e94a:	00db      	lsls	r3, r3, #3
 800e94c:	4a08      	ldr	r2, [pc, #32]	; (800e970 <etharp_tmr+0x14c>)
 800e94e:	4413      	add	r3, r2
 800e950:	3304      	adds	r3, #4
 800e952:	4619      	mov	r1, r3
 800e954:	f000 fe38 	bl	800f5c8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e958:	79fb      	ldrb	r3, [r7, #7]
 800e95a:	3301      	adds	r3, #1
 800e95c:	71fb      	strb	r3, [r7, #7]
 800e95e:	79fb      	ldrb	r3, [r7, #7]
 800e960:	2b09      	cmp	r3, #9
 800e962:	f67f af65 	bls.w	800e830 <etharp_tmr+0xc>
      }
    }
  }
}
 800e966:	bf00      	nop
 800e968:	3708      	adds	r7, #8
 800e96a:	46bd      	mov	sp, r7
 800e96c:	bd80      	pop	{r7, pc}
 800e96e:	bf00      	nop
 800e970:	20000444 	.word	0x20000444

0800e974 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b088      	sub	sp, #32
 800e978:	af00      	add	r7, sp, #0
 800e97a:	60f8      	str	r0, [r7, #12]
 800e97c:	460b      	mov	r3, r1
 800e97e:	607a      	str	r2, [r7, #4]
 800e980:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800e982:	230a      	movs	r3, #10
 800e984:	77fb      	strb	r3, [r7, #31]
 800e986:	230a      	movs	r3, #10
 800e988:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 800e98a:	230a      	movs	r3, #10
 800e98c:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 800e98e:	2300      	movs	r3, #0
 800e990:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 800e992:	230a      	movs	r3, #10
 800e994:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800e996:	2300      	movs	r3, #0
 800e998:	833b      	strh	r3, [r7, #24]
 800e99a:	2300      	movs	r3, #0
 800e99c:	82fb      	strh	r3, [r7, #22]
 800e99e:	2300      	movs	r3, #0
 800e9a0:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e9a2:	2300      	movs	r3, #0
 800e9a4:	773b      	strb	r3, [r7, #28]
 800e9a6:	e093      	b.n	800ead0 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 800e9a8:	7f3a      	ldrb	r2, [r7, #28]
 800e9aa:	4990      	ldr	r1, [pc, #576]	; (800ebec <etharp_find_entry+0x278>)
 800e9ac:	4613      	mov	r3, r2
 800e9ae:	005b      	lsls	r3, r3, #1
 800e9b0:	4413      	add	r3, r2
 800e9b2:	00db      	lsls	r3, r3, #3
 800e9b4:	440b      	add	r3, r1
 800e9b6:	3314      	adds	r3, #20
 800e9b8:	781b      	ldrb	r3, [r3, #0]
 800e9ba:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800e9bc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e9c0:	2b0a      	cmp	r3, #10
 800e9c2:	d105      	bne.n	800e9d0 <etharp_find_entry+0x5c>
 800e9c4:	7cfb      	ldrb	r3, [r7, #19]
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d102      	bne.n	800e9d0 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 800e9ca:	7f3b      	ldrb	r3, [r7, #28]
 800e9cc:	777b      	strb	r3, [r7, #29]
 800e9ce:	e07c      	b.n	800eaca <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 800e9d0:	7cfb      	ldrb	r3, [r7, #19]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d079      	beq.n	800eaca <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800e9d6:	7cfb      	ldrb	r3, [r7, #19]
 800e9d8:	2b01      	cmp	r3, #1
 800e9da:	d009      	beq.n	800e9f0 <etharp_find_entry+0x7c>
 800e9dc:	7cfb      	ldrb	r3, [r7, #19]
 800e9de:	2b01      	cmp	r3, #1
 800e9e0:	d806      	bhi.n	800e9f0 <etharp_find_entry+0x7c>
 800e9e2:	4b83      	ldr	r3, [pc, #524]	; (800ebf0 <etharp_find_entry+0x27c>)
 800e9e4:	f44f 7293 	mov.w	r2, #294	; 0x126
 800e9e8:	4982      	ldr	r1, [pc, #520]	; (800ebf4 <etharp_find_entry+0x280>)
 800e9ea:	4883      	ldr	r0, [pc, #524]	; (800ebf8 <etharp_find_entry+0x284>)
 800e9ec:	f003 f82a 	bl	8011a44 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d00f      	beq.n	800ea16 <etharp_find_entry+0xa2>
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	6819      	ldr	r1, [r3, #0]
 800e9fa:	7f3a      	ldrb	r2, [r7, #28]
 800e9fc:	487b      	ldr	r0, [pc, #492]	; (800ebec <etharp_find_entry+0x278>)
 800e9fe:	4613      	mov	r3, r2
 800ea00:	005b      	lsls	r3, r3, #1
 800ea02:	4413      	add	r3, r2
 800ea04:	00db      	lsls	r3, r3, #3
 800ea06:	4403      	add	r3, r0
 800ea08:	3304      	adds	r3, #4
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	4299      	cmp	r1, r3
 800ea0e:	d102      	bne.n	800ea16 <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 800ea10:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ea14:	e0e5      	b.n	800ebe2 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800ea16:	7cfb      	ldrb	r3, [r7, #19]
 800ea18:	2b01      	cmp	r3, #1
 800ea1a:	d13b      	bne.n	800ea94 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800ea1c:	7f3a      	ldrb	r2, [r7, #28]
 800ea1e:	4973      	ldr	r1, [pc, #460]	; (800ebec <etharp_find_entry+0x278>)
 800ea20:	4613      	mov	r3, r2
 800ea22:	005b      	lsls	r3, r3, #1
 800ea24:	4413      	add	r3, r2
 800ea26:	00db      	lsls	r3, r3, #3
 800ea28:	440b      	add	r3, r1
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d018      	beq.n	800ea62 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 800ea30:	7f3a      	ldrb	r2, [r7, #28]
 800ea32:	496e      	ldr	r1, [pc, #440]	; (800ebec <etharp_find_entry+0x278>)
 800ea34:	4613      	mov	r3, r2
 800ea36:	005b      	lsls	r3, r3, #1
 800ea38:	4413      	add	r3, r2
 800ea3a:	00db      	lsls	r3, r3, #3
 800ea3c:	440b      	add	r3, r1
 800ea3e:	3312      	adds	r3, #18
 800ea40:	881b      	ldrh	r3, [r3, #0]
 800ea42:	8b3a      	ldrh	r2, [r7, #24]
 800ea44:	429a      	cmp	r2, r3
 800ea46:	d840      	bhi.n	800eaca <etharp_find_entry+0x156>
            old_queue = i;
 800ea48:	7f3b      	ldrb	r3, [r7, #28]
 800ea4a:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 800ea4c:	7f3a      	ldrb	r2, [r7, #28]
 800ea4e:	4967      	ldr	r1, [pc, #412]	; (800ebec <etharp_find_entry+0x278>)
 800ea50:	4613      	mov	r3, r2
 800ea52:	005b      	lsls	r3, r3, #1
 800ea54:	4413      	add	r3, r2
 800ea56:	00db      	lsls	r3, r3, #3
 800ea58:	440b      	add	r3, r1
 800ea5a:	3312      	adds	r3, #18
 800ea5c:	881b      	ldrh	r3, [r3, #0]
 800ea5e:	833b      	strh	r3, [r7, #24]
 800ea60:	e033      	b.n	800eaca <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800ea62:	7f3a      	ldrb	r2, [r7, #28]
 800ea64:	4961      	ldr	r1, [pc, #388]	; (800ebec <etharp_find_entry+0x278>)
 800ea66:	4613      	mov	r3, r2
 800ea68:	005b      	lsls	r3, r3, #1
 800ea6a:	4413      	add	r3, r2
 800ea6c:	00db      	lsls	r3, r3, #3
 800ea6e:	440b      	add	r3, r1
 800ea70:	3312      	adds	r3, #18
 800ea72:	881b      	ldrh	r3, [r3, #0]
 800ea74:	8afa      	ldrh	r2, [r7, #22]
 800ea76:	429a      	cmp	r2, r3
 800ea78:	d827      	bhi.n	800eaca <etharp_find_entry+0x156>
            old_pending = i;
 800ea7a:	7f3b      	ldrb	r3, [r7, #28]
 800ea7c:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 800ea7e:	7f3a      	ldrb	r2, [r7, #28]
 800ea80:	495a      	ldr	r1, [pc, #360]	; (800ebec <etharp_find_entry+0x278>)
 800ea82:	4613      	mov	r3, r2
 800ea84:	005b      	lsls	r3, r3, #1
 800ea86:	4413      	add	r3, r2
 800ea88:	00db      	lsls	r3, r3, #3
 800ea8a:	440b      	add	r3, r1
 800ea8c:	3312      	adds	r3, #18
 800ea8e:	881b      	ldrh	r3, [r3, #0]
 800ea90:	82fb      	strh	r3, [r7, #22]
 800ea92:	e01a      	b.n	800eaca <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800ea94:	7cfb      	ldrb	r3, [r7, #19]
 800ea96:	2b01      	cmp	r3, #1
 800ea98:	d917      	bls.n	800eaca <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800ea9a:	7f3a      	ldrb	r2, [r7, #28]
 800ea9c:	4953      	ldr	r1, [pc, #332]	; (800ebec <etharp_find_entry+0x278>)
 800ea9e:	4613      	mov	r3, r2
 800eaa0:	005b      	lsls	r3, r3, #1
 800eaa2:	4413      	add	r3, r2
 800eaa4:	00db      	lsls	r3, r3, #3
 800eaa6:	440b      	add	r3, r1
 800eaa8:	3312      	adds	r3, #18
 800eaaa:	881b      	ldrh	r3, [r3, #0]
 800eaac:	8aba      	ldrh	r2, [r7, #20]
 800eaae:	429a      	cmp	r2, r3
 800eab0:	d80b      	bhi.n	800eaca <etharp_find_entry+0x156>
            old_stable = i;
 800eab2:	7f3b      	ldrb	r3, [r7, #28]
 800eab4:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 800eab6:	7f3a      	ldrb	r2, [r7, #28]
 800eab8:	494c      	ldr	r1, [pc, #304]	; (800ebec <etharp_find_entry+0x278>)
 800eaba:	4613      	mov	r3, r2
 800eabc:	005b      	lsls	r3, r3, #1
 800eabe:	4413      	add	r3, r2
 800eac0:	00db      	lsls	r3, r3, #3
 800eac2:	440b      	add	r3, r1
 800eac4:	3312      	adds	r3, #18
 800eac6:	881b      	ldrh	r3, [r3, #0]
 800eac8:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800eaca:	7f3b      	ldrb	r3, [r7, #28]
 800eacc:	3301      	adds	r3, #1
 800eace:	773b      	strb	r3, [r7, #28]
 800ead0:	7f3b      	ldrb	r3, [r7, #28]
 800ead2:	2b09      	cmp	r3, #9
 800ead4:	f67f af68 	bls.w	800e9a8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800ead8:	7afb      	ldrb	r3, [r7, #11]
 800eada:	f003 0302 	and.w	r3, r3, #2
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d108      	bne.n	800eaf4 <etharp_find_entry+0x180>
 800eae2:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800eae6:	2b0a      	cmp	r3, #10
 800eae8:	d107      	bne.n	800eafa <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800eaea:	7afb      	ldrb	r3, [r7, #11]
 800eaec:	f003 0301 	and.w	r3, r3, #1
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d102      	bne.n	800eafa <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 800eaf4:	f04f 33ff 	mov.w	r3, #4294967295
 800eaf8:	e073      	b.n	800ebe2 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800eafa:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800eafe:	2b09      	cmp	r3, #9
 800eb00:	dc02      	bgt.n	800eb08 <etharp_find_entry+0x194>
    i = empty;
 800eb02:	7f7b      	ldrb	r3, [r7, #29]
 800eb04:	773b      	strb	r3, [r7, #28]
 800eb06:	e036      	b.n	800eb76 <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800eb08:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800eb0c:	2b09      	cmp	r3, #9
 800eb0e:	dc13      	bgt.n	800eb38 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 800eb10:	7fbb      	ldrb	r3, [r7, #30]
 800eb12:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800eb14:	7f3a      	ldrb	r2, [r7, #28]
 800eb16:	4935      	ldr	r1, [pc, #212]	; (800ebec <etharp_find_entry+0x278>)
 800eb18:	4613      	mov	r3, r2
 800eb1a:	005b      	lsls	r3, r3, #1
 800eb1c:	4413      	add	r3, r2
 800eb1e:	00db      	lsls	r3, r3, #3
 800eb20:	440b      	add	r3, r1
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d018      	beq.n	800eb5a <etharp_find_entry+0x1e6>
 800eb28:	4b31      	ldr	r3, [pc, #196]	; (800ebf0 <etharp_find_entry+0x27c>)
 800eb2a:	f240 126f 	movw	r2, #367	; 0x16f
 800eb2e:	4933      	ldr	r1, [pc, #204]	; (800ebfc <etharp_find_entry+0x288>)
 800eb30:	4831      	ldr	r0, [pc, #196]	; (800ebf8 <etharp_find_entry+0x284>)
 800eb32:	f002 ff87 	bl	8011a44 <iprintf>
 800eb36:	e010      	b.n	800eb5a <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800eb38:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800eb3c:	2b09      	cmp	r3, #9
 800eb3e:	dc02      	bgt.n	800eb46 <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 800eb40:	7ffb      	ldrb	r3, [r7, #31]
 800eb42:	773b      	strb	r3, [r7, #28]
 800eb44:	e009      	b.n	800eb5a <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800eb46:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800eb4a:	2b09      	cmp	r3, #9
 800eb4c:	dc02      	bgt.n	800eb54 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800eb4e:	7efb      	ldrb	r3, [r7, #27]
 800eb50:	773b      	strb	r3, [r7, #28]
 800eb52:	e002      	b.n	800eb5a <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 800eb54:	f04f 33ff 	mov.w	r3, #4294967295
 800eb58:	e043      	b.n	800ebe2 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800eb5a:	7f3b      	ldrb	r3, [r7, #28]
 800eb5c:	2b09      	cmp	r3, #9
 800eb5e:	d906      	bls.n	800eb6e <etharp_find_entry+0x1fa>
 800eb60:	4b23      	ldr	r3, [pc, #140]	; (800ebf0 <etharp_find_entry+0x27c>)
 800eb62:	f240 1281 	movw	r2, #385	; 0x181
 800eb66:	4926      	ldr	r1, [pc, #152]	; (800ec00 <etharp_find_entry+0x28c>)
 800eb68:	4823      	ldr	r0, [pc, #140]	; (800ebf8 <etharp_find_entry+0x284>)
 800eb6a:	f002 ff6b 	bl	8011a44 <iprintf>
    etharp_free_entry(i);
 800eb6e:	7f3b      	ldrb	r3, [r7, #28]
 800eb70:	4618      	mov	r0, r3
 800eb72:	f7ff fe25 	bl	800e7c0 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800eb76:	7f3b      	ldrb	r3, [r7, #28]
 800eb78:	2b09      	cmp	r3, #9
 800eb7a:	d906      	bls.n	800eb8a <etharp_find_entry+0x216>
 800eb7c:	4b1c      	ldr	r3, [pc, #112]	; (800ebf0 <etharp_find_entry+0x27c>)
 800eb7e:	f240 1285 	movw	r2, #389	; 0x185
 800eb82:	491f      	ldr	r1, [pc, #124]	; (800ec00 <etharp_find_entry+0x28c>)
 800eb84:	481c      	ldr	r0, [pc, #112]	; (800ebf8 <etharp_find_entry+0x284>)
 800eb86:	f002 ff5d 	bl	8011a44 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800eb8a:	7f3a      	ldrb	r2, [r7, #28]
 800eb8c:	4917      	ldr	r1, [pc, #92]	; (800ebec <etharp_find_entry+0x278>)
 800eb8e:	4613      	mov	r3, r2
 800eb90:	005b      	lsls	r3, r3, #1
 800eb92:	4413      	add	r3, r2
 800eb94:	00db      	lsls	r3, r3, #3
 800eb96:	440b      	add	r3, r1
 800eb98:	3314      	adds	r3, #20
 800eb9a:	781b      	ldrb	r3, [r3, #0]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d006      	beq.n	800ebae <etharp_find_entry+0x23a>
 800eba0:	4b13      	ldr	r3, [pc, #76]	; (800ebf0 <etharp_find_entry+0x27c>)
 800eba2:	f240 1287 	movw	r2, #391	; 0x187
 800eba6:	4917      	ldr	r1, [pc, #92]	; (800ec04 <etharp_find_entry+0x290>)
 800eba8:	4813      	ldr	r0, [pc, #76]	; (800ebf8 <etharp_find_entry+0x284>)
 800ebaa:	f002 ff4b 	bl	8011a44 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d00a      	beq.n	800ebca <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800ebb4:	7f3a      	ldrb	r2, [r7, #28]
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	6819      	ldr	r1, [r3, #0]
 800ebba:	480c      	ldr	r0, [pc, #48]	; (800ebec <etharp_find_entry+0x278>)
 800ebbc:	4613      	mov	r3, r2
 800ebbe:	005b      	lsls	r3, r3, #1
 800ebc0:	4413      	add	r3, r2
 800ebc2:	00db      	lsls	r3, r3, #3
 800ebc4:	4403      	add	r3, r0
 800ebc6:	3304      	adds	r3, #4
 800ebc8:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800ebca:	7f3a      	ldrb	r2, [r7, #28]
 800ebcc:	4907      	ldr	r1, [pc, #28]	; (800ebec <etharp_find_entry+0x278>)
 800ebce:	4613      	mov	r3, r2
 800ebd0:	005b      	lsls	r3, r3, #1
 800ebd2:	4413      	add	r3, r2
 800ebd4:	00db      	lsls	r3, r3, #3
 800ebd6:	440b      	add	r3, r1
 800ebd8:	3312      	adds	r3, #18
 800ebda:	2200      	movs	r2, #0
 800ebdc:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 800ebde:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	3720      	adds	r7, #32
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	bd80      	pop	{r7, pc}
 800ebea:	bf00      	nop
 800ebec:	20000444 	.word	0x20000444
 800ebf0:	08013680 	.word	0x08013680
 800ebf4:	080136b8 	.word	0x080136b8
 800ebf8:	080136f8 	.word	0x080136f8
 800ebfc:	08013720 	.word	0x08013720
 800ec00:	08013738 	.word	0x08013738
 800ec04:	0801374c 	.word	0x0801374c

0800ec08 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b088      	sub	sp, #32
 800ec0c:	af02      	add	r7, sp, #8
 800ec0e:	60f8      	str	r0, [r7, #12]
 800ec10:	60b9      	str	r1, [r7, #8]
 800ec12:	607a      	str	r2, [r7, #4]
 800ec14:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ec1c:	2b06      	cmp	r3, #6
 800ec1e:	d006      	beq.n	800ec2e <etharp_update_arp_entry+0x26>
 800ec20:	4b48      	ldr	r3, [pc, #288]	; (800ed44 <etharp_update_arp_entry+0x13c>)
 800ec22:	f240 12ab 	movw	r2, #427	; 0x1ab
 800ec26:	4948      	ldr	r1, [pc, #288]	; (800ed48 <etharp_update_arp_entry+0x140>)
 800ec28:	4848      	ldr	r0, [pc, #288]	; (800ed4c <etharp_update_arp_entry+0x144>)
 800ec2a:	f002 ff0b 	bl	8011a44 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800ec2e:	68bb      	ldr	r3, [r7, #8]
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d012      	beq.n	800ec5a <etharp_update_arp_entry+0x52>
 800ec34:	68bb      	ldr	r3, [r7, #8]
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d00e      	beq.n	800ec5a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800ec3c:	68bb      	ldr	r3, [r7, #8]
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	68f9      	ldr	r1, [r7, #12]
 800ec42:	4618      	mov	r0, r3
 800ec44:	f001 f8d2 	bl	800fdec <ip4_addr_isbroadcast_u32>
 800ec48:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d105      	bne.n	800ec5a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800ec4e:	68bb      	ldr	r3, [r7, #8]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800ec56:	2be0      	cmp	r3, #224	; 0xe0
 800ec58:	d102      	bne.n	800ec60 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800ec5a:	f06f 030f 	mvn.w	r3, #15
 800ec5e:	e06c      	b.n	800ed3a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800ec60:	78fb      	ldrb	r3, [r7, #3]
 800ec62:	68fa      	ldr	r2, [r7, #12]
 800ec64:	4619      	mov	r1, r3
 800ec66:	68b8      	ldr	r0, [r7, #8]
 800ec68:	f7ff fe84 	bl	800e974 <etharp_find_entry>
 800ec6c:	4603      	mov	r3, r0
 800ec6e:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 800ec70:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	da02      	bge.n	800ec7e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800ec78:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ec7c:	e05d      	b.n	800ed3a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800ec7e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec82:	4933      	ldr	r1, [pc, #204]	; (800ed50 <etharp_update_arp_entry+0x148>)
 800ec84:	4613      	mov	r3, r2
 800ec86:	005b      	lsls	r3, r3, #1
 800ec88:	4413      	add	r3, r2
 800ec8a:	00db      	lsls	r3, r3, #3
 800ec8c:	440b      	add	r3, r1
 800ec8e:	3314      	adds	r3, #20
 800ec90:	2202      	movs	r2, #2
 800ec92:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800ec94:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec98:	492d      	ldr	r1, [pc, #180]	; (800ed50 <etharp_update_arp_entry+0x148>)
 800ec9a:	4613      	mov	r3, r2
 800ec9c:	005b      	lsls	r3, r3, #1
 800ec9e:	4413      	add	r3, r2
 800eca0:	00db      	lsls	r3, r3, #3
 800eca2:	440b      	add	r3, r1
 800eca4:	3308      	adds	r3, #8
 800eca6:	68fa      	ldr	r2, [r7, #12]
 800eca8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800ecaa:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ecae:	4613      	mov	r3, r2
 800ecb0:	005b      	lsls	r3, r3, #1
 800ecb2:	4413      	add	r3, r2
 800ecb4:	00db      	lsls	r3, r3, #3
 800ecb6:	3308      	adds	r3, #8
 800ecb8:	4a25      	ldr	r2, [pc, #148]	; (800ed50 <etharp_update_arp_entry+0x148>)
 800ecba:	4413      	add	r3, r2
 800ecbc:	3304      	adds	r3, #4
 800ecbe:	2206      	movs	r2, #6
 800ecc0:	6879      	ldr	r1, [r7, #4]
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	f002 fe05 	bl	80118d2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800ecc8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800eccc:	4920      	ldr	r1, [pc, #128]	; (800ed50 <etharp_update_arp_entry+0x148>)
 800ecce:	4613      	mov	r3, r2
 800ecd0:	005b      	lsls	r3, r3, #1
 800ecd2:	4413      	add	r3, r2
 800ecd4:	00db      	lsls	r3, r3, #3
 800ecd6:	440b      	add	r3, r1
 800ecd8:	3312      	adds	r3, #18
 800ecda:	2200      	movs	r2, #0
 800ecdc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800ecde:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ece2:	491b      	ldr	r1, [pc, #108]	; (800ed50 <etharp_update_arp_entry+0x148>)
 800ece4:	4613      	mov	r3, r2
 800ece6:	005b      	lsls	r3, r3, #1
 800ece8:	4413      	add	r3, r2
 800ecea:	00db      	lsls	r3, r3, #3
 800ecec:	440b      	add	r3, r1
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d021      	beq.n	800ed38 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800ecf4:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ecf8:	4915      	ldr	r1, [pc, #84]	; (800ed50 <etharp_update_arp_entry+0x148>)
 800ecfa:	4613      	mov	r3, r2
 800ecfc:	005b      	lsls	r3, r3, #1
 800ecfe:	4413      	add	r3, r2
 800ed00:	00db      	lsls	r3, r3, #3
 800ed02:	440b      	add	r3, r1
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800ed08:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ed0c:	4910      	ldr	r1, [pc, #64]	; (800ed50 <etharp_update_arp_entry+0x148>)
 800ed0e:	4613      	mov	r3, r2
 800ed10:	005b      	lsls	r3, r3, #1
 800ed12:	4413      	add	r3, r2
 800ed14:	00db      	lsls	r3, r3, #3
 800ed16:	440b      	add	r3, r1
 800ed18:	2200      	movs	r2, #0
 800ed1a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800ed22:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ed26:	9300      	str	r3, [sp, #0]
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	6939      	ldr	r1, [r7, #16]
 800ed2c:	68f8      	ldr	r0, [r7, #12]
 800ed2e:	f001 fefd 	bl	8010b2c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800ed32:	6938      	ldr	r0, [r7, #16]
 800ed34:	f7fe fe70 	bl	800da18 <pbuf_free>
  }
  return ERR_OK;
 800ed38:	2300      	movs	r3, #0
}
 800ed3a:	4618      	mov	r0, r3
 800ed3c:	3718      	adds	r7, #24
 800ed3e:	46bd      	mov	sp, r7
 800ed40:	bd80      	pop	{r7, pc}
 800ed42:	bf00      	nop
 800ed44:	08013680 	.word	0x08013680
 800ed48:	08013778 	.word	0x08013778
 800ed4c:	080136f8 	.word	0x080136f8
 800ed50:	20000444 	.word	0x20000444

0800ed54 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b084      	sub	sp, #16
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	73fb      	strb	r3, [r7, #15]
 800ed60:	e01f      	b.n	800eda2 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 800ed62:	7bfa      	ldrb	r2, [r7, #15]
 800ed64:	4912      	ldr	r1, [pc, #72]	; (800edb0 <etharp_cleanup_netif+0x5c>)
 800ed66:	4613      	mov	r3, r2
 800ed68:	005b      	lsls	r3, r3, #1
 800ed6a:	4413      	add	r3, r2
 800ed6c:	00db      	lsls	r3, r3, #3
 800ed6e:	440b      	add	r3, r1
 800ed70:	3314      	adds	r3, #20
 800ed72:	781b      	ldrb	r3, [r3, #0]
 800ed74:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800ed76:	7bbb      	ldrb	r3, [r7, #14]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d00f      	beq.n	800ed9c <etharp_cleanup_netif+0x48>
 800ed7c:	7bfa      	ldrb	r2, [r7, #15]
 800ed7e:	490c      	ldr	r1, [pc, #48]	; (800edb0 <etharp_cleanup_netif+0x5c>)
 800ed80:	4613      	mov	r3, r2
 800ed82:	005b      	lsls	r3, r3, #1
 800ed84:	4413      	add	r3, r2
 800ed86:	00db      	lsls	r3, r3, #3
 800ed88:	440b      	add	r3, r1
 800ed8a:	3308      	adds	r3, #8
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	687a      	ldr	r2, [r7, #4]
 800ed90:	429a      	cmp	r2, r3
 800ed92:	d103      	bne.n	800ed9c <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 800ed94:	7bfb      	ldrb	r3, [r7, #15]
 800ed96:	4618      	mov	r0, r3
 800ed98:	f7ff fd12 	bl	800e7c0 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ed9c:	7bfb      	ldrb	r3, [r7, #15]
 800ed9e:	3301      	adds	r3, #1
 800eda0:	73fb      	strb	r3, [r7, #15]
 800eda2:	7bfb      	ldrb	r3, [r7, #15]
 800eda4:	2b09      	cmp	r3, #9
 800eda6:	d9dc      	bls.n	800ed62 <etharp_cleanup_netif+0xe>
    }
  }
}
 800eda8:	bf00      	nop
 800edaa:	3710      	adds	r7, #16
 800edac:	46bd      	mov	sp, r7
 800edae:	bd80      	pop	{r7, pc}
 800edb0:	20000444 	.word	0x20000444

0800edb4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800edb4:	b5b0      	push	{r4, r5, r7, lr}
 800edb6:	b08a      	sub	sp, #40	; 0x28
 800edb8:	af04      	add	r7, sp, #16
 800edba:	6078      	str	r0, [r7, #4]
 800edbc:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800edbe:	683b      	ldr	r3, [r7, #0]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d107      	bne.n	800edd4 <etharp_input+0x20>
 800edc4:	4b3d      	ldr	r3, [pc, #244]	; (800eebc <etharp_input+0x108>)
 800edc6:	f44f 7222 	mov.w	r2, #648	; 0x288
 800edca:	493d      	ldr	r1, [pc, #244]	; (800eec0 <etharp_input+0x10c>)
 800edcc:	483d      	ldr	r0, [pc, #244]	; (800eec4 <etharp_input+0x110>)
 800edce:	f002 fe39 	bl	8011a44 <iprintf>
 800edd2:	e06f      	b.n	800eeb4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	685b      	ldr	r3, [r3, #4]
 800edd8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800edda:	693b      	ldr	r3, [r7, #16]
 800eddc:	881b      	ldrh	r3, [r3, #0]
 800edde:	b29b      	uxth	r3, r3
 800ede0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ede4:	d10c      	bne.n	800ee00 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800ede6:	693b      	ldr	r3, [r7, #16]
 800ede8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800edea:	2b06      	cmp	r3, #6
 800edec:	d108      	bne.n	800ee00 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800edee:	693b      	ldr	r3, [r7, #16]
 800edf0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800edf2:	2b04      	cmp	r3, #4
 800edf4:	d104      	bne.n	800ee00 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800edf6:	693b      	ldr	r3, [r7, #16]
 800edf8:	885b      	ldrh	r3, [r3, #2]
 800edfa:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800edfc:	2b08      	cmp	r3, #8
 800edfe:	d003      	beq.n	800ee08 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800ee00:	6878      	ldr	r0, [r7, #4]
 800ee02:	f7fe fe09 	bl	800da18 <pbuf_free>
    return;
 800ee06:	e055      	b.n	800eeb4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800ee08:	693b      	ldr	r3, [r7, #16]
 800ee0a:	330e      	adds	r3, #14
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 800ee10:	693b      	ldr	r3, [r7, #16]
 800ee12:	3318      	adds	r3, #24
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	3304      	adds	r3, #4
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d102      	bne.n	800ee28 <etharp_input+0x74>
    for_us = 0;
 800ee22:	2300      	movs	r3, #0
 800ee24:	75fb      	strb	r3, [r7, #23]
 800ee26:	e009      	b.n	800ee3c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800ee28:	68ba      	ldr	r2, [r7, #8]
 800ee2a:	683b      	ldr	r3, [r7, #0]
 800ee2c:	3304      	adds	r3, #4
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	429a      	cmp	r2, r3
 800ee32:	bf0c      	ite	eq
 800ee34:	2301      	moveq	r3, #1
 800ee36:	2300      	movne	r3, #0
 800ee38:	b2db      	uxtb	r3, r3
 800ee3a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800ee3c:	693b      	ldr	r3, [r7, #16]
 800ee3e:	f103 0208 	add.w	r2, r3, #8
 800ee42:	7dfb      	ldrb	r3, [r7, #23]
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d001      	beq.n	800ee4c <etharp_input+0x98>
 800ee48:	2301      	movs	r3, #1
 800ee4a:	e000      	b.n	800ee4e <etharp_input+0x9a>
 800ee4c:	2302      	movs	r3, #2
 800ee4e:	f107 010c 	add.w	r1, r7, #12
 800ee52:	6838      	ldr	r0, [r7, #0]
 800ee54:	f7ff fed8 	bl	800ec08 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800ee58:	693b      	ldr	r3, [r7, #16]
 800ee5a:	88db      	ldrh	r3, [r3, #6]
 800ee5c:	b29b      	uxth	r3, r3
 800ee5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ee62:	d003      	beq.n	800ee6c <etharp_input+0xb8>
 800ee64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ee68:	d01e      	beq.n	800eea8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 800ee6a:	e020      	b.n	800eeae <etharp_input+0xfa>
    if (for_us) {
 800ee6c:	7dfb      	ldrb	r3, [r7, #23]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d01c      	beq.n	800eeac <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800ee72:	683b      	ldr	r3, [r7, #0]
 800ee74:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800ee78:	693b      	ldr	r3, [r7, #16]
 800ee7a:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800ee7e:	683b      	ldr	r3, [r7, #0]
 800ee80:	f103 0529 	add.w	r5, r3, #41	; 0x29
 800ee84:	683b      	ldr	r3, [r7, #0]
 800ee86:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 800ee88:	693a      	ldr	r2, [r7, #16]
 800ee8a:	3208      	adds	r2, #8
      etharp_raw(netif,
 800ee8c:	2102      	movs	r1, #2
 800ee8e:	9103      	str	r1, [sp, #12]
 800ee90:	f107 010c 	add.w	r1, r7, #12
 800ee94:	9102      	str	r1, [sp, #8]
 800ee96:	9201      	str	r2, [sp, #4]
 800ee98:	9300      	str	r3, [sp, #0]
 800ee9a:	462b      	mov	r3, r5
 800ee9c:	4622      	mov	r2, r4
 800ee9e:	4601      	mov	r1, r0
 800eea0:	6838      	ldr	r0, [r7, #0]
 800eea2:	f000 fae3 	bl	800f46c <etharp_raw>
    break;
 800eea6:	e001      	b.n	800eeac <etharp_input+0xf8>
    break;
 800eea8:	bf00      	nop
 800eeaa:	e000      	b.n	800eeae <etharp_input+0xfa>
    break;
 800eeac:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800eeae:	6878      	ldr	r0, [r7, #4]
 800eeb0:	f7fe fdb2 	bl	800da18 <pbuf_free>
}
 800eeb4:	3718      	adds	r7, #24
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	bdb0      	pop	{r4, r5, r7, pc}
 800eeba:	bf00      	nop
 800eebc:	08013680 	.word	0x08013680
 800eec0:	080137d0 	.word	0x080137d0
 800eec4:	080136f8 	.word	0x080136f8

0800eec8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 800eec8:	b580      	push	{r7, lr}
 800eeca:	b086      	sub	sp, #24
 800eecc:	af02      	add	r7, sp, #8
 800eece:	60f8      	str	r0, [r7, #12]
 800eed0:	60b9      	str	r1, [r7, #8]
 800eed2:	4613      	mov	r3, r2
 800eed4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800eed6:	79fa      	ldrb	r2, [r7, #7]
 800eed8:	4944      	ldr	r1, [pc, #272]	; (800efec <etharp_output_to_arp_index+0x124>)
 800eeda:	4613      	mov	r3, r2
 800eedc:	005b      	lsls	r3, r3, #1
 800eede:	4413      	add	r3, r2
 800eee0:	00db      	lsls	r3, r3, #3
 800eee2:	440b      	add	r3, r1
 800eee4:	3314      	adds	r3, #20
 800eee6:	781b      	ldrb	r3, [r3, #0]
 800eee8:	2b01      	cmp	r3, #1
 800eeea:	d806      	bhi.n	800eefa <etharp_output_to_arp_index+0x32>
 800eeec:	4b40      	ldr	r3, [pc, #256]	; (800eff0 <etharp_output_to_arp_index+0x128>)
 800eeee:	f240 22ed 	movw	r2, #749	; 0x2ed
 800eef2:	4940      	ldr	r1, [pc, #256]	; (800eff4 <etharp_output_to_arp_index+0x12c>)
 800eef4:	4840      	ldr	r0, [pc, #256]	; (800eff8 <etharp_output_to_arp_index+0x130>)
 800eef6:	f002 fda5 	bl	8011a44 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800eefa:	79fa      	ldrb	r2, [r7, #7]
 800eefc:	493b      	ldr	r1, [pc, #236]	; (800efec <etharp_output_to_arp_index+0x124>)
 800eefe:	4613      	mov	r3, r2
 800ef00:	005b      	lsls	r3, r3, #1
 800ef02:	4413      	add	r3, r2
 800ef04:	00db      	lsls	r3, r3, #3
 800ef06:	440b      	add	r3, r1
 800ef08:	3314      	adds	r3, #20
 800ef0a:	781b      	ldrb	r3, [r3, #0]
 800ef0c:	2b02      	cmp	r3, #2
 800ef0e:	d153      	bne.n	800efb8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800ef10:	79fa      	ldrb	r2, [r7, #7]
 800ef12:	4936      	ldr	r1, [pc, #216]	; (800efec <etharp_output_to_arp_index+0x124>)
 800ef14:	4613      	mov	r3, r2
 800ef16:	005b      	lsls	r3, r3, #1
 800ef18:	4413      	add	r3, r2
 800ef1a:	00db      	lsls	r3, r3, #3
 800ef1c:	440b      	add	r3, r1
 800ef1e:	3312      	adds	r3, #18
 800ef20:	881b      	ldrh	r3, [r3, #0]
 800ef22:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800ef26:	d919      	bls.n	800ef5c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800ef28:	79fa      	ldrb	r2, [r7, #7]
 800ef2a:	4613      	mov	r3, r2
 800ef2c:	005b      	lsls	r3, r3, #1
 800ef2e:	4413      	add	r3, r2
 800ef30:	00db      	lsls	r3, r3, #3
 800ef32:	4a2e      	ldr	r2, [pc, #184]	; (800efec <etharp_output_to_arp_index+0x124>)
 800ef34:	4413      	add	r3, r2
 800ef36:	3304      	adds	r3, #4
 800ef38:	4619      	mov	r1, r3
 800ef3a:	68f8      	ldr	r0, [r7, #12]
 800ef3c:	f000 fb44 	bl	800f5c8 <etharp_request>
 800ef40:	4603      	mov	r3, r0
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d138      	bne.n	800efb8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800ef46:	79fa      	ldrb	r2, [r7, #7]
 800ef48:	4928      	ldr	r1, [pc, #160]	; (800efec <etharp_output_to_arp_index+0x124>)
 800ef4a:	4613      	mov	r3, r2
 800ef4c:	005b      	lsls	r3, r3, #1
 800ef4e:	4413      	add	r3, r2
 800ef50:	00db      	lsls	r3, r3, #3
 800ef52:	440b      	add	r3, r1
 800ef54:	3314      	adds	r3, #20
 800ef56:	2203      	movs	r2, #3
 800ef58:	701a      	strb	r2, [r3, #0]
 800ef5a:	e02d      	b.n	800efb8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800ef5c:	79fa      	ldrb	r2, [r7, #7]
 800ef5e:	4923      	ldr	r1, [pc, #140]	; (800efec <etharp_output_to_arp_index+0x124>)
 800ef60:	4613      	mov	r3, r2
 800ef62:	005b      	lsls	r3, r3, #1
 800ef64:	4413      	add	r3, r2
 800ef66:	00db      	lsls	r3, r3, #3
 800ef68:	440b      	add	r3, r1
 800ef6a:	3312      	adds	r3, #18
 800ef6c:	881b      	ldrh	r3, [r3, #0]
 800ef6e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800ef72:	d321      	bcc.n	800efb8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800ef74:	79fa      	ldrb	r2, [r7, #7]
 800ef76:	4613      	mov	r3, r2
 800ef78:	005b      	lsls	r3, r3, #1
 800ef7a:	4413      	add	r3, r2
 800ef7c:	00db      	lsls	r3, r3, #3
 800ef7e:	4a1b      	ldr	r2, [pc, #108]	; (800efec <etharp_output_to_arp_index+0x124>)
 800ef80:	4413      	add	r3, r2
 800ef82:	1d19      	adds	r1, r3, #4
 800ef84:	79fa      	ldrb	r2, [r7, #7]
 800ef86:	4613      	mov	r3, r2
 800ef88:	005b      	lsls	r3, r3, #1
 800ef8a:	4413      	add	r3, r2
 800ef8c:	00db      	lsls	r3, r3, #3
 800ef8e:	3308      	adds	r3, #8
 800ef90:	4a16      	ldr	r2, [pc, #88]	; (800efec <etharp_output_to_arp_index+0x124>)
 800ef92:	4413      	add	r3, r2
 800ef94:	3304      	adds	r3, #4
 800ef96:	461a      	mov	r2, r3
 800ef98:	68f8      	ldr	r0, [r7, #12]
 800ef9a:	f000 faf3 	bl	800f584 <etharp_request_dst>
 800ef9e:	4603      	mov	r3, r0
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d109      	bne.n	800efb8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800efa4:	79fa      	ldrb	r2, [r7, #7]
 800efa6:	4911      	ldr	r1, [pc, #68]	; (800efec <etharp_output_to_arp_index+0x124>)
 800efa8:	4613      	mov	r3, r2
 800efaa:	005b      	lsls	r3, r3, #1
 800efac:	4413      	add	r3, r2
 800efae:	00db      	lsls	r3, r3, #3
 800efb0:	440b      	add	r3, r1
 800efb2:	3314      	adds	r3, #20
 800efb4:	2203      	movs	r2, #3
 800efb6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	f103 0129 	add.w	r1, r3, #41	; 0x29
 800efbe:	79fa      	ldrb	r2, [r7, #7]
 800efc0:	4613      	mov	r3, r2
 800efc2:	005b      	lsls	r3, r3, #1
 800efc4:	4413      	add	r3, r2
 800efc6:	00db      	lsls	r3, r3, #3
 800efc8:	3308      	adds	r3, #8
 800efca:	4a08      	ldr	r2, [pc, #32]	; (800efec <etharp_output_to_arp_index+0x124>)
 800efcc:	4413      	add	r3, r2
 800efce:	1d1a      	adds	r2, r3, #4
 800efd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800efd4:	9300      	str	r3, [sp, #0]
 800efd6:	4613      	mov	r3, r2
 800efd8:	460a      	mov	r2, r1
 800efda:	68b9      	ldr	r1, [r7, #8]
 800efdc:	68f8      	ldr	r0, [r7, #12]
 800efde:	f001 fda5 	bl	8010b2c <ethernet_output>
 800efe2:	4603      	mov	r3, r0
}
 800efe4:	4618      	mov	r0, r3
 800efe6:	3710      	adds	r7, #16
 800efe8:	46bd      	mov	sp, r7
 800efea:	bd80      	pop	{r7, pc}
 800efec:	20000444 	.word	0x20000444
 800eff0:	08013680 	.word	0x08013680
 800eff4:	080137f0 	.word	0x080137f0
 800eff8:	080136f8 	.word	0x080136f8

0800effc <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800effc:	b580      	push	{r7, lr}
 800effe:	b08a      	sub	sp, #40	; 0x28
 800f000:	af02      	add	r7, sp, #8
 800f002:	60f8      	str	r0, [r7, #12]
 800f004:	60b9      	str	r1, [r7, #8]
 800f006:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d106      	bne.n	800f020 <etharp_output+0x24>
 800f012:	4b69      	ldr	r3, [pc, #420]	; (800f1b8 <etharp_output+0x1bc>)
 800f014:	f240 321b 	movw	r2, #795	; 0x31b
 800f018:	4968      	ldr	r1, [pc, #416]	; (800f1bc <etharp_output+0x1c0>)
 800f01a:	4869      	ldr	r0, [pc, #420]	; (800f1c0 <etharp_output+0x1c4>)
 800f01c:	f002 fd12 	bl	8011a44 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800f020:	68bb      	ldr	r3, [r7, #8]
 800f022:	2b00      	cmp	r3, #0
 800f024:	d106      	bne.n	800f034 <etharp_output+0x38>
 800f026:	4b64      	ldr	r3, [pc, #400]	; (800f1b8 <etharp_output+0x1bc>)
 800f028:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800f02c:	4965      	ldr	r1, [pc, #404]	; (800f1c4 <etharp_output+0x1c8>)
 800f02e:	4864      	ldr	r0, [pc, #400]	; (800f1c0 <etharp_output+0x1c4>)
 800f030:	f002 fd08 	bl	8011a44 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d106      	bne.n	800f048 <etharp_output+0x4c>
 800f03a:	4b5f      	ldr	r3, [pc, #380]	; (800f1b8 <etharp_output+0x1bc>)
 800f03c:	f240 321d 	movw	r2, #797	; 0x31d
 800f040:	4961      	ldr	r1, [pc, #388]	; (800f1c8 <etharp_output+0x1cc>)
 800f042:	485f      	ldr	r0, [pc, #380]	; (800f1c0 <etharp_output+0x1c4>)
 800f044:	f002 fcfe 	bl	8011a44 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	68f9      	ldr	r1, [r7, #12]
 800f04e:	4618      	mov	r0, r3
 800f050:	f000 fecc 	bl	800fdec <ip4_addr_isbroadcast_u32>
 800f054:	4603      	mov	r3, r0
 800f056:	2b00      	cmp	r3, #0
 800f058:	d002      	beq.n	800f060 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800f05a:	4b5c      	ldr	r3, [pc, #368]	; (800f1cc <etharp_output+0x1d0>)
 800f05c:	61fb      	str	r3, [r7, #28]
 800f05e:	e09b      	b.n	800f198 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f068:	2be0      	cmp	r3, #224	; 0xe0
 800f06a:	d118      	bne.n	800f09e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800f06c:	2301      	movs	r3, #1
 800f06e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800f070:	2300      	movs	r3, #0
 800f072:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800f074:	235e      	movs	r3, #94	; 0x5e
 800f076:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	3301      	adds	r3, #1
 800f07c:	781b      	ldrb	r3, [r3, #0]
 800f07e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f082:	b2db      	uxtb	r3, r3
 800f084:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	3302      	adds	r3, #2
 800f08a:	781b      	ldrb	r3, [r3, #0]
 800f08c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	3303      	adds	r3, #3
 800f092:	781b      	ldrb	r3, [r3, #0]
 800f094:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800f096:	f107 0310 	add.w	r3, r7, #16
 800f09a:	61fb      	str	r3, [r7, #28]
 800f09c:	e07c      	b.n	800f198 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	681a      	ldr	r2, [r3, #0]
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	3304      	adds	r3, #4
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	405a      	eors	r2, r3
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	3308      	adds	r3, #8
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	4013      	ands	r3, r2
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d012      	beq.n	800f0dc <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800f0bc:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800f0c0:	4293      	cmp	r3, r2
 800f0c2:	d00b      	beq.n	800f0dc <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	330c      	adds	r3, #12
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d003      	beq.n	800f0d6 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	330c      	adds	r3, #12
 800f0d2:	61bb      	str	r3, [r7, #24]
 800f0d4:	e002      	b.n	800f0dc <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800f0d6:	f06f 0303 	mvn.w	r3, #3
 800f0da:	e069      	b.n	800f1b0 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800f0dc:	4b3c      	ldr	r3, [pc, #240]	; (800f1d0 <etharp_output+0x1d4>)
 800f0de:	781b      	ldrb	r3, [r3, #0]
 800f0e0:	4619      	mov	r1, r3
 800f0e2:	4a3c      	ldr	r2, [pc, #240]	; (800f1d4 <etharp_output+0x1d8>)
 800f0e4:	460b      	mov	r3, r1
 800f0e6:	005b      	lsls	r3, r3, #1
 800f0e8:	440b      	add	r3, r1
 800f0ea:	00db      	lsls	r3, r3, #3
 800f0ec:	4413      	add	r3, r2
 800f0ee:	3314      	adds	r3, #20
 800f0f0:	781b      	ldrb	r3, [r3, #0]
 800f0f2:	2b01      	cmp	r3, #1
 800f0f4:	d917      	bls.n	800f126 <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800f0f6:	69bb      	ldr	r3, [r7, #24]
 800f0f8:	681a      	ldr	r2, [r3, #0]
 800f0fa:	4b35      	ldr	r3, [pc, #212]	; (800f1d0 <etharp_output+0x1d4>)
 800f0fc:	781b      	ldrb	r3, [r3, #0]
 800f0fe:	4618      	mov	r0, r3
 800f100:	4934      	ldr	r1, [pc, #208]	; (800f1d4 <etharp_output+0x1d8>)
 800f102:	4603      	mov	r3, r0
 800f104:	005b      	lsls	r3, r3, #1
 800f106:	4403      	add	r3, r0
 800f108:	00db      	lsls	r3, r3, #3
 800f10a:	440b      	add	r3, r1
 800f10c:	3304      	adds	r3, #4
 800f10e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800f110:	429a      	cmp	r2, r3
 800f112:	d108      	bne.n	800f126 <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800f114:	4b2e      	ldr	r3, [pc, #184]	; (800f1d0 <etharp_output+0x1d4>)
 800f116:	781b      	ldrb	r3, [r3, #0]
 800f118:	461a      	mov	r2, r3
 800f11a:	68b9      	ldr	r1, [r7, #8]
 800f11c:	68f8      	ldr	r0, [r7, #12]
 800f11e:	f7ff fed3 	bl	800eec8 <etharp_output_to_arp_index>
 800f122:	4603      	mov	r3, r0
 800f124:	e044      	b.n	800f1b0 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800f126:	2300      	movs	r3, #0
 800f128:	75fb      	strb	r3, [r7, #23]
 800f12a:	e02a      	b.n	800f182 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800f12c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800f130:	4928      	ldr	r1, [pc, #160]	; (800f1d4 <etharp_output+0x1d8>)
 800f132:	4613      	mov	r3, r2
 800f134:	005b      	lsls	r3, r3, #1
 800f136:	4413      	add	r3, r2
 800f138:	00db      	lsls	r3, r3, #3
 800f13a:	440b      	add	r3, r1
 800f13c:	3314      	adds	r3, #20
 800f13e:	781b      	ldrb	r3, [r3, #0]
 800f140:	2b01      	cmp	r3, #1
 800f142:	d918      	bls.n	800f176 <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800f144:	69bb      	ldr	r3, [r7, #24]
 800f146:	6819      	ldr	r1, [r3, #0]
 800f148:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800f14c:	4821      	ldr	r0, [pc, #132]	; (800f1d4 <etharp_output+0x1d8>)
 800f14e:	4613      	mov	r3, r2
 800f150:	005b      	lsls	r3, r3, #1
 800f152:	4413      	add	r3, r2
 800f154:	00db      	lsls	r3, r3, #3
 800f156:	4403      	add	r3, r0
 800f158:	3304      	adds	r3, #4
 800f15a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800f15c:	4299      	cmp	r1, r3
 800f15e:	d10a      	bne.n	800f176 <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 800f160:	7dfa      	ldrb	r2, [r7, #23]
 800f162:	4b1b      	ldr	r3, [pc, #108]	; (800f1d0 <etharp_output+0x1d4>)
 800f164:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800f166:	7dfb      	ldrb	r3, [r7, #23]
 800f168:	461a      	mov	r2, r3
 800f16a:	68b9      	ldr	r1, [r7, #8]
 800f16c:	68f8      	ldr	r0, [r7, #12]
 800f16e:	f7ff feab 	bl	800eec8 <etharp_output_to_arp_index>
 800f172:	4603      	mov	r3, r0
 800f174:	e01c      	b.n	800f1b0 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800f176:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f17a:	b2db      	uxtb	r3, r3
 800f17c:	3301      	adds	r3, #1
 800f17e:	b2db      	uxtb	r3, r3
 800f180:	75fb      	strb	r3, [r7, #23]
 800f182:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f186:	2b09      	cmp	r3, #9
 800f188:	ddd0      	ble.n	800f12c <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800f18a:	68ba      	ldr	r2, [r7, #8]
 800f18c:	69b9      	ldr	r1, [r7, #24]
 800f18e:	68f8      	ldr	r0, [r7, #12]
 800f190:	f000 f822 	bl	800f1d8 <etharp_query>
 800f194:	4603      	mov	r3, r0
 800f196:	e00b      	b.n	800f1b0 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800f19e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f1a2:	9300      	str	r3, [sp, #0]
 800f1a4:	69fb      	ldr	r3, [r7, #28]
 800f1a6:	68b9      	ldr	r1, [r7, #8]
 800f1a8:	68f8      	ldr	r0, [r7, #12]
 800f1aa:	f001 fcbf 	bl	8010b2c <ethernet_output>
 800f1ae:	4603      	mov	r3, r0
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	3720      	adds	r7, #32
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	bd80      	pop	{r7, pc}
 800f1b8:	08013680 	.word	0x08013680
 800f1bc:	080137d0 	.word	0x080137d0
 800f1c0:	080136f8 	.word	0x080136f8
 800f1c4:	08013820 	.word	0x08013820
 800f1c8:	080137c0 	.word	0x080137c0
 800f1cc:	08013e10 	.word	0x08013e10
 800f1d0:	20000534 	.word	0x20000534
 800f1d4:	20000444 	.word	0x20000444

0800f1d8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b08c      	sub	sp, #48	; 0x30
 800f1dc:	af02      	add	r7, sp, #8
 800f1de:	60f8      	str	r0, [r7, #12]
 800f1e0:	60b9      	str	r1, [r7, #8]
 800f1e2:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	3329      	adds	r3, #41	; 0x29
 800f1e8:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800f1ea:	23ff      	movs	r3, #255	; 0xff
 800f1ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800f1f4:	68bb      	ldr	r3, [r7, #8]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	68f9      	ldr	r1, [r7, #12]
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	f000 fdf6 	bl	800fdec <ip4_addr_isbroadcast_u32>
 800f200:	4603      	mov	r3, r0
 800f202:	2b00      	cmp	r3, #0
 800f204:	d10c      	bne.n	800f220 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800f206:	68bb      	ldr	r3, [r7, #8]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800f20e:	2be0      	cmp	r3, #224	; 0xe0
 800f210:	d006      	beq.n	800f220 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800f212:	68bb      	ldr	r3, [r7, #8]
 800f214:	2b00      	cmp	r3, #0
 800f216:	d003      	beq.n	800f220 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800f218:	68bb      	ldr	r3, [r7, #8]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d102      	bne.n	800f226 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800f220:	f06f 030f 	mvn.w	r3, #15
 800f224:	e10f      	b.n	800f446 <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800f226:	68fa      	ldr	r2, [r7, #12]
 800f228:	2101      	movs	r1, #1
 800f22a:	68b8      	ldr	r0, [r7, #8]
 800f22c:	f7ff fba2 	bl	800e974 <etharp_find_entry>
 800f230:	4603      	mov	r3, r0
 800f232:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 800f234:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	da02      	bge.n	800f242 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 800f23c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f240:	e101      	b.n	800f446 <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800f242:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f246:	4982      	ldr	r1, [pc, #520]	; (800f450 <etharp_query+0x278>)
 800f248:	4613      	mov	r3, r2
 800f24a:	005b      	lsls	r3, r3, #1
 800f24c:	4413      	add	r3, r2
 800f24e:	00db      	lsls	r3, r3, #3
 800f250:	440b      	add	r3, r1
 800f252:	3314      	adds	r3, #20
 800f254:	781b      	ldrb	r3, [r3, #0]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d117      	bne.n	800f28a <etharp_query+0xb2>
    is_new_entry = 1;
 800f25a:	2301      	movs	r3, #1
 800f25c:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800f25e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f262:	497b      	ldr	r1, [pc, #492]	; (800f450 <etharp_query+0x278>)
 800f264:	4613      	mov	r3, r2
 800f266:	005b      	lsls	r3, r3, #1
 800f268:	4413      	add	r3, r2
 800f26a:	00db      	lsls	r3, r3, #3
 800f26c:	440b      	add	r3, r1
 800f26e:	3314      	adds	r3, #20
 800f270:	2201      	movs	r2, #1
 800f272:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800f274:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f278:	4975      	ldr	r1, [pc, #468]	; (800f450 <etharp_query+0x278>)
 800f27a:	4613      	mov	r3, r2
 800f27c:	005b      	lsls	r3, r3, #1
 800f27e:	4413      	add	r3, r2
 800f280:	00db      	lsls	r3, r3, #3
 800f282:	440b      	add	r3, r1
 800f284:	3308      	adds	r3, #8
 800f286:	68fa      	ldr	r2, [r7, #12]
 800f288:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800f28a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f28e:	4970      	ldr	r1, [pc, #448]	; (800f450 <etharp_query+0x278>)
 800f290:	4613      	mov	r3, r2
 800f292:	005b      	lsls	r3, r3, #1
 800f294:	4413      	add	r3, r2
 800f296:	00db      	lsls	r3, r3, #3
 800f298:	440b      	add	r3, r1
 800f29a:	3314      	adds	r3, #20
 800f29c:	781b      	ldrb	r3, [r3, #0]
 800f29e:	2b01      	cmp	r3, #1
 800f2a0:	d012      	beq.n	800f2c8 <etharp_query+0xf0>
 800f2a2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f2a6:	496a      	ldr	r1, [pc, #424]	; (800f450 <etharp_query+0x278>)
 800f2a8:	4613      	mov	r3, r2
 800f2aa:	005b      	lsls	r3, r3, #1
 800f2ac:	4413      	add	r3, r2
 800f2ae:	00db      	lsls	r3, r3, #3
 800f2b0:	440b      	add	r3, r1
 800f2b2:	3314      	adds	r3, #20
 800f2b4:	781b      	ldrb	r3, [r3, #0]
 800f2b6:	2b01      	cmp	r3, #1
 800f2b8:	d806      	bhi.n	800f2c8 <etharp_query+0xf0>
 800f2ba:	4b66      	ldr	r3, [pc, #408]	; (800f454 <etharp_query+0x27c>)
 800f2bc:	f240 32c9 	movw	r2, #969	; 0x3c9
 800f2c0:	4965      	ldr	r1, [pc, #404]	; (800f458 <etharp_query+0x280>)
 800f2c2:	4866      	ldr	r0, [pc, #408]	; (800f45c <etharp_query+0x284>)
 800f2c4:	f002 fbbe 	bl	8011a44 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800f2c8:	6a3b      	ldr	r3, [r7, #32]
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d102      	bne.n	800f2d4 <etharp_query+0xfc>
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d10c      	bne.n	800f2ee <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800f2d4:	68b9      	ldr	r1, [r7, #8]
 800f2d6:	68f8      	ldr	r0, [r7, #12]
 800f2d8:	f000 f976 	bl	800f5c8 <etharp_request>
 800f2dc:	4603      	mov	r3, r0
 800f2de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d102      	bne.n	800f2ee <etharp_query+0x116>
      return result;
 800f2e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f2ec:	e0ab      	b.n	800f446 <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d106      	bne.n	800f302 <etharp_query+0x12a>
 800f2f4:	4b57      	ldr	r3, [pc, #348]	; (800f454 <etharp_query+0x27c>)
 800f2f6:	f240 32db 	movw	r2, #987	; 0x3db
 800f2fa:	4959      	ldr	r1, [pc, #356]	; (800f460 <etharp_query+0x288>)
 800f2fc:	4857      	ldr	r0, [pc, #348]	; (800f45c <etharp_query+0x284>)
 800f2fe:	f002 fba1 	bl	8011a44 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800f302:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f306:	4952      	ldr	r1, [pc, #328]	; (800f450 <etharp_query+0x278>)
 800f308:	4613      	mov	r3, r2
 800f30a:	005b      	lsls	r3, r3, #1
 800f30c:	4413      	add	r3, r2
 800f30e:	00db      	lsls	r3, r3, #3
 800f310:	440b      	add	r3, r1
 800f312:	3314      	adds	r3, #20
 800f314:	781b      	ldrb	r3, [r3, #0]
 800f316:	2b01      	cmp	r3, #1
 800f318:	d919      	bls.n	800f34e <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 800f31a:	7cfa      	ldrb	r2, [r7, #19]
 800f31c:	4b51      	ldr	r3, [pc, #324]	; (800f464 <etharp_query+0x28c>)
 800f31e:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800f320:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f324:	4613      	mov	r3, r2
 800f326:	005b      	lsls	r3, r3, #1
 800f328:	4413      	add	r3, r2
 800f32a:	00db      	lsls	r3, r3, #3
 800f32c:	3308      	adds	r3, #8
 800f32e:	4a48      	ldr	r2, [pc, #288]	; (800f450 <etharp_query+0x278>)
 800f330:	4413      	add	r3, r2
 800f332:	1d1a      	adds	r2, r3, #4
 800f334:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f338:	9300      	str	r3, [sp, #0]
 800f33a:	4613      	mov	r3, r2
 800f33c:	697a      	ldr	r2, [r7, #20]
 800f33e:	6879      	ldr	r1, [r7, #4]
 800f340:	68f8      	ldr	r0, [r7, #12]
 800f342:	f001 fbf3 	bl	8010b2c <ethernet_output>
 800f346:	4603      	mov	r3, r0
 800f348:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f34c:	e079      	b.n	800f442 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800f34e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f352:	493f      	ldr	r1, [pc, #252]	; (800f450 <etharp_query+0x278>)
 800f354:	4613      	mov	r3, r2
 800f356:	005b      	lsls	r3, r3, #1
 800f358:	4413      	add	r3, r2
 800f35a:	00db      	lsls	r3, r3, #3
 800f35c:	440b      	add	r3, r1
 800f35e:	3314      	adds	r3, #20
 800f360:	781b      	ldrb	r3, [r3, #0]
 800f362:	2b01      	cmp	r3, #1
 800f364:	d16d      	bne.n	800f442 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800f366:	2300      	movs	r3, #0
 800f368:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	61fb      	str	r3, [r7, #28]
    while (p) {
 800f36e:	e01a      	b.n	800f3a6 <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800f370:	69fb      	ldr	r3, [r7, #28]
 800f372:	895a      	ldrh	r2, [r3, #10]
 800f374:	69fb      	ldr	r3, [r7, #28]
 800f376:	891b      	ldrh	r3, [r3, #8]
 800f378:	429a      	cmp	r2, r3
 800f37a:	d10a      	bne.n	800f392 <etharp_query+0x1ba>
 800f37c:	69fb      	ldr	r3, [r7, #28]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d006      	beq.n	800f392 <etharp_query+0x1ba>
 800f384:	4b33      	ldr	r3, [pc, #204]	; (800f454 <etharp_query+0x27c>)
 800f386:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 800f38a:	4937      	ldr	r1, [pc, #220]	; (800f468 <etharp_query+0x290>)
 800f38c:	4833      	ldr	r0, [pc, #204]	; (800f45c <etharp_query+0x284>)
 800f38e:	f002 fb59 	bl	8011a44 <iprintf>
      if (p->type != PBUF_ROM) {
 800f392:	69fb      	ldr	r3, [r7, #28]
 800f394:	7b1b      	ldrb	r3, [r3, #12]
 800f396:	2b01      	cmp	r3, #1
 800f398:	d002      	beq.n	800f3a0 <etharp_query+0x1c8>
        copy_needed = 1;
 800f39a:	2301      	movs	r3, #1
 800f39c:	61bb      	str	r3, [r7, #24]
        break;
 800f39e:	e005      	b.n	800f3ac <etharp_query+0x1d4>
      }
      p = p->next;
 800f3a0:	69fb      	ldr	r3, [r7, #28]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	61fb      	str	r3, [r7, #28]
    while (p) {
 800f3a6:	69fb      	ldr	r3, [r7, #28]
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d1e1      	bne.n	800f370 <etharp_query+0x198>
    }
    if (copy_needed) {
 800f3ac:	69bb      	ldr	r3, [r7, #24]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d017      	beq.n	800f3e2 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 800f3b2:	69fb      	ldr	r3, [r7, #28]
 800f3b4:	891b      	ldrh	r3, [r3, #8]
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	4619      	mov	r1, r3
 800f3ba:	2002      	movs	r0, #2
 800f3bc:	f7fd ffbe 	bl	800d33c <pbuf_alloc>
 800f3c0:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 800f3c2:	69fb      	ldr	r3, [r7, #28]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d011      	beq.n	800f3ec <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 800f3c8:	6879      	ldr	r1, [r7, #4]
 800f3ca:	69f8      	ldr	r0, [r7, #28]
 800f3cc:	f7fe fc56 	bl	800dc7c <pbuf_copy>
 800f3d0:	4603      	mov	r3, r0
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d00a      	beq.n	800f3ec <etharp_query+0x214>
          pbuf_free(p);
 800f3d6:	69f8      	ldr	r0, [r7, #28]
 800f3d8:	f7fe fb1e 	bl	800da18 <pbuf_free>
          p = NULL;
 800f3dc:	2300      	movs	r3, #0
 800f3de:	61fb      	str	r3, [r7, #28]
 800f3e0:	e004      	b.n	800f3ec <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800f3e6:	69f8      	ldr	r0, [r7, #28]
 800f3e8:	f7fe fbc0 	bl	800db6c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800f3ec:	69fb      	ldr	r3, [r7, #28]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d024      	beq.n	800f43c <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800f3f2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f3f6:	4916      	ldr	r1, [pc, #88]	; (800f450 <etharp_query+0x278>)
 800f3f8:	4613      	mov	r3, r2
 800f3fa:	005b      	lsls	r3, r3, #1
 800f3fc:	4413      	add	r3, r2
 800f3fe:	00db      	lsls	r3, r3, #3
 800f400:	440b      	add	r3, r1
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	2b00      	cmp	r3, #0
 800f406:	d00b      	beq.n	800f420 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 800f408:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f40c:	4910      	ldr	r1, [pc, #64]	; (800f450 <etharp_query+0x278>)
 800f40e:	4613      	mov	r3, r2
 800f410:	005b      	lsls	r3, r3, #1
 800f412:	4413      	add	r3, r2
 800f414:	00db      	lsls	r3, r3, #3
 800f416:	440b      	add	r3, r1
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	4618      	mov	r0, r3
 800f41c:	f7fe fafc 	bl	800da18 <pbuf_free>
      }
      arp_table[i].q = p;
 800f420:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f424:	490a      	ldr	r1, [pc, #40]	; (800f450 <etharp_query+0x278>)
 800f426:	4613      	mov	r3, r2
 800f428:	005b      	lsls	r3, r3, #1
 800f42a:	4413      	add	r3, r2
 800f42c:	00db      	lsls	r3, r3, #3
 800f42e:	440b      	add	r3, r1
 800f430:	69fa      	ldr	r2, [r7, #28]
 800f432:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800f434:	2300      	movs	r3, #0
 800f436:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f43a:	e002      	b.n	800f442 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800f43c:	23ff      	movs	r3, #255	; 0xff
 800f43e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 800f442:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800f446:	4618      	mov	r0, r3
 800f448:	3728      	adds	r7, #40	; 0x28
 800f44a:	46bd      	mov	sp, r7
 800f44c:	bd80      	pop	{r7, pc}
 800f44e:	bf00      	nop
 800f450:	20000444 	.word	0x20000444
 800f454:	08013680 	.word	0x08013680
 800f458:	0801382c 	.word	0x0801382c
 800f45c:	080136f8 	.word	0x080136f8
 800f460:	08013820 	.word	0x08013820
 800f464:	20000534 	.word	0x20000534
 800f468:	08013854 	.word	0x08013854

0800f46c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800f46c:	b580      	push	{r7, lr}
 800f46e:	b08a      	sub	sp, #40	; 0x28
 800f470:	af02      	add	r7, sp, #8
 800f472:	60f8      	str	r0, [r7, #12]
 800f474:	60b9      	str	r1, [r7, #8]
 800f476:	607a      	str	r2, [r7, #4]
 800f478:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800f47a:	2300      	movs	r3, #0
 800f47c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d106      	bne.n	800f492 <etharp_raw+0x26>
 800f484:	4b3a      	ldr	r3, [pc, #232]	; (800f570 <etharp_raw+0x104>)
 800f486:	f44f 628b 	mov.w	r2, #1112	; 0x458
 800f48a:	493a      	ldr	r1, [pc, #232]	; (800f574 <etharp_raw+0x108>)
 800f48c:	483a      	ldr	r0, [pc, #232]	; (800f578 <etharp_raw+0x10c>)
 800f48e:	f002 fad9 	bl	8011a44 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800f492:	2200      	movs	r2, #0
 800f494:	211c      	movs	r1, #28
 800f496:	2002      	movs	r0, #2
 800f498:	f7fd ff50 	bl	800d33c <pbuf_alloc>
 800f49c:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800f49e:	69bb      	ldr	r3, [r7, #24]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d102      	bne.n	800f4aa <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800f4a4:	f04f 33ff 	mov.w	r3, #4294967295
 800f4a8:	e05d      	b.n	800f566 <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800f4aa:	69bb      	ldr	r3, [r7, #24]
 800f4ac:	895b      	ldrh	r3, [r3, #10]
 800f4ae:	2b1b      	cmp	r3, #27
 800f4b0:	d806      	bhi.n	800f4c0 <etharp_raw+0x54>
 800f4b2:	4b2f      	ldr	r3, [pc, #188]	; (800f570 <etharp_raw+0x104>)
 800f4b4:	f240 4264 	movw	r2, #1124	; 0x464
 800f4b8:	4930      	ldr	r1, [pc, #192]	; (800f57c <etharp_raw+0x110>)
 800f4ba:	482f      	ldr	r0, [pc, #188]	; (800f578 <etharp_raw+0x10c>)
 800f4bc:	f002 fac2 	bl	8011a44 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800f4c0:	69bb      	ldr	r3, [r7, #24]
 800f4c2:	685b      	ldr	r3, [r3, #4]
 800f4c4:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800f4c6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	f7fd f9cf 	bl	800c86c <lwip_htons>
 800f4ce:	4603      	mov	r3, r0
 800f4d0:	461a      	mov	r2, r3
 800f4d2:	697b      	ldr	r3, [r7, #20]
 800f4d4:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f4dc:	2b06      	cmp	r3, #6
 800f4de:	d006      	beq.n	800f4ee <etharp_raw+0x82>
 800f4e0:	4b23      	ldr	r3, [pc, #140]	; (800f570 <etharp_raw+0x104>)
 800f4e2:	f240 426b 	movw	r2, #1131	; 0x46b
 800f4e6:	4926      	ldr	r1, [pc, #152]	; (800f580 <etharp_raw+0x114>)
 800f4e8:	4823      	ldr	r0, [pc, #140]	; (800f578 <etharp_raw+0x10c>)
 800f4ea:	f002 faab 	bl	8011a44 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 800f4ee:	697b      	ldr	r3, [r7, #20]
 800f4f0:	3308      	adds	r3, #8
 800f4f2:	2206      	movs	r2, #6
 800f4f4:	6839      	ldr	r1, [r7, #0]
 800f4f6:	4618      	mov	r0, r3
 800f4f8:	f002 f9eb 	bl	80118d2 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 800f4fc:	697b      	ldr	r3, [r7, #20]
 800f4fe:	3312      	adds	r3, #18
 800f500:	2206      	movs	r2, #6
 800f502:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f504:	4618      	mov	r0, r3
 800f506:	f002 f9e4 	bl	80118d2 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 800f50a:	697b      	ldr	r3, [r7, #20]
 800f50c:	330e      	adds	r3, #14
 800f50e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f510:	6812      	ldr	r2, [r2, #0]
 800f512:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800f514:	697b      	ldr	r3, [r7, #20]
 800f516:	3318      	adds	r3, #24
 800f518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f51a:	6812      	ldr	r2, [r2, #0]
 800f51c:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800f51e:	697b      	ldr	r3, [r7, #20]
 800f520:	2200      	movs	r2, #0
 800f522:	701a      	strb	r2, [r3, #0]
 800f524:	2200      	movs	r2, #0
 800f526:	f042 0201 	orr.w	r2, r2, #1
 800f52a:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800f52c:	697b      	ldr	r3, [r7, #20]
 800f52e:	2200      	movs	r2, #0
 800f530:	f042 0208 	orr.w	r2, r2, #8
 800f534:	709a      	strb	r2, [r3, #2]
 800f536:	2200      	movs	r2, #0
 800f538:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800f53a:	697b      	ldr	r3, [r7, #20]
 800f53c:	2206      	movs	r2, #6
 800f53e:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800f540:	697b      	ldr	r3, [r7, #20]
 800f542:	2204      	movs	r2, #4
 800f544:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800f546:	f640 0306 	movw	r3, #2054	; 0x806
 800f54a:	9300      	str	r3, [sp, #0]
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	68ba      	ldr	r2, [r7, #8]
 800f550:	69b9      	ldr	r1, [r7, #24]
 800f552:	68f8      	ldr	r0, [r7, #12]
 800f554:	f001 faea 	bl	8010b2c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800f558:	69b8      	ldr	r0, [r7, #24]
 800f55a:	f7fe fa5d 	bl	800da18 <pbuf_free>
  p = NULL;
 800f55e:	2300      	movs	r3, #0
 800f560:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800f562:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800f566:	4618      	mov	r0, r3
 800f568:	3720      	adds	r7, #32
 800f56a:	46bd      	mov	sp, r7
 800f56c:	bd80      	pop	{r7, pc}
 800f56e:	bf00      	nop
 800f570:	08013680 	.word	0x08013680
 800f574:	080137d0 	.word	0x080137d0
 800f578:	080136f8 	.word	0x080136f8
 800f57c:	08013870 	.word	0x08013870
 800f580:	080138a4 	.word	0x080138a4

0800f584 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 800f584:	b580      	push	{r7, lr}
 800f586:	b088      	sub	sp, #32
 800f588:	af04      	add	r7, sp, #16
 800f58a:	60f8      	str	r0, [r7, #12]
 800f58c:	60b9      	str	r1, [r7, #8]
 800f58e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800f5a0:	2201      	movs	r2, #1
 800f5a2:	9203      	str	r2, [sp, #12]
 800f5a4:	68ba      	ldr	r2, [r7, #8]
 800f5a6:	9202      	str	r2, [sp, #8]
 800f5a8:	4a06      	ldr	r2, [pc, #24]	; (800f5c4 <etharp_request_dst+0x40>)
 800f5aa:	9201      	str	r2, [sp, #4]
 800f5ac:	9300      	str	r3, [sp, #0]
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	687a      	ldr	r2, [r7, #4]
 800f5b2:	68f8      	ldr	r0, [r7, #12]
 800f5b4:	f7ff ff5a 	bl	800f46c <etharp_raw>
 800f5b8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	3710      	adds	r7, #16
 800f5be:	46bd      	mov	sp, r7
 800f5c0:	bd80      	pop	{r7, pc}
 800f5c2:	bf00      	nop
 800f5c4:	08013e18 	.word	0x08013e18

0800f5c8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800f5c8:	b580      	push	{r7, lr}
 800f5ca:	b082      	sub	sp, #8
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	6078      	str	r0, [r7, #4]
 800f5d0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800f5d2:	4a05      	ldr	r2, [pc, #20]	; (800f5e8 <etharp_request+0x20>)
 800f5d4:	6839      	ldr	r1, [r7, #0]
 800f5d6:	6878      	ldr	r0, [r7, #4]
 800f5d8:	f7ff ffd4 	bl	800f584 <etharp_request_dst>
 800f5dc:	4603      	mov	r3, r0
}
 800f5de:	4618      	mov	r0, r3
 800f5e0:	3708      	adds	r7, #8
 800f5e2:	46bd      	mov	sp, r7
 800f5e4:	bd80      	pop	{r7, pc}
 800f5e6:	bf00      	nop
 800f5e8:	08013e10 	.word	0x08013e10

0800f5ec <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b08e      	sub	sp, #56	; 0x38
 800f5f0:	af04      	add	r7, sp, #16
 800f5f2:	6078      	str	r0, [r7, #4]
 800f5f4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800f5f6:	4b7a      	ldr	r3, [pc, #488]	; (800f7e0 <icmp_input+0x1f4>)
 800f5f8:	689b      	ldr	r3, [r3, #8]
 800f5fa:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 800f5fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5fe:	781b      	ldrb	r3, [r3, #0]
 800f600:	b29b      	uxth	r3, r3
 800f602:	f003 030f 	and.w	r3, r3, #15
 800f606:	b29b      	uxth	r3, r3
 800f608:	009b      	lsls	r3, r3, #2
 800f60a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 800f60c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f60e:	2b13      	cmp	r3, #19
 800f610:	f240 80d1 	bls.w	800f7b6 <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	895b      	ldrh	r3, [r3, #10]
 800f618:	2b03      	cmp	r3, #3
 800f61a:	f240 80ce 	bls.w	800f7ba <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	685b      	ldr	r3, [r3, #4]
 800f622:	781b      	ldrb	r3, [r3, #0]
 800f624:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 800f628:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	f000 80bb 	beq.w	800f7a8 <icmp_input+0x1bc>
 800f632:	2b08      	cmp	r3, #8
 800f634:	f040 80bb 	bne.w	800f7ae <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 800f638:	4b6a      	ldr	r3, [pc, #424]	; (800f7e4 <icmp_input+0x1f8>)
 800f63a:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800f63c:	4b68      	ldr	r3, [pc, #416]	; (800f7e0 <icmp_input+0x1f4>)
 800f63e:	695b      	ldr	r3, [r3, #20]
 800f640:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f644:	2be0      	cmp	r3, #224	; 0xe0
 800f646:	f000 80bf 	beq.w	800f7c8 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800f64a:	4b65      	ldr	r3, [pc, #404]	; (800f7e0 <icmp_input+0x1f4>)
 800f64c:	695a      	ldr	r2, [r3, #20]
 800f64e:	4b64      	ldr	r3, [pc, #400]	; (800f7e0 <icmp_input+0x1f4>)
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	4619      	mov	r1, r3
 800f654:	4610      	mov	r0, r2
 800f656:	f000 fbc9 	bl	800fdec <ip4_addr_isbroadcast_u32>
 800f65a:	4603      	mov	r3, r0
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	f040 80b5 	bne.w	800f7cc <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	891b      	ldrh	r3, [r3, #8]
 800f666:	2b07      	cmp	r3, #7
 800f668:	f240 80a9 	bls.w	800f7be <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800f66c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f66e:	330e      	adds	r3, #14
 800f670:	b29b      	uxth	r3, r3
 800f672:	b21b      	sxth	r3, r3
 800f674:	4619      	mov	r1, r3
 800f676:	6878      	ldr	r0, [r7, #4]
 800f678:	f7fe f9aa 	bl	800d9d0 <pbuf_header>
 800f67c:	4603      	mov	r3, r0
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d046      	beq.n	800f710 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	891a      	ldrh	r2, [r3, #8]
 800f686:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f688:	4413      	add	r3, r2
 800f68a:	b29b      	uxth	r3, r3
 800f68c:	2200      	movs	r2, #0
 800f68e:	4619      	mov	r1, r3
 800f690:	2002      	movs	r0, #2
 800f692:	f7fd fe53 	bl	800d33c <pbuf_alloc>
 800f696:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 800f698:	69bb      	ldr	r3, [r7, #24]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	f000 8098 	beq.w	800f7d0 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800f6a0:	69bb      	ldr	r3, [r7, #24]
 800f6a2:	895b      	ldrh	r3, [r3, #10]
 800f6a4:	461a      	mov	r2, r3
 800f6a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f6a8:	3308      	adds	r3, #8
 800f6aa:	429a      	cmp	r2, r3
 800f6ac:	d203      	bcs.n	800f6b6 <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 800f6ae:	69b8      	ldr	r0, [r7, #24]
 800f6b0:	f7fe f9b2 	bl	800da18 <pbuf_free>
        goto icmperr;
 800f6b4:	e08d      	b.n	800f7d2 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 800f6b6:	69bb      	ldr	r3, [r7, #24]
 800f6b8:	685b      	ldr	r3, [r3, #4]
 800f6ba:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f6bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f002 f907 	bl	80118d2 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 800f6c4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f6c6:	425b      	negs	r3, r3
 800f6c8:	b29b      	uxth	r3, r3
 800f6ca:	b21b      	sxth	r3, r3
 800f6cc:	4619      	mov	r1, r3
 800f6ce:	69b8      	ldr	r0, [r7, #24]
 800f6d0:	f7fe f97e 	bl	800d9d0 <pbuf_header>
 800f6d4:	4603      	mov	r3, r0
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d009      	beq.n	800f6ee <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800f6da:	4b43      	ldr	r3, [pc, #268]	; (800f7e8 <icmp_input+0x1fc>)
 800f6dc:	22af      	movs	r2, #175	; 0xaf
 800f6de:	4943      	ldr	r1, [pc, #268]	; (800f7ec <icmp_input+0x200>)
 800f6e0:	4843      	ldr	r0, [pc, #268]	; (800f7f0 <icmp_input+0x204>)
 800f6e2:	f002 f9af 	bl	8011a44 <iprintf>
        pbuf_free(r);
 800f6e6:	69b8      	ldr	r0, [r7, #24]
 800f6e8:	f7fe f996 	bl	800da18 <pbuf_free>
        goto icmperr;
 800f6ec:	e071      	b.n	800f7d2 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 800f6ee:	6879      	ldr	r1, [r7, #4]
 800f6f0:	69b8      	ldr	r0, [r7, #24]
 800f6f2:	f7fe fac3 	bl	800dc7c <pbuf_copy>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d003      	beq.n	800f704 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 800f6fc:	69b8      	ldr	r0, [r7, #24]
 800f6fe:	f7fe f98b 	bl	800da18 <pbuf_free>
        goto icmperr;
 800f702:	e066      	b.n	800f7d2 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 800f704:	6878      	ldr	r0, [r7, #4]
 800f706:	f7fe f987 	bl	800da18 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 800f70a:	69bb      	ldr	r3, [r7, #24]
 800f70c:	607b      	str	r3, [r7, #4]
 800f70e:	e015      	b.n	800f73c <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800f710:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f712:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 800f716:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800f71a:	33f2      	adds	r3, #242	; 0xf2
 800f71c:	b29b      	uxth	r3, r3
 800f71e:	b21b      	sxth	r3, r3
 800f720:	4619      	mov	r1, r3
 800f722:	6878      	ldr	r0, [r7, #4]
 800f724:	f7fe f954 	bl	800d9d0 <pbuf_header>
 800f728:	4603      	mov	r3, r0
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d006      	beq.n	800f73c <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800f72e:	4b2e      	ldr	r3, [pc, #184]	; (800f7e8 <icmp_input+0x1fc>)
 800f730:	22c0      	movs	r2, #192	; 0xc0
 800f732:	4930      	ldr	r1, [pc, #192]	; (800f7f4 <icmp_input+0x208>)
 800f734:	482e      	ldr	r0, [pc, #184]	; (800f7f0 <icmp_input+0x204>)
 800f736:	f002 f985 	bl	8011a44 <iprintf>
        goto icmperr;
 800f73a:	e04a      	b.n	800f7d2 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	685b      	ldr	r3, [r3, #4]
 800f740:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 800f742:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800f746:	4619      	mov	r1, r3
 800f748:	6878      	ldr	r0, [r7, #4]
 800f74a:	f7fe f941 	bl	800d9d0 <pbuf_header>
 800f74e:	4603      	mov	r3, r0
 800f750:	2b00      	cmp	r3, #0
 800f752:	d12b      	bne.n	800f7ac <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	685b      	ldr	r3, [r3, #4]
 800f758:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 800f75a:	69fb      	ldr	r3, [r7, #28]
 800f75c:	681a      	ldr	r2, [r3, #0]
 800f75e:	693b      	ldr	r3, [r7, #16]
 800f760:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800f762:	4b1f      	ldr	r3, [pc, #124]	; (800f7e0 <icmp_input+0x1f4>)
 800f764:	691a      	ldr	r2, [r3, #16]
 800f766:	693b      	ldr	r3, [r7, #16]
 800f768:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800f76a:	697b      	ldr	r3, [r7, #20]
 800f76c:	2200      	movs	r2, #0
 800f76e:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 800f770:	697b      	ldr	r3, [r7, #20]
 800f772:	2200      	movs	r2, #0
 800f774:	709a      	strb	r2, [r3, #2]
 800f776:	2200      	movs	r2, #0
 800f778:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800f77a:	693b      	ldr	r3, [r7, #16]
 800f77c:	22ff      	movs	r2, #255	; 0xff
 800f77e:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800f780:	693b      	ldr	r3, [r7, #16]
 800f782:	2200      	movs	r2, #0
 800f784:	729a      	strb	r2, [r3, #10]
 800f786:	2200      	movs	r2, #0
 800f788:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800f78a:	683b      	ldr	r3, [r7, #0]
 800f78c:	9302      	str	r3, [sp, #8]
 800f78e:	2301      	movs	r3, #1
 800f790:	9301      	str	r3, [sp, #4]
 800f792:	2300      	movs	r3, #0
 800f794:	9300      	str	r3, [sp, #0]
 800f796:	23ff      	movs	r3, #255	; 0xff
 800f798:	2200      	movs	r2, #0
 800f79a:	69f9      	ldr	r1, [r7, #28]
 800f79c:	6878      	ldr	r0, [r7, #4]
 800f79e:	f000 fa53 	bl	800fc48 <ip4_output_if>
 800f7a2:	4603      	mov	r3, r0
 800f7a4:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 800f7a6:	e001      	b.n	800f7ac <icmp_input+0x1c0>
    break;
 800f7a8:	bf00      	nop
 800f7aa:	e000      	b.n	800f7ae <icmp_input+0x1c2>
    break;
 800f7ac:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800f7ae:	6878      	ldr	r0, [r7, #4]
 800f7b0:	f7fe f932 	bl	800da18 <pbuf_free>
  return;
 800f7b4:	e011      	b.n	800f7da <icmp_input+0x1ee>
    goto lenerr;
 800f7b6:	bf00      	nop
 800f7b8:	e002      	b.n	800f7c0 <icmp_input+0x1d4>
    goto lenerr;
 800f7ba:	bf00      	nop
 800f7bc:	e000      	b.n	800f7c0 <icmp_input+0x1d4>
      goto lenerr;
 800f7be:	bf00      	nop
lenerr:
  pbuf_free(p);
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	f7fe f929 	bl	800da18 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800f7c6:	e008      	b.n	800f7da <icmp_input+0x1ee>
      goto icmperr;
 800f7c8:	bf00      	nop
 800f7ca:	e002      	b.n	800f7d2 <icmp_input+0x1e6>
      goto icmperr;
 800f7cc:	bf00      	nop
 800f7ce:	e000      	b.n	800f7d2 <icmp_input+0x1e6>
        goto icmperr;
 800f7d0:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800f7d2:	6878      	ldr	r0, [r7, #4]
 800f7d4:	f7fe f920 	bl	800da18 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800f7d8:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800f7da:	3728      	adds	r7, #40	; 0x28
 800f7dc:	46bd      	mov	sp, r7
 800f7de:	bd80      	pop	{r7, pc}
 800f7e0:	20003fc8 	.word	0x20003fc8
 800f7e4:	20003fdc 	.word	0x20003fdc
 800f7e8:	080138e8 	.word	0x080138e8
 800f7ec:	08013920 	.word	0x08013920
 800f7f0:	08013958 	.word	0x08013958
 800f7f4:	08013980 	.word	0x08013980

0800f7f8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800f7f8:	b580      	push	{r7, lr}
 800f7fa:	b082      	sub	sp, #8
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	6078      	str	r0, [r7, #4]
 800f800:	460b      	mov	r3, r1
 800f802:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800f804:	78fb      	ldrb	r3, [r7, #3]
 800f806:	461a      	mov	r2, r3
 800f808:	2103      	movs	r1, #3
 800f80a:	6878      	ldr	r0, [r7, #4]
 800f80c:	f000 f814 	bl	800f838 <icmp_send_response>
}
 800f810:	bf00      	nop
 800f812:	3708      	adds	r7, #8
 800f814:	46bd      	mov	sp, r7
 800f816:	bd80      	pop	{r7, pc}

0800f818 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800f818:	b580      	push	{r7, lr}
 800f81a:	b082      	sub	sp, #8
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	6078      	str	r0, [r7, #4]
 800f820:	460b      	mov	r3, r1
 800f822:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800f824:	78fb      	ldrb	r3, [r7, #3]
 800f826:	461a      	mov	r2, r3
 800f828:	210b      	movs	r1, #11
 800f82a:	6878      	ldr	r0, [r7, #4]
 800f82c:	f000 f804 	bl	800f838 <icmp_send_response>
}
 800f830:	bf00      	nop
 800f832:	3708      	adds	r7, #8
 800f834:	46bd      	mov	sp, r7
 800f836:	bd80      	pop	{r7, pc}

0800f838 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800f838:	b580      	push	{r7, lr}
 800f83a:	b08c      	sub	sp, #48	; 0x30
 800f83c:	af04      	add	r7, sp, #16
 800f83e:	6078      	str	r0, [r7, #4]
 800f840:	460b      	mov	r3, r1
 800f842:	70fb      	strb	r3, [r7, #3]
 800f844:	4613      	mov	r3, r2
 800f846:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800f848:	2200      	movs	r2, #0
 800f84a:	2124      	movs	r1, #36	; 0x24
 800f84c:	2001      	movs	r0, #1
 800f84e:	f7fd fd75 	bl	800d33c <pbuf_alloc>
 800f852:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800f854:	69fb      	ldr	r3, [r7, #28]
 800f856:	2b00      	cmp	r3, #0
 800f858:	d04c      	beq.n	800f8f4 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800f85a:	69fb      	ldr	r3, [r7, #28]
 800f85c:	895b      	ldrh	r3, [r3, #10]
 800f85e:	2b23      	cmp	r3, #35	; 0x23
 800f860:	d806      	bhi.n	800f870 <icmp_send_response+0x38>
 800f862:	4b26      	ldr	r3, [pc, #152]	; (800f8fc <icmp_send_response+0xc4>)
 800f864:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800f868:	4925      	ldr	r1, [pc, #148]	; (800f900 <icmp_send_response+0xc8>)
 800f86a:	4826      	ldr	r0, [pc, #152]	; (800f904 <icmp_send_response+0xcc>)
 800f86c:	f002 f8ea 	bl	8011a44 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	685b      	ldr	r3, [r3, #4]
 800f874:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800f876:	69fb      	ldr	r3, [r7, #28]
 800f878:	685b      	ldr	r3, [r3, #4]
 800f87a:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800f87c:	697b      	ldr	r3, [r7, #20]
 800f87e:	78fa      	ldrb	r2, [r7, #3]
 800f880:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800f882:	697b      	ldr	r3, [r7, #20]
 800f884:	78ba      	ldrb	r2, [r7, #2]
 800f886:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800f888:	697b      	ldr	r3, [r7, #20]
 800f88a:	2200      	movs	r2, #0
 800f88c:	711a      	strb	r2, [r3, #4]
 800f88e:	2200      	movs	r2, #0
 800f890:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800f892:	697b      	ldr	r3, [r7, #20]
 800f894:	2200      	movs	r2, #0
 800f896:	719a      	strb	r2, [r3, #6]
 800f898:	2200      	movs	r2, #0
 800f89a:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800f89c:	69fb      	ldr	r3, [r7, #28]
 800f89e:	685b      	ldr	r3, [r3, #4]
 800f8a0:	f103 0008 	add.w	r0, r3, #8
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	685b      	ldr	r3, [r3, #4]
 800f8a8:	221c      	movs	r2, #28
 800f8aa:	4619      	mov	r1, r3
 800f8ac:	f002 f811 	bl	80118d2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800f8b0:	69bb      	ldr	r3, [r7, #24]
 800f8b2:	68db      	ldr	r3, [r3, #12]
 800f8b4:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800f8b6:	f107 030c 	add.w	r3, r7, #12
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	f000 f824 	bl	800f908 <ip4_route>
 800f8c0:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800f8c2:	693b      	ldr	r3, [r7, #16]
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d011      	beq.n	800f8ec <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800f8c8:	697b      	ldr	r3, [r7, #20]
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	709a      	strb	r2, [r3, #2]
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800f8d2:	f107 020c 	add.w	r2, r7, #12
 800f8d6:	693b      	ldr	r3, [r7, #16]
 800f8d8:	9302      	str	r3, [sp, #8]
 800f8da:	2301      	movs	r3, #1
 800f8dc:	9301      	str	r3, [sp, #4]
 800f8de:	2300      	movs	r3, #0
 800f8e0:	9300      	str	r3, [sp, #0]
 800f8e2:	23ff      	movs	r3, #255	; 0xff
 800f8e4:	2100      	movs	r1, #0
 800f8e6:	69f8      	ldr	r0, [r7, #28]
 800f8e8:	f000 f9ae 	bl	800fc48 <ip4_output_if>
  }
  pbuf_free(q);
 800f8ec:	69f8      	ldr	r0, [r7, #28]
 800f8ee:	f7fe f893 	bl	800da18 <pbuf_free>
 800f8f2:	e000      	b.n	800f8f6 <icmp_send_response+0xbe>
    return;
 800f8f4:	bf00      	nop
}
 800f8f6:	3720      	adds	r7, #32
 800f8f8:	46bd      	mov	sp, r7
 800f8fa:	bd80      	pop	{r7, pc}
 800f8fc:	080138e8 	.word	0x080138e8
 800f900:	080139b4 	.word	0x080139b4
 800f904:	08013958 	.word	0x08013958

0800f908 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800f908:	b480      	push	{r7}
 800f90a:	b085      	sub	sp, #20
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800f910:	4b30      	ldr	r3, [pc, #192]	; (800f9d4 <ip4_route+0xcc>)
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	60fb      	str	r3, [r7, #12]
 800f916:	e036      	b.n	800f986 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f91e:	f003 0301 	and.w	r3, r3, #1
 800f922:	b2db      	uxtb	r3, r3
 800f924:	2b00      	cmp	r3, #0
 800f926:	d02b      	beq.n	800f980 <ip4_route+0x78>
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f92e:	089b      	lsrs	r3, r3, #2
 800f930:	f003 0301 	and.w	r3, r3, #1
 800f934:	b2db      	uxtb	r3, r3
 800f936:	2b00      	cmp	r3, #0
 800f938:	d022      	beq.n	800f980 <ip4_route+0x78>
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	3304      	adds	r3, #4
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	2b00      	cmp	r3, #0
 800f942:	d01d      	beq.n	800f980 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	681a      	ldr	r2, [r3, #0]
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	3304      	adds	r3, #4
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	405a      	eors	r2, r3
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	3308      	adds	r3, #8
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	4013      	ands	r3, r2
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d101      	bne.n	800f960 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	e033      	b.n	800f9c8 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f966:	f003 0302 	and.w	r3, r3, #2
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d108      	bne.n	800f980 <ip4_route+0x78>
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	681a      	ldr	r2, [r3, #0]
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	330c      	adds	r3, #12
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	429a      	cmp	r2, r3
 800f97a:	d101      	bne.n	800f980 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	e023      	b.n	800f9c8 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	60fb      	str	r3, [r7, #12]
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d1c5      	bne.n	800f918 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800f98c:	4b12      	ldr	r3, [pc, #72]	; (800f9d8 <ip4_route+0xd0>)
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	2b00      	cmp	r3, #0
 800f992:	d015      	beq.n	800f9c0 <ip4_route+0xb8>
 800f994:	4b10      	ldr	r3, [pc, #64]	; (800f9d8 <ip4_route+0xd0>)
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f99c:	f003 0301 	and.w	r3, r3, #1
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d00d      	beq.n	800f9c0 <ip4_route+0xb8>
 800f9a4:	4b0c      	ldr	r3, [pc, #48]	; (800f9d8 <ip4_route+0xd0>)
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9ac:	f003 0304 	and.w	r3, r3, #4
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d005      	beq.n	800f9c0 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 800f9b4:	4b08      	ldr	r3, [pc, #32]	; (800f9d8 <ip4_route+0xd0>)
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	3304      	adds	r3, #4
 800f9ba:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d101      	bne.n	800f9c4 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800f9c0:	2300      	movs	r3, #0
 800f9c2:	e001      	b.n	800f9c8 <ip4_route+0xc0>
  }

  return netif_default;
 800f9c4:	4b04      	ldr	r3, [pc, #16]	; (800f9d8 <ip4_route+0xd0>)
 800f9c6:	681b      	ldr	r3, [r3, #0]
}
 800f9c8:	4618      	mov	r0, r3
 800f9ca:	3714      	adds	r7, #20
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	bc80      	pop	{r7}
 800f9d0:	4770      	bx	lr
 800f9d2:	bf00      	nop
 800f9d4:	20006ff4 	.word	0x20006ff4
 800f9d8:	20006ff8 	.word	0x20006ff8

0800f9dc <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800f9dc:	b580      	push	{r7, lr}
 800f9de:	b086      	sub	sp, #24
 800f9e0:	af00      	add	r7, sp, #0
 800f9e2:	6078      	str	r0, [r7, #4]
 800f9e4:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	685b      	ldr	r3, [r3, #4]
 800f9ea:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800f9ec:	697b      	ldr	r3, [r7, #20]
 800f9ee:	781b      	ldrb	r3, [r3, #0]
 800f9f0:	091b      	lsrs	r3, r3, #4
 800f9f2:	b2db      	uxtb	r3, r3
 800f9f4:	2b04      	cmp	r3, #4
 800f9f6:	d004      	beq.n	800fa02 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800f9f8:	6878      	ldr	r0, [r7, #4]
 800f9fa:	f7fe f80d 	bl	800da18 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800f9fe:	2300      	movs	r3, #0
 800fa00:	e11a      	b.n	800fc38 <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 800fa02:	697b      	ldr	r3, [r7, #20]
 800fa04:	781b      	ldrb	r3, [r3, #0]
 800fa06:	b29b      	uxth	r3, r3
 800fa08:	f003 030f 	and.w	r3, r3, #15
 800fa0c:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 800fa0e:	897b      	ldrh	r3, [r7, #10]
 800fa10:	009b      	lsls	r3, r3, #2
 800fa12:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800fa14:	697b      	ldr	r3, [r7, #20]
 800fa16:	885b      	ldrh	r3, [r3, #2]
 800fa18:	b29b      	uxth	r3, r3
 800fa1a:	4618      	mov	r0, r3
 800fa1c:	f7fc ff26 	bl	800c86c <lwip_htons>
 800fa20:	4603      	mov	r3, r0
 800fa22:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	891b      	ldrh	r3, [r3, #8]
 800fa28:	893a      	ldrh	r2, [r7, #8]
 800fa2a:	429a      	cmp	r2, r3
 800fa2c:	d204      	bcs.n	800fa38 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 800fa2e:	893b      	ldrh	r3, [r7, #8]
 800fa30:	4619      	mov	r1, r3
 800fa32:	6878      	ldr	r0, [r7, #4]
 800fa34:	f7fd fe7c 	bl	800d730 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	895b      	ldrh	r3, [r3, #10]
 800fa3c:	897a      	ldrh	r2, [r7, #10]
 800fa3e:	429a      	cmp	r2, r3
 800fa40:	d807      	bhi.n	800fa52 <ip4_input+0x76>
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	891b      	ldrh	r3, [r3, #8]
 800fa46:	893a      	ldrh	r2, [r7, #8]
 800fa48:	429a      	cmp	r2, r3
 800fa4a:	d802      	bhi.n	800fa52 <ip4_input+0x76>
 800fa4c:	897b      	ldrh	r3, [r7, #10]
 800fa4e:	2b13      	cmp	r3, #19
 800fa50:	d804      	bhi.n	800fa5c <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800fa52:	6878      	ldr	r0, [r7, #4]
 800fa54:	f7fd ffe0 	bl	800da18 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800fa58:	2300      	movs	r3, #0
 800fa5a:	e0ed      	b.n	800fc38 <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800fa5c:	697b      	ldr	r3, [r7, #20]
 800fa5e:	691b      	ldr	r3, [r3, #16]
 800fa60:	4a77      	ldr	r2, [pc, #476]	; (800fc40 <ip4_input+0x264>)
 800fa62:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800fa64:	697b      	ldr	r3, [r7, #20]
 800fa66:	68db      	ldr	r3, [r3, #12]
 800fa68:	4a75      	ldr	r2, [pc, #468]	; (800fc40 <ip4_input+0x264>)
 800fa6a:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800fa6c:	4b74      	ldr	r3, [pc, #464]	; (800fc40 <ip4_input+0x264>)
 800fa6e:	695b      	ldr	r3, [r3, #20]
 800fa70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fa74:	2be0      	cmp	r3, #224	; 0xe0
 800fa76:	d112      	bne.n	800fa9e <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800fa78:	683b      	ldr	r3, [r7, #0]
 800fa7a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fa7e:	f003 0301 	and.w	r3, r3, #1
 800fa82:	b2db      	uxtb	r3, r3
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d007      	beq.n	800fa98 <ip4_input+0xbc>
 800fa88:	683b      	ldr	r3, [r7, #0]
 800fa8a:	3304      	adds	r3, #4
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d002      	beq.n	800fa98 <ip4_input+0xbc>
      netif = inp;
 800fa92:	683b      	ldr	r3, [r7, #0]
 800fa94:	613b      	str	r3, [r7, #16]
 800fa96:	e041      	b.n	800fb1c <ip4_input+0x140>
    } else {
      netif = NULL;
 800fa98:	2300      	movs	r3, #0
 800fa9a:	613b      	str	r3, [r7, #16]
 800fa9c:	e03e      	b.n	800fb1c <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 800fa9e:	2301      	movs	r3, #1
 800faa0:	60fb      	str	r3, [r7, #12]
    netif = inp;
 800faa2:	683b      	ldr	r3, [r7, #0]
 800faa4:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800faa6:	693b      	ldr	r3, [r7, #16]
 800faa8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800faac:	f003 0301 	and.w	r3, r3, #1
 800fab0:	b2db      	uxtb	r3, r3
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d014      	beq.n	800fae0 <ip4_input+0x104>
 800fab6:	693b      	ldr	r3, [r7, #16]
 800fab8:	3304      	adds	r3, #4
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d00f      	beq.n	800fae0 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800fac0:	4b5f      	ldr	r3, [pc, #380]	; (800fc40 <ip4_input+0x264>)
 800fac2:	695a      	ldr	r2, [r3, #20]
 800fac4:	693b      	ldr	r3, [r7, #16]
 800fac6:	3304      	adds	r3, #4
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	429a      	cmp	r2, r3
 800facc:	d026      	beq.n	800fb1c <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800face:	4b5c      	ldr	r3, [pc, #368]	; (800fc40 <ip4_input+0x264>)
 800fad0:	695b      	ldr	r3, [r3, #20]
 800fad2:	6939      	ldr	r1, [r7, #16]
 800fad4:	4618      	mov	r0, r3
 800fad6:	f000 f989 	bl	800fdec <ip4_addr_isbroadcast_u32>
 800fada:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d11d      	bne.n	800fb1c <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d00d      	beq.n	800fb02 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800fae6:	4b56      	ldr	r3, [pc, #344]	; (800fc40 <ip4_input+0x264>)
 800fae8:	695b      	ldr	r3, [r3, #20]
 800faea:	b2db      	uxtb	r3, r3
 800faec:	2b7f      	cmp	r3, #127	; 0x7f
 800faee:	d102      	bne.n	800faf6 <ip4_input+0x11a>
          netif = NULL;
 800faf0:	2300      	movs	r3, #0
 800faf2:	613b      	str	r3, [r7, #16]
          break;
 800faf4:	e012      	b.n	800fb1c <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 800faf6:	2300      	movs	r3, #0
 800faf8:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 800fafa:	4b52      	ldr	r3, [pc, #328]	; (800fc44 <ip4_input+0x268>)
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	613b      	str	r3, [r7, #16]
 800fb00:	e002      	b.n	800fb08 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 800fb02:	693b      	ldr	r3, [r7, #16]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 800fb08:	693a      	ldr	r2, [r7, #16]
 800fb0a:	683b      	ldr	r3, [r7, #0]
 800fb0c:	429a      	cmp	r2, r3
 800fb0e:	d102      	bne.n	800fb16 <ip4_input+0x13a>
        netif = netif->next;
 800fb10:	693b      	ldr	r3, [r7, #16]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 800fb16:	693b      	ldr	r3, [r7, #16]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d1c4      	bne.n	800faa6 <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800fb1c:	4b48      	ldr	r3, [pc, #288]	; (800fc40 <ip4_input+0x264>)
 800fb1e:	691b      	ldr	r3, [r3, #16]
 800fb20:	6839      	ldr	r1, [r7, #0]
 800fb22:	4618      	mov	r0, r3
 800fb24:	f000 f962 	bl	800fdec <ip4_addr_isbroadcast_u32>
 800fb28:	4603      	mov	r3, r0
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d105      	bne.n	800fb3a <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800fb2e:	4b44      	ldr	r3, [pc, #272]	; (800fc40 <ip4_input+0x264>)
 800fb30:	691b      	ldr	r3, [r3, #16]
 800fb32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800fb36:	2be0      	cmp	r3, #224	; 0xe0
 800fb38:	d104      	bne.n	800fb44 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800fb3a:	6878      	ldr	r0, [r7, #4]
 800fb3c:	f7fd ff6c 	bl	800da18 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800fb40:	2300      	movs	r3, #0
 800fb42:	e079      	b.n	800fc38 <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800fb44:	693b      	ldr	r3, [r7, #16]
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	d104      	bne.n	800fb54 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800fb4a:	6878      	ldr	r0, [r7, #4]
 800fb4c:	f7fd ff64 	bl	800da18 <pbuf_free>
    return ERR_OK;
 800fb50:	2300      	movs	r3, #0
 800fb52:	e071      	b.n	800fc38 <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800fb54:	697b      	ldr	r3, [r7, #20]
 800fb56:	88db      	ldrh	r3, [r3, #6]
 800fb58:	b29b      	uxth	r3, r3
 800fb5a:	461a      	mov	r2, r3
 800fb5c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 800fb60:	4013      	ands	r3, r2
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d00b      	beq.n	800fb7e <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800fb66:	6878      	ldr	r0, [r7, #4]
 800fb68:	f000 fc84 	bl	8010474 <ip4_reass>
 800fb6c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d101      	bne.n	800fb78 <ip4_input+0x19c>
      return ERR_OK;
 800fb74:	2300      	movs	r3, #0
 800fb76:	e05f      	b.n	800fc38 <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	685b      	ldr	r3, [r3, #4]
 800fb7c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800fb7e:	4a30      	ldr	r2, [pc, #192]	; (800fc40 <ip4_input+0x264>)
 800fb80:	693b      	ldr	r3, [r7, #16]
 800fb82:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800fb84:	4a2e      	ldr	r2, [pc, #184]	; (800fc40 <ip4_input+0x264>)
 800fb86:	683b      	ldr	r3, [r7, #0]
 800fb88:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800fb8a:	4a2d      	ldr	r2, [pc, #180]	; (800fc40 <ip4_input+0x264>)
 800fb8c:	697b      	ldr	r3, [r7, #20]
 800fb8e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800fb90:	697b      	ldr	r3, [r7, #20]
 800fb92:	781b      	ldrb	r3, [r3, #0]
 800fb94:	b29b      	uxth	r3, r3
 800fb96:	f003 030f 	and.w	r3, r3, #15
 800fb9a:	b29b      	uxth	r3, r3
 800fb9c:	009b      	lsls	r3, r3, #2
 800fb9e:	b29a      	uxth	r2, r3
 800fba0:	4b27      	ldr	r3, [pc, #156]	; (800fc40 <ip4_input+0x264>)
 800fba2:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800fba4:	897b      	ldrh	r3, [r7, #10]
 800fba6:	425b      	negs	r3, r3
 800fba8:	b29b      	uxth	r3, r3
 800fbaa:	b21b      	sxth	r3, r3
 800fbac:	4619      	mov	r1, r3
 800fbae:	6878      	ldr	r0, [r7, #4]
 800fbb0:	f7fd ff0e 	bl	800d9d0 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 800fbb4:	697b      	ldr	r3, [r7, #20]
 800fbb6:	7a5b      	ldrb	r3, [r3, #9]
 800fbb8:	2b01      	cmp	r3, #1
 800fbba:	d006      	beq.n	800fbca <ip4_input+0x1ee>
 800fbbc:	2b11      	cmp	r3, #17
 800fbbe:	d109      	bne.n	800fbd4 <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 800fbc0:	6839      	ldr	r1, [r7, #0]
 800fbc2:	6878      	ldr	r0, [r7, #4]
 800fbc4:	f7fe faca 	bl	800e15c <udp_input>
      break;
 800fbc8:	e023      	b.n	800fc12 <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 800fbca:	6839      	ldr	r1, [r7, #0]
 800fbcc:	6878      	ldr	r0, [r7, #4]
 800fbce:	f7ff fd0d 	bl	800f5ec <icmp_input>
      break;
 800fbd2:	e01e      	b.n	800fc12 <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800fbd4:	4b1a      	ldr	r3, [pc, #104]	; (800fc40 <ip4_input+0x264>)
 800fbd6:	695b      	ldr	r3, [r3, #20]
 800fbd8:	6939      	ldr	r1, [r7, #16]
 800fbda:	4618      	mov	r0, r3
 800fbdc:	f000 f906 	bl	800fdec <ip4_addr_isbroadcast_u32>
 800fbe0:	4603      	mov	r3, r0
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d112      	bne.n	800fc0c <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800fbe6:	4b16      	ldr	r3, [pc, #88]	; (800fc40 <ip4_input+0x264>)
 800fbe8:	695b      	ldr	r3, [r3, #20]
 800fbea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800fbee:	2be0      	cmp	r3, #224	; 0xe0
 800fbf0:	d00c      	beq.n	800fc0c <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800fbf2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800fbf6:	4619      	mov	r1, r3
 800fbf8:	6878      	ldr	r0, [r7, #4]
 800fbfa:	f7fd fefb 	bl	800d9f4 <pbuf_header_force>
        p->payload = iphdr;
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	697a      	ldr	r2, [r7, #20]
 800fc02:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800fc04:	2102      	movs	r1, #2
 800fc06:	6878      	ldr	r0, [r7, #4]
 800fc08:	f7ff fdf6 	bl	800f7f8 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 800fc0c:	6878      	ldr	r0, [r7, #4]
 800fc0e:	f7fd ff03 	bl	800da18 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800fc12:	4b0b      	ldr	r3, [pc, #44]	; (800fc40 <ip4_input+0x264>)
 800fc14:	2200      	movs	r2, #0
 800fc16:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800fc18:	4b09      	ldr	r3, [pc, #36]	; (800fc40 <ip4_input+0x264>)
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800fc1e:	4b08      	ldr	r3, [pc, #32]	; (800fc40 <ip4_input+0x264>)
 800fc20:	2200      	movs	r2, #0
 800fc22:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800fc24:	4b06      	ldr	r3, [pc, #24]	; (800fc40 <ip4_input+0x264>)
 800fc26:	2200      	movs	r2, #0
 800fc28:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800fc2a:	4b05      	ldr	r3, [pc, #20]	; (800fc40 <ip4_input+0x264>)
 800fc2c:	2200      	movs	r2, #0
 800fc2e:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800fc30:	4b03      	ldr	r3, [pc, #12]	; (800fc40 <ip4_input+0x264>)
 800fc32:	2200      	movs	r2, #0
 800fc34:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800fc36:	2300      	movs	r3, #0
}
 800fc38:	4618      	mov	r0, r3
 800fc3a:	3718      	adds	r7, #24
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}
 800fc40:	20003fc8 	.word	0x20003fc8
 800fc44:	20006ff4 	.word	0x20006ff4

0800fc48 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800fc48:	b580      	push	{r7, lr}
 800fc4a:	b08a      	sub	sp, #40	; 0x28
 800fc4c:	af04      	add	r7, sp, #16
 800fc4e:	60f8      	str	r0, [r7, #12]
 800fc50:	60b9      	str	r1, [r7, #8]
 800fc52:	607a      	str	r2, [r7, #4]
 800fc54:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800fc56:	68bb      	ldr	r3, [r7, #8]
 800fc58:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d009      	beq.n	800fc74 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800fc60:	68bb      	ldr	r3, [r7, #8]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d003      	beq.n	800fc6e <ip4_output_if+0x26>
 800fc66:	68bb      	ldr	r3, [r7, #8]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d102      	bne.n	800fc74 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800fc6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc70:	3304      	adds	r3, #4
 800fc72:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800fc74:	78fa      	ldrb	r2, [r7, #3]
 800fc76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc78:	9302      	str	r3, [sp, #8]
 800fc7a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800fc7e:	9301      	str	r3, [sp, #4]
 800fc80:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fc84:	9300      	str	r3, [sp, #0]
 800fc86:	4613      	mov	r3, r2
 800fc88:	687a      	ldr	r2, [r7, #4]
 800fc8a:	6979      	ldr	r1, [r7, #20]
 800fc8c:	68f8      	ldr	r0, [r7, #12]
 800fc8e:	f000 f805 	bl	800fc9c <ip4_output_if_src>
 800fc92:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800fc94:	4618      	mov	r0, r3
 800fc96:	3718      	adds	r7, #24
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	bd80      	pop	{r7, pc}

0800fc9c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800fc9c:	b580      	push	{r7, lr}
 800fc9e:	b088      	sub	sp, #32
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	60f8      	str	r0, [r7, #12]
 800fca4:	60b9      	str	r1, [r7, #8]
 800fca6:	607a      	str	r2, [r7, #4]
 800fca8:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	89db      	ldrh	r3, [r3, #14]
 800fcae:	2b01      	cmp	r3, #1
 800fcb0:	d006      	beq.n	800fcc0 <ip4_output_if_src+0x24>
 800fcb2:	4b48      	ldr	r3, [pc, #288]	; (800fdd4 <ip4_output_if_src+0x138>)
 800fcb4:	f240 3233 	movw	r2, #819	; 0x333
 800fcb8:	4947      	ldr	r1, [pc, #284]	; (800fdd8 <ip4_output_if_src+0x13c>)
 800fcba:	4848      	ldr	r0, [pc, #288]	; (800fddc <ip4_output_if_src+0x140>)
 800fcbc:	f001 fec2 	bl	8011a44 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d060      	beq.n	800fd88 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800fcc6:	2314      	movs	r3, #20
 800fcc8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800fcca:	2114      	movs	r1, #20
 800fccc:	68f8      	ldr	r0, [r7, #12]
 800fcce:	f7fd fe7f 	bl	800d9d0 <pbuf_header>
 800fcd2:	4603      	mov	r3, r0
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d002      	beq.n	800fcde <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800fcd8:	f06f 0301 	mvn.w	r3, #1
 800fcdc:	e075      	b.n	800fdca <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	685b      	ldr	r3, [r3, #4]
 800fce2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	895b      	ldrh	r3, [r3, #10]
 800fce8:	2b13      	cmp	r3, #19
 800fcea:	d806      	bhi.n	800fcfa <ip4_output_if_src+0x5e>
 800fcec:	4b39      	ldr	r3, [pc, #228]	; (800fdd4 <ip4_output_if_src+0x138>)
 800fcee:	f240 3261 	movw	r2, #865	; 0x361
 800fcf2:	493b      	ldr	r1, [pc, #236]	; (800fde0 <ip4_output_if_src+0x144>)
 800fcf4:	4839      	ldr	r0, [pc, #228]	; (800fddc <ip4_output_if_src+0x140>)
 800fcf6:	f001 fea5 	bl	8011a44 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800fcfa:	69fb      	ldr	r3, [r7, #28]
 800fcfc:	78fa      	ldrb	r2, [r7, #3]
 800fcfe:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800fd00:	69fb      	ldr	r3, [r7, #28]
 800fd02:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800fd06:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	681a      	ldr	r2, [r3, #0]
 800fd0c:	69fb      	ldr	r3, [r7, #28]
 800fd0e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800fd10:	8b7b      	ldrh	r3, [r7, #26]
 800fd12:	089b      	lsrs	r3, r3, #2
 800fd14:	b29b      	uxth	r3, r3
 800fd16:	b2db      	uxtb	r3, r3
 800fd18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fd1c:	b2da      	uxtb	r2, r3
 800fd1e:	69fb      	ldr	r3, [r7, #28]
 800fd20:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800fd22:	69fb      	ldr	r3, [r7, #28]
 800fd24:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800fd28:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	891b      	ldrh	r3, [r3, #8]
 800fd2e:	4618      	mov	r0, r3
 800fd30:	f7fc fd9c 	bl	800c86c <lwip_htons>
 800fd34:	4603      	mov	r3, r0
 800fd36:	461a      	mov	r2, r3
 800fd38:	69fb      	ldr	r3, [r7, #28]
 800fd3a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800fd3c:	69fb      	ldr	r3, [r7, #28]
 800fd3e:	2200      	movs	r2, #0
 800fd40:	719a      	strb	r2, [r3, #6]
 800fd42:	2200      	movs	r2, #0
 800fd44:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800fd46:	4b27      	ldr	r3, [pc, #156]	; (800fde4 <ip4_output_if_src+0x148>)
 800fd48:	881b      	ldrh	r3, [r3, #0]
 800fd4a:	4618      	mov	r0, r3
 800fd4c:	f7fc fd8e 	bl	800c86c <lwip_htons>
 800fd50:	4603      	mov	r3, r0
 800fd52:	461a      	mov	r2, r3
 800fd54:	69fb      	ldr	r3, [r7, #28]
 800fd56:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800fd58:	4b22      	ldr	r3, [pc, #136]	; (800fde4 <ip4_output_if_src+0x148>)
 800fd5a:	881b      	ldrh	r3, [r3, #0]
 800fd5c:	3301      	adds	r3, #1
 800fd5e:	b29a      	uxth	r2, r3
 800fd60:	4b20      	ldr	r3, [pc, #128]	; (800fde4 <ip4_output_if_src+0x148>)
 800fd62:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800fd64:	68bb      	ldr	r3, [r7, #8]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d104      	bne.n	800fd74 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800fd6a:	4b1f      	ldr	r3, [pc, #124]	; (800fde8 <ip4_output_if_src+0x14c>)
 800fd6c:	681a      	ldr	r2, [r3, #0]
 800fd6e:	69fb      	ldr	r3, [r7, #28]
 800fd70:	60da      	str	r2, [r3, #12]
 800fd72:	e003      	b.n	800fd7c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800fd74:	68bb      	ldr	r3, [r7, #8]
 800fd76:	681a      	ldr	r2, [r3, #0]
 800fd78:	69fb      	ldr	r3, [r7, #28]
 800fd7a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800fd7c:	69fb      	ldr	r3, [r7, #28]
 800fd7e:	2200      	movs	r2, #0
 800fd80:	729a      	strb	r2, [r3, #10]
 800fd82:	2200      	movs	r2, #0
 800fd84:	72da      	strb	r2, [r3, #11]
 800fd86:	e008      	b.n	800fd9a <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	685b      	ldr	r3, [r3, #4]
 800fd8c:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800fd8e:	69fb      	ldr	r3, [r7, #28]
 800fd90:	691b      	ldr	r3, [r3, #16]
 800fd92:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800fd94:	f107 0314 	add.w	r3, r7, #20
 800fd98:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800fd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d00c      	beq.n	800fdbc <ip4_output_if_src+0x120>
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	891a      	ldrh	r2, [r3, #8]
 800fda6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fda8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800fdaa:	429a      	cmp	r2, r3
 800fdac:	d906      	bls.n	800fdbc <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 800fdae:	687a      	ldr	r2, [r7, #4]
 800fdb0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fdb2:	68f8      	ldr	r0, [r7, #12]
 800fdb4:	f000 fd08 	bl	80107c8 <ip4_frag>
 800fdb8:	4603      	mov	r3, r0
 800fdba:	e006      	b.n	800fdca <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800fdbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdbe:	695b      	ldr	r3, [r3, #20]
 800fdc0:	687a      	ldr	r2, [r7, #4]
 800fdc2:	68f9      	ldr	r1, [r7, #12]
 800fdc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fdc6:	4798      	blx	r3
 800fdc8:	4603      	mov	r3, r0
}
 800fdca:	4618      	mov	r0, r3
 800fdcc:	3720      	adds	r7, #32
 800fdce:	46bd      	mov	sp, r7
 800fdd0:	bd80      	pop	{r7, pc}
 800fdd2:	bf00      	nop
 800fdd4:	080139e0 	.word	0x080139e0
 800fdd8:	08013a14 	.word	0x08013a14
 800fddc:	08013a20 	.word	0x08013a20
 800fde0:	08013a48 	.word	0x08013a48
 800fde4:	20000536 	.word	0x20000536
 800fde8:	08013e0c 	.word	0x08013e0c

0800fdec <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800fdec:	b480      	push	{r7}
 800fdee:	b085      	sub	sp, #20
 800fdf0:	af00      	add	r7, sp, #0
 800fdf2:	6078      	str	r0, [r7, #4]
 800fdf4:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe00:	d002      	beq.n	800fe08 <ip4_addr_isbroadcast_u32+0x1c>
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d101      	bne.n	800fe0c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800fe08:	2301      	movs	r3, #1
 800fe0a:	e02a      	b.n	800fe62 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800fe0c:	683b      	ldr	r3, [r7, #0]
 800fe0e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fe12:	f003 0302 	and.w	r3, r3, #2
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d101      	bne.n	800fe1e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800fe1a:	2300      	movs	r3, #0
 800fe1c:	e021      	b.n	800fe62 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800fe1e:	683b      	ldr	r3, [r7, #0]
 800fe20:	3304      	adds	r3, #4
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	687a      	ldr	r2, [r7, #4]
 800fe26:	429a      	cmp	r2, r3
 800fe28:	d101      	bne.n	800fe2e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800fe2a:	2300      	movs	r3, #0
 800fe2c:	e019      	b.n	800fe62 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800fe2e:	68fa      	ldr	r2, [r7, #12]
 800fe30:	683b      	ldr	r3, [r7, #0]
 800fe32:	3304      	adds	r3, #4
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	405a      	eors	r2, r3
 800fe38:	683b      	ldr	r3, [r7, #0]
 800fe3a:	3308      	adds	r3, #8
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	4013      	ands	r3, r2
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d10d      	bne.n	800fe60 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800fe44:	683b      	ldr	r3, [r7, #0]
 800fe46:	3308      	adds	r3, #8
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	43da      	mvns	r2, r3
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800fe50:	683b      	ldr	r3, [r7, #0]
 800fe52:	3308      	adds	r3, #8
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800fe58:	429a      	cmp	r2, r3
 800fe5a:	d101      	bne.n	800fe60 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800fe5c:	2301      	movs	r3, #1
 800fe5e:	e000      	b.n	800fe62 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800fe60:	2300      	movs	r3, #0
  }
}
 800fe62:	4618      	mov	r0, r3
 800fe64:	3714      	adds	r7, #20
 800fe66:	46bd      	mov	sp, r7
 800fe68:	bc80      	pop	{r7}
 800fe6a:	4770      	bx	lr

0800fe6c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800fe6c:	b580      	push	{r7, lr}
 800fe6e:	b084      	sub	sp, #16
 800fe70:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800fe72:	2300      	movs	r3, #0
 800fe74:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800fe76:	4b12      	ldr	r3, [pc, #72]	; (800fec0 <ip_reass_tmr+0x54>)
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800fe7c:	e018      	b.n	800feb0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	7fdb      	ldrb	r3, [r3, #31]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d00b      	beq.n	800fe9e <ip_reass_tmr+0x32>
      r->timer--;
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	7fdb      	ldrb	r3, [r3, #31]
 800fe8a:	3b01      	subs	r3, #1
 800fe8c:	b2da      	uxtb	r2, r3
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	60fb      	str	r3, [r7, #12]
 800fe9c:	e008      	b.n	800feb0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800fea8:	68b9      	ldr	r1, [r7, #8]
 800feaa:	6878      	ldr	r0, [r7, #4]
 800feac:	f000 f80a 	bl	800fec4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d1e3      	bne.n	800fe7e <ip_reass_tmr+0x12>
     }
   }
}
 800feb6:	bf00      	nop
 800feb8:	3710      	adds	r7, #16
 800feba:	46bd      	mov	sp, r7
 800febc:	bd80      	pop	{r7, pc}
 800febe:	bf00      	nop
 800fec0:	20000538 	.word	0x20000538

0800fec4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800fec4:	b580      	push	{r7, lr}
 800fec6:	b088      	sub	sp, #32
 800fec8:	af00      	add	r7, sp, #0
 800feca:	6078      	str	r0, [r7, #4]
 800fecc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800fece:	2300      	movs	r3, #0
 800fed0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800fed2:	683a      	ldr	r2, [r7, #0]
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	429a      	cmp	r2, r3
 800fed8:	d105      	bne.n	800fee6 <ip_reass_free_complete_datagram+0x22>
 800feda:	4b45      	ldr	r3, [pc, #276]	; (800fff0 <ip_reass_free_complete_datagram+0x12c>)
 800fedc:	22ab      	movs	r2, #171	; 0xab
 800fede:	4945      	ldr	r1, [pc, #276]	; (800fff4 <ip_reass_free_complete_datagram+0x130>)
 800fee0:	4845      	ldr	r0, [pc, #276]	; (800fff8 <ip_reass_free_complete_datagram+0x134>)
 800fee2:	f001 fdaf 	bl	8011a44 <iprintf>
  if (prev != NULL) {
 800fee6:	683b      	ldr	r3, [r7, #0]
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d00a      	beq.n	800ff02 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	687a      	ldr	r2, [r7, #4]
 800fef2:	429a      	cmp	r2, r3
 800fef4:	d005      	beq.n	800ff02 <ip_reass_free_complete_datagram+0x3e>
 800fef6:	4b3e      	ldr	r3, [pc, #248]	; (800fff0 <ip_reass_free_complete_datagram+0x12c>)
 800fef8:	22ad      	movs	r2, #173	; 0xad
 800fefa:	4940      	ldr	r1, [pc, #256]	; (800fffc <ip_reass_free_complete_datagram+0x138>)
 800fefc:	483e      	ldr	r0, [pc, #248]	; (800fff8 <ip_reass_free_complete_datagram+0x134>)
 800fefe:	f001 fda1 	bl	8011a44 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	685b      	ldr	r3, [r3, #4]
 800ff06:	685b      	ldr	r3, [r3, #4]
 800ff08:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800ff0a:	697b      	ldr	r3, [r7, #20]
 800ff0c:	889b      	ldrh	r3, [r3, #4]
 800ff0e:	b29b      	uxth	r3, r3
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d12a      	bne.n	800ff6a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	685b      	ldr	r3, [r3, #4]
 800ff18:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800ff1a:	697b      	ldr	r3, [r7, #20]
 800ff1c:	681a      	ldr	r2, [r3, #0]
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800ff22:	69bb      	ldr	r3, [r7, #24]
 800ff24:	6858      	ldr	r0, [r3, #4]
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	3308      	adds	r3, #8
 800ff2a:	2214      	movs	r2, #20
 800ff2c:	4619      	mov	r1, r3
 800ff2e:	f001 fcd0 	bl	80118d2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800ff32:	2101      	movs	r1, #1
 800ff34:	69b8      	ldr	r0, [r7, #24]
 800ff36:	f7ff fc6f 	bl	800f818 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800ff3a:	69b8      	ldr	r0, [r7, #24]
 800ff3c:	f7fd fe00 	bl	800db40 <pbuf_clen>
 800ff40:	4603      	mov	r3, r0
 800ff42:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ff44:	8bfa      	ldrh	r2, [r7, #30]
 800ff46:	8a7b      	ldrh	r3, [r7, #18]
 800ff48:	4413      	add	r3, r2
 800ff4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ff4e:	db05      	blt.n	800ff5c <ip_reass_free_complete_datagram+0x98>
 800ff50:	4b27      	ldr	r3, [pc, #156]	; (800fff0 <ip_reass_free_complete_datagram+0x12c>)
 800ff52:	22bc      	movs	r2, #188	; 0xbc
 800ff54:	492a      	ldr	r1, [pc, #168]	; (8010000 <ip_reass_free_complete_datagram+0x13c>)
 800ff56:	4828      	ldr	r0, [pc, #160]	; (800fff8 <ip_reass_free_complete_datagram+0x134>)
 800ff58:	f001 fd74 	bl	8011a44 <iprintf>
    pbufs_freed += clen;
 800ff5c:	8bfa      	ldrh	r2, [r7, #30]
 800ff5e:	8a7b      	ldrh	r3, [r7, #18]
 800ff60:	4413      	add	r3, r2
 800ff62:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800ff64:	69b8      	ldr	r0, [r7, #24]
 800ff66:	f7fd fd57 	bl	800da18 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	685b      	ldr	r3, [r3, #4]
 800ff6e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800ff70:	e01f      	b.n	800ffb2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800ff72:	69bb      	ldr	r3, [r7, #24]
 800ff74:	685b      	ldr	r3, [r3, #4]
 800ff76:	617b      	str	r3, [r7, #20]
    pcur = p;
 800ff78:	69bb      	ldr	r3, [r7, #24]
 800ff7a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800ff7c:	697b      	ldr	r3, [r7, #20]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800ff82:	68f8      	ldr	r0, [r7, #12]
 800ff84:	f7fd fddc 	bl	800db40 <pbuf_clen>
 800ff88:	4603      	mov	r3, r0
 800ff8a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ff8c:	8bfa      	ldrh	r2, [r7, #30]
 800ff8e:	8a7b      	ldrh	r3, [r7, #18]
 800ff90:	4413      	add	r3, r2
 800ff92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ff96:	db05      	blt.n	800ffa4 <ip_reass_free_complete_datagram+0xe0>
 800ff98:	4b15      	ldr	r3, [pc, #84]	; (800fff0 <ip_reass_free_complete_datagram+0x12c>)
 800ff9a:	22cc      	movs	r2, #204	; 0xcc
 800ff9c:	4918      	ldr	r1, [pc, #96]	; (8010000 <ip_reass_free_complete_datagram+0x13c>)
 800ff9e:	4816      	ldr	r0, [pc, #88]	; (800fff8 <ip_reass_free_complete_datagram+0x134>)
 800ffa0:	f001 fd50 	bl	8011a44 <iprintf>
    pbufs_freed += clen;
 800ffa4:	8bfa      	ldrh	r2, [r7, #30]
 800ffa6:	8a7b      	ldrh	r3, [r7, #18]
 800ffa8:	4413      	add	r3, r2
 800ffaa:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800ffac:	68f8      	ldr	r0, [r7, #12]
 800ffae:	f7fd fd33 	bl	800da18 <pbuf_free>
  while (p != NULL) {
 800ffb2:	69bb      	ldr	r3, [r7, #24]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d1dc      	bne.n	800ff72 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800ffb8:	6839      	ldr	r1, [r7, #0]
 800ffba:	6878      	ldr	r0, [r7, #4]
 800ffbc:	f000 f8c2 	bl	8010144 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800ffc0:	4b10      	ldr	r3, [pc, #64]	; (8010004 <ip_reass_free_complete_datagram+0x140>)
 800ffc2:	881b      	ldrh	r3, [r3, #0]
 800ffc4:	8bfa      	ldrh	r2, [r7, #30]
 800ffc6:	429a      	cmp	r2, r3
 800ffc8:	d905      	bls.n	800ffd6 <ip_reass_free_complete_datagram+0x112>
 800ffca:	4b09      	ldr	r3, [pc, #36]	; (800fff0 <ip_reass_free_complete_datagram+0x12c>)
 800ffcc:	22d2      	movs	r2, #210	; 0xd2
 800ffce:	490e      	ldr	r1, [pc, #56]	; (8010008 <ip_reass_free_complete_datagram+0x144>)
 800ffd0:	4809      	ldr	r0, [pc, #36]	; (800fff8 <ip_reass_free_complete_datagram+0x134>)
 800ffd2:	f001 fd37 	bl	8011a44 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800ffd6:	4b0b      	ldr	r3, [pc, #44]	; (8010004 <ip_reass_free_complete_datagram+0x140>)
 800ffd8:	881a      	ldrh	r2, [r3, #0]
 800ffda:	8bfb      	ldrh	r3, [r7, #30]
 800ffdc:	1ad3      	subs	r3, r2, r3
 800ffde:	b29a      	uxth	r2, r3
 800ffe0:	4b08      	ldr	r3, [pc, #32]	; (8010004 <ip_reass_free_complete_datagram+0x140>)
 800ffe2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800ffe4:	8bfb      	ldrh	r3, [r7, #30]
}
 800ffe6:	4618      	mov	r0, r3
 800ffe8:	3720      	adds	r7, #32
 800ffea:	46bd      	mov	sp, r7
 800ffec:	bd80      	pop	{r7, pc}
 800ffee:	bf00      	nop
 800fff0:	08013a78 	.word	0x08013a78
 800fff4:	08013ab4 	.word	0x08013ab4
 800fff8:	08013ac0 	.word	0x08013ac0
 800fffc:	08013ae8 	.word	0x08013ae8
 8010000:	08013afc 	.word	0x08013afc
 8010004:	2000053c 	.word	0x2000053c
 8010008:	08013b1c 	.word	0x08013b1c

0801000c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801000c:	b580      	push	{r7, lr}
 801000e:	b08a      	sub	sp, #40	; 0x28
 8010010:	af00      	add	r7, sp, #0
 8010012:	6078      	str	r0, [r7, #4]
 8010014:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8010016:	2300      	movs	r3, #0
 8010018:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801001a:	2300      	movs	r3, #0
 801001c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801001e:	2300      	movs	r3, #0
 8010020:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8010022:	2300      	movs	r3, #0
 8010024:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8010026:	2300      	movs	r3, #0
 8010028:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801002a:	4b28      	ldr	r3, [pc, #160]	; (80100cc <ip_reass_remove_oldest_datagram+0xc0>)
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8010030:	e030      	b.n	8010094 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8010032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010034:	695a      	ldr	r2, [r3, #20]
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	68db      	ldr	r3, [r3, #12]
 801003a:	429a      	cmp	r2, r3
 801003c:	d10c      	bne.n	8010058 <ip_reass_remove_oldest_datagram+0x4c>
 801003e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010040:	699a      	ldr	r2, [r3, #24]
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	691b      	ldr	r3, [r3, #16]
 8010046:	429a      	cmp	r2, r3
 8010048:	d106      	bne.n	8010058 <ip_reass_remove_oldest_datagram+0x4c>
 801004a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801004c:	899a      	ldrh	r2, [r3, #12]
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	889b      	ldrh	r3, [r3, #4]
 8010052:	b29b      	uxth	r3, r3
 8010054:	429a      	cmp	r2, r3
 8010056:	d014      	beq.n	8010082 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8010058:	693b      	ldr	r3, [r7, #16]
 801005a:	3301      	adds	r3, #1
 801005c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801005e:	6a3b      	ldr	r3, [r7, #32]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d104      	bne.n	801006e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8010064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010066:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8010068:	69fb      	ldr	r3, [r7, #28]
 801006a:	61bb      	str	r3, [r7, #24]
 801006c:	e009      	b.n	8010082 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801006e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010070:	7fda      	ldrb	r2, [r3, #31]
 8010072:	6a3b      	ldr	r3, [r7, #32]
 8010074:	7fdb      	ldrb	r3, [r3, #31]
 8010076:	429a      	cmp	r2, r3
 8010078:	d803      	bhi.n	8010082 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801007a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801007c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801007e:	69fb      	ldr	r3, [r7, #28]
 8010080:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8010082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	2b00      	cmp	r3, #0
 8010088:	d001      	beq.n	801008e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801008a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801008c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801008e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8010094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010096:	2b00      	cmp	r3, #0
 8010098:	d1cb      	bne.n	8010032 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801009a:	6a3b      	ldr	r3, [r7, #32]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d008      	beq.n	80100b2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80100a0:	69b9      	ldr	r1, [r7, #24]
 80100a2:	6a38      	ldr	r0, [r7, #32]
 80100a4:	f7ff ff0e 	bl	800fec4 <ip_reass_free_complete_datagram>
 80100a8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80100aa:	697a      	ldr	r2, [r7, #20]
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	4413      	add	r3, r2
 80100b0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80100b2:	697a      	ldr	r2, [r7, #20]
 80100b4:	683b      	ldr	r3, [r7, #0]
 80100b6:	429a      	cmp	r2, r3
 80100b8:	da02      	bge.n	80100c0 <ip_reass_remove_oldest_datagram+0xb4>
 80100ba:	693b      	ldr	r3, [r7, #16]
 80100bc:	2b01      	cmp	r3, #1
 80100be:	dcac      	bgt.n	801001a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80100c0:	697b      	ldr	r3, [r7, #20]
}
 80100c2:	4618      	mov	r0, r3
 80100c4:	3728      	adds	r7, #40	; 0x28
 80100c6:	46bd      	mov	sp, r7
 80100c8:	bd80      	pop	{r7, pc}
 80100ca:	bf00      	nop
 80100cc:	20000538 	.word	0x20000538

080100d0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80100d0:	b580      	push	{r7, lr}
 80100d2:	b084      	sub	sp, #16
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	6078      	str	r0, [r7, #4]
 80100d8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80100da:	2001      	movs	r0, #1
 80100dc:	f7fc ff54 	bl	800cf88 <memp_malloc>
 80100e0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d110      	bne.n	801010a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80100e8:	6839      	ldr	r1, [r7, #0]
 80100ea:	6878      	ldr	r0, [r7, #4]
 80100ec:	f7ff ff8e 	bl	801000c <ip_reass_remove_oldest_datagram>
 80100f0:	4602      	mov	r2, r0
 80100f2:	683b      	ldr	r3, [r7, #0]
 80100f4:	4293      	cmp	r3, r2
 80100f6:	dc03      	bgt.n	8010100 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80100f8:	2001      	movs	r0, #1
 80100fa:	f7fc ff45 	bl	800cf88 <memp_malloc>
 80100fe:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	2b00      	cmp	r3, #0
 8010104:	d101      	bne.n	801010a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 8010106:	2300      	movs	r3, #0
 8010108:	e016      	b.n	8010138 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801010a:	2220      	movs	r2, #32
 801010c:	2100      	movs	r1, #0
 801010e:	68f8      	ldr	r0, [r7, #12]
 8010110:	f001 fbea 	bl	80118e8 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	2203      	movs	r2, #3
 8010118:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801011a:	4b09      	ldr	r3, [pc, #36]	; (8010140 <ip_reass_enqueue_new_datagram+0x70>)
 801011c:	681a      	ldr	r2, [r3, #0]
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8010122:	4a07      	ldr	r2, [pc, #28]	; (8010140 <ip_reass_enqueue_new_datagram+0x70>)
 8010124:	68fb      	ldr	r3, [r7, #12]
 8010126:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	3308      	adds	r3, #8
 801012c:	2214      	movs	r2, #20
 801012e:	6879      	ldr	r1, [r7, #4]
 8010130:	4618      	mov	r0, r3
 8010132:	f001 fbce 	bl	80118d2 <memcpy>
  return ipr;
 8010136:	68fb      	ldr	r3, [r7, #12]
}
 8010138:	4618      	mov	r0, r3
 801013a:	3710      	adds	r7, #16
 801013c:	46bd      	mov	sp, r7
 801013e:	bd80      	pop	{r7, pc}
 8010140:	20000538 	.word	0x20000538

08010144 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8010144:	b580      	push	{r7, lr}
 8010146:	b082      	sub	sp, #8
 8010148:	af00      	add	r7, sp, #0
 801014a:	6078      	str	r0, [r7, #4]
 801014c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801014e:	4b10      	ldr	r3, [pc, #64]	; (8010190 <ip_reass_dequeue_datagram+0x4c>)
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	687a      	ldr	r2, [r7, #4]
 8010154:	429a      	cmp	r2, r3
 8010156:	d104      	bne.n	8010162 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	4a0c      	ldr	r2, [pc, #48]	; (8010190 <ip_reass_dequeue_datagram+0x4c>)
 801015e:	6013      	str	r3, [r2, #0]
 8010160:	e00d      	b.n	801017e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8010162:	683b      	ldr	r3, [r7, #0]
 8010164:	2b00      	cmp	r3, #0
 8010166:	d106      	bne.n	8010176 <ip_reass_dequeue_datagram+0x32>
 8010168:	4b0a      	ldr	r3, [pc, #40]	; (8010194 <ip_reass_dequeue_datagram+0x50>)
 801016a:	f240 1245 	movw	r2, #325	; 0x145
 801016e:	490a      	ldr	r1, [pc, #40]	; (8010198 <ip_reass_dequeue_datagram+0x54>)
 8010170:	480a      	ldr	r0, [pc, #40]	; (801019c <ip_reass_dequeue_datagram+0x58>)
 8010172:	f001 fc67 	bl	8011a44 <iprintf>
    prev->next = ipr->next;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	681a      	ldr	r2, [r3, #0]
 801017a:	683b      	ldr	r3, [r7, #0]
 801017c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801017e:	6879      	ldr	r1, [r7, #4]
 8010180:	2001      	movs	r0, #1
 8010182:	f7fc ff4d 	bl	800d020 <memp_free>
}
 8010186:	bf00      	nop
 8010188:	3708      	adds	r7, #8
 801018a:	46bd      	mov	sp, r7
 801018c:	bd80      	pop	{r7, pc}
 801018e:	bf00      	nop
 8010190:	20000538 	.word	0x20000538
 8010194:	08013a78 	.word	0x08013a78
 8010198:	08013b38 	.word	0x08013b38
 801019c:	08013ac0 	.word	0x08013ac0

080101a0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80101a0:	b580      	push	{r7, lr}
 80101a2:	b08c      	sub	sp, #48	; 0x30
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	60f8      	str	r0, [r7, #12]
 80101a8:	60b9      	str	r1, [r7, #8]
 80101aa:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 80101ac:	2300      	movs	r3, #0
 80101ae:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80101b0:	2301      	movs	r3, #1
 80101b2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 80101b4:	68bb      	ldr	r3, [r7, #8]
 80101b6:	685b      	ldr	r3, [r3, #4]
 80101b8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 80101ba:	69fb      	ldr	r3, [r7, #28]
 80101bc:	885b      	ldrh	r3, [r3, #2]
 80101be:	b29b      	uxth	r3, r3
 80101c0:	4618      	mov	r0, r3
 80101c2:	f7fc fb53 	bl	800c86c <lwip_htons>
 80101c6:	4603      	mov	r3, r0
 80101c8:	461a      	mov	r2, r3
 80101ca:	69fb      	ldr	r3, [r7, #28]
 80101cc:	781b      	ldrb	r3, [r3, #0]
 80101ce:	b29b      	uxth	r3, r3
 80101d0:	f003 030f 	and.w	r3, r3, #15
 80101d4:	b29b      	uxth	r3, r3
 80101d6:	009b      	lsls	r3, r3, #2
 80101d8:	b29b      	uxth	r3, r3
 80101da:	1ad3      	subs	r3, r2, r3
 80101dc:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 80101de:	69fb      	ldr	r3, [r7, #28]
 80101e0:	88db      	ldrh	r3, [r3, #6]
 80101e2:	b29b      	uxth	r3, r3
 80101e4:	4618      	mov	r0, r3
 80101e6:	f7fc fb41 	bl	800c86c <lwip_htons>
 80101ea:	4603      	mov	r3, r0
 80101ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80101f0:	b29b      	uxth	r3, r3
 80101f2:	00db      	lsls	r3, r3, #3
 80101f4:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 80101f6:	68bb      	ldr	r3, [r7, #8]
 80101f8:	685b      	ldr	r3, [r3, #4]
 80101fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 80101fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101fe:	2200      	movs	r2, #0
 8010200:	701a      	strb	r2, [r3, #0]
 8010202:	2200      	movs	r2, #0
 8010204:	705a      	strb	r2, [r3, #1]
 8010206:	2200      	movs	r2, #0
 8010208:	709a      	strb	r2, [r3, #2]
 801020a:	2200      	movs	r2, #0
 801020c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801020e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010210:	8b3a      	ldrh	r2, [r7, #24]
 8010212:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8010214:	8b3a      	ldrh	r2, [r7, #24]
 8010216:	8b7b      	ldrh	r3, [r7, #26]
 8010218:	4413      	add	r3, r2
 801021a:	b29a      	uxth	r2, r3
 801021c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801021e:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	685b      	ldr	r3, [r3, #4]
 8010224:	627b      	str	r3, [r7, #36]	; 0x24
 8010226:	e061      	b.n	80102ec <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 8010228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801022a:	685b      	ldr	r3, [r3, #4]
 801022c:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 801022e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010230:	889b      	ldrh	r3, [r3, #4]
 8010232:	b29a      	uxth	r2, r3
 8010234:	697b      	ldr	r3, [r7, #20]
 8010236:	889b      	ldrh	r3, [r3, #4]
 8010238:	b29b      	uxth	r3, r3
 801023a:	429a      	cmp	r2, r3
 801023c:	d232      	bcs.n	80102a4 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801023e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010242:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8010244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010246:	2b00      	cmp	r3, #0
 8010248:	d01f      	beq.n	801028a <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801024a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801024c:	889b      	ldrh	r3, [r3, #4]
 801024e:	b29a      	uxth	r2, r3
 8010250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010252:	88db      	ldrh	r3, [r3, #6]
 8010254:	b29b      	uxth	r3, r3
 8010256:	429a      	cmp	r2, r3
 8010258:	f0c0 80e3 	bcc.w	8010422 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 801025c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801025e:	88db      	ldrh	r3, [r3, #6]
 8010260:	b29a      	uxth	r2, r3
 8010262:	697b      	ldr	r3, [r7, #20]
 8010264:	889b      	ldrh	r3, [r3, #4]
 8010266:	b29b      	uxth	r3, r3
 8010268:	429a      	cmp	r2, r3
 801026a:	f200 80da 	bhi.w	8010422 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801026e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010270:	68ba      	ldr	r2, [r7, #8]
 8010272:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8010274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010276:	88db      	ldrh	r3, [r3, #6]
 8010278:	b29a      	uxth	r2, r3
 801027a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801027c:	889b      	ldrh	r3, [r3, #4]
 801027e:	b29b      	uxth	r3, r3
 8010280:	429a      	cmp	r2, r3
 8010282:	d037      	beq.n	80102f4 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8010284:	2300      	movs	r3, #0
 8010286:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8010288:	e034      	b.n	80102f4 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 801028a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801028c:	88db      	ldrh	r3, [r3, #6]
 801028e:	b29a      	uxth	r2, r3
 8010290:	697b      	ldr	r3, [r7, #20]
 8010292:	889b      	ldrh	r3, [r3, #4]
 8010294:	b29b      	uxth	r3, r3
 8010296:	429a      	cmp	r2, r3
 8010298:	f200 80c5 	bhi.w	8010426 <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	68ba      	ldr	r2, [r7, #8]
 80102a0:	605a      	str	r2, [r3, #4]
      break;
 80102a2:	e027      	b.n	80102f4 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 80102a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102a6:	889b      	ldrh	r3, [r3, #4]
 80102a8:	b29a      	uxth	r2, r3
 80102aa:	697b      	ldr	r3, [r7, #20]
 80102ac:	889b      	ldrh	r3, [r3, #4]
 80102ae:	b29b      	uxth	r3, r3
 80102b0:	429a      	cmp	r2, r3
 80102b2:	f000 80ba 	beq.w	801042a <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80102b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102b8:	889b      	ldrh	r3, [r3, #4]
 80102ba:	b29a      	uxth	r2, r3
 80102bc:	697b      	ldr	r3, [r7, #20]
 80102be:	88db      	ldrh	r3, [r3, #6]
 80102c0:	b29b      	uxth	r3, r3
 80102c2:	429a      	cmp	r2, r3
 80102c4:	f0c0 80b3 	bcc.w	801042e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80102c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d009      	beq.n	80102e2 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 80102ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102d0:	88db      	ldrh	r3, [r3, #6]
 80102d2:	b29a      	uxth	r2, r3
 80102d4:	697b      	ldr	r3, [r7, #20]
 80102d6:	889b      	ldrh	r3, [r3, #4]
 80102d8:	b29b      	uxth	r3, r3
 80102da:	429a      	cmp	r2, r3
 80102dc:	d001      	beq.n	80102e2 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80102de:	2300      	movs	r3, #0
 80102e0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80102e2:	697b      	ldr	r3, [r7, #20]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 80102e8:	697b      	ldr	r3, [r7, #20]
 80102ea:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 80102ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d19a      	bne.n	8010228 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 80102f2:	e000      	b.n	80102f6 <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 80102f4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80102f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d12d      	bne.n	8010358 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 80102fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d01c      	beq.n	801033c <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8010302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010304:	88db      	ldrh	r3, [r3, #6]
 8010306:	b29a      	uxth	r2, r3
 8010308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801030a:	889b      	ldrh	r3, [r3, #4]
 801030c:	b29b      	uxth	r3, r3
 801030e:	429a      	cmp	r2, r3
 8010310:	d906      	bls.n	8010320 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 8010312:	4b51      	ldr	r3, [pc, #324]	; (8010458 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8010314:	f240 12ab 	movw	r2, #427	; 0x1ab
 8010318:	4950      	ldr	r1, [pc, #320]	; (801045c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801031a:	4851      	ldr	r0, [pc, #324]	; (8010460 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801031c:	f001 fb92 	bl	8011a44 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8010320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010322:	68ba      	ldr	r2, [r7, #8]
 8010324:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8010326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010328:	88db      	ldrh	r3, [r3, #6]
 801032a:	b29a      	uxth	r2, r3
 801032c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801032e:	889b      	ldrh	r3, [r3, #4]
 8010330:	b29b      	uxth	r3, r3
 8010332:	429a      	cmp	r2, r3
 8010334:	d010      	beq.n	8010358 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 8010336:	2300      	movs	r3, #0
 8010338:	623b      	str	r3, [r7, #32]
 801033a:	e00d      	b.n	8010358 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	685b      	ldr	r3, [r3, #4]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d006      	beq.n	8010352 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 8010344:	4b44      	ldr	r3, [pc, #272]	; (8010458 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8010346:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 801034a:	4946      	ldr	r1, [pc, #280]	; (8010464 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801034c:	4844      	ldr	r0, [pc, #272]	; (8010460 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801034e:	f001 fb79 	bl	8011a44 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	68ba      	ldr	r2, [r7, #8]
 8010356:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d105      	bne.n	801036a <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	7f9b      	ldrb	r3, [r3, #30]
 8010362:	f003 0301 	and.w	r3, r3, #1
 8010366:	2b00      	cmp	r3, #0
 8010368:	d059      	beq.n	801041e <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 801036a:	6a3b      	ldr	r3, [r7, #32]
 801036c:	2b00      	cmp	r3, #0
 801036e:	d04f      	beq.n	8010410 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	685b      	ldr	r3, [r3, #4]
 8010374:	2b00      	cmp	r3, #0
 8010376:	d006      	beq.n	8010386 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	685b      	ldr	r3, [r3, #4]
 801037c:	685b      	ldr	r3, [r3, #4]
 801037e:	889b      	ldrh	r3, [r3, #4]
 8010380:	b29b      	uxth	r3, r3
 8010382:	2b00      	cmp	r3, #0
 8010384:	d002      	beq.n	801038c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8010386:	2300      	movs	r3, #0
 8010388:	623b      	str	r3, [r7, #32]
 801038a:	e041      	b.n	8010410 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801038c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801038e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8010390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8010396:	e012      	b.n	80103be <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 8010398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801039a:	685b      	ldr	r3, [r3, #4]
 801039c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801039e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103a0:	88db      	ldrh	r3, [r3, #6]
 80103a2:	b29a      	uxth	r2, r3
 80103a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103a6:	889b      	ldrh	r3, [r3, #4]
 80103a8:	b29b      	uxth	r3, r3
 80103aa:	429a      	cmp	r2, r3
 80103ac:	d002      	beq.n	80103b4 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 80103ae:	2300      	movs	r3, #0
 80103b0:	623b      	str	r3, [r7, #32]
            break;
 80103b2:	e007      	b.n	80103c4 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 80103b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103b6:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 80103b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80103be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d1e9      	bne.n	8010398 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80103c4:	6a3b      	ldr	r3, [r7, #32]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d022      	beq.n	8010410 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	685b      	ldr	r3, [r3, #4]
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d106      	bne.n	80103e0 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 80103d2:	4b21      	ldr	r3, [pc, #132]	; (8010458 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 80103d4:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 80103d8:	4923      	ldr	r1, [pc, #140]	; (8010468 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80103da:	4821      	ldr	r0, [pc, #132]	; (8010460 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80103dc:	f001 fb32 	bl	8011a44 <iprintf>
          LWIP_ASSERT("sanity check",
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	685b      	ldr	r3, [r3, #4]
 80103e4:	685b      	ldr	r3, [r3, #4]
 80103e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80103e8:	429a      	cmp	r2, r3
 80103ea:	d106      	bne.n	80103fa <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 80103ec:	4b1a      	ldr	r3, [pc, #104]	; (8010458 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 80103ee:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 80103f2:	491d      	ldr	r1, [pc, #116]	; (8010468 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80103f4:	481a      	ldr	r0, [pc, #104]	; (8010460 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80103f6:	f001 fb25 	bl	8011a44 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80103fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d006      	beq.n	8010410 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 8010402:	4b15      	ldr	r3, [pc, #84]	; (8010458 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8010404:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8010408:	4918      	ldr	r1, [pc, #96]	; (801046c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801040a:	4815      	ldr	r0, [pc, #84]	; (8010460 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801040c:	f001 fb1a 	bl	8011a44 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8010410:	6a3b      	ldr	r3, [r7, #32]
 8010412:	2b00      	cmp	r3, #0
 8010414:	bf14      	ite	ne
 8010416:	2301      	movne	r3, #1
 8010418:	2300      	moveq	r3, #0
 801041a:	b2db      	uxtb	r3, r3
 801041c:	e018      	b.n	8010450 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801041e:	2300      	movs	r3, #0
 8010420:	e016      	b.n	8010450 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 8010422:	bf00      	nop
 8010424:	e004      	b.n	8010430 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 8010426:	bf00      	nop
 8010428:	e002      	b.n	8010430 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801042a:	bf00      	nop
 801042c:	e000      	b.n	8010430 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801042e:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8010430:	68b8      	ldr	r0, [r7, #8]
 8010432:	f7fd fb85 	bl	800db40 <pbuf_clen>
 8010436:	4603      	mov	r3, r0
 8010438:	461a      	mov	r2, r3
 801043a:	4b0d      	ldr	r3, [pc, #52]	; (8010470 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801043c:	881b      	ldrh	r3, [r3, #0]
 801043e:	1a9b      	subs	r3, r3, r2
 8010440:	b29a      	uxth	r2, r3
 8010442:	4b0b      	ldr	r3, [pc, #44]	; (8010470 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8010444:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 8010446:	68b8      	ldr	r0, [r7, #8]
 8010448:	f7fd fae6 	bl	800da18 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 801044c:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 8010450:	4618      	mov	r0, r3
 8010452:	3730      	adds	r7, #48	; 0x30
 8010454:	46bd      	mov	sp, r7
 8010456:	bd80      	pop	{r7, pc}
 8010458:	08013a78 	.word	0x08013a78
 801045c:	08013b54 	.word	0x08013b54
 8010460:	08013ac0 	.word	0x08013ac0
 8010464:	08013b74 	.word	0x08013b74
 8010468:	08013bac 	.word	0x08013bac
 801046c:	08013bbc 	.word	0x08013bbc
 8010470:	2000053c 	.word	0x2000053c

08010474 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8010474:	b580      	push	{r7, lr}
 8010476:	b08e      	sub	sp, #56	; 0x38
 8010478:	af00      	add	r7, sp, #0
 801047a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	685b      	ldr	r3, [r3, #4]
 8010480:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 8010482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010484:	781b      	ldrb	r3, [r3, #0]
 8010486:	f003 030f 	and.w	r3, r3, #15
 801048a:	009b      	lsls	r3, r3, #2
 801048c:	2b14      	cmp	r3, #20
 801048e:	f040 8131 	bne.w	80106f4 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8010492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010494:	88db      	ldrh	r3, [r3, #6]
 8010496:	b29b      	uxth	r3, r3
 8010498:	4618      	mov	r0, r3
 801049a:	f7fc f9e7 	bl	800c86c <lwip_htons>
 801049e:	4603      	mov	r3, r0
 80104a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80104a4:	b29b      	uxth	r3, r3
 80104a6:	00db      	lsls	r3, r3, #3
 80104a8:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 80104aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104ac:	885b      	ldrh	r3, [r3, #2]
 80104ae:	b29b      	uxth	r3, r3
 80104b0:	4618      	mov	r0, r3
 80104b2:	f7fc f9db 	bl	800c86c <lwip_htons>
 80104b6:	4603      	mov	r3, r0
 80104b8:	461a      	mov	r2, r3
 80104ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104bc:	781b      	ldrb	r3, [r3, #0]
 80104be:	b29b      	uxth	r3, r3
 80104c0:	f003 030f 	and.w	r3, r3, #15
 80104c4:	b29b      	uxth	r3, r3
 80104c6:	009b      	lsls	r3, r3, #2
 80104c8:	b29b      	uxth	r3, r3
 80104ca:	1ad3      	subs	r3, r2, r3
 80104cc:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80104ce:	6878      	ldr	r0, [r7, #4]
 80104d0:	f7fd fb36 	bl	800db40 <pbuf_clen>
 80104d4:	4603      	mov	r3, r0
 80104d6:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80104d8:	4b8d      	ldr	r3, [pc, #564]	; (8010710 <ip4_reass+0x29c>)
 80104da:	881b      	ldrh	r3, [r3, #0]
 80104dc:	461a      	mov	r2, r3
 80104de:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104e0:	4413      	add	r3, r2
 80104e2:	2b0a      	cmp	r3, #10
 80104e4:	dd10      	ble.n	8010508 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80104e6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104e8:	4619      	mov	r1, r3
 80104ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80104ec:	f7ff fd8e 	bl	801000c <ip_reass_remove_oldest_datagram>
 80104f0:	4603      	mov	r3, r0
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	f000 8100 	beq.w	80106f8 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80104f8:	4b85      	ldr	r3, [pc, #532]	; (8010710 <ip4_reass+0x29c>)
 80104fa:	881b      	ldrh	r3, [r3, #0]
 80104fc:	461a      	mov	r2, r3
 80104fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010500:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8010502:	2b0a      	cmp	r3, #10
 8010504:	f300 80f8 	bgt.w	80106f8 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8010508:	4b82      	ldr	r3, [pc, #520]	; (8010714 <ip4_reass+0x2a0>)
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	633b      	str	r3, [r7, #48]	; 0x30
 801050e:	e015      	b.n	801053c <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8010510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010512:	695a      	ldr	r2, [r3, #20]
 8010514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010516:	68db      	ldr	r3, [r3, #12]
 8010518:	429a      	cmp	r2, r3
 801051a:	d10c      	bne.n	8010536 <ip4_reass+0xc2>
 801051c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801051e:	699a      	ldr	r2, [r3, #24]
 8010520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010522:	691b      	ldr	r3, [r3, #16]
 8010524:	429a      	cmp	r2, r3
 8010526:	d106      	bne.n	8010536 <ip4_reass+0xc2>
 8010528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801052a:	899a      	ldrh	r2, [r3, #12]
 801052c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801052e:	889b      	ldrh	r3, [r3, #4]
 8010530:	b29b      	uxth	r3, r3
 8010532:	429a      	cmp	r2, r3
 8010534:	d006      	beq.n	8010544 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8010536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	633b      	str	r3, [r7, #48]	; 0x30
 801053c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801053e:	2b00      	cmp	r3, #0
 8010540:	d1e6      	bne.n	8010510 <ip4_reass+0x9c>
 8010542:	e000      	b.n	8010546 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8010544:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8010546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010548:	2b00      	cmp	r3, #0
 801054a:	d109      	bne.n	8010560 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801054c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801054e:	4619      	mov	r1, r3
 8010550:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010552:	f7ff fdbd 	bl	80100d0 <ip_reass_enqueue_new_datagram>
 8010556:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8010558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801055a:	2b00      	cmp	r3, #0
 801055c:	d11c      	bne.n	8010598 <ip4_reass+0x124>
      goto nullreturn;
 801055e:	e0ce      	b.n	80106fe <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8010560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010562:	88db      	ldrh	r3, [r3, #6]
 8010564:	b29b      	uxth	r3, r3
 8010566:	4618      	mov	r0, r3
 8010568:	f7fc f980 	bl	800c86c <lwip_htons>
 801056c:	4603      	mov	r3, r0
 801056e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010572:	2b00      	cmp	r3, #0
 8010574:	d110      	bne.n	8010598 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8010576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010578:	89db      	ldrh	r3, [r3, #14]
 801057a:	4618      	mov	r0, r3
 801057c:	f7fc f976 	bl	800c86c <lwip_htons>
 8010580:	4603      	mov	r3, r0
 8010582:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8010586:	2b00      	cmp	r3, #0
 8010588:	d006      	beq.n	8010598 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801058a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801058c:	3308      	adds	r3, #8
 801058e:	2214      	movs	r2, #20
 8010590:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010592:	4618      	mov	r0, r3
 8010594:	f001 f99d 	bl	80118d2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8010598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801059a:	88db      	ldrh	r3, [r3, #6]
 801059c:	b29b      	uxth	r3, r3
 801059e:	f003 0320 	and.w	r3, r3, #32
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	bf0c      	ite	eq
 80105a6:	2301      	moveq	r3, #1
 80105a8:	2300      	movne	r3, #0
 80105aa:	b2db      	uxtb	r3, r3
 80105ac:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80105ae:	69fb      	ldr	r3, [r7, #28]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d00e      	beq.n	80105d2 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 80105b4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80105b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80105b8:	4413      	add	r3, r2
 80105ba:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80105bc:	8b7a      	ldrh	r2, [r7, #26]
 80105be:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80105c0:	429a      	cmp	r2, r3
 80105c2:	f0c0 8099 	bcc.w	80106f8 <ip4_reass+0x284>
 80105c6:	8b7b      	ldrh	r3, [r7, #26]
 80105c8:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80105cc:	4293      	cmp	r3, r2
 80105ce:	f200 8093 	bhi.w	80106f8 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80105d2:	69fa      	ldr	r2, [r7, #28]
 80105d4:	6879      	ldr	r1, [r7, #4]
 80105d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80105d8:	f7ff fde2 	bl	80101a0 <ip_reass_chain_frag_into_datagram_and_validate>
 80105dc:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80105de:	697b      	ldr	r3, [r7, #20]
 80105e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105e4:	f000 808a 	beq.w	80106fc <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80105e8:	4b49      	ldr	r3, [pc, #292]	; (8010710 <ip4_reass+0x29c>)
 80105ea:	881a      	ldrh	r2, [r3, #0]
 80105ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80105ee:	4413      	add	r3, r2
 80105f0:	b29a      	uxth	r2, r3
 80105f2:	4b47      	ldr	r3, [pc, #284]	; (8010710 <ip4_reass+0x29c>)
 80105f4:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80105f6:	69fb      	ldr	r3, [r7, #28]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d00d      	beq.n	8010618 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 80105fc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80105fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010600:	4413      	add	r3, r2
 8010602:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8010604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010606:	8a7a      	ldrh	r2, [r7, #18]
 8010608:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801060a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801060c:	7f9b      	ldrb	r3, [r3, #30]
 801060e:	f043 0301 	orr.w	r3, r3, #1
 8010612:	b2da      	uxtb	r2, r3
 8010614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010616:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8010618:	697b      	ldr	r3, [r7, #20]
 801061a:	2b01      	cmp	r3, #1
 801061c:	d168      	bne.n	80106f0 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 801061e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010620:	8b9b      	ldrh	r3, [r3, #28]
 8010622:	3314      	adds	r3, #20
 8010624:	b29a      	uxth	r2, r3
 8010626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010628:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 801062a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801062c:	685b      	ldr	r3, [r3, #4]
 801062e:	685b      	ldr	r3, [r3, #4]
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 8010634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010636:	685b      	ldr	r3, [r3, #4]
 8010638:	685b      	ldr	r3, [r3, #4]
 801063a:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801063c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801063e:	3308      	adds	r3, #8
 8010640:	2214      	movs	r2, #20
 8010642:	4619      	mov	r1, r3
 8010644:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010646:	f001 f944 	bl	80118d2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 801064a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801064c:	8b9b      	ldrh	r3, [r3, #28]
 801064e:	4618      	mov	r0, r3
 8010650:	f7fc f90c 	bl	800c86c <lwip_htons>
 8010654:	4603      	mov	r3, r0
 8010656:	461a      	mov	r2, r3
 8010658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801065a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801065c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801065e:	2200      	movs	r2, #0
 8010660:	719a      	strb	r2, [r3, #6]
 8010662:	2200      	movs	r2, #0
 8010664:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8010666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010668:	2200      	movs	r2, #0
 801066a:	729a      	strb	r2, [r3, #10]
 801066c:	2200      	movs	r2, #0
 801066e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8010670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010672:	685b      	ldr	r3, [r3, #4]
 8010674:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8010676:	e00e      	b.n	8010696 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 8010678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801067a:	685b      	ldr	r3, [r3, #4]
 801067c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 801067e:	f06f 0113 	mvn.w	r1, #19
 8010682:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8010684:	f7fd f9a4 	bl	800d9d0 <pbuf_header>
      pbuf_cat(p, r);
 8010688:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801068a:	6878      	ldr	r0, [r7, #4]
 801068c:	f7fd fa90 	bl	800dbb0 <pbuf_cat>
      r = iprh->next_pbuf;
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8010696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010698:	2b00      	cmp	r3, #0
 801069a:	d1ed      	bne.n	8010678 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801069c:	4b1d      	ldr	r3, [pc, #116]	; (8010714 <ip4_reass+0x2a0>)
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80106a2:	429a      	cmp	r2, r3
 80106a4:	d102      	bne.n	80106ac <ip4_reass+0x238>
      ipr_prev = NULL;
 80106a6:	2300      	movs	r3, #0
 80106a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80106aa:	e010      	b.n	80106ce <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80106ac:	4b19      	ldr	r3, [pc, #100]	; (8010714 <ip4_reass+0x2a0>)
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80106b2:	e007      	b.n	80106c4 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 80106b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80106ba:	429a      	cmp	r2, r3
 80106bc:	d006      	beq.n	80106cc <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80106be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80106c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d1f4      	bne.n	80106b4 <ip4_reass+0x240>
 80106ca:	e000      	b.n	80106ce <ip4_reass+0x25a>
          break;
 80106cc:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80106ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80106d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80106d2:	f7ff fd37 	bl	8010144 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 80106d6:	6878      	ldr	r0, [r7, #4]
 80106d8:	f7fd fa32 	bl	800db40 <pbuf_clen>
 80106dc:	4603      	mov	r3, r0
 80106de:	461a      	mov	r2, r3
 80106e0:	4b0b      	ldr	r3, [pc, #44]	; (8010710 <ip4_reass+0x29c>)
 80106e2:	881b      	ldrh	r3, [r3, #0]
 80106e4:	1a9b      	subs	r3, r3, r2
 80106e6:	b29a      	uxth	r2, r3
 80106e8:	4b09      	ldr	r3, [pc, #36]	; (8010710 <ip4_reass+0x29c>)
 80106ea:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	e00a      	b.n	8010706 <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80106f0:	2300      	movs	r3, #0
 80106f2:	e008      	b.n	8010706 <ip4_reass+0x292>
    goto nullreturn;
 80106f4:	bf00      	nop
 80106f6:	e002      	b.n	80106fe <ip4_reass+0x28a>

nullreturn:
 80106f8:	bf00      	nop
 80106fa:	e000      	b.n	80106fe <ip4_reass+0x28a>
    goto nullreturn;
 80106fc:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80106fe:	6878      	ldr	r0, [r7, #4]
 8010700:	f7fd f98a 	bl	800da18 <pbuf_free>
  return NULL;
 8010704:	2300      	movs	r3, #0
}
 8010706:	4618      	mov	r0, r3
 8010708:	3738      	adds	r7, #56	; 0x38
 801070a:	46bd      	mov	sp, r7
 801070c:	bd80      	pop	{r7, pc}
 801070e:	bf00      	nop
 8010710:	2000053c 	.word	0x2000053c
 8010714:	20000538 	.word	0x20000538

08010718 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 8010718:	b580      	push	{r7, lr}
 801071a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 801071c:	2002      	movs	r0, #2
 801071e:	f7fc fc33 	bl	800cf88 <memp_malloc>
 8010722:	4603      	mov	r3, r0
}
 8010724:	4618      	mov	r0, r3
 8010726:	bd80      	pop	{r7, pc}

08010728 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 8010728:	b580      	push	{r7, lr}
 801072a:	b082      	sub	sp, #8
 801072c:	af00      	add	r7, sp, #0
 801072e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d106      	bne.n	8010744 <ip_frag_free_pbuf_custom_ref+0x1c>
 8010736:	4b07      	ldr	r3, [pc, #28]	; (8010754 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8010738:	f240 22ae 	movw	r2, #686	; 0x2ae
 801073c:	4906      	ldr	r1, [pc, #24]	; (8010758 <ip_frag_free_pbuf_custom_ref+0x30>)
 801073e:	4807      	ldr	r0, [pc, #28]	; (801075c <ip_frag_free_pbuf_custom_ref+0x34>)
 8010740:	f001 f980 	bl	8011a44 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8010744:	6879      	ldr	r1, [r7, #4]
 8010746:	2002      	movs	r0, #2
 8010748:	f7fc fc6a 	bl	800d020 <memp_free>
}
 801074c:	bf00      	nop
 801074e:	3708      	adds	r7, #8
 8010750:	46bd      	mov	sp, r7
 8010752:	bd80      	pop	{r7, pc}
 8010754:	08013a78 	.word	0x08013a78
 8010758:	08013be0 	.word	0x08013be0
 801075c:	08013ac0 	.word	0x08013ac0

08010760 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8010760:	b580      	push	{r7, lr}
 8010762:	b084      	sub	sp, #16
 8010764:	af00      	add	r7, sp, #0
 8010766:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	2b00      	cmp	r3, #0
 8010770:	d106      	bne.n	8010780 <ipfrag_free_pbuf_custom+0x20>
 8010772:	4b11      	ldr	r3, [pc, #68]	; (80107b8 <ipfrag_free_pbuf_custom+0x58>)
 8010774:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8010778:	4910      	ldr	r1, [pc, #64]	; (80107bc <ipfrag_free_pbuf_custom+0x5c>)
 801077a:	4811      	ldr	r0, [pc, #68]	; (80107c0 <ipfrag_free_pbuf_custom+0x60>)
 801077c:	f001 f962 	bl	8011a44 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 8010780:	68fa      	ldr	r2, [r7, #12]
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	429a      	cmp	r2, r3
 8010786:	d006      	beq.n	8010796 <ipfrag_free_pbuf_custom+0x36>
 8010788:	4b0b      	ldr	r3, [pc, #44]	; (80107b8 <ipfrag_free_pbuf_custom+0x58>)
 801078a:	f240 22b9 	movw	r2, #697	; 0x2b9
 801078e:	490d      	ldr	r1, [pc, #52]	; (80107c4 <ipfrag_free_pbuf_custom+0x64>)
 8010790:	480b      	ldr	r0, [pc, #44]	; (80107c0 <ipfrag_free_pbuf_custom+0x60>)
 8010792:	f001 f957 	bl	8011a44 <iprintf>
  if (pcr->original != NULL) {
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	695b      	ldr	r3, [r3, #20]
 801079a:	2b00      	cmp	r3, #0
 801079c:	d004      	beq.n	80107a8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	695b      	ldr	r3, [r3, #20]
 80107a2:	4618      	mov	r0, r3
 80107a4:	f7fd f938 	bl	800da18 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80107a8:	68f8      	ldr	r0, [r7, #12]
 80107aa:	f7ff ffbd 	bl	8010728 <ip_frag_free_pbuf_custom_ref>
}
 80107ae:	bf00      	nop
 80107b0:	3710      	adds	r7, #16
 80107b2:	46bd      	mov	sp, r7
 80107b4:	bd80      	pop	{r7, pc}
 80107b6:	bf00      	nop
 80107b8:	08013a78 	.word	0x08013a78
 80107bc:	08013bec 	.word	0x08013bec
 80107c0:	08013ac0 	.word	0x08013ac0
 80107c4:	08013bf8 	.word	0x08013bf8

080107c8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80107c8:	b580      	push	{r7, lr}
 80107ca:	b092      	sub	sp, #72	; 0x48
 80107cc:	af02      	add	r7, sp, #8
 80107ce:	60f8      	str	r0, [r7, #12]
 80107d0:	60b9      	str	r1, [r7, #8]
 80107d2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80107d4:	2300      	movs	r3, #0
 80107d6:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 80107d8:	68bb      	ldr	r3, [r7, #8]
 80107da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80107dc:	3b14      	subs	r3, #20
 80107de:	2b00      	cmp	r3, #0
 80107e0:	da00      	bge.n	80107e4 <ip4_frag+0x1c>
 80107e2:	3307      	adds	r3, #7
 80107e4:	10db      	asrs	r3, r3, #3
 80107e6:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80107e8:	2314      	movs	r3, #20
 80107ea:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	685b      	ldr	r3, [r3, #4]
 80107f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 80107f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107f4:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 80107f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107f8:	781b      	ldrb	r3, [r3, #0]
 80107fa:	f003 030f 	and.w	r3, r3, #15
 80107fe:	009b      	lsls	r3, r3, #2
 8010800:	2b14      	cmp	r3, #20
 8010802:	d009      	beq.n	8010818 <ip4_frag+0x50>
 8010804:	4b79      	ldr	r3, [pc, #484]	; (80109ec <ip4_frag+0x224>)
 8010806:	f240 22e1 	movw	r2, #737	; 0x2e1
 801080a:	4979      	ldr	r1, [pc, #484]	; (80109f0 <ip4_frag+0x228>)
 801080c:	4879      	ldr	r0, [pc, #484]	; (80109f4 <ip4_frag+0x22c>)
 801080e:	f001 f919 	bl	8011a44 <iprintf>
 8010812:	f06f 0305 	mvn.w	r3, #5
 8010816:	e0e5      	b.n	80109e4 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8010818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801081a:	88db      	ldrh	r3, [r3, #6]
 801081c:	b29b      	uxth	r3, r3
 801081e:	4618      	mov	r0, r3
 8010820:	f7fc f824 	bl	800c86c <lwip_htons>
 8010824:	4603      	mov	r3, r0
 8010826:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 8010828:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801082a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801082e:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8010830:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010832:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010836:	2b00      	cmp	r3, #0
 8010838:	d009      	beq.n	801084e <ip4_frag+0x86>
 801083a:	4b6c      	ldr	r3, [pc, #432]	; (80109ec <ip4_frag+0x224>)
 801083c:	f240 22e6 	movw	r2, #742	; 0x2e6
 8010840:	496d      	ldr	r1, [pc, #436]	; (80109f8 <ip4_frag+0x230>)
 8010842:	486c      	ldr	r0, [pc, #432]	; (80109f4 <ip4_frag+0x22c>)
 8010844:	f001 f8fe 	bl	8011a44 <iprintf>
 8010848:	f06f 0305 	mvn.w	r3, #5
 801084c:	e0ca      	b.n	80109e4 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	891b      	ldrh	r3, [r3, #8]
 8010852:	3b14      	subs	r3, #20
 8010854:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 8010856:	e0bc      	b.n	80109d2 <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 8010858:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801085a:	00da      	lsls	r2, r3, #3
 801085c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801085e:	4293      	cmp	r3, r2
 8010860:	bfa8      	it	ge
 8010862:	4613      	movge	r3, r2
 8010864:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8010866:	2200      	movs	r2, #0
 8010868:	2114      	movs	r1, #20
 801086a:	2002      	movs	r0, #2
 801086c:	f7fc fd66 	bl	800d33c <pbuf_alloc>
 8010870:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 8010872:	6a3b      	ldr	r3, [r7, #32]
 8010874:	2b00      	cmp	r3, #0
 8010876:	f000 80b2 	beq.w	80109de <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	895b      	ldrh	r3, [r3, #10]
 801087e:	2b13      	cmp	r3, #19
 8010880:	d806      	bhi.n	8010890 <ip4_frag+0xc8>
 8010882:	4b5a      	ldr	r3, [pc, #360]	; (80109ec <ip4_frag+0x224>)
 8010884:	f240 3209 	movw	r2, #777	; 0x309
 8010888:	495c      	ldr	r1, [pc, #368]	; (80109fc <ip4_frag+0x234>)
 801088a:	485a      	ldr	r0, [pc, #360]	; (80109f4 <ip4_frag+0x22c>)
 801088c:	f001 f8da 	bl	8011a44 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8010890:	6a3b      	ldr	r3, [r7, #32]
 8010892:	685b      	ldr	r3, [r3, #4]
 8010894:	2214      	movs	r2, #20
 8010896:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010898:	4618      	mov	r0, r3
 801089a:	f001 f81a 	bl	80118d2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801089e:	6a3b      	ldr	r3, [r7, #32]
 80108a0:	685b      	ldr	r3, [r3, #4]
 80108a2:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 80108a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80108a6:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 80108a8:	e04f      	b.n	801094a <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	895a      	ldrh	r2, [r3, #10]
 80108ae:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80108b0:	1ad3      	subs	r3, r2, r3
 80108b2:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80108b4:	8b7a      	ldrh	r2, [r7, #26]
 80108b6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80108b8:	4293      	cmp	r3, r2
 80108ba:	bf28      	it	cs
 80108bc:	4613      	movcs	r3, r2
 80108be:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80108c0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d105      	bne.n	80108d2 <ip4_frag+0x10a>
        poff = 0;
 80108c6:	2300      	movs	r3, #0
 80108c8:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	60fb      	str	r3, [r7, #12]
        continue;
 80108d0:	e03b      	b.n	801094a <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80108d2:	f7ff ff21 	bl	8010718 <ip_frag_alloc_pbuf_custom_ref>
 80108d6:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 80108d8:	697b      	ldr	r3, [r7, #20]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d103      	bne.n	80108e6 <ip4_frag+0x11e>
        pbuf_free(rambuf);
 80108de:	6a38      	ldr	r0, [r7, #32]
 80108e0:	f7fd f89a 	bl	800da18 <pbuf_free>
        goto memerr;
 80108e4:	e07c      	b.n	80109e0 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80108e6:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80108ec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80108ee:	4413      	add	r3, r2
 80108f0:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 80108f2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80108f4:	9201      	str	r2, [sp, #4]
 80108f6:	9300      	str	r3, [sp, #0]
 80108f8:	4603      	mov	r3, r0
 80108fa:	2202      	movs	r2, #2
 80108fc:	2004      	movs	r0, #4
 80108fe:	f7fc fead 	bl	800d65c <pbuf_alloced_custom>
 8010902:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8010904:	693b      	ldr	r3, [r7, #16]
 8010906:	2b00      	cmp	r3, #0
 8010908:	d106      	bne.n	8010918 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 801090a:	6978      	ldr	r0, [r7, #20]
 801090c:	f7ff ff0c 	bl	8010728 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8010910:	6a38      	ldr	r0, [r7, #32]
 8010912:	f7fd f881 	bl	800da18 <pbuf_free>
        goto memerr;
 8010916:	e063      	b.n	80109e0 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 8010918:	68f8      	ldr	r0, [r7, #12]
 801091a:	f7fd f927 	bl	800db6c <pbuf_ref>
      pcr->original = p;
 801091e:	697b      	ldr	r3, [r7, #20]
 8010920:	68fa      	ldr	r2, [r7, #12]
 8010922:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8010924:	697b      	ldr	r3, [r7, #20]
 8010926:	4a36      	ldr	r2, [pc, #216]	; (8010a00 <ip4_frag+0x238>)
 8010928:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801092a:	6939      	ldr	r1, [r7, #16]
 801092c:	6a38      	ldr	r0, [r7, #32]
 801092e:	f7fd f93f 	bl	800dbb0 <pbuf_cat>
      left_to_copy -= newpbuflen;
 8010932:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8010934:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8010936:	1ad3      	subs	r3, r2, r3
 8010938:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 801093a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801093c:	2b00      	cmp	r3, #0
 801093e:	d004      	beq.n	801094a <ip4_frag+0x182>
        poff = 0;
 8010940:	2300      	movs	r3, #0
 8010942:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8010944:	68fb      	ldr	r3, [r7, #12]
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801094a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801094c:	2b00      	cmp	r3, #0
 801094e:	d1ac      	bne.n	80108aa <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 8010950:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8010952:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8010954:	4413      	add	r3, r2
 8010956:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8010958:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801095a:	68bb      	ldr	r3, [r7, #8]
 801095c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801095e:	3b14      	subs	r3, #20
 8010960:	429a      	cmp	r2, r3
 8010962:	bfd4      	ite	le
 8010964:	2301      	movle	r3, #1
 8010966:	2300      	movgt	r3, #0
 8010968:	b2db      	uxtb	r3, r3
 801096a:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801096c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801096e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010972:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 8010974:	69fb      	ldr	r3, [r7, #28]
 8010976:	2b00      	cmp	r3, #0
 8010978:	d103      	bne.n	8010982 <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 801097a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801097c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8010980:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8010982:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010984:	4618      	mov	r0, r3
 8010986:	f7fb ff71 	bl	800c86c <lwip_htons>
 801098a:	4603      	mov	r3, r0
 801098c:	461a      	mov	r2, r3
 801098e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010990:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8010992:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010994:	3314      	adds	r3, #20
 8010996:	b29b      	uxth	r3, r3
 8010998:	4618      	mov	r0, r3
 801099a:	f7fb ff67 	bl	800c86c <lwip_htons>
 801099e:	4603      	mov	r3, r0
 80109a0:	461a      	mov	r2, r3
 80109a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109a4:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80109a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109a8:	2200      	movs	r2, #0
 80109aa:	729a      	strb	r2, [r3, #10]
 80109ac:	2200      	movs	r2, #0
 80109ae:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80109b0:	68bb      	ldr	r3, [r7, #8]
 80109b2:	695b      	ldr	r3, [r3, #20]
 80109b4:	687a      	ldr	r2, [r7, #4]
 80109b6:	6a39      	ldr	r1, [r7, #32]
 80109b8:	68b8      	ldr	r0, [r7, #8]
 80109ba:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80109bc:	6a38      	ldr	r0, [r7, #32]
 80109be:	f7fd f82b 	bl	800da18 <pbuf_free>
    left -= fragsize;
 80109c2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80109c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80109c6:	1ad3      	subs	r3, r2, r3
 80109c8:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 80109ca:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80109cc:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80109ce:	4413      	add	r3, r2
 80109d0:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 80109d2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	f47f af3f 	bne.w	8010858 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80109da:	2300      	movs	r3, #0
 80109dc:	e002      	b.n	80109e4 <ip4_frag+0x21c>
      goto memerr;
 80109de:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80109e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80109e4:	4618      	mov	r0, r3
 80109e6:	3740      	adds	r7, #64	; 0x40
 80109e8:	46bd      	mov	sp, r7
 80109ea:	bd80      	pop	{r7, pc}
 80109ec:	08013a78 	.word	0x08013a78
 80109f0:	08013c04 	.word	0x08013c04
 80109f4:	08013ac0 	.word	0x08013ac0
 80109f8:	08013c2c 	.word	0x08013c2c
 80109fc:	08013c48 	.word	0x08013c48
 8010a00:	08010761 	.word	0x08010761

08010a04 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8010a04:	b580      	push	{r7, lr}
 8010a06:	b086      	sub	sp, #24
 8010a08:	af00      	add	r7, sp, #0
 8010a0a:	6078      	str	r0, [r7, #4]
 8010a0c:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8010a0e:	230e      	movs	r3, #14
 8010a10:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	895b      	ldrh	r3, [r3, #10]
 8010a16:	2b0e      	cmp	r3, #14
 8010a18:	d977      	bls.n	8010b0a <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	685b      	ldr	r3, [r3, #4]
 8010a1e:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8010a20:	693b      	ldr	r3, [r7, #16]
 8010a22:	7b1a      	ldrb	r2, [r3, #12]
 8010a24:	7b5b      	ldrb	r3, [r3, #13]
 8010a26:	021b      	lsls	r3, r3, #8
 8010a28:	4313      	orrs	r3, r2
 8010a2a:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8010a2c:	693b      	ldr	r3, [r7, #16]
 8010a2e:	781b      	ldrb	r3, [r3, #0]
 8010a30:	f003 0301 	and.w	r3, r3, #1
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d023      	beq.n	8010a80 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8010a38:	693b      	ldr	r3, [r7, #16]
 8010a3a:	781b      	ldrb	r3, [r3, #0]
 8010a3c:	2b01      	cmp	r3, #1
 8010a3e:	d10f      	bne.n	8010a60 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8010a40:	693b      	ldr	r3, [r7, #16]
 8010a42:	785b      	ldrb	r3, [r3, #1]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d11b      	bne.n	8010a80 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8010a48:	693b      	ldr	r3, [r7, #16]
 8010a4a:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8010a4c:	2b5e      	cmp	r3, #94	; 0x5e
 8010a4e:	d117      	bne.n	8010a80 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	7b5b      	ldrb	r3, [r3, #13]
 8010a54:	f043 0310 	orr.w	r3, r3, #16
 8010a58:	b2da      	uxtb	r2, r3
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	735a      	strb	r2, [r3, #13]
 8010a5e:	e00f      	b.n	8010a80 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8010a60:	693b      	ldr	r3, [r7, #16]
 8010a62:	2206      	movs	r2, #6
 8010a64:	4930      	ldr	r1, [pc, #192]	; (8010b28 <ethernet_input+0x124>)
 8010a66:	4618      	mov	r0, r3
 8010a68:	f000 ff24 	bl	80118b4 <memcmp>
 8010a6c:	4603      	mov	r3, r0
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d106      	bne.n	8010a80 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	7b5b      	ldrb	r3, [r3, #13]
 8010a76:	f043 0308 	orr.w	r3, r3, #8
 8010a7a:	b2da      	uxtb	r2, r3
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8010a80:	89fb      	ldrh	r3, [r7, #14]
 8010a82:	2b08      	cmp	r3, #8
 8010a84:	d003      	beq.n	8010a8e <ethernet_input+0x8a>
 8010a86:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8010a8a:	d01e      	beq.n	8010aca <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8010a8c:	e044      	b.n	8010b18 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010a8e:	683b      	ldr	r3, [r7, #0]
 8010a90:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a94:	f003 0308 	and.w	r3, r3, #8
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d038      	beq.n	8010b0e <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	895b      	ldrh	r3, [r3, #10]
 8010aa0:	461a      	mov	r2, r3
 8010aa2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8010aa6:	429a      	cmp	r2, r3
 8010aa8:	db33      	blt.n	8010b12 <ethernet_input+0x10e>
 8010aaa:	8afb      	ldrh	r3, [r7, #22]
 8010aac:	425b      	negs	r3, r3
 8010aae:	b29b      	uxth	r3, r3
 8010ab0:	b21b      	sxth	r3, r3
 8010ab2:	4619      	mov	r1, r3
 8010ab4:	6878      	ldr	r0, [r7, #4]
 8010ab6:	f7fc ff8b 	bl	800d9d0 <pbuf_header>
 8010aba:	4603      	mov	r3, r0
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d128      	bne.n	8010b12 <ethernet_input+0x10e>
        ip4_input(p, netif);
 8010ac0:	6839      	ldr	r1, [r7, #0]
 8010ac2:	6878      	ldr	r0, [r7, #4]
 8010ac4:	f7fe ff8a 	bl	800f9dc <ip4_input>
      break;
 8010ac8:	e01d      	b.n	8010b06 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010aca:	683b      	ldr	r3, [r7, #0]
 8010acc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010ad0:	f003 0308 	and.w	r3, r3, #8
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d01e      	beq.n	8010b16 <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	895b      	ldrh	r3, [r3, #10]
 8010adc:	461a      	mov	r2, r3
 8010ade:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8010ae2:	429a      	cmp	r2, r3
 8010ae4:	db15      	blt.n	8010b12 <ethernet_input+0x10e>
 8010ae6:	8afb      	ldrh	r3, [r7, #22]
 8010ae8:	425b      	negs	r3, r3
 8010aea:	b29b      	uxth	r3, r3
 8010aec:	b21b      	sxth	r3, r3
 8010aee:	4619      	mov	r1, r3
 8010af0:	6878      	ldr	r0, [r7, #4]
 8010af2:	f7fc ff6d 	bl	800d9d0 <pbuf_header>
 8010af6:	4603      	mov	r3, r0
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d10a      	bne.n	8010b12 <ethernet_input+0x10e>
        etharp_input(p, netif);
 8010afc:	6839      	ldr	r1, [r7, #0]
 8010afe:	6878      	ldr	r0, [r7, #4]
 8010b00:	f7fe f958 	bl	800edb4 <etharp_input>
      break;
 8010b04:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8010b06:	2300      	movs	r3, #0
 8010b08:	e00a      	b.n	8010b20 <ethernet_input+0x11c>
    goto free_and_return;
 8010b0a:	bf00      	nop
 8010b0c:	e004      	b.n	8010b18 <ethernet_input+0x114>
        goto free_and_return;
 8010b0e:	bf00      	nop
 8010b10:	e002      	b.n	8010b18 <ethernet_input+0x114>

free_and_return:
 8010b12:	bf00      	nop
 8010b14:	e000      	b.n	8010b18 <ethernet_input+0x114>
        goto free_and_return;
 8010b16:	bf00      	nop
  pbuf_free(p);
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f7fc ff7d 	bl	800da18 <pbuf_free>
  return ERR_OK;
 8010b1e:	2300      	movs	r3, #0
}
 8010b20:	4618      	mov	r0, r3
 8010b22:	3718      	adds	r7, #24
 8010b24:	46bd      	mov	sp, r7
 8010b26:	bd80      	pop	{r7, pc}
 8010b28:	08013e10 	.word	0x08013e10

08010b2c <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	b086      	sub	sp, #24
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	60f8      	str	r0, [r7, #12]
 8010b34:	60b9      	str	r1, [r7, #8]
 8010b36:	607a      	str	r2, [r7, #4]
 8010b38:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8010b3a:	8c3b      	ldrh	r3, [r7, #32]
 8010b3c:	4618      	mov	r0, r3
 8010b3e:	f7fb fe95 	bl	800c86c <lwip_htons>
 8010b42:	4603      	mov	r3, r0
 8010b44:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 8010b46:	210e      	movs	r1, #14
 8010b48:	68b8      	ldr	r0, [r7, #8]
 8010b4a:	f7fc ff41 	bl	800d9d0 <pbuf_header>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d125      	bne.n	8010ba0 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8010b54:	68bb      	ldr	r3, [r7, #8]
 8010b56:	685b      	ldr	r3, [r3, #4]
 8010b58:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8010b5a:	693b      	ldr	r3, [r7, #16]
 8010b5c:	8afa      	ldrh	r2, [r7, #22]
 8010b5e:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8010b60:	693b      	ldr	r3, [r7, #16]
 8010b62:	2206      	movs	r2, #6
 8010b64:	6839      	ldr	r1, [r7, #0]
 8010b66:	4618      	mov	r0, r3
 8010b68:	f000 feb3 	bl	80118d2 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8010b6c:	693b      	ldr	r3, [r7, #16]
 8010b6e:	3306      	adds	r3, #6
 8010b70:	2206      	movs	r2, #6
 8010b72:	6879      	ldr	r1, [r7, #4]
 8010b74:	4618      	mov	r0, r3
 8010b76:	f000 feac 	bl	80118d2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010b80:	2b06      	cmp	r3, #6
 8010b82:	d006      	beq.n	8010b92 <ethernet_output+0x66>
 8010b84:	4b0a      	ldr	r3, [pc, #40]	; (8010bb0 <ethernet_output+0x84>)
 8010b86:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8010b8a:	490a      	ldr	r1, [pc, #40]	; (8010bb4 <ethernet_output+0x88>)
 8010b8c:	480a      	ldr	r0, [pc, #40]	; (8010bb8 <ethernet_output+0x8c>)
 8010b8e:	f000 ff59 	bl	8011a44 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	699b      	ldr	r3, [r3, #24]
 8010b96:	68b9      	ldr	r1, [r7, #8]
 8010b98:	68f8      	ldr	r0, [r7, #12]
 8010b9a:	4798      	blx	r3
 8010b9c:	4603      	mov	r3, r0
 8010b9e:	e002      	b.n	8010ba6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8010ba0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8010ba2:	f06f 0301 	mvn.w	r3, #1
}
 8010ba6:	4618      	mov	r0, r3
 8010ba8:	3718      	adds	r7, #24
 8010baa:	46bd      	mov	sp, r7
 8010bac:	bd80      	pop	{r7, pc}
 8010bae:	bf00      	nop
 8010bb0:	08013c68 	.word	0x08013c68
 8010bb4:	08013ca0 	.word	0x08013ca0
 8010bb8:	08013cd4 	.word	0x08013cd4

08010bbc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010bbc:	b580      	push	{r7, lr}
 8010bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010bc0:	2200      	movs	r2, #0
 8010bc2:	4912      	ldr	r1, [pc, #72]	; (8010c0c <MX_USB_DEVICE_Init+0x50>)
 8010bc4:	4812      	ldr	r0, [pc, #72]	; (8010c10 <MX_USB_DEVICE_Init+0x54>)
 8010bc6:	f7fa fc44 	bl	800b452 <USBD_Init>
 8010bca:	4603      	mov	r3, r0
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d001      	beq.n	8010bd4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010bd0:	f7f0 fa54 	bl	800107c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010bd4:	490f      	ldr	r1, [pc, #60]	; (8010c14 <MX_USB_DEVICE_Init+0x58>)
 8010bd6:	480e      	ldr	r0, [pc, #56]	; (8010c10 <MX_USB_DEVICE_Init+0x54>)
 8010bd8:	f7fa fc66 	bl	800b4a8 <USBD_RegisterClass>
 8010bdc:	4603      	mov	r3, r0
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d001      	beq.n	8010be6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010be2:	f7f0 fa4b 	bl	800107c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010be6:	490c      	ldr	r1, [pc, #48]	; (8010c18 <MX_USB_DEVICE_Init+0x5c>)
 8010be8:	4809      	ldr	r0, [pc, #36]	; (8010c10 <MX_USB_DEVICE_Init+0x54>)
 8010bea:	f7fa fb97 	bl	800b31c <USBD_CDC_RegisterInterface>
 8010bee:	4603      	mov	r3, r0
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d001      	beq.n	8010bf8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010bf4:	f7f0 fa42 	bl	800107c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010bf8:	4805      	ldr	r0, [pc, #20]	; (8010c10 <MX_USB_DEVICE_Init+0x54>)
 8010bfa:	f7fa fc6e 	bl	800b4da <USBD_Start>
 8010bfe:	4603      	mov	r3, r0
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d001      	beq.n	8010c08 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010c04:	f7f0 fa3a 	bl	800107c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010c08:	bf00      	nop
 8010c0a:	bd80      	pop	{r7, pc}
 8010c0c:	200001b8 	.word	0x200001b8
 8010c10:	20007000 	.word	0x20007000
 8010c14:	2000001c 	.word	0x2000001c
 8010c18:	200001a8 	.word	0x200001a8

08010c1c <LL_TIM_EnableCounter>:
{
 8010c1c:	b480      	push	{r7}
 8010c1e:	b083      	sub	sp, #12
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	f043 0201 	orr.w	r2, r3, #1
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	601a      	str	r2, [r3, #0]
}
 8010c30:	bf00      	nop
 8010c32:	370c      	adds	r7, #12
 8010c34:	46bd      	mov	sp, r7
 8010c36:	bc80      	pop	{r7}
 8010c38:	4770      	bx	lr

08010c3a <LL_TIM_ClearFlag_UPDATE>:
{
 8010c3a:	b480      	push	{r7}
 8010c3c:	b083      	sub	sp, #12
 8010c3e:	af00      	add	r7, sp, #0
 8010c40:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	f06f 0201 	mvn.w	r2, #1
 8010c48:	611a      	str	r2, [r3, #16]
}
 8010c4a:	bf00      	nop
 8010c4c:	370c      	adds	r7, #12
 8010c4e:	46bd      	mov	sp, r7
 8010c50:	bc80      	pop	{r7}
 8010c52:	4770      	bx	lr

08010c54 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010c54:	b580      	push	{r7, lr}
 8010c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010c58:	2200      	movs	r2, #0
 8010c5a:	4905      	ldr	r1, [pc, #20]	; (8010c70 <CDC_Init_FS+0x1c>)
 8010c5c:	4805      	ldr	r0, [pc, #20]	; (8010c74 <CDC_Init_FS+0x20>)
 8010c5e:	f7fa fb73 	bl	800b348 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010c62:	4905      	ldr	r1, [pc, #20]	; (8010c78 <CDC_Init_FS+0x24>)
 8010c64:	4803      	ldr	r0, [pc, #12]	; (8010c74 <CDC_Init_FS+0x20>)
 8010c66:	f7fa fb88 	bl	800b37a <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8010c6a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	bd80      	pop	{r7, pc}
 8010c70:	200074bc 	.word	0x200074bc
 8010c74:	20007000 	.word	0x20007000
 8010c78:	20007390 	.word	0x20007390

08010c7c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010c7c:	b480      	push	{r7}
 8010c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 8010c80:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010c82:	4618      	mov	r0, r3
 8010c84:	46bd      	mov	sp, r7
 8010c86:	bc80      	pop	{r7}
 8010c88:	4770      	bx	lr
	...

08010c8c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010c8c:	b480      	push	{r7}
 8010c8e:	b083      	sub	sp, #12
 8010c90:	af00      	add	r7, sp, #0
 8010c92:	4603      	mov	r3, r0
 8010c94:	6039      	str	r1, [r7, #0]
 8010c96:	71fb      	strb	r3, [r7, #7]
 8010c98:	4613      	mov	r3, r2
 8010c9a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 8010c9c:	79fb      	ldrb	r3, [r7, #7]
 8010c9e:	2b23      	cmp	r3, #35	; 0x23
 8010ca0:	d84a      	bhi.n	8010d38 <CDC_Control_FS+0xac>
 8010ca2:	a201      	add	r2, pc, #4	; (adr r2, 8010ca8 <CDC_Control_FS+0x1c>)
 8010ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ca8:	08010d39 	.word	0x08010d39
 8010cac:	08010d39 	.word	0x08010d39
 8010cb0:	08010d39 	.word	0x08010d39
 8010cb4:	08010d39 	.word	0x08010d39
 8010cb8:	08010d39 	.word	0x08010d39
 8010cbc:	08010d39 	.word	0x08010d39
 8010cc0:	08010d39 	.word	0x08010d39
 8010cc4:	08010d39 	.word	0x08010d39
 8010cc8:	08010d39 	.word	0x08010d39
 8010ccc:	08010d39 	.word	0x08010d39
 8010cd0:	08010d39 	.word	0x08010d39
 8010cd4:	08010d39 	.word	0x08010d39
 8010cd8:	08010d39 	.word	0x08010d39
 8010cdc:	08010d39 	.word	0x08010d39
 8010ce0:	08010d39 	.word	0x08010d39
 8010ce4:	08010d39 	.word	0x08010d39
 8010ce8:	08010d39 	.word	0x08010d39
 8010cec:	08010d39 	.word	0x08010d39
 8010cf0:	08010d39 	.word	0x08010d39
 8010cf4:	08010d39 	.word	0x08010d39
 8010cf8:	08010d39 	.word	0x08010d39
 8010cfc:	08010d39 	.word	0x08010d39
 8010d00:	08010d39 	.word	0x08010d39
 8010d04:	08010d39 	.word	0x08010d39
 8010d08:	08010d39 	.word	0x08010d39
 8010d0c:	08010d39 	.word	0x08010d39
 8010d10:	08010d39 	.word	0x08010d39
 8010d14:	08010d39 	.word	0x08010d39
 8010d18:	08010d39 	.word	0x08010d39
 8010d1c:	08010d39 	.word	0x08010d39
 8010d20:	08010d39 	.word	0x08010d39
 8010d24:	08010d39 	.word	0x08010d39
 8010d28:	08010d39 	.word	0x08010d39
 8010d2c:	08010d39 	.word	0x08010d39
 8010d30:	08010d39 	.word	0x08010d39
 8010d34:	08010d39 	.word	0x08010d39
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8010d38:	bf00      	nop
	}

	return (USBD_OK);
 8010d3a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	370c      	adds	r7, #12
 8010d40:	46bd      	mov	sp, r7
 8010d42:	bc80      	pop	{r7}
 8010d44:	4770      	bx	lr
 8010d46:	bf00      	nop

08010d48 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	b084      	sub	sp, #16
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	6078      	str	r0, [r7, #4]
 8010d50:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010d52:	6879      	ldr	r1, [r7, #4]
 8010d54:	488b      	ldr	r0, [pc, #556]	; (8010f84 <CDC_Receive_FS+0x23c>)
 8010d56:	f7fa fb10 	bl	800b37a <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010d5a:	488a      	ldr	r0, [pc, #552]	; (8010f84 <CDC_Receive_FS+0x23c>)
 8010d5c:	f7fa fb4f 	bl	800b3fe <USBD_CDC_ReceivePacket>
	if (UFlag == 0)
 8010d60:	4b89      	ldr	r3, [pc, #548]	; (8010f88 <CDC_Receive_FS+0x240>)
 8010d62:	781b      	ldrb	r3, [r3, #0]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	f040 80c7 	bne.w	8010ef8 <CDC_Receive_FS+0x1b0>
	{
		switch (Buf[0])
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	781b      	ldrb	r3, [r3, #0]
 8010d6e:	3b41      	subs	r3, #65	; 0x41
 8010d70:	2b35      	cmp	r3, #53	; 0x35
 8010d72:	f200 80b6 	bhi.w	8010ee2 <CDC_Receive_FS+0x19a>
 8010d76:	a201      	add	r2, pc, #4	; (adr r2, 8010d7c <CDC_Receive_FS+0x34>)
 8010d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d7c:	08010ea3 	.word	0x08010ea3
 8010d80:	08010ee3 	.word	0x08010ee3
 8010d84:	08010ee3 	.word	0x08010ee3
 8010d88:	08010ee3 	.word	0x08010ee3
 8010d8c:	08010ee3 	.word	0x08010ee3
 8010d90:	08010e7f 	.word	0x08010e7f
 8010d94:	08010ee3 	.word	0x08010ee3
 8010d98:	08010ee3 	.word	0x08010ee3
 8010d9c:	08010e6f 	.word	0x08010e6f
 8010da0:	08010ee3 	.word	0x08010ee3
 8010da4:	08010ee3 	.word	0x08010ee3
 8010da8:	08010ee3 	.word	0x08010ee3
 8010dac:	08010e55 	.word	0x08010e55
 8010db0:	08010ee3 	.word	0x08010ee3
 8010db4:	08010ee3 	.word	0x08010ee3
 8010db8:	08010ee3 	.word	0x08010ee3
 8010dbc:	08010ee3 	.word	0x08010ee3
 8010dc0:	08010ee3 	.word	0x08010ee3
 8010dc4:	08010ed3 	.word	0x08010ed3
 8010dc8:	08010ee3 	.word	0x08010ee3
 8010dcc:	08010ee3 	.word	0x08010ee3
 8010dd0:	08010e77 	.word	0x08010e77
 8010dd4:	08010ee3 	.word	0x08010ee3
 8010dd8:	08010ee3 	.word	0x08010ee3
 8010ddc:	08010ee3 	.word	0x08010ee3
 8010de0:	08010ee3 	.word	0x08010ee3
 8010de4:	08010ee3 	.word	0x08010ee3
 8010de8:	08010ee3 	.word	0x08010ee3
 8010dec:	08010ee3 	.word	0x08010ee3
 8010df0:	08010ee3 	.word	0x08010ee3
 8010df4:	08010ee3 	.word	0x08010ee3
 8010df8:	08010ee3 	.word	0x08010ee3
 8010dfc:	08010ea3 	.word	0x08010ea3
 8010e00:	08010ee3 	.word	0x08010ee3
 8010e04:	08010ee3 	.word	0x08010ee3
 8010e08:	08010ee3 	.word	0x08010ee3
 8010e0c:	08010ee3 	.word	0x08010ee3
 8010e10:	08010e7f 	.word	0x08010e7f
 8010e14:	08010ee3 	.word	0x08010ee3
 8010e18:	08010ee3 	.word	0x08010ee3
 8010e1c:	08010e6f 	.word	0x08010e6f
 8010e20:	08010ee3 	.word	0x08010ee3
 8010e24:	08010ee3 	.word	0x08010ee3
 8010e28:	08010ee3 	.word	0x08010ee3
 8010e2c:	08010e55 	.word	0x08010e55
 8010e30:	08010ee3 	.word	0x08010ee3
 8010e34:	08010ee3 	.word	0x08010ee3
 8010e38:	08010ee3 	.word	0x08010ee3
 8010e3c:	08010ee3 	.word	0x08010ee3
 8010e40:	08010ee3 	.word	0x08010ee3
 8010e44:	08010ed3 	.word	0x08010ed3
 8010e48:	08010ee3 	.word	0x08010ee3
 8010e4c:	08010ee3 	.word	0x08010ee3
 8010e50:	08010e77 	.word	0x08010e77
		{
		case 'M': // Manual
		case 'm':
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8010e54:	484d      	ldr	r0, [pc, #308]	; (8010f8c <CDC_Receive_FS+0x244>)
 8010e56:	f7ef f9b5 	bl	80001c4 <strlen>
 8010e5a:	4603      	mov	r3, r0
 8010e5c:	b29b      	uxth	r3, r3
 8010e5e:	4619      	mov	r1, r3
 8010e60:	484a      	ldr	r0, [pc, #296]	; (8010f8c <CDC_Receive_FS+0x244>)
 8010e62:	f000 f8af 	bl	8010fc4 <CDC_Transmit_FS>
			bufptr = URxbuf;
 8010e66:	4b4a      	ldr	r3, [pc, #296]	; (8010f90 <CDC_Receive_FS+0x248>)
 8010e68:	4a4a      	ldr	r2, [pc, #296]	; (8010f94 <CDC_Receive_FS+0x24c>)
 8010e6a:	601a      	str	r2, [r3, #0]
			break;
 8010e6c:	e084      	b.n	8010f78 <CDC_Receive_FS+0x230>
		case 'I':
		case 'i':
			UFlag = 1;
 8010e6e:	4b46      	ldr	r3, [pc, #280]	; (8010f88 <CDC_Receive_FS+0x240>)
 8010e70:	2201      	movs	r2, #1
 8010e72:	701a      	strb	r2, [r3, #0]
			break;
 8010e74:	e080      	b.n	8010f78 <CDC_Receive_FS+0x230>
		case 'V':
		case 'v':
			UFlag = 2;
 8010e76:	4b44      	ldr	r3, [pc, #272]	; (8010f88 <CDC_Receive_FS+0x240>)
 8010e78:	2202      	movs	r2, #2
 8010e7a:	701a      	strb	r2, [r3, #0]
			break;
 8010e7c:	e07c      	b.n	8010f78 <CDC_Receive_FS+0x230>
		case 'F': // Shutter action
		case 'f':
			HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 8010e7e:	2201      	movs	r2, #1
 8010e80:	2110      	movs	r1, #16
 8010e82:	4845      	ldr	r0, [pc, #276]	; (8010f98 <CDC_Receive_FS+0x250>)
 8010e84:	f7f3 f9f3 	bl	800426e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 8010e88:	2200      	movs	r2, #0
 8010e8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010e8e:	4843      	ldr	r0, [pc, #268]	; (8010f9c <CDC_Receive_FS+0x254>)
 8010e90:	f7f3 f9ed 	bl	800426e <HAL_GPIO_WritePin>

			LL_TIM_ClearFlag_UPDATE(TIM3);
 8010e94:	4842      	ldr	r0, [pc, #264]	; (8010fa0 <CDC_Receive_FS+0x258>)
 8010e96:	f7ff fed0 	bl	8010c3a <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 8010e9a:	4841      	ldr	r0, [pc, #260]	; (8010fa0 <CDC_Receive_FS+0x258>)
 8010e9c:	f7ff febe 	bl	8010c1c <LL_TIM_EnableCounter>
			//CDC_Transmit_FS((uint8_t*) "Manual shot Triggered!\r\n", 24);
			break;
 8010ea0:	e06a      	b.n	8010f78 <CDC_Receive_FS+0x230>
		case 'A': // AUTO trigger
		case 'a':
			if (encoderTargetCount == -1)
 8010ea2:	4b40      	ldr	r3, [pc, #256]	; (8010fa4 <CDC_Receive_FS+0x25c>)
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010eaa:	d104      	bne.n	8010eb6 <CDC_Receive_FS+0x16e>
			{
				CDC_Transmit_FS((uint8_t*) "PLZ INPUT DATA!\r\n", 17);
 8010eac:	2111      	movs	r1, #17
 8010eae:	483e      	ldr	r0, [pc, #248]	; (8010fa8 <CDC_Receive_FS+0x260>)
 8010eb0:	f000 f888 	bl	8010fc4 <CDC_Transmit_FS>
				break;
 8010eb4:	e060      	b.n	8010f78 <CDC_Receive_FS+0x230>
			}
			else
			{
				A_PLS_CNT = 0;
 8010eb6:	4b3d      	ldr	r3, [pc, #244]	; (8010fac <CDC_Receive_FS+0x264>)
 8010eb8:	2200      	movs	r2, #0
 8010eba:	601a      	str	r2, [r3, #0]
				B_PLS_CNT = 0;
 8010ebc:	4b3c      	ldr	r3, [pc, #240]	; (8010fb0 <CDC_Receive_FS+0x268>)
 8010ebe:	2200      	movs	r2, #0
 8010ec0:	601a      	str	r2, [r3, #0]
				bFlag = 1;
 8010ec2:	4b3c      	ldr	r3, [pc, #240]	; (8010fb4 <CDC_Receive_FS+0x26c>)
 8010ec4:	2201      	movs	r2, #1
 8010ec6:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 8010ec8:	2116      	movs	r1, #22
 8010eca:	483b      	ldr	r0, [pc, #236]	; (8010fb8 <CDC_Receive_FS+0x270>)
 8010ecc:	f000 f87a 	bl	8010fc4 <CDC_Transmit_FS>
			}
			break;
 8010ed0:	e052      	b.n	8010f78 <CDC_Receive_FS+0x230>
		case 'S': // STOP trigger
		case 's':
			bFlag = 0;
 8010ed2:	4b38      	ldr	r3, [pc, #224]	; (8010fb4 <CDC_Receive_FS+0x26c>)
 8010ed4:	2200      	movs	r2, #0
 8010ed6:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 22); // ACK
 8010ed8:	2116      	movs	r1, #22
 8010eda:	4838      	ldr	r0, [pc, #224]	; (8010fbc <CDC_Receive_FS+0x274>)
 8010edc:	f000 f872 	bl	8010fc4 <CDC_Transmit_FS>
			break;
 8010ee0:	e04a      	b.n	8010f78 <CDC_Receive_FS+0x230>
		default:
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8010ee2:	482a      	ldr	r0, [pc, #168]	; (8010f8c <CDC_Receive_FS+0x244>)
 8010ee4:	f7ef f96e 	bl	80001c4 <strlen>
 8010ee8:	4603      	mov	r3, r0
 8010eea:	b29b      	uxth	r3, r3
 8010eec:	4619      	mov	r1, r3
 8010eee:	4827      	ldr	r0, [pc, #156]	; (8010f8c <CDC_Receive_FS+0x244>)
 8010ef0:	f000 f868 	bl	8010fc4 <CDC_Transmit_FS>
			break;
 8010ef4:	bf00      	nop
 8010ef6:	e03f      	b.n	8010f78 <CDC_Receive_FS+0x230>
		}
	}
	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 8010ef8:	2300      	movs	r3, #0
 8010efa:	81fb      	strh	r3, [r7, #14]
 8010efc:	e037      	b.n	8010f6e <CDC_Receive_FS+0x226>
		{
			*bufptr = Buf[i];
 8010efe:	89fb      	ldrh	r3, [r7, #14]
 8010f00:	687a      	ldr	r2, [r7, #4]
 8010f02:	441a      	add	r2, r3
 8010f04:	4b22      	ldr	r3, [pc, #136]	; (8010f90 <CDC_Receive_FS+0x248>)
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	7812      	ldrb	r2, [r2, #0]
 8010f0a:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 8010f0c:	4b20      	ldr	r3, [pc, #128]	; (8010f90 <CDC_Receive_FS+0x248>)
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	2101      	movs	r1, #1
 8010f12:	4618      	mov	r0, r3
 8010f14:	f000 f856 	bl	8010fc4 <CDC_Transmit_FS>
			bufptr++;
 8010f18:	4b1d      	ldr	r3, [pc, #116]	; (8010f90 <CDC_Receive_FS+0x248>)
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	3301      	adds	r3, #1
 8010f1e:	4a1c      	ldr	r2, [pc, #112]	; (8010f90 <CDC_Receive_FS+0x248>)
 8010f20:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 8010f22:	89fb      	ldrh	r3, [r7, #14]
 8010f24:	687a      	ldr	r2, [r7, #4]
 8010f26:	4413      	add	r3, r2
 8010f28:	781b      	ldrb	r3, [r3, #0]
 8010f2a:	2b0d      	cmp	r3, #13
 8010f2c:	d005      	beq.n	8010f3a <CDC_Receive_FS+0x1f2>
 8010f2e:	89fb      	ldrh	r3, [r7, #14]
 8010f30:	687a      	ldr	r2, [r7, #4]
 8010f32:	4413      	add	r3, r2
 8010f34:	781b      	ldrb	r3, [r3, #0]
 8010f36:	2b0a      	cmp	r3, #10
 8010f38:	d106      	bne.n	8010f48 <CDC_Receive_FS+0x200>
			{
				EnterFlag = 1;
 8010f3a:	4b21      	ldr	r3, [pc, #132]	; (8010fc0 <CDC_Receive_FS+0x278>)
 8010f3c:	2201      	movs	r2, #1
 8010f3e:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 8010f40:	4b13      	ldr	r3, [pc, #76]	; (8010f90 <CDC_Receive_FS+0x248>)
 8010f42:	4a14      	ldr	r2, [pc, #80]	; (8010f94 <CDC_Receive_FS+0x24c>)
 8010f44:	601a      	str	r2, [r3, #0]
 8010f46:	e00f      	b.n	8010f68 <CDC_Receive_FS+0x220>
			}
			else if (Buf[i] == '\b')
 8010f48:	89fb      	ldrh	r3, [r7, #14]
 8010f4a:	687a      	ldr	r2, [r7, #4]
 8010f4c:	4413      	add	r3, r2
 8010f4e:	781b      	ldrb	r3, [r3, #0]
 8010f50:	2b08      	cmp	r3, #8
 8010f52:	d109      	bne.n	8010f68 <CDC_Receive_FS+0x220>
			{
				if (bufptr != URxbuf)
 8010f54:	4b0e      	ldr	r3, [pc, #56]	; (8010f90 <CDC_Receive_FS+0x248>)
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	4a0e      	ldr	r2, [pc, #56]	; (8010f94 <CDC_Receive_FS+0x24c>)
 8010f5a:	4293      	cmp	r3, r2
 8010f5c:	d004      	beq.n	8010f68 <CDC_Receive_FS+0x220>
				{
					bufptr--;
 8010f5e:	4b0c      	ldr	r3, [pc, #48]	; (8010f90 <CDC_Receive_FS+0x248>)
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	3b01      	subs	r3, #1
 8010f64:	4a0a      	ldr	r2, [pc, #40]	; (8010f90 <CDC_Receive_FS+0x248>)
 8010f66:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 8010f68:	89fb      	ldrh	r3, [r7, #14]
 8010f6a:	3301      	adds	r3, #1
 8010f6c:	81fb      	strh	r3, [r7, #14]
 8010f6e:	89fa      	ldrh	r2, [r7, #14]
 8010f70:	683b      	ldr	r3, [r7, #0]
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	429a      	cmp	r2, r3
 8010f76:	d3c2      	bcc.n	8010efe <CDC_Receive_FS+0x1b6>
				}
			}
		}
	}
	return (USBD_OK);
 8010f78:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	3710      	adds	r7, #16
 8010f7e:	46bd      	mov	sp, r7
 8010f80:	bd80      	pop	{r7, pc}
 8010f82:	bf00      	nop
 8010f84:	20007000 	.word	0x20007000
 8010f88:	200003fa 	.word	0x200003fa
 8010f8c:	20000124 	.word	0x20000124
 8010f90:	200072c4 	.word	0x200072c4
 8010f94:	200072c8 	.word	0x200072c8
 8010f98:	40021800 	.word	0x40021800
 8010f9c:	40021000 	.word	0x40021000
 8010fa0:	40000400 	.word	0x40000400
 8010fa4:	20000000 	.word	0x20000000
 8010fa8:	08013cfc 	.word	0x08013cfc
 8010fac:	200003f6 	.word	0x200003f6
 8010fb0:	200003f8 	.word	0x200003f8
 8010fb4:	200003f4 	.word	0x200003f4
 8010fb8:	08013d10 	.word	0x08013d10
 8010fbc:	08013d28 	.word	0x08013d28
 8010fc0:	200003fb 	.word	0x200003fb

08010fc4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010fc4:	b580      	push	{r7, lr}
 8010fc6:	b084      	sub	sp, #16
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	6078      	str	r0, [r7, #4]
 8010fcc:	460b      	mov	r3, r1
 8010fce:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 8010fd4:	4b0d      	ldr	r3, [pc, #52]	; (801100c <CDC_Transmit_FS+0x48>)
 8010fd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010fda:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 8010fdc:	68bb      	ldr	r3, [r7, #8]
 8010fde:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d001      	beq.n	8010fea <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 8010fe6:	2301      	movs	r3, #1
 8010fe8:	e00b      	b.n	8011002 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010fea:	887b      	ldrh	r3, [r7, #2]
 8010fec:	461a      	mov	r2, r3
 8010fee:	6879      	ldr	r1, [r7, #4]
 8010ff0:	4806      	ldr	r0, [pc, #24]	; (801100c <CDC_Transmit_FS+0x48>)
 8010ff2:	f7fa f9a9 	bl	800b348 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010ff6:	4805      	ldr	r0, [pc, #20]	; (801100c <CDC_Transmit_FS+0x48>)
 8010ff8:	f7fa f9d2 	bl	800b3a0 <USBD_CDC_TransmitPacket>
 8010ffc:	4603      	mov	r3, r0
 8010ffe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011000:	7bfb      	ldrb	r3, [r7, #15]
}
 8011002:	4618      	mov	r0, r3
 8011004:	3710      	adds	r7, #16
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}
 801100a:	bf00      	nop
 801100c:	20007000 	.word	0x20007000

08011010 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011010:	b480      	push	{r7}
 8011012:	b083      	sub	sp, #12
 8011014:	af00      	add	r7, sp, #0
 8011016:	4603      	mov	r3, r0
 8011018:	6039      	str	r1, [r7, #0]
 801101a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801101c:	683b      	ldr	r3, [r7, #0]
 801101e:	2212      	movs	r2, #18
 8011020:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011022:	4b03      	ldr	r3, [pc, #12]	; (8011030 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011024:	4618      	mov	r0, r3
 8011026:	370c      	adds	r7, #12
 8011028:	46bd      	mov	sp, r7
 801102a:	bc80      	pop	{r7}
 801102c:	4770      	bx	lr
 801102e:	bf00      	nop
 8011030:	200001d4 	.word	0x200001d4

08011034 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011034:	b480      	push	{r7}
 8011036:	b083      	sub	sp, #12
 8011038:	af00      	add	r7, sp, #0
 801103a:	4603      	mov	r3, r0
 801103c:	6039      	str	r1, [r7, #0]
 801103e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011040:	683b      	ldr	r3, [r7, #0]
 8011042:	2204      	movs	r2, #4
 8011044:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011046:	4b03      	ldr	r3, [pc, #12]	; (8011054 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8011048:	4618      	mov	r0, r3
 801104a:	370c      	adds	r7, #12
 801104c:	46bd      	mov	sp, r7
 801104e:	bc80      	pop	{r7}
 8011050:	4770      	bx	lr
 8011052:	bf00      	nop
 8011054:	200001e8 	.word	0x200001e8

08011058 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011058:	b580      	push	{r7, lr}
 801105a:	b082      	sub	sp, #8
 801105c:	af00      	add	r7, sp, #0
 801105e:	4603      	mov	r3, r0
 8011060:	6039      	str	r1, [r7, #0]
 8011062:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011064:	79fb      	ldrb	r3, [r7, #7]
 8011066:	2b00      	cmp	r3, #0
 8011068:	d105      	bne.n	8011076 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801106a:	683a      	ldr	r2, [r7, #0]
 801106c:	4907      	ldr	r1, [pc, #28]	; (801108c <USBD_FS_ProductStrDescriptor+0x34>)
 801106e:	4808      	ldr	r0, [pc, #32]	; (8011090 <USBD_FS_ProductStrDescriptor+0x38>)
 8011070:	f7fb f9d7 	bl	800c422 <USBD_GetString>
 8011074:	e004      	b.n	8011080 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011076:	683a      	ldr	r2, [r7, #0]
 8011078:	4904      	ldr	r1, [pc, #16]	; (801108c <USBD_FS_ProductStrDescriptor+0x34>)
 801107a:	4805      	ldr	r0, [pc, #20]	; (8011090 <USBD_FS_ProductStrDescriptor+0x38>)
 801107c:	f7fb f9d1 	bl	800c422 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011080:	4b02      	ldr	r3, [pc, #8]	; (801108c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011082:	4618      	mov	r0, r3
 8011084:	3708      	adds	r7, #8
 8011086:	46bd      	mov	sp, r7
 8011088:	bd80      	pop	{r7, pc}
 801108a:	bf00      	nop
 801108c:	200075e8 	.word	0x200075e8
 8011090:	08013d34 	.word	0x08013d34

08011094 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b082      	sub	sp, #8
 8011098:	af00      	add	r7, sp, #0
 801109a:	4603      	mov	r3, r0
 801109c:	6039      	str	r1, [r7, #0]
 801109e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80110a0:	683a      	ldr	r2, [r7, #0]
 80110a2:	4904      	ldr	r1, [pc, #16]	; (80110b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80110a4:	4804      	ldr	r0, [pc, #16]	; (80110b8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80110a6:	f7fb f9bc 	bl	800c422 <USBD_GetString>
  return USBD_StrDesc;
 80110aa:	4b02      	ldr	r3, [pc, #8]	; (80110b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80110ac:	4618      	mov	r0, r3
 80110ae:	3708      	adds	r7, #8
 80110b0:	46bd      	mov	sp, r7
 80110b2:	bd80      	pop	{r7, pc}
 80110b4:	200075e8 	.word	0x200075e8
 80110b8:	08013d40 	.word	0x08013d40

080110bc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	b082      	sub	sp, #8
 80110c0:	af00      	add	r7, sp, #0
 80110c2:	4603      	mov	r3, r0
 80110c4:	6039      	str	r1, [r7, #0]
 80110c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80110c8:	683b      	ldr	r3, [r7, #0]
 80110ca:	221a      	movs	r2, #26
 80110cc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80110ce:	f000 f843 	bl	8011158 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80110d2:	4b02      	ldr	r3, [pc, #8]	; (80110dc <USBD_FS_SerialStrDescriptor+0x20>)
}
 80110d4:	4618      	mov	r0, r3
 80110d6:	3708      	adds	r7, #8
 80110d8:	46bd      	mov	sp, r7
 80110da:	bd80      	pop	{r7, pc}
 80110dc:	200001ec 	.word	0x200001ec

080110e0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b082      	sub	sp, #8
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	4603      	mov	r3, r0
 80110e8:	6039      	str	r1, [r7, #0]
 80110ea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80110ec:	79fb      	ldrb	r3, [r7, #7]
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d105      	bne.n	80110fe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80110f2:	683a      	ldr	r2, [r7, #0]
 80110f4:	4907      	ldr	r1, [pc, #28]	; (8011114 <USBD_FS_ConfigStrDescriptor+0x34>)
 80110f6:	4808      	ldr	r0, [pc, #32]	; (8011118 <USBD_FS_ConfigStrDescriptor+0x38>)
 80110f8:	f7fb f993 	bl	800c422 <USBD_GetString>
 80110fc:	e004      	b.n	8011108 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80110fe:	683a      	ldr	r2, [r7, #0]
 8011100:	4904      	ldr	r1, [pc, #16]	; (8011114 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011102:	4805      	ldr	r0, [pc, #20]	; (8011118 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011104:	f7fb f98d 	bl	800c422 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011108:	4b02      	ldr	r3, [pc, #8]	; (8011114 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801110a:	4618      	mov	r0, r3
 801110c:	3708      	adds	r7, #8
 801110e:	46bd      	mov	sp, r7
 8011110:	bd80      	pop	{r7, pc}
 8011112:	bf00      	nop
 8011114:	200075e8 	.word	0x200075e8
 8011118:	08013d4c 	.word	0x08013d4c

0801111c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801111c:	b580      	push	{r7, lr}
 801111e:	b082      	sub	sp, #8
 8011120:	af00      	add	r7, sp, #0
 8011122:	4603      	mov	r3, r0
 8011124:	6039      	str	r1, [r7, #0]
 8011126:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011128:	79fb      	ldrb	r3, [r7, #7]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d105      	bne.n	801113a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801112e:	683a      	ldr	r2, [r7, #0]
 8011130:	4907      	ldr	r1, [pc, #28]	; (8011150 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011132:	4808      	ldr	r0, [pc, #32]	; (8011154 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011134:	f7fb f975 	bl	800c422 <USBD_GetString>
 8011138:	e004      	b.n	8011144 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801113a:	683a      	ldr	r2, [r7, #0]
 801113c:	4904      	ldr	r1, [pc, #16]	; (8011150 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801113e:	4805      	ldr	r0, [pc, #20]	; (8011154 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011140:	f7fb f96f 	bl	800c422 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011144:	4b02      	ldr	r3, [pc, #8]	; (8011150 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8011146:	4618      	mov	r0, r3
 8011148:	3708      	adds	r7, #8
 801114a:	46bd      	mov	sp, r7
 801114c:	bd80      	pop	{r7, pc}
 801114e:	bf00      	nop
 8011150:	200075e8 	.word	0x200075e8
 8011154:	08013d58 	.word	0x08013d58

08011158 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011158:	b580      	push	{r7, lr}
 801115a:	b084      	sub	sp, #16
 801115c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801115e:	4b0f      	ldr	r3, [pc, #60]	; (801119c <Get_SerialNum+0x44>)
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011164:	4b0e      	ldr	r3, [pc, #56]	; (80111a0 <Get_SerialNum+0x48>)
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801116a:	4b0e      	ldr	r3, [pc, #56]	; (80111a4 <Get_SerialNum+0x4c>)
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011170:	68fa      	ldr	r2, [r7, #12]
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	4413      	add	r3, r2
 8011176:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	2b00      	cmp	r3, #0
 801117c:	d009      	beq.n	8011192 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801117e:	2208      	movs	r2, #8
 8011180:	4909      	ldr	r1, [pc, #36]	; (80111a8 <Get_SerialNum+0x50>)
 8011182:	68f8      	ldr	r0, [r7, #12]
 8011184:	f000 f814 	bl	80111b0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011188:	2204      	movs	r2, #4
 801118a:	4908      	ldr	r1, [pc, #32]	; (80111ac <Get_SerialNum+0x54>)
 801118c:	68b8      	ldr	r0, [r7, #8]
 801118e:	f000 f80f 	bl	80111b0 <IntToUnicode>
  }
}
 8011192:	bf00      	nop
 8011194:	3710      	adds	r7, #16
 8011196:	46bd      	mov	sp, r7
 8011198:	bd80      	pop	{r7, pc}
 801119a:	bf00      	nop
 801119c:	1fff7a10 	.word	0x1fff7a10
 80111a0:	1fff7a14 	.word	0x1fff7a14
 80111a4:	1fff7a18 	.word	0x1fff7a18
 80111a8:	200001ee 	.word	0x200001ee
 80111ac:	200001fe 	.word	0x200001fe

080111b0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80111b0:	b480      	push	{r7}
 80111b2:	b087      	sub	sp, #28
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	60f8      	str	r0, [r7, #12]
 80111b8:	60b9      	str	r1, [r7, #8]
 80111ba:	4613      	mov	r3, r2
 80111bc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80111be:	2300      	movs	r3, #0
 80111c0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80111c2:	2300      	movs	r3, #0
 80111c4:	75fb      	strb	r3, [r7, #23]
 80111c6:	e027      	b.n	8011218 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80111c8:	68fb      	ldr	r3, [r7, #12]
 80111ca:	0f1b      	lsrs	r3, r3, #28
 80111cc:	2b09      	cmp	r3, #9
 80111ce:	d80b      	bhi.n	80111e8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80111d0:	68fb      	ldr	r3, [r7, #12]
 80111d2:	0f1b      	lsrs	r3, r3, #28
 80111d4:	b2da      	uxtb	r2, r3
 80111d6:	7dfb      	ldrb	r3, [r7, #23]
 80111d8:	005b      	lsls	r3, r3, #1
 80111da:	4619      	mov	r1, r3
 80111dc:	68bb      	ldr	r3, [r7, #8]
 80111de:	440b      	add	r3, r1
 80111e0:	3230      	adds	r2, #48	; 0x30
 80111e2:	b2d2      	uxtb	r2, r2
 80111e4:	701a      	strb	r2, [r3, #0]
 80111e6:	e00a      	b.n	80111fe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80111e8:	68fb      	ldr	r3, [r7, #12]
 80111ea:	0f1b      	lsrs	r3, r3, #28
 80111ec:	b2da      	uxtb	r2, r3
 80111ee:	7dfb      	ldrb	r3, [r7, #23]
 80111f0:	005b      	lsls	r3, r3, #1
 80111f2:	4619      	mov	r1, r3
 80111f4:	68bb      	ldr	r3, [r7, #8]
 80111f6:	440b      	add	r3, r1
 80111f8:	3237      	adds	r2, #55	; 0x37
 80111fa:	b2d2      	uxtb	r2, r2
 80111fc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	011b      	lsls	r3, r3, #4
 8011202:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011204:	7dfb      	ldrb	r3, [r7, #23]
 8011206:	005b      	lsls	r3, r3, #1
 8011208:	3301      	adds	r3, #1
 801120a:	68ba      	ldr	r2, [r7, #8]
 801120c:	4413      	add	r3, r2
 801120e:	2200      	movs	r2, #0
 8011210:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011212:	7dfb      	ldrb	r3, [r7, #23]
 8011214:	3301      	adds	r3, #1
 8011216:	75fb      	strb	r3, [r7, #23]
 8011218:	7dfa      	ldrb	r2, [r7, #23]
 801121a:	79fb      	ldrb	r3, [r7, #7]
 801121c:	429a      	cmp	r2, r3
 801121e:	d3d3      	bcc.n	80111c8 <IntToUnicode+0x18>
  }
}
 8011220:	bf00      	nop
 8011222:	371c      	adds	r7, #28
 8011224:	46bd      	mov	sp, r7
 8011226:	bc80      	pop	{r7}
 8011228:	4770      	bx	lr
	...

0801122c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801122c:	b580      	push	{r7, lr}
 801122e:	b08a      	sub	sp, #40	; 0x28
 8011230:	af00      	add	r7, sp, #0
 8011232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011234:	f107 0314 	add.w	r3, r7, #20
 8011238:	2200      	movs	r2, #0
 801123a:	601a      	str	r2, [r3, #0]
 801123c:	605a      	str	r2, [r3, #4]
 801123e:	609a      	str	r2, [r3, #8]
 8011240:	60da      	str	r2, [r3, #12]
 8011242:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801124c:	d147      	bne.n	80112de <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801124e:	2300      	movs	r3, #0
 8011250:	613b      	str	r3, [r7, #16]
 8011252:	4b25      	ldr	r3, [pc, #148]	; (80112e8 <HAL_PCD_MspInit+0xbc>)
 8011254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011256:	4a24      	ldr	r2, [pc, #144]	; (80112e8 <HAL_PCD_MspInit+0xbc>)
 8011258:	f043 0301 	orr.w	r3, r3, #1
 801125c:	6313      	str	r3, [r2, #48]	; 0x30
 801125e:	4b22      	ldr	r3, [pc, #136]	; (80112e8 <HAL_PCD_MspInit+0xbc>)
 8011260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011262:	f003 0301 	and.w	r3, r3, #1
 8011266:	613b      	str	r3, [r7, #16]
 8011268:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 801126a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 801126e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011270:	2302      	movs	r3, #2
 8011272:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011274:	2300      	movs	r3, #0
 8011276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011278:	2303      	movs	r3, #3
 801127a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801127c:	230a      	movs	r3, #10
 801127e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011280:	f107 0314 	add.w	r3, r7, #20
 8011284:	4619      	mov	r1, r3
 8011286:	4819      	ldr	r0, [pc, #100]	; (80112ec <HAL_PCD_MspInit+0xc0>)
 8011288:	f7f2 fe3c 	bl	8003f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801128c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011292:	2300      	movs	r3, #0
 8011294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011296:	2300      	movs	r3, #0
 8011298:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 801129a:	f107 0314 	add.w	r3, r7, #20
 801129e:	4619      	mov	r1, r3
 80112a0:	4812      	ldr	r0, [pc, #72]	; (80112ec <HAL_PCD_MspInit+0xc0>)
 80112a2:	f7f2 fe2f 	bl	8003f04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80112a6:	4b10      	ldr	r3, [pc, #64]	; (80112e8 <HAL_PCD_MspInit+0xbc>)
 80112a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80112aa:	4a0f      	ldr	r2, [pc, #60]	; (80112e8 <HAL_PCD_MspInit+0xbc>)
 80112ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80112b0:	6353      	str	r3, [r2, #52]	; 0x34
 80112b2:	2300      	movs	r3, #0
 80112b4:	60fb      	str	r3, [r7, #12]
 80112b6:	4b0c      	ldr	r3, [pc, #48]	; (80112e8 <HAL_PCD_MspInit+0xbc>)
 80112b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80112ba:	4a0b      	ldr	r2, [pc, #44]	; (80112e8 <HAL_PCD_MspInit+0xbc>)
 80112bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80112c0:	6453      	str	r3, [r2, #68]	; 0x44
 80112c2:	4b09      	ldr	r3, [pc, #36]	; (80112e8 <HAL_PCD_MspInit+0xbc>)
 80112c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80112c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80112ca:	60fb      	str	r3, [r7, #12]
 80112cc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80112ce:	2200      	movs	r2, #0
 80112d0:	2100      	movs	r1, #0
 80112d2:	2043      	movs	r0, #67	; 0x43
 80112d4:	f7f1 f947 	bl	8002566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80112d8:	2043      	movs	r0, #67	; 0x43
 80112da:	f7f1 f960 	bl	800259e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80112de:	bf00      	nop
 80112e0:	3728      	adds	r7, #40	; 0x28
 80112e2:	46bd      	mov	sp, r7
 80112e4:	bd80      	pop	{r7, pc}
 80112e6:	bf00      	nop
 80112e8:	40023800 	.word	0x40023800
 80112ec:	40020000 	.word	0x40020000

080112f0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112f0:	b580      	push	{r7, lr}
 80112f2:	b082      	sub	sp, #8
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8011304:	4619      	mov	r1, r3
 8011306:	4610      	mov	r0, r2
 8011308:	f7fa f92f 	bl	800b56a <USBD_LL_SetupStage>
}
 801130c:	bf00      	nop
 801130e:	3708      	adds	r7, #8
 8011310:	46bd      	mov	sp, r7
 8011312:	bd80      	pop	{r7, pc}

08011314 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011314:	b580      	push	{r7, lr}
 8011316:	b082      	sub	sp, #8
 8011318:	af00      	add	r7, sp, #0
 801131a:	6078      	str	r0, [r7, #4]
 801131c:	460b      	mov	r3, r1
 801131e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8011326:	78fa      	ldrb	r2, [r7, #3]
 8011328:	6879      	ldr	r1, [r7, #4]
 801132a:	4613      	mov	r3, r2
 801132c:	00db      	lsls	r3, r3, #3
 801132e:	1a9b      	subs	r3, r3, r2
 8011330:	009b      	lsls	r3, r3, #2
 8011332:	440b      	add	r3, r1
 8011334:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8011338:	681a      	ldr	r2, [r3, #0]
 801133a:	78fb      	ldrb	r3, [r7, #3]
 801133c:	4619      	mov	r1, r3
 801133e:	f7fa f95f 	bl	800b600 <USBD_LL_DataOutStage>
}
 8011342:	bf00      	nop
 8011344:	3708      	adds	r7, #8
 8011346:	46bd      	mov	sp, r7
 8011348:	bd80      	pop	{r7, pc}

0801134a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801134a:	b580      	push	{r7, lr}
 801134c:	b082      	sub	sp, #8
 801134e:	af00      	add	r7, sp, #0
 8011350:	6078      	str	r0, [r7, #4]
 8011352:	460b      	mov	r3, r1
 8011354:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 801135c:	78fa      	ldrb	r2, [r7, #3]
 801135e:	6879      	ldr	r1, [r7, #4]
 8011360:	4613      	mov	r3, r2
 8011362:	00db      	lsls	r3, r3, #3
 8011364:	1a9b      	subs	r3, r3, r2
 8011366:	009b      	lsls	r3, r3, #2
 8011368:	440b      	add	r3, r1
 801136a:	3348      	adds	r3, #72	; 0x48
 801136c:	681a      	ldr	r2, [r3, #0]
 801136e:	78fb      	ldrb	r3, [r7, #3]
 8011370:	4619      	mov	r1, r3
 8011372:	f7fa f9b6 	bl	800b6e2 <USBD_LL_DataInStage>
}
 8011376:	bf00      	nop
 8011378:	3708      	adds	r7, #8
 801137a:	46bd      	mov	sp, r7
 801137c:	bd80      	pop	{r7, pc}

0801137e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801137e:	b580      	push	{r7, lr}
 8011380:	b082      	sub	sp, #8
 8011382:	af00      	add	r7, sp, #0
 8011384:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801138c:	4618      	mov	r0, r3
 801138e:	f7fa fac6 	bl	800b91e <USBD_LL_SOF>
}
 8011392:	bf00      	nop
 8011394:	3708      	adds	r7, #8
 8011396:	46bd      	mov	sp, r7
 8011398:	bd80      	pop	{r7, pc}

0801139a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801139a:	b580      	push	{r7, lr}
 801139c:	b084      	sub	sp, #16
 801139e:	af00      	add	r7, sp, #0
 80113a0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80113a2:	2301      	movs	r3, #1
 80113a4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	68db      	ldr	r3, [r3, #12]
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d102      	bne.n	80113b4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80113ae:	2300      	movs	r3, #0
 80113b0:	73fb      	strb	r3, [r7, #15]
 80113b2:	e008      	b.n	80113c6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	68db      	ldr	r3, [r3, #12]
 80113b8:	2b02      	cmp	r3, #2
 80113ba:	d102      	bne.n	80113c2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80113bc:	2301      	movs	r3, #1
 80113be:	73fb      	strb	r3, [r7, #15]
 80113c0:	e001      	b.n	80113c6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80113c2:	f7ef fe5b 	bl	800107c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80113cc:	7bfa      	ldrb	r2, [r7, #15]
 80113ce:	4611      	mov	r1, r2
 80113d0:	4618      	mov	r0, r3
 80113d2:	f7fa fa6c 	bl	800b8ae <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80113dc:	4618      	mov	r0, r3
 80113de:	f7fa fa25 	bl	800b82c <USBD_LL_Reset>
}
 80113e2:	bf00      	nop
 80113e4:	3710      	adds	r7, #16
 80113e6:	46bd      	mov	sp, r7
 80113e8:	bd80      	pop	{r7, pc}
	...

080113ec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b082      	sub	sp, #8
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80113fa:	4618      	mov	r0, r3
 80113fc:	f7fa fa66 	bl	800b8cc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	681b      	ldr	r3, [r3, #0]
 8011404:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	687a      	ldr	r2, [r7, #4]
 801140c:	6812      	ldr	r2, [r2, #0]
 801140e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011412:	f043 0301 	orr.w	r3, r3, #1
 8011416:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	6a1b      	ldr	r3, [r3, #32]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d005      	beq.n	801142c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011420:	4b04      	ldr	r3, [pc, #16]	; (8011434 <HAL_PCD_SuspendCallback+0x48>)
 8011422:	691b      	ldr	r3, [r3, #16]
 8011424:	4a03      	ldr	r2, [pc, #12]	; (8011434 <HAL_PCD_SuspendCallback+0x48>)
 8011426:	f043 0306 	orr.w	r3, r3, #6
 801142a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801142c:	bf00      	nop
 801142e:	3708      	adds	r7, #8
 8011430:	46bd      	mov	sp, r7
 8011432:	bd80      	pop	{r7, pc}
 8011434:	e000ed00 	.word	0xe000ed00

08011438 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011438:	b580      	push	{r7, lr}
 801143a:	b082      	sub	sp, #8
 801143c:	af00      	add	r7, sp, #0
 801143e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8011446:	4618      	mov	r0, r3
 8011448:	f7fa fa54 	bl	800b8f4 <USBD_LL_Resume>
}
 801144c:	bf00      	nop
 801144e:	3708      	adds	r7, #8
 8011450:	46bd      	mov	sp, r7
 8011452:	bd80      	pop	{r7, pc}

08011454 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011454:	b580      	push	{r7, lr}
 8011456:	b082      	sub	sp, #8
 8011458:	af00      	add	r7, sp, #0
 801145a:	6078      	str	r0, [r7, #4]
 801145c:	460b      	mov	r3, r1
 801145e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8011466:	78fa      	ldrb	r2, [r7, #3]
 8011468:	4611      	mov	r1, r2
 801146a:	4618      	mov	r0, r3
 801146c:	f7fa fa7d 	bl	800b96a <USBD_LL_IsoOUTIncomplete>
}
 8011470:	bf00      	nop
 8011472:	3708      	adds	r7, #8
 8011474:	46bd      	mov	sp, r7
 8011476:	bd80      	pop	{r7, pc}

08011478 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011478:	b580      	push	{r7, lr}
 801147a:	b082      	sub	sp, #8
 801147c:	af00      	add	r7, sp, #0
 801147e:	6078      	str	r0, [r7, #4]
 8011480:	460b      	mov	r3, r1
 8011482:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801148a:	78fa      	ldrb	r2, [r7, #3]
 801148c:	4611      	mov	r1, r2
 801148e:	4618      	mov	r0, r3
 8011490:	f7fa fa5f 	bl	800b952 <USBD_LL_IsoINIncomplete>
}
 8011494:	bf00      	nop
 8011496:	3708      	adds	r7, #8
 8011498:	46bd      	mov	sp, r7
 801149a:	bd80      	pop	{r7, pc}

0801149c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801149c:	b580      	push	{r7, lr}
 801149e:	b082      	sub	sp, #8
 80114a0:	af00      	add	r7, sp, #0
 80114a2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80114aa:	4618      	mov	r0, r3
 80114ac:	f7fa fa69 	bl	800b982 <USBD_LL_DevConnected>
}
 80114b0:	bf00      	nop
 80114b2:	3708      	adds	r7, #8
 80114b4:	46bd      	mov	sp, r7
 80114b6:	bd80      	pop	{r7, pc}

080114b8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b082      	sub	sp, #8
 80114bc:	af00      	add	r7, sp, #0
 80114be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80114c6:	4618      	mov	r0, r3
 80114c8:	f7fa fa65 	bl	800b996 <USBD_LL_DevDisconnected>
}
 80114cc:	bf00      	nop
 80114ce:	3708      	adds	r7, #8
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}

080114d4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b082      	sub	sp, #8
 80114d8:	af00      	add	r7, sp, #0
 80114da:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	781b      	ldrb	r3, [r3, #0]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d139      	bne.n	8011558 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80114e4:	4a1f      	ldr	r2, [pc, #124]	; (8011564 <USBD_LL_Init+0x90>)
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	4a1d      	ldr	r2, [pc, #116]	; (8011564 <USBD_LL_Init+0x90>)
 80114f0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80114f4:	4b1b      	ldr	r3, [pc, #108]	; (8011564 <USBD_LL_Init+0x90>)
 80114f6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80114fa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80114fc:	4b19      	ldr	r3, [pc, #100]	; (8011564 <USBD_LL_Init+0x90>)
 80114fe:	2204      	movs	r2, #4
 8011500:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011502:	4b18      	ldr	r3, [pc, #96]	; (8011564 <USBD_LL_Init+0x90>)
 8011504:	2202      	movs	r2, #2
 8011506:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011508:	4b16      	ldr	r3, [pc, #88]	; (8011564 <USBD_LL_Init+0x90>)
 801150a:	2200      	movs	r2, #0
 801150c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801150e:	4b15      	ldr	r3, [pc, #84]	; (8011564 <USBD_LL_Init+0x90>)
 8011510:	2202      	movs	r2, #2
 8011512:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8011514:	4b13      	ldr	r3, [pc, #76]	; (8011564 <USBD_LL_Init+0x90>)
 8011516:	2201      	movs	r2, #1
 8011518:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801151a:	4b12      	ldr	r3, [pc, #72]	; (8011564 <USBD_LL_Init+0x90>)
 801151c:	2200      	movs	r2, #0
 801151e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8011520:	4b10      	ldr	r3, [pc, #64]	; (8011564 <USBD_LL_Init+0x90>)
 8011522:	2201      	movs	r2, #1
 8011524:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011526:	4b0f      	ldr	r3, [pc, #60]	; (8011564 <USBD_LL_Init+0x90>)
 8011528:	2200      	movs	r2, #0
 801152a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801152c:	480d      	ldr	r0, [pc, #52]	; (8011564 <USBD_LL_Init+0x90>)
 801152e:	f7f2 fee7 	bl	8004300 <HAL_PCD_Init>
 8011532:	4603      	mov	r3, r0
 8011534:	2b00      	cmp	r3, #0
 8011536:	d001      	beq.n	801153c <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8011538:	f7ef fda0 	bl	800107c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801153c:	2180      	movs	r1, #128	; 0x80
 801153e:	4809      	ldr	r0, [pc, #36]	; (8011564 <USBD_LL_Init+0x90>)
 8011540:	f7f4 f82a 	bl	8005598 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011544:	2240      	movs	r2, #64	; 0x40
 8011546:	2100      	movs	r1, #0
 8011548:	4806      	ldr	r0, [pc, #24]	; (8011564 <USBD_LL_Init+0x90>)
 801154a:	f7f3 ffdf 	bl	800550c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801154e:	2280      	movs	r2, #128	; 0x80
 8011550:	2101      	movs	r1, #1
 8011552:	4804      	ldr	r0, [pc, #16]	; (8011564 <USBD_LL_Init+0x90>)
 8011554:	f7f3 ffda 	bl	800550c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011558:	2300      	movs	r3, #0
}
 801155a:	4618      	mov	r0, r3
 801155c:	3708      	adds	r7, #8
 801155e:	46bd      	mov	sp, r7
 8011560:	bd80      	pop	{r7, pc}
 8011562:	bf00      	nop
 8011564:	200077e8 	.word	0x200077e8

08011568 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011568:	b580      	push	{r7, lr}
 801156a:	b084      	sub	sp, #16
 801156c:	af00      	add	r7, sp, #0
 801156e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011570:	2300      	movs	r3, #0
 8011572:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011574:	2300      	movs	r3, #0
 8011576:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801157e:	4618      	mov	r0, r3
 8011580:	f7f2 ffdb 	bl	800453a <HAL_PCD_Start>
 8011584:	4603      	mov	r3, r0
 8011586:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011588:	7bfb      	ldrb	r3, [r7, #15]
 801158a:	4618      	mov	r0, r3
 801158c:	f000 f92e 	bl	80117ec <USBD_Get_USB_Status>
 8011590:	4603      	mov	r3, r0
 8011592:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011594:	7bbb      	ldrb	r3, [r7, #14]
}
 8011596:	4618      	mov	r0, r3
 8011598:	3710      	adds	r7, #16
 801159a:	46bd      	mov	sp, r7
 801159c:	bd80      	pop	{r7, pc}

0801159e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801159e:	b580      	push	{r7, lr}
 80115a0:	b084      	sub	sp, #16
 80115a2:	af00      	add	r7, sp, #0
 80115a4:	6078      	str	r0, [r7, #4]
 80115a6:	4608      	mov	r0, r1
 80115a8:	4611      	mov	r1, r2
 80115aa:	461a      	mov	r2, r3
 80115ac:	4603      	mov	r3, r0
 80115ae:	70fb      	strb	r3, [r7, #3]
 80115b0:	460b      	mov	r3, r1
 80115b2:	70bb      	strb	r3, [r7, #2]
 80115b4:	4613      	mov	r3, r2
 80115b6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80115b8:	2300      	movs	r3, #0
 80115ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80115bc:	2300      	movs	r3, #0
 80115be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80115c6:	78bb      	ldrb	r3, [r7, #2]
 80115c8:	883a      	ldrh	r2, [r7, #0]
 80115ca:	78f9      	ldrb	r1, [r7, #3]
 80115cc:	f7f3 fb91 	bl	8004cf2 <HAL_PCD_EP_Open>
 80115d0:	4603      	mov	r3, r0
 80115d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80115d4:	7bfb      	ldrb	r3, [r7, #15]
 80115d6:	4618      	mov	r0, r3
 80115d8:	f000 f908 	bl	80117ec <USBD_Get_USB_Status>
 80115dc:	4603      	mov	r3, r0
 80115de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80115e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80115e2:	4618      	mov	r0, r3
 80115e4:	3710      	adds	r7, #16
 80115e6:	46bd      	mov	sp, r7
 80115e8:	bd80      	pop	{r7, pc}

080115ea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115ea:	b580      	push	{r7, lr}
 80115ec:	b084      	sub	sp, #16
 80115ee:	af00      	add	r7, sp, #0
 80115f0:	6078      	str	r0, [r7, #4]
 80115f2:	460b      	mov	r3, r1
 80115f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80115f6:	2300      	movs	r3, #0
 80115f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80115fa:	2300      	movs	r3, #0
 80115fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011604:	78fa      	ldrb	r2, [r7, #3]
 8011606:	4611      	mov	r1, r2
 8011608:	4618      	mov	r0, r3
 801160a:	f7f3 fbda 	bl	8004dc2 <HAL_PCD_EP_Close>
 801160e:	4603      	mov	r3, r0
 8011610:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011612:	7bfb      	ldrb	r3, [r7, #15]
 8011614:	4618      	mov	r0, r3
 8011616:	f000 f8e9 	bl	80117ec <USBD_Get_USB_Status>
 801161a:	4603      	mov	r3, r0
 801161c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801161e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011620:	4618      	mov	r0, r3
 8011622:	3710      	adds	r7, #16
 8011624:	46bd      	mov	sp, r7
 8011626:	bd80      	pop	{r7, pc}

08011628 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011628:	b580      	push	{r7, lr}
 801162a:	b084      	sub	sp, #16
 801162c:	af00      	add	r7, sp, #0
 801162e:	6078      	str	r0, [r7, #4]
 8011630:	460b      	mov	r3, r1
 8011632:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011634:	2300      	movs	r3, #0
 8011636:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011638:	2300      	movs	r3, #0
 801163a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011642:	78fa      	ldrb	r2, [r7, #3]
 8011644:	4611      	mov	r1, r2
 8011646:	4618      	mov	r0, r3
 8011648:	f7f3 fcb1 	bl	8004fae <HAL_PCD_EP_SetStall>
 801164c:	4603      	mov	r3, r0
 801164e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011650:	7bfb      	ldrb	r3, [r7, #15]
 8011652:	4618      	mov	r0, r3
 8011654:	f000 f8ca 	bl	80117ec <USBD_Get_USB_Status>
 8011658:	4603      	mov	r3, r0
 801165a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801165c:	7bbb      	ldrb	r3, [r7, #14]
}
 801165e:	4618      	mov	r0, r3
 8011660:	3710      	adds	r7, #16
 8011662:	46bd      	mov	sp, r7
 8011664:	bd80      	pop	{r7, pc}

08011666 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011666:	b580      	push	{r7, lr}
 8011668:	b084      	sub	sp, #16
 801166a:	af00      	add	r7, sp, #0
 801166c:	6078      	str	r0, [r7, #4]
 801166e:	460b      	mov	r3, r1
 8011670:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011672:	2300      	movs	r3, #0
 8011674:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011676:	2300      	movs	r3, #0
 8011678:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011680:	78fa      	ldrb	r2, [r7, #3]
 8011682:	4611      	mov	r1, r2
 8011684:	4618      	mov	r0, r3
 8011686:	f7f3 fcf6 	bl	8005076 <HAL_PCD_EP_ClrStall>
 801168a:	4603      	mov	r3, r0
 801168c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801168e:	7bfb      	ldrb	r3, [r7, #15]
 8011690:	4618      	mov	r0, r3
 8011692:	f000 f8ab 	bl	80117ec <USBD_Get_USB_Status>
 8011696:	4603      	mov	r3, r0
 8011698:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801169a:	7bbb      	ldrb	r3, [r7, #14]
}
 801169c:	4618      	mov	r0, r3
 801169e:	3710      	adds	r7, #16
 80116a0:	46bd      	mov	sp, r7
 80116a2:	bd80      	pop	{r7, pc}

080116a4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80116a4:	b480      	push	{r7}
 80116a6:	b085      	sub	sp, #20
 80116a8:	af00      	add	r7, sp, #0
 80116aa:	6078      	str	r0, [r7, #4]
 80116ac:	460b      	mov	r3, r1
 80116ae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80116b6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80116b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	da0b      	bge.n	80116d8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80116c0:	78fb      	ldrb	r3, [r7, #3]
 80116c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80116c6:	68f9      	ldr	r1, [r7, #12]
 80116c8:	4613      	mov	r3, r2
 80116ca:	00db      	lsls	r3, r3, #3
 80116cc:	1a9b      	subs	r3, r3, r2
 80116ce:	009b      	lsls	r3, r3, #2
 80116d0:	440b      	add	r3, r1
 80116d2:	333e      	adds	r3, #62	; 0x3e
 80116d4:	781b      	ldrb	r3, [r3, #0]
 80116d6:	e00b      	b.n	80116f0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80116d8:	78fb      	ldrb	r3, [r7, #3]
 80116da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80116de:	68f9      	ldr	r1, [r7, #12]
 80116e0:	4613      	mov	r3, r2
 80116e2:	00db      	lsls	r3, r3, #3
 80116e4:	1a9b      	subs	r3, r3, r2
 80116e6:	009b      	lsls	r3, r3, #2
 80116e8:	440b      	add	r3, r1
 80116ea:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80116ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 80116f0:	4618      	mov	r0, r3
 80116f2:	3714      	adds	r7, #20
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bc80      	pop	{r7}
 80116f8:	4770      	bx	lr

080116fa <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80116fa:	b580      	push	{r7, lr}
 80116fc:	b084      	sub	sp, #16
 80116fe:	af00      	add	r7, sp, #0
 8011700:	6078      	str	r0, [r7, #4]
 8011702:	460b      	mov	r3, r1
 8011704:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011706:	2300      	movs	r3, #0
 8011708:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801170a:	2300      	movs	r3, #0
 801170c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011714:	78fa      	ldrb	r2, [r7, #3]
 8011716:	4611      	mov	r1, r2
 8011718:	4618      	mov	r0, r3
 801171a:	f7f3 fac5 	bl	8004ca8 <HAL_PCD_SetAddress>
 801171e:	4603      	mov	r3, r0
 8011720:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011722:	7bfb      	ldrb	r3, [r7, #15]
 8011724:	4618      	mov	r0, r3
 8011726:	f000 f861 	bl	80117ec <USBD_Get_USB_Status>
 801172a:	4603      	mov	r3, r0
 801172c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801172e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011730:	4618      	mov	r0, r3
 8011732:	3710      	adds	r7, #16
 8011734:	46bd      	mov	sp, r7
 8011736:	bd80      	pop	{r7, pc}

08011738 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011738:	b580      	push	{r7, lr}
 801173a:	b086      	sub	sp, #24
 801173c:	af00      	add	r7, sp, #0
 801173e:	60f8      	str	r0, [r7, #12]
 8011740:	607a      	str	r2, [r7, #4]
 8011742:	461a      	mov	r2, r3
 8011744:	460b      	mov	r3, r1
 8011746:	72fb      	strb	r3, [r7, #11]
 8011748:	4613      	mov	r3, r2
 801174a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801174c:	2300      	movs	r3, #0
 801174e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011750:	2300      	movs	r3, #0
 8011752:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011754:	68fb      	ldr	r3, [r7, #12]
 8011756:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801175a:	893b      	ldrh	r3, [r7, #8]
 801175c:	7af9      	ldrb	r1, [r7, #11]
 801175e:	687a      	ldr	r2, [r7, #4]
 8011760:	f7f3 fbdb 	bl	8004f1a <HAL_PCD_EP_Transmit>
 8011764:	4603      	mov	r3, r0
 8011766:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011768:	7dfb      	ldrb	r3, [r7, #23]
 801176a:	4618      	mov	r0, r3
 801176c:	f000 f83e 	bl	80117ec <USBD_Get_USB_Status>
 8011770:	4603      	mov	r3, r0
 8011772:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011774:	7dbb      	ldrb	r3, [r7, #22]
}
 8011776:	4618      	mov	r0, r3
 8011778:	3718      	adds	r7, #24
 801177a:	46bd      	mov	sp, r7
 801177c:	bd80      	pop	{r7, pc}

0801177e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801177e:	b580      	push	{r7, lr}
 8011780:	b086      	sub	sp, #24
 8011782:	af00      	add	r7, sp, #0
 8011784:	60f8      	str	r0, [r7, #12]
 8011786:	607a      	str	r2, [r7, #4]
 8011788:	461a      	mov	r2, r3
 801178a:	460b      	mov	r3, r1
 801178c:	72fb      	strb	r3, [r7, #11]
 801178e:	4613      	mov	r3, r2
 8011790:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011792:	2300      	movs	r3, #0
 8011794:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011796:	2300      	movs	r3, #0
 8011798:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801179a:	68fb      	ldr	r3, [r7, #12]
 801179c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80117a0:	893b      	ldrh	r3, [r7, #8]
 80117a2:	7af9      	ldrb	r1, [r7, #11]
 80117a4:	687a      	ldr	r2, [r7, #4]
 80117a6:	f7f3 fb56 	bl	8004e56 <HAL_PCD_EP_Receive>
 80117aa:	4603      	mov	r3, r0
 80117ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80117ae:	7dfb      	ldrb	r3, [r7, #23]
 80117b0:	4618      	mov	r0, r3
 80117b2:	f000 f81b 	bl	80117ec <USBD_Get_USB_Status>
 80117b6:	4603      	mov	r3, r0
 80117b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80117ba:	7dbb      	ldrb	r3, [r7, #22]
}
 80117bc:	4618      	mov	r0, r3
 80117be:	3718      	adds	r7, #24
 80117c0:	46bd      	mov	sp, r7
 80117c2:	bd80      	pop	{r7, pc}

080117c4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80117c4:	b580      	push	{r7, lr}
 80117c6:	b082      	sub	sp, #8
 80117c8:	af00      	add	r7, sp, #0
 80117ca:	6078      	str	r0, [r7, #4]
 80117cc:	460b      	mov	r3, r1
 80117ce:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80117d6:	78fa      	ldrb	r2, [r7, #3]
 80117d8:	4611      	mov	r1, r2
 80117da:	4618      	mov	r0, r3
 80117dc:	f7f3 fb86 	bl	8004eec <HAL_PCD_EP_GetRxCount>
 80117e0:	4603      	mov	r3, r0
}
 80117e2:	4618      	mov	r0, r3
 80117e4:	3708      	adds	r7, #8
 80117e6:	46bd      	mov	sp, r7
 80117e8:	bd80      	pop	{r7, pc}
	...

080117ec <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80117ec:	b480      	push	{r7}
 80117ee:	b085      	sub	sp, #20
 80117f0:	af00      	add	r7, sp, #0
 80117f2:	4603      	mov	r3, r0
 80117f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80117f6:	2300      	movs	r3, #0
 80117f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80117fa:	79fb      	ldrb	r3, [r7, #7]
 80117fc:	2b03      	cmp	r3, #3
 80117fe:	d817      	bhi.n	8011830 <USBD_Get_USB_Status+0x44>
 8011800:	a201      	add	r2, pc, #4	; (adr r2, 8011808 <USBD_Get_USB_Status+0x1c>)
 8011802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011806:	bf00      	nop
 8011808:	08011819 	.word	0x08011819
 801180c:	0801181f 	.word	0x0801181f
 8011810:	08011825 	.word	0x08011825
 8011814:	0801182b 	.word	0x0801182b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011818:	2300      	movs	r3, #0
 801181a:	73fb      	strb	r3, [r7, #15]
    break;
 801181c:	e00b      	b.n	8011836 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801181e:	2302      	movs	r3, #2
 8011820:	73fb      	strb	r3, [r7, #15]
    break;
 8011822:	e008      	b.n	8011836 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011824:	2301      	movs	r3, #1
 8011826:	73fb      	strb	r3, [r7, #15]
    break;
 8011828:	e005      	b.n	8011836 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801182a:	2302      	movs	r3, #2
 801182c:	73fb      	strb	r3, [r7, #15]
    break;
 801182e:	e002      	b.n	8011836 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011830:	2302      	movs	r3, #2
 8011832:	73fb      	strb	r3, [r7, #15]
    break;
 8011834:	bf00      	nop
  }
  return usb_status;
 8011836:	7bfb      	ldrb	r3, [r7, #15]
}
 8011838:	4618      	mov	r0, r3
 801183a:	3714      	adds	r7, #20
 801183c:	46bd      	mov	sp, r7
 801183e:	bc80      	pop	{r7}
 8011840:	4770      	bx	lr
 8011842:	bf00      	nop

08011844 <atoi>:
 8011844:	220a      	movs	r2, #10
 8011846:	2100      	movs	r1, #0
 8011848:	f000 b9c0 	b.w	8011bcc <strtol>

0801184c <__libc_init_array>:
 801184c:	b570      	push	{r4, r5, r6, lr}
 801184e:	2500      	movs	r5, #0
 8011850:	4e0c      	ldr	r6, [pc, #48]	; (8011884 <__libc_init_array+0x38>)
 8011852:	4c0d      	ldr	r4, [pc, #52]	; (8011888 <__libc_init_array+0x3c>)
 8011854:	1ba4      	subs	r4, r4, r6
 8011856:	10a4      	asrs	r4, r4, #2
 8011858:	42a5      	cmp	r5, r4
 801185a:	d109      	bne.n	8011870 <__libc_init_array+0x24>
 801185c:	f001 f9aa 	bl	8012bb4 <_init>
 8011860:	2500      	movs	r5, #0
 8011862:	4e0a      	ldr	r6, [pc, #40]	; (801188c <__libc_init_array+0x40>)
 8011864:	4c0a      	ldr	r4, [pc, #40]	; (8011890 <__libc_init_array+0x44>)
 8011866:	1ba4      	subs	r4, r4, r6
 8011868:	10a4      	asrs	r4, r4, #2
 801186a:	42a5      	cmp	r5, r4
 801186c:	d105      	bne.n	801187a <__libc_init_array+0x2e>
 801186e:	bd70      	pop	{r4, r5, r6, pc}
 8011870:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011874:	4798      	blx	r3
 8011876:	3501      	adds	r5, #1
 8011878:	e7ee      	b.n	8011858 <__libc_init_array+0xc>
 801187a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801187e:	4798      	blx	r3
 8011880:	3501      	adds	r5, #1
 8011882:	e7f2      	b.n	801186a <__libc_init_array+0x1e>
 8011884:	08013fcc 	.word	0x08013fcc
 8011888:	08013fcc 	.word	0x08013fcc
 801188c:	08013fcc 	.word	0x08013fcc
 8011890:	08013fd0 	.word	0x08013fd0

08011894 <malloc>:
 8011894:	4b02      	ldr	r3, [pc, #8]	; (80118a0 <malloc+0xc>)
 8011896:	4601      	mov	r1, r0
 8011898:	6818      	ldr	r0, [r3, #0]
 801189a:	f000 b879 	b.w	8011990 <_malloc_r>
 801189e:	bf00      	nop
 80118a0:	20000208 	.word	0x20000208

080118a4 <free>:
 80118a4:	4b02      	ldr	r3, [pc, #8]	; (80118b0 <free+0xc>)
 80118a6:	4601      	mov	r1, r0
 80118a8:	6818      	ldr	r0, [r3, #0]
 80118aa:	f000 b825 	b.w	80118f8 <_free_r>
 80118ae:	bf00      	nop
 80118b0:	20000208 	.word	0x20000208

080118b4 <memcmp>:
 80118b4:	b530      	push	{r4, r5, lr}
 80118b6:	2400      	movs	r4, #0
 80118b8:	42a2      	cmp	r2, r4
 80118ba:	d101      	bne.n	80118c0 <memcmp+0xc>
 80118bc:	2000      	movs	r0, #0
 80118be:	e007      	b.n	80118d0 <memcmp+0x1c>
 80118c0:	5d03      	ldrb	r3, [r0, r4]
 80118c2:	3401      	adds	r4, #1
 80118c4:	190d      	adds	r5, r1, r4
 80118c6:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80118ca:	42ab      	cmp	r3, r5
 80118cc:	d0f4      	beq.n	80118b8 <memcmp+0x4>
 80118ce:	1b58      	subs	r0, r3, r5
 80118d0:	bd30      	pop	{r4, r5, pc}

080118d2 <memcpy>:
 80118d2:	b510      	push	{r4, lr}
 80118d4:	1e43      	subs	r3, r0, #1
 80118d6:	440a      	add	r2, r1
 80118d8:	4291      	cmp	r1, r2
 80118da:	d100      	bne.n	80118de <memcpy+0xc>
 80118dc:	bd10      	pop	{r4, pc}
 80118de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80118e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80118e6:	e7f7      	b.n	80118d8 <memcpy+0x6>

080118e8 <memset>:
 80118e8:	4603      	mov	r3, r0
 80118ea:	4402      	add	r2, r0
 80118ec:	4293      	cmp	r3, r2
 80118ee:	d100      	bne.n	80118f2 <memset+0xa>
 80118f0:	4770      	bx	lr
 80118f2:	f803 1b01 	strb.w	r1, [r3], #1
 80118f6:	e7f9      	b.n	80118ec <memset+0x4>

080118f8 <_free_r>:
 80118f8:	b538      	push	{r3, r4, r5, lr}
 80118fa:	4605      	mov	r5, r0
 80118fc:	2900      	cmp	r1, #0
 80118fe:	d043      	beq.n	8011988 <_free_r+0x90>
 8011900:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011904:	1f0c      	subs	r4, r1, #4
 8011906:	2b00      	cmp	r3, #0
 8011908:	bfb8      	it	lt
 801190a:	18e4      	addlt	r4, r4, r3
 801190c:	f000 fa53 	bl	8011db6 <__malloc_lock>
 8011910:	4a1e      	ldr	r2, [pc, #120]	; (801198c <_free_r+0x94>)
 8011912:	6813      	ldr	r3, [r2, #0]
 8011914:	4610      	mov	r0, r2
 8011916:	b933      	cbnz	r3, 8011926 <_free_r+0x2e>
 8011918:	6063      	str	r3, [r4, #4]
 801191a:	6014      	str	r4, [r2, #0]
 801191c:	4628      	mov	r0, r5
 801191e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011922:	f000 ba49 	b.w	8011db8 <__malloc_unlock>
 8011926:	42a3      	cmp	r3, r4
 8011928:	d90b      	bls.n	8011942 <_free_r+0x4a>
 801192a:	6821      	ldr	r1, [r4, #0]
 801192c:	1862      	adds	r2, r4, r1
 801192e:	4293      	cmp	r3, r2
 8011930:	bf01      	itttt	eq
 8011932:	681a      	ldreq	r2, [r3, #0]
 8011934:	685b      	ldreq	r3, [r3, #4]
 8011936:	1852      	addeq	r2, r2, r1
 8011938:	6022      	streq	r2, [r4, #0]
 801193a:	6063      	str	r3, [r4, #4]
 801193c:	6004      	str	r4, [r0, #0]
 801193e:	e7ed      	b.n	801191c <_free_r+0x24>
 8011940:	4613      	mov	r3, r2
 8011942:	685a      	ldr	r2, [r3, #4]
 8011944:	b10a      	cbz	r2, 801194a <_free_r+0x52>
 8011946:	42a2      	cmp	r2, r4
 8011948:	d9fa      	bls.n	8011940 <_free_r+0x48>
 801194a:	6819      	ldr	r1, [r3, #0]
 801194c:	1858      	adds	r0, r3, r1
 801194e:	42a0      	cmp	r0, r4
 8011950:	d10b      	bne.n	801196a <_free_r+0x72>
 8011952:	6820      	ldr	r0, [r4, #0]
 8011954:	4401      	add	r1, r0
 8011956:	1858      	adds	r0, r3, r1
 8011958:	4282      	cmp	r2, r0
 801195a:	6019      	str	r1, [r3, #0]
 801195c:	d1de      	bne.n	801191c <_free_r+0x24>
 801195e:	6810      	ldr	r0, [r2, #0]
 8011960:	6852      	ldr	r2, [r2, #4]
 8011962:	4401      	add	r1, r0
 8011964:	6019      	str	r1, [r3, #0]
 8011966:	605a      	str	r2, [r3, #4]
 8011968:	e7d8      	b.n	801191c <_free_r+0x24>
 801196a:	d902      	bls.n	8011972 <_free_r+0x7a>
 801196c:	230c      	movs	r3, #12
 801196e:	602b      	str	r3, [r5, #0]
 8011970:	e7d4      	b.n	801191c <_free_r+0x24>
 8011972:	6820      	ldr	r0, [r4, #0]
 8011974:	1821      	adds	r1, r4, r0
 8011976:	428a      	cmp	r2, r1
 8011978:	bf01      	itttt	eq
 801197a:	6811      	ldreq	r1, [r2, #0]
 801197c:	6852      	ldreq	r2, [r2, #4]
 801197e:	1809      	addeq	r1, r1, r0
 8011980:	6021      	streq	r1, [r4, #0]
 8011982:	6062      	str	r2, [r4, #4]
 8011984:	605c      	str	r4, [r3, #4]
 8011986:	e7c9      	b.n	801191c <_free_r+0x24>
 8011988:	bd38      	pop	{r3, r4, r5, pc}
 801198a:	bf00      	nop
 801198c:	20000540 	.word	0x20000540

08011990 <_malloc_r>:
 8011990:	b570      	push	{r4, r5, r6, lr}
 8011992:	1ccd      	adds	r5, r1, #3
 8011994:	f025 0503 	bic.w	r5, r5, #3
 8011998:	3508      	adds	r5, #8
 801199a:	2d0c      	cmp	r5, #12
 801199c:	bf38      	it	cc
 801199e:	250c      	movcc	r5, #12
 80119a0:	2d00      	cmp	r5, #0
 80119a2:	4606      	mov	r6, r0
 80119a4:	db01      	blt.n	80119aa <_malloc_r+0x1a>
 80119a6:	42a9      	cmp	r1, r5
 80119a8:	d903      	bls.n	80119b2 <_malloc_r+0x22>
 80119aa:	230c      	movs	r3, #12
 80119ac:	6033      	str	r3, [r6, #0]
 80119ae:	2000      	movs	r0, #0
 80119b0:	bd70      	pop	{r4, r5, r6, pc}
 80119b2:	f000 fa00 	bl	8011db6 <__malloc_lock>
 80119b6:	4a21      	ldr	r2, [pc, #132]	; (8011a3c <_malloc_r+0xac>)
 80119b8:	6814      	ldr	r4, [r2, #0]
 80119ba:	4621      	mov	r1, r4
 80119bc:	b991      	cbnz	r1, 80119e4 <_malloc_r+0x54>
 80119be:	4c20      	ldr	r4, [pc, #128]	; (8011a40 <_malloc_r+0xb0>)
 80119c0:	6823      	ldr	r3, [r4, #0]
 80119c2:	b91b      	cbnz	r3, 80119cc <_malloc_r+0x3c>
 80119c4:	4630      	mov	r0, r6
 80119c6:	f000 f855 	bl	8011a74 <_sbrk_r>
 80119ca:	6020      	str	r0, [r4, #0]
 80119cc:	4629      	mov	r1, r5
 80119ce:	4630      	mov	r0, r6
 80119d0:	f000 f850 	bl	8011a74 <_sbrk_r>
 80119d4:	1c43      	adds	r3, r0, #1
 80119d6:	d124      	bne.n	8011a22 <_malloc_r+0x92>
 80119d8:	230c      	movs	r3, #12
 80119da:	4630      	mov	r0, r6
 80119dc:	6033      	str	r3, [r6, #0]
 80119de:	f000 f9eb 	bl	8011db8 <__malloc_unlock>
 80119e2:	e7e4      	b.n	80119ae <_malloc_r+0x1e>
 80119e4:	680b      	ldr	r3, [r1, #0]
 80119e6:	1b5b      	subs	r3, r3, r5
 80119e8:	d418      	bmi.n	8011a1c <_malloc_r+0x8c>
 80119ea:	2b0b      	cmp	r3, #11
 80119ec:	d90f      	bls.n	8011a0e <_malloc_r+0x7e>
 80119ee:	600b      	str	r3, [r1, #0]
 80119f0:	18cc      	adds	r4, r1, r3
 80119f2:	50cd      	str	r5, [r1, r3]
 80119f4:	4630      	mov	r0, r6
 80119f6:	f000 f9df 	bl	8011db8 <__malloc_unlock>
 80119fa:	f104 000b 	add.w	r0, r4, #11
 80119fe:	1d23      	adds	r3, r4, #4
 8011a00:	f020 0007 	bic.w	r0, r0, #7
 8011a04:	1ac3      	subs	r3, r0, r3
 8011a06:	d0d3      	beq.n	80119b0 <_malloc_r+0x20>
 8011a08:	425a      	negs	r2, r3
 8011a0a:	50e2      	str	r2, [r4, r3]
 8011a0c:	e7d0      	b.n	80119b0 <_malloc_r+0x20>
 8011a0e:	684b      	ldr	r3, [r1, #4]
 8011a10:	428c      	cmp	r4, r1
 8011a12:	bf16      	itet	ne
 8011a14:	6063      	strne	r3, [r4, #4]
 8011a16:	6013      	streq	r3, [r2, #0]
 8011a18:	460c      	movne	r4, r1
 8011a1a:	e7eb      	b.n	80119f4 <_malloc_r+0x64>
 8011a1c:	460c      	mov	r4, r1
 8011a1e:	6849      	ldr	r1, [r1, #4]
 8011a20:	e7cc      	b.n	80119bc <_malloc_r+0x2c>
 8011a22:	1cc4      	adds	r4, r0, #3
 8011a24:	f024 0403 	bic.w	r4, r4, #3
 8011a28:	42a0      	cmp	r0, r4
 8011a2a:	d005      	beq.n	8011a38 <_malloc_r+0xa8>
 8011a2c:	1a21      	subs	r1, r4, r0
 8011a2e:	4630      	mov	r0, r6
 8011a30:	f000 f820 	bl	8011a74 <_sbrk_r>
 8011a34:	3001      	adds	r0, #1
 8011a36:	d0cf      	beq.n	80119d8 <_malloc_r+0x48>
 8011a38:	6025      	str	r5, [r4, #0]
 8011a3a:	e7db      	b.n	80119f4 <_malloc_r+0x64>
 8011a3c:	20000540 	.word	0x20000540
 8011a40:	20000544 	.word	0x20000544

08011a44 <iprintf>:
 8011a44:	b40f      	push	{r0, r1, r2, r3}
 8011a46:	4b0a      	ldr	r3, [pc, #40]	; (8011a70 <iprintf+0x2c>)
 8011a48:	b513      	push	{r0, r1, r4, lr}
 8011a4a:	681c      	ldr	r4, [r3, #0]
 8011a4c:	b124      	cbz	r4, 8011a58 <iprintf+0x14>
 8011a4e:	69a3      	ldr	r3, [r4, #24]
 8011a50:	b913      	cbnz	r3, 8011a58 <iprintf+0x14>
 8011a52:	4620      	mov	r0, r4
 8011a54:	f000 f910 	bl	8011c78 <__sinit>
 8011a58:	ab05      	add	r3, sp, #20
 8011a5a:	9a04      	ldr	r2, [sp, #16]
 8011a5c:	68a1      	ldr	r1, [r4, #8]
 8011a5e:	4620      	mov	r0, r4
 8011a60:	9301      	str	r3, [sp, #4]
 8011a62:	f000 fb25 	bl	80120b0 <_vfiprintf_r>
 8011a66:	b002      	add	sp, #8
 8011a68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011a6c:	b004      	add	sp, #16
 8011a6e:	4770      	bx	lr
 8011a70:	20000208 	.word	0x20000208

08011a74 <_sbrk_r>:
 8011a74:	b538      	push	{r3, r4, r5, lr}
 8011a76:	2300      	movs	r3, #0
 8011a78:	4c05      	ldr	r4, [pc, #20]	; (8011a90 <_sbrk_r+0x1c>)
 8011a7a:	4605      	mov	r5, r0
 8011a7c:	4608      	mov	r0, r1
 8011a7e:	6023      	str	r3, [r4, #0]
 8011a80:	f7ef ff56 	bl	8001930 <_sbrk>
 8011a84:	1c43      	adds	r3, r0, #1
 8011a86:	d102      	bne.n	8011a8e <_sbrk_r+0x1a>
 8011a88:	6823      	ldr	r3, [r4, #0]
 8011a8a:	b103      	cbz	r3, 8011a8e <_sbrk_r+0x1a>
 8011a8c:	602b      	str	r3, [r5, #0]
 8011a8e:	bd38      	pop	{r3, r4, r5, pc}
 8011a90:	20007be8 	.word	0x20007be8

08011a94 <siprintf>:
 8011a94:	b40e      	push	{r1, r2, r3}
 8011a96:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011a9a:	b500      	push	{lr}
 8011a9c:	b09c      	sub	sp, #112	; 0x70
 8011a9e:	ab1d      	add	r3, sp, #116	; 0x74
 8011aa0:	9002      	str	r0, [sp, #8]
 8011aa2:	9006      	str	r0, [sp, #24]
 8011aa4:	9107      	str	r1, [sp, #28]
 8011aa6:	9104      	str	r1, [sp, #16]
 8011aa8:	4808      	ldr	r0, [pc, #32]	; (8011acc <siprintf+0x38>)
 8011aaa:	4909      	ldr	r1, [pc, #36]	; (8011ad0 <siprintf+0x3c>)
 8011aac:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ab0:	9105      	str	r1, [sp, #20]
 8011ab2:	6800      	ldr	r0, [r0, #0]
 8011ab4:	a902      	add	r1, sp, #8
 8011ab6:	9301      	str	r3, [sp, #4]
 8011ab8:	f000 f9da 	bl	8011e70 <_svfiprintf_r>
 8011abc:	2200      	movs	r2, #0
 8011abe:	9b02      	ldr	r3, [sp, #8]
 8011ac0:	701a      	strb	r2, [r3, #0]
 8011ac2:	b01c      	add	sp, #112	; 0x70
 8011ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8011ac8:	b003      	add	sp, #12
 8011aca:	4770      	bx	lr
 8011acc:	20000208 	.word	0x20000208
 8011ad0:	ffff0208 	.word	0xffff0208

08011ad4 <_strtol_l.isra.0>:
 8011ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ad8:	4680      	mov	r8, r0
 8011ada:	4689      	mov	r9, r1
 8011adc:	4692      	mov	sl, r2
 8011ade:	461e      	mov	r6, r3
 8011ae0:	460f      	mov	r7, r1
 8011ae2:	463d      	mov	r5, r7
 8011ae4:	9808      	ldr	r0, [sp, #32]
 8011ae6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011aea:	f000 f94f 	bl	8011d8c <__locale_ctype_ptr_l>
 8011aee:	4420      	add	r0, r4
 8011af0:	7843      	ldrb	r3, [r0, #1]
 8011af2:	f013 0308 	ands.w	r3, r3, #8
 8011af6:	d132      	bne.n	8011b5e <_strtol_l.isra.0+0x8a>
 8011af8:	2c2d      	cmp	r4, #45	; 0x2d
 8011afa:	d132      	bne.n	8011b62 <_strtol_l.isra.0+0x8e>
 8011afc:	2201      	movs	r2, #1
 8011afe:	787c      	ldrb	r4, [r7, #1]
 8011b00:	1cbd      	adds	r5, r7, #2
 8011b02:	2e00      	cmp	r6, #0
 8011b04:	d05d      	beq.n	8011bc2 <_strtol_l.isra.0+0xee>
 8011b06:	2e10      	cmp	r6, #16
 8011b08:	d109      	bne.n	8011b1e <_strtol_l.isra.0+0x4a>
 8011b0a:	2c30      	cmp	r4, #48	; 0x30
 8011b0c:	d107      	bne.n	8011b1e <_strtol_l.isra.0+0x4a>
 8011b0e:	782b      	ldrb	r3, [r5, #0]
 8011b10:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011b14:	2b58      	cmp	r3, #88	; 0x58
 8011b16:	d14f      	bne.n	8011bb8 <_strtol_l.isra.0+0xe4>
 8011b18:	2610      	movs	r6, #16
 8011b1a:	786c      	ldrb	r4, [r5, #1]
 8011b1c:	3502      	adds	r5, #2
 8011b1e:	2a00      	cmp	r2, #0
 8011b20:	bf14      	ite	ne
 8011b22:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8011b26:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8011b2a:	2700      	movs	r7, #0
 8011b2c:	fbb1 fcf6 	udiv	ip, r1, r6
 8011b30:	4638      	mov	r0, r7
 8011b32:	fb06 1e1c 	mls	lr, r6, ip, r1
 8011b36:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8011b3a:	2b09      	cmp	r3, #9
 8011b3c:	d817      	bhi.n	8011b6e <_strtol_l.isra.0+0x9a>
 8011b3e:	461c      	mov	r4, r3
 8011b40:	42a6      	cmp	r6, r4
 8011b42:	dd23      	ble.n	8011b8c <_strtol_l.isra.0+0xb8>
 8011b44:	1c7b      	adds	r3, r7, #1
 8011b46:	d007      	beq.n	8011b58 <_strtol_l.isra.0+0x84>
 8011b48:	4584      	cmp	ip, r0
 8011b4a:	d31c      	bcc.n	8011b86 <_strtol_l.isra.0+0xb2>
 8011b4c:	d101      	bne.n	8011b52 <_strtol_l.isra.0+0x7e>
 8011b4e:	45a6      	cmp	lr, r4
 8011b50:	db19      	blt.n	8011b86 <_strtol_l.isra.0+0xb2>
 8011b52:	2701      	movs	r7, #1
 8011b54:	fb00 4006 	mla	r0, r0, r6, r4
 8011b58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011b5c:	e7eb      	b.n	8011b36 <_strtol_l.isra.0+0x62>
 8011b5e:	462f      	mov	r7, r5
 8011b60:	e7bf      	b.n	8011ae2 <_strtol_l.isra.0+0xe>
 8011b62:	2c2b      	cmp	r4, #43	; 0x2b
 8011b64:	bf04      	itt	eq
 8011b66:	1cbd      	addeq	r5, r7, #2
 8011b68:	787c      	ldrbeq	r4, [r7, #1]
 8011b6a:	461a      	mov	r2, r3
 8011b6c:	e7c9      	b.n	8011b02 <_strtol_l.isra.0+0x2e>
 8011b6e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8011b72:	2b19      	cmp	r3, #25
 8011b74:	d801      	bhi.n	8011b7a <_strtol_l.isra.0+0xa6>
 8011b76:	3c37      	subs	r4, #55	; 0x37
 8011b78:	e7e2      	b.n	8011b40 <_strtol_l.isra.0+0x6c>
 8011b7a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8011b7e:	2b19      	cmp	r3, #25
 8011b80:	d804      	bhi.n	8011b8c <_strtol_l.isra.0+0xb8>
 8011b82:	3c57      	subs	r4, #87	; 0x57
 8011b84:	e7dc      	b.n	8011b40 <_strtol_l.isra.0+0x6c>
 8011b86:	f04f 37ff 	mov.w	r7, #4294967295
 8011b8a:	e7e5      	b.n	8011b58 <_strtol_l.isra.0+0x84>
 8011b8c:	1c7b      	adds	r3, r7, #1
 8011b8e:	d108      	bne.n	8011ba2 <_strtol_l.isra.0+0xce>
 8011b90:	2322      	movs	r3, #34	; 0x22
 8011b92:	4608      	mov	r0, r1
 8011b94:	f8c8 3000 	str.w	r3, [r8]
 8011b98:	f1ba 0f00 	cmp.w	sl, #0
 8011b9c:	d107      	bne.n	8011bae <_strtol_l.isra.0+0xda>
 8011b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ba2:	b102      	cbz	r2, 8011ba6 <_strtol_l.isra.0+0xd2>
 8011ba4:	4240      	negs	r0, r0
 8011ba6:	f1ba 0f00 	cmp.w	sl, #0
 8011baa:	d0f8      	beq.n	8011b9e <_strtol_l.isra.0+0xca>
 8011bac:	b10f      	cbz	r7, 8011bb2 <_strtol_l.isra.0+0xde>
 8011bae:	f105 39ff 	add.w	r9, r5, #4294967295
 8011bb2:	f8ca 9000 	str.w	r9, [sl]
 8011bb6:	e7f2      	b.n	8011b9e <_strtol_l.isra.0+0xca>
 8011bb8:	2430      	movs	r4, #48	; 0x30
 8011bba:	2e00      	cmp	r6, #0
 8011bbc:	d1af      	bne.n	8011b1e <_strtol_l.isra.0+0x4a>
 8011bbe:	2608      	movs	r6, #8
 8011bc0:	e7ad      	b.n	8011b1e <_strtol_l.isra.0+0x4a>
 8011bc2:	2c30      	cmp	r4, #48	; 0x30
 8011bc4:	d0a3      	beq.n	8011b0e <_strtol_l.isra.0+0x3a>
 8011bc6:	260a      	movs	r6, #10
 8011bc8:	e7a9      	b.n	8011b1e <_strtol_l.isra.0+0x4a>
	...

08011bcc <strtol>:
 8011bcc:	4b08      	ldr	r3, [pc, #32]	; (8011bf0 <strtol+0x24>)
 8011bce:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011bd0:	681c      	ldr	r4, [r3, #0]
 8011bd2:	4d08      	ldr	r5, [pc, #32]	; (8011bf4 <strtol+0x28>)
 8011bd4:	6a23      	ldr	r3, [r4, #32]
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	bf08      	it	eq
 8011bda:	462b      	moveq	r3, r5
 8011bdc:	9300      	str	r3, [sp, #0]
 8011bde:	4613      	mov	r3, r2
 8011be0:	460a      	mov	r2, r1
 8011be2:	4601      	mov	r1, r0
 8011be4:	4620      	mov	r0, r4
 8011be6:	f7ff ff75 	bl	8011ad4 <_strtol_l.isra.0>
 8011bea:	b003      	add	sp, #12
 8011bec:	bd30      	pop	{r4, r5, pc}
 8011bee:	bf00      	nop
 8011bf0:	20000208 	.word	0x20000208
 8011bf4:	2000026c 	.word	0x2000026c

08011bf8 <std>:
 8011bf8:	2300      	movs	r3, #0
 8011bfa:	b510      	push	{r4, lr}
 8011bfc:	4604      	mov	r4, r0
 8011bfe:	e9c0 3300 	strd	r3, r3, [r0]
 8011c02:	6083      	str	r3, [r0, #8]
 8011c04:	8181      	strh	r1, [r0, #12]
 8011c06:	6643      	str	r3, [r0, #100]	; 0x64
 8011c08:	81c2      	strh	r2, [r0, #14]
 8011c0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011c0e:	6183      	str	r3, [r0, #24]
 8011c10:	4619      	mov	r1, r3
 8011c12:	2208      	movs	r2, #8
 8011c14:	305c      	adds	r0, #92	; 0x5c
 8011c16:	f7ff fe67 	bl	80118e8 <memset>
 8011c1a:	4b05      	ldr	r3, [pc, #20]	; (8011c30 <std+0x38>)
 8011c1c:	6224      	str	r4, [r4, #32]
 8011c1e:	6263      	str	r3, [r4, #36]	; 0x24
 8011c20:	4b04      	ldr	r3, [pc, #16]	; (8011c34 <std+0x3c>)
 8011c22:	62a3      	str	r3, [r4, #40]	; 0x28
 8011c24:	4b04      	ldr	r3, [pc, #16]	; (8011c38 <std+0x40>)
 8011c26:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011c28:	4b04      	ldr	r3, [pc, #16]	; (8011c3c <std+0x44>)
 8011c2a:	6323      	str	r3, [r4, #48]	; 0x30
 8011c2c:	bd10      	pop	{r4, pc}
 8011c2e:	bf00      	nop
 8011c30:	080125ed 	.word	0x080125ed
 8011c34:	0801260f 	.word	0x0801260f
 8011c38:	08012647 	.word	0x08012647
 8011c3c:	0801266b 	.word	0x0801266b

08011c40 <_cleanup_r>:
 8011c40:	4901      	ldr	r1, [pc, #4]	; (8011c48 <_cleanup_r+0x8>)
 8011c42:	f000 b885 	b.w	8011d50 <_fwalk_reent>
 8011c46:	bf00      	nop
 8011c48:	08012961 	.word	0x08012961

08011c4c <__sfmoreglue>:
 8011c4c:	b570      	push	{r4, r5, r6, lr}
 8011c4e:	2568      	movs	r5, #104	; 0x68
 8011c50:	1e4a      	subs	r2, r1, #1
 8011c52:	4355      	muls	r5, r2
 8011c54:	460e      	mov	r6, r1
 8011c56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011c5a:	f7ff fe99 	bl	8011990 <_malloc_r>
 8011c5e:	4604      	mov	r4, r0
 8011c60:	b140      	cbz	r0, 8011c74 <__sfmoreglue+0x28>
 8011c62:	2100      	movs	r1, #0
 8011c64:	e9c0 1600 	strd	r1, r6, [r0]
 8011c68:	300c      	adds	r0, #12
 8011c6a:	60a0      	str	r0, [r4, #8]
 8011c6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011c70:	f7ff fe3a 	bl	80118e8 <memset>
 8011c74:	4620      	mov	r0, r4
 8011c76:	bd70      	pop	{r4, r5, r6, pc}

08011c78 <__sinit>:
 8011c78:	6983      	ldr	r3, [r0, #24]
 8011c7a:	b510      	push	{r4, lr}
 8011c7c:	4604      	mov	r4, r0
 8011c7e:	bb33      	cbnz	r3, 8011cce <__sinit+0x56>
 8011c80:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011c84:	6503      	str	r3, [r0, #80]	; 0x50
 8011c86:	4b12      	ldr	r3, [pc, #72]	; (8011cd0 <__sinit+0x58>)
 8011c88:	4a12      	ldr	r2, [pc, #72]	; (8011cd4 <__sinit+0x5c>)
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	6282      	str	r2, [r0, #40]	; 0x28
 8011c8e:	4298      	cmp	r0, r3
 8011c90:	bf04      	itt	eq
 8011c92:	2301      	moveq	r3, #1
 8011c94:	6183      	streq	r3, [r0, #24]
 8011c96:	f000 f81f 	bl	8011cd8 <__sfp>
 8011c9a:	6060      	str	r0, [r4, #4]
 8011c9c:	4620      	mov	r0, r4
 8011c9e:	f000 f81b 	bl	8011cd8 <__sfp>
 8011ca2:	60a0      	str	r0, [r4, #8]
 8011ca4:	4620      	mov	r0, r4
 8011ca6:	f000 f817 	bl	8011cd8 <__sfp>
 8011caa:	2200      	movs	r2, #0
 8011cac:	60e0      	str	r0, [r4, #12]
 8011cae:	2104      	movs	r1, #4
 8011cb0:	6860      	ldr	r0, [r4, #4]
 8011cb2:	f7ff ffa1 	bl	8011bf8 <std>
 8011cb6:	2201      	movs	r2, #1
 8011cb8:	2109      	movs	r1, #9
 8011cba:	68a0      	ldr	r0, [r4, #8]
 8011cbc:	f7ff ff9c 	bl	8011bf8 <std>
 8011cc0:	2202      	movs	r2, #2
 8011cc2:	2112      	movs	r1, #18
 8011cc4:	68e0      	ldr	r0, [r4, #12]
 8011cc6:	f7ff ff97 	bl	8011bf8 <std>
 8011cca:	2301      	movs	r3, #1
 8011ccc:	61a3      	str	r3, [r4, #24]
 8011cce:	bd10      	pop	{r4, pc}
 8011cd0:	08013e20 	.word	0x08013e20
 8011cd4:	08011c41 	.word	0x08011c41

08011cd8 <__sfp>:
 8011cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cda:	4b1b      	ldr	r3, [pc, #108]	; (8011d48 <__sfp+0x70>)
 8011cdc:	4607      	mov	r7, r0
 8011cde:	681e      	ldr	r6, [r3, #0]
 8011ce0:	69b3      	ldr	r3, [r6, #24]
 8011ce2:	b913      	cbnz	r3, 8011cea <__sfp+0x12>
 8011ce4:	4630      	mov	r0, r6
 8011ce6:	f7ff ffc7 	bl	8011c78 <__sinit>
 8011cea:	3648      	adds	r6, #72	; 0x48
 8011cec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011cf0:	3b01      	subs	r3, #1
 8011cf2:	d503      	bpl.n	8011cfc <__sfp+0x24>
 8011cf4:	6833      	ldr	r3, [r6, #0]
 8011cf6:	b133      	cbz	r3, 8011d06 <__sfp+0x2e>
 8011cf8:	6836      	ldr	r6, [r6, #0]
 8011cfa:	e7f7      	b.n	8011cec <__sfp+0x14>
 8011cfc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011d00:	b16d      	cbz	r5, 8011d1e <__sfp+0x46>
 8011d02:	3468      	adds	r4, #104	; 0x68
 8011d04:	e7f4      	b.n	8011cf0 <__sfp+0x18>
 8011d06:	2104      	movs	r1, #4
 8011d08:	4638      	mov	r0, r7
 8011d0a:	f7ff ff9f 	bl	8011c4c <__sfmoreglue>
 8011d0e:	6030      	str	r0, [r6, #0]
 8011d10:	2800      	cmp	r0, #0
 8011d12:	d1f1      	bne.n	8011cf8 <__sfp+0x20>
 8011d14:	230c      	movs	r3, #12
 8011d16:	4604      	mov	r4, r0
 8011d18:	603b      	str	r3, [r7, #0]
 8011d1a:	4620      	mov	r0, r4
 8011d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d1e:	4b0b      	ldr	r3, [pc, #44]	; (8011d4c <__sfp+0x74>)
 8011d20:	6665      	str	r5, [r4, #100]	; 0x64
 8011d22:	e9c4 5500 	strd	r5, r5, [r4]
 8011d26:	60a5      	str	r5, [r4, #8]
 8011d28:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011d2c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011d30:	2208      	movs	r2, #8
 8011d32:	4629      	mov	r1, r5
 8011d34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011d38:	f7ff fdd6 	bl	80118e8 <memset>
 8011d3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011d40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011d44:	e7e9      	b.n	8011d1a <__sfp+0x42>
 8011d46:	bf00      	nop
 8011d48:	08013e20 	.word	0x08013e20
 8011d4c:	ffff0001 	.word	0xffff0001

08011d50 <_fwalk_reent>:
 8011d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d54:	4680      	mov	r8, r0
 8011d56:	4689      	mov	r9, r1
 8011d58:	2600      	movs	r6, #0
 8011d5a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011d5e:	b914      	cbnz	r4, 8011d66 <_fwalk_reent+0x16>
 8011d60:	4630      	mov	r0, r6
 8011d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d66:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8011d6a:	3f01      	subs	r7, #1
 8011d6c:	d501      	bpl.n	8011d72 <_fwalk_reent+0x22>
 8011d6e:	6824      	ldr	r4, [r4, #0]
 8011d70:	e7f5      	b.n	8011d5e <_fwalk_reent+0xe>
 8011d72:	89ab      	ldrh	r3, [r5, #12]
 8011d74:	2b01      	cmp	r3, #1
 8011d76:	d907      	bls.n	8011d88 <_fwalk_reent+0x38>
 8011d78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011d7c:	3301      	adds	r3, #1
 8011d7e:	d003      	beq.n	8011d88 <_fwalk_reent+0x38>
 8011d80:	4629      	mov	r1, r5
 8011d82:	4640      	mov	r0, r8
 8011d84:	47c8      	blx	r9
 8011d86:	4306      	orrs	r6, r0
 8011d88:	3568      	adds	r5, #104	; 0x68
 8011d8a:	e7ee      	b.n	8011d6a <_fwalk_reent+0x1a>

08011d8c <__locale_ctype_ptr_l>:
 8011d8c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8011d90:	4770      	bx	lr

08011d92 <__ascii_mbtowc>:
 8011d92:	b082      	sub	sp, #8
 8011d94:	b901      	cbnz	r1, 8011d98 <__ascii_mbtowc+0x6>
 8011d96:	a901      	add	r1, sp, #4
 8011d98:	b142      	cbz	r2, 8011dac <__ascii_mbtowc+0x1a>
 8011d9a:	b14b      	cbz	r3, 8011db0 <__ascii_mbtowc+0x1e>
 8011d9c:	7813      	ldrb	r3, [r2, #0]
 8011d9e:	600b      	str	r3, [r1, #0]
 8011da0:	7812      	ldrb	r2, [r2, #0]
 8011da2:	1c10      	adds	r0, r2, #0
 8011da4:	bf18      	it	ne
 8011da6:	2001      	movne	r0, #1
 8011da8:	b002      	add	sp, #8
 8011daa:	4770      	bx	lr
 8011dac:	4610      	mov	r0, r2
 8011dae:	e7fb      	b.n	8011da8 <__ascii_mbtowc+0x16>
 8011db0:	f06f 0001 	mvn.w	r0, #1
 8011db4:	e7f8      	b.n	8011da8 <__ascii_mbtowc+0x16>

08011db6 <__malloc_lock>:
 8011db6:	4770      	bx	lr

08011db8 <__malloc_unlock>:
 8011db8:	4770      	bx	lr

08011dba <__ssputs_r>:
 8011dba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011dbe:	688e      	ldr	r6, [r1, #8]
 8011dc0:	4682      	mov	sl, r0
 8011dc2:	429e      	cmp	r6, r3
 8011dc4:	460c      	mov	r4, r1
 8011dc6:	4690      	mov	r8, r2
 8011dc8:	4699      	mov	r9, r3
 8011dca:	d837      	bhi.n	8011e3c <__ssputs_r+0x82>
 8011dcc:	898a      	ldrh	r2, [r1, #12]
 8011dce:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011dd2:	d031      	beq.n	8011e38 <__ssputs_r+0x7e>
 8011dd4:	2302      	movs	r3, #2
 8011dd6:	6825      	ldr	r5, [r4, #0]
 8011dd8:	6909      	ldr	r1, [r1, #16]
 8011dda:	1a6f      	subs	r7, r5, r1
 8011ddc:	6965      	ldr	r5, [r4, #20]
 8011dde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011de2:	fb95 f5f3 	sdiv	r5, r5, r3
 8011de6:	f109 0301 	add.w	r3, r9, #1
 8011dea:	443b      	add	r3, r7
 8011dec:	429d      	cmp	r5, r3
 8011dee:	bf38      	it	cc
 8011df0:	461d      	movcc	r5, r3
 8011df2:	0553      	lsls	r3, r2, #21
 8011df4:	d530      	bpl.n	8011e58 <__ssputs_r+0x9e>
 8011df6:	4629      	mov	r1, r5
 8011df8:	f7ff fdca 	bl	8011990 <_malloc_r>
 8011dfc:	4606      	mov	r6, r0
 8011dfe:	b950      	cbnz	r0, 8011e16 <__ssputs_r+0x5c>
 8011e00:	230c      	movs	r3, #12
 8011e02:	f04f 30ff 	mov.w	r0, #4294967295
 8011e06:	f8ca 3000 	str.w	r3, [sl]
 8011e0a:	89a3      	ldrh	r3, [r4, #12]
 8011e0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011e10:	81a3      	strh	r3, [r4, #12]
 8011e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e16:	463a      	mov	r2, r7
 8011e18:	6921      	ldr	r1, [r4, #16]
 8011e1a:	f7ff fd5a 	bl	80118d2 <memcpy>
 8011e1e:	89a3      	ldrh	r3, [r4, #12]
 8011e20:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011e24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011e28:	81a3      	strh	r3, [r4, #12]
 8011e2a:	6126      	str	r6, [r4, #16]
 8011e2c:	443e      	add	r6, r7
 8011e2e:	6026      	str	r6, [r4, #0]
 8011e30:	464e      	mov	r6, r9
 8011e32:	6165      	str	r5, [r4, #20]
 8011e34:	1bed      	subs	r5, r5, r7
 8011e36:	60a5      	str	r5, [r4, #8]
 8011e38:	454e      	cmp	r6, r9
 8011e3a:	d900      	bls.n	8011e3e <__ssputs_r+0x84>
 8011e3c:	464e      	mov	r6, r9
 8011e3e:	4632      	mov	r2, r6
 8011e40:	4641      	mov	r1, r8
 8011e42:	6820      	ldr	r0, [r4, #0]
 8011e44:	f000 fe3a 	bl	8012abc <memmove>
 8011e48:	68a3      	ldr	r3, [r4, #8]
 8011e4a:	2000      	movs	r0, #0
 8011e4c:	1b9b      	subs	r3, r3, r6
 8011e4e:	60a3      	str	r3, [r4, #8]
 8011e50:	6823      	ldr	r3, [r4, #0]
 8011e52:	441e      	add	r6, r3
 8011e54:	6026      	str	r6, [r4, #0]
 8011e56:	e7dc      	b.n	8011e12 <__ssputs_r+0x58>
 8011e58:	462a      	mov	r2, r5
 8011e5a:	f000 fe48 	bl	8012aee <_realloc_r>
 8011e5e:	4606      	mov	r6, r0
 8011e60:	2800      	cmp	r0, #0
 8011e62:	d1e2      	bne.n	8011e2a <__ssputs_r+0x70>
 8011e64:	6921      	ldr	r1, [r4, #16]
 8011e66:	4650      	mov	r0, sl
 8011e68:	f7ff fd46 	bl	80118f8 <_free_r>
 8011e6c:	e7c8      	b.n	8011e00 <__ssputs_r+0x46>
	...

08011e70 <_svfiprintf_r>:
 8011e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e74:	461d      	mov	r5, r3
 8011e76:	898b      	ldrh	r3, [r1, #12]
 8011e78:	b09d      	sub	sp, #116	; 0x74
 8011e7a:	061f      	lsls	r7, r3, #24
 8011e7c:	4680      	mov	r8, r0
 8011e7e:	460c      	mov	r4, r1
 8011e80:	4616      	mov	r6, r2
 8011e82:	d50f      	bpl.n	8011ea4 <_svfiprintf_r+0x34>
 8011e84:	690b      	ldr	r3, [r1, #16]
 8011e86:	b96b      	cbnz	r3, 8011ea4 <_svfiprintf_r+0x34>
 8011e88:	2140      	movs	r1, #64	; 0x40
 8011e8a:	f7ff fd81 	bl	8011990 <_malloc_r>
 8011e8e:	6020      	str	r0, [r4, #0]
 8011e90:	6120      	str	r0, [r4, #16]
 8011e92:	b928      	cbnz	r0, 8011ea0 <_svfiprintf_r+0x30>
 8011e94:	230c      	movs	r3, #12
 8011e96:	f8c8 3000 	str.w	r3, [r8]
 8011e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e9e:	e0c8      	b.n	8012032 <_svfiprintf_r+0x1c2>
 8011ea0:	2340      	movs	r3, #64	; 0x40
 8011ea2:	6163      	str	r3, [r4, #20]
 8011ea4:	2300      	movs	r3, #0
 8011ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8011ea8:	2320      	movs	r3, #32
 8011eaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011eae:	2330      	movs	r3, #48	; 0x30
 8011eb0:	f04f 0b01 	mov.w	fp, #1
 8011eb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011eb8:	9503      	str	r5, [sp, #12]
 8011eba:	4637      	mov	r7, r6
 8011ebc:	463d      	mov	r5, r7
 8011ebe:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011ec2:	b10b      	cbz	r3, 8011ec8 <_svfiprintf_r+0x58>
 8011ec4:	2b25      	cmp	r3, #37	; 0x25
 8011ec6:	d13e      	bne.n	8011f46 <_svfiprintf_r+0xd6>
 8011ec8:	ebb7 0a06 	subs.w	sl, r7, r6
 8011ecc:	d00b      	beq.n	8011ee6 <_svfiprintf_r+0x76>
 8011ece:	4653      	mov	r3, sl
 8011ed0:	4632      	mov	r2, r6
 8011ed2:	4621      	mov	r1, r4
 8011ed4:	4640      	mov	r0, r8
 8011ed6:	f7ff ff70 	bl	8011dba <__ssputs_r>
 8011eda:	3001      	adds	r0, #1
 8011edc:	f000 80a4 	beq.w	8012028 <_svfiprintf_r+0x1b8>
 8011ee0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ee2:	4453      	add	r3, sl
 8011ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8011ee6:	783b      	ldrb	r3, [r7, #0]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	f000 809d 	beq.w	8012028 <_svfiprintf_r+0x1b8>
 8011eee:	2300      	movs	r3, #0
 8011ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8011ef4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011ef8:	9304      	str	r3, [sp, #16]
 8011efa:	9307      	str	r3, [sp, #28]
 8011efc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011f00:	931a      	str	r3, [sp, #104]	; 0x68
 8011f02:	462f      	mov	r7, r5
 8011f04:	2205      	movs	r2, #5
 8011f06:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011f0a:	4850      	ldr	r0, [pc, #320]	; (801204c <_svfiprintf_r+0x1dc>)
 8011f0c:	f000 fdc8 	bl	8012aa0 <memchr>
 8011f10:	9b04      	ldr	r3, [sp, #16]
 8011f12:	b9d0      	cbnz	r0, 8011f4a <_svfiprintf_r+0xda>
 8011f14:	06d9      	lsls	r1, r3, #27
 8011f16:	bf44      	itt	mi
 8011f18:	2220      	movmi	r2, #32
 8011f1a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011f1e:	071a      	lsls	r2, r3, #28
 8011f20:	bf44      	itt	mi
 8011f22:	222b      	movmi	r2, #43	; 0x2b
 8011f24:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011f28:	782a      	ldrb	r2, [r5, #0]
 8011f2a:	2a2a      	cmp	r2, #42	; 0x2a
 8011f2c:	d015      	beq.n	8011f5a <_svfiprintf_r+0xea>
 8011f2e:	462f      	mov	r7, r5
 8011f30:	2000      	movs	r0, #0
 8011f32:	250a      	movs	r5, #10
 8011f34:	9a07      	ldr	r2, [sp, #28]
 8011f36:	4639      	mov	r1, r7
 8011f38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011f3c:	3b30      	subs	r3, #48	; 0x30
 8011f3e:	2b09      	cmp	r3, #9
 8011f40:	d94d      	bls.n	8011fde <_svfiprintf_r+0x16e>
 8011f42:	b1b8      	cbz	r0, 8011f74 <_svfiprintf_r+0x104>
 8011f44:	e00f      	b.n	8011f66 <_svfiprintf_r+0xf6>
 8011f46:	462f      	mov	r7, r5
 8011f48:	e7b8      	b.n	8011ebc <_svfiprintf_r+0x4c>
 8011f4a:	4a40      	ldr	r2, [pc, #256]	; (801204c <_svfiprintf_r+0x1dc>)
 8011f4c:	463d      	mov	r5, r7
 8011f4e:	1a80      	subs	r0, r0, r2
 8011f50:	fa0b f000 	lsl.w	r0, fp, r0
 8011f54:	4318      	orrs	r0, r3
 8011f56:	9004      	str	r0, [sp, #16]
 8011f58:	e7d3      	b.n	8011f02 <_svfiprintf_r+0x92>
 8011f5a:	9a03      	ldr	r2, [sp, #12]
 8011f5c:	1d11      	adds	r1, r2, #4
 8011f5e:	6812      	ldr	r2, [r2, #0]
 8011f60:	9103      	str	r1, [sp, #12]
 8011f62:	2a00      	cmp	r2, #0
 8011f64:	db01      	blt.n	8011f6a <_svfiprintf_r+0xfa>
 8011f66:	9207      	str	r2, [sp, #28]
 8011f68:	e004      	b.n	8011f74 <_svfiprintf_r+0x104>
 8011f6a:	4252      	negs	r2, r2
 8011f6c:	f043 0302 	orr.w	r3, r3, #2
 8011f70:	9207      	str	r2, [sp, #28]
 8011f72:	9304      	str	r3, [sp, #16]
 8011f74:	783b      	ldrb	r3, [r7, #0]
 8011f76:	2b2e      	cmp	r3, #46	; 0x2e
 8011f78:	d10c      	bne.n	8011f94 <_svfiprintf_r+0x124>
 8011f7a:	787b      	ldrb	r3, [r7, #1]
 8011f7c:	2b2a      	cmp	r3, #42	; 0x2a
 8011f7e:	d133      	bne.n	8011fe8 <_svfiprintf_r+0x178>
 8011f80:	9b03      	ldr	r3, [sp, #12]
 8011f82:	3702      	adds	r7, #2
 8011f84:	1d1a      	adds	r2, r3, #4
 8011f86:	681b      	ldr	r3, [r3, #0]
 8011f88:	9203      	str	r2, [sp, #12]
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	bfb8      	it	lt
 8011f8e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011f92:	9305      	str	r3, [sp, #20]
 8011f94:	4d2e      	ldr	r5, [pc, #184]	; (8012050 <_svfiprintf_r+0x1e0>)
 8011f96:	2203      	movs	r2, #3
 8011f98:	7839      	ldrb	r1, [r7, #0]
 8011f9a:	4628      	mov	r0, r5
 8011f9c:	f000 fd80 	bl	8012aa0 <memchr>
 8011fa0:	b138      	cbz	r0, 8011fb2 <_svfiprintf_r+0x142>
 8011fa2:	2340      	movs	r3, #64	; 0x40
 8011fa4:	1b40      	subs	r0, r0, r5
 8011fa6:	fa03 f000 	lsl.w	r0, r3, r0
 8011faa:	9b04      	ldr	r3, [sp, #16]
 8011fac:	3701      	adds	r7, #1
 8011fae:	4303      	orrs	r3, r0
 8011fb0:	9304      	str	r3, [sp, #16]
 8011fb2:	7839      	ldrb	r1, [r7, #0]
 8011fb4:	2206      	movs	r2, #6
 8011fb6:	4827      	ldr	r0, [pc, #156]	; (8012054 <_svfiprintf_r+0x1e4>)
 8011fb8:	1c7e      	adds	r6, r7, #1
 8011fba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011fbe:	f000 fd6f 	bl	8012aa0 <memchr>
 8011fc2:	2800      	cmp	r0, #0
 8011fc4:	d038      	beq.n	8012038 <_svfiprintf_r+0x1c8>
 8011fc6:	4b24      	ldr	r3, [pc, #144]	; (8012058 <_svfiprintf_r+0x1e8>)
 8011fc8:	bb13      	cbnz	r3, 8012010 <_svfiprintf_r+0x1a0>
 8011fca:	9b03      	ldr	r3, [sp, #12]
 8011fcc:	3307      	adds	r3, #7
 8011fce:	f023 0307 	bic.w	r3, r3, #7
 8011fd2:	3308      	adds	r3, #8
 8011fd4:	9303      	str	r3, [sp, #12]
 8011fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011fd8:	444b      	add	r3, r9
 8011fda:	9309      	str	r3, [sp, #36]	; 0x24
 8011fdc:	e76d      	b.n	8011eba <_svfiprintf_r+0x4a>
 8011fde:	fb05 3202 	mla	r2, r5, r2, r3
 8011fe2:	2001      	movs	r0, #1
 8011fe4:	460f      	mov	r7, r1
 8011fe6:	e7a6      	b.n	8011f36 <_svfiprintf_r+0xc6>
 8011fe8:	2300      	movs	r3, #0
 8011fea:	250a      	movs	r5, #10
 8011fec:	4619      	mov	r1, r3
 8011fee:	3701      	adds	r7, #1
 8011ff0:	9305      	str	r3, [sp, #20]
 8011ff2:	4638      	mov	r0, r7
 8011ff4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ff8:	3a30      	subs	r2, #48	; 0x30
 8011ffa:	2a09      	cmp	r2, #9
 8011ffc:	d903      	bls.n	8012006 <_svfiprintf_r+0x196>
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d0c8      	beq.n	8011f94 <_svfiprintf_r+0x124>
 8012002:	9105      	str	r1, [sp, #20]
 8012004:	e7c6      	b.n	8011f94 <_svfiprintf_r+0x124>
 8012006:	fb05 2101 	mla	r1, r5, r1, r2
 801200a:	2301      	movs	r3, #1
 801200c:	4607      	mov	r7, r0
 801200e:	e7f0      	b.n	8011ff2 <_svfiprintf_r+0x182>
 8012010:	ab03      	add	r3, sp, #12
 8012012:	9300      	str	r3, [sp, #0]
 8012014:	4622      	mov	r2, r4
 8012016:	4b11      	ldr	r3, [pc, #68]	; (801205c <_svfiprintf_r+0x1ec>)
 8012018:	a904      	add	r1, sp, #16
 801201a:	4640      	mov	r0, r8
 801201c:	f3af 8000 	nop.w
 8012020:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012024:	4681      	mov	r9, r0
 8012026:	d1d6      	bne.n	8011fd6 <_svfiprintf_r+0x166>
 8012028:	89a3      	ldrh	r3, [r4, #12]
 801202a:	065b      	lsls	r3, r3, #25
 801202c:	f53f af35 	bmi.w	8011e9a <_svfiprintf_r+0x2a>
 8012030:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012032:	b01d      	add	sp, #116	; 0x74
 8012034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012038:	ab03      	add	r3, sp, #12
 801203a:	9300      	str	r3, [sp, #0]
 801203c:	4622      	mov	r2, r4
 801203e:	4b07      	ldr	r3, [pc, #28]	; (801205c <_svfiprintf_r+0x1ec>)
 8012040:	a904      	add	r1, sp, #16
 8012042:	4640      	mov	r0, r8
 8012044:	f000 f9c0 	bl	80123c8 <_printf_i>
 8012048:	e7ea      	b.n	8012020 <_svfiprintf_r+0x1b0>
 801204a:	bf00      	nop
 801204c:	08013e8e 	.word	0x08013e8e
 8012050:	08013e94 	.word	0x08013e94
 8012054:	08013e98 	.word	0x08013e98
 8012058:	00000000 	.word	0x00000000
 801205c:	08011dbb 	.word	0x08011dbb

08012060 <__sfputc_r>:
 8012060:	6893      	ldr	r3, [r2, #8]
 8012062:	b410      	push	{r4}
 8012064:	3b01      	subs	r3, #1
 8012066:	2b00      	cmp	r3, #0
 8012068:	6093      	str	r3, [r2, #8]
 801206a:	da07      	bge.n	801207c <__sfputc_r+0x1c>
 801206c:	6994      	ldr	r4, [r2, #24]
 801206e:	42a3      	cmp	r3, r4
 8012070:	db01      	blt.n	8012076 <__sfputc_r+0x16>
 8012072:	290a      	cmp	r1, #10
 8012074:	d102      	bne.n	801207c <__sfputc_r+0x1c>
 8012076:	bc10      	pop	{r4}
 8012078:	f000 bafc 	b.w	8012674 <__swbuf_r>
 801207c:	6813      	ldr	r3, [r2, #0]
 801207e:	1c58      	adds	r0, r3, #1
 8012080:	6010      	str	r0, [r2, #0]
 8012082:	7019      	strb	r1, [r3, #0]
 8012084:	4608      	mov	r0, r1
 8012086:	bc10      	pop	{r4}
 8012088:	4770      	bx	lr

0801208a <__sfputs_r>:
 801208a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801208c:	4606      	mov	r6, r0
 801208e:	460f      	mov	r7, r1
 8012090:	4614      	mov	r4, r2
 8012092:	18d5      	adds	r5, r2, r3
 8012094:	42ac      	cmp	r4, r5
 8012096:	d101      	bne.n	801209c <__sfputs_r+0x12>
 8012098:	2000      	movs	r0, #0
 801209a:	e007      	b.n	80120ac <__sfputs_r+0x22>
 801209c:	463a      	mov	r2, r7
 801209e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120a2:	4630      	mov	r0, r6
 80120a4:	f7ff ffdc 	bl	8012060 <__sfputc_r>
 80120a8:	1c43      	adds	r3, r0, #1
 80120aa:	d1f3      	bne.n	8012094 <__sfputs_r+0xa>
 80120ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080120b0 <_vfiprintf_r>:
 80120b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120b4:	460c      	mov	r4, r1
 80120b6:	b09d      	sub	sp, #116	; 0x74
 80120b8:	4617      	mov	r7, r2
 80120ba:	461d      	mov	r5, r3
 80120bc:	4606      	mov	r6, r0
 80120be:	b118      	cbz	r0, 80120c8 <_vfiprintf_r+0x18>
 80120c0:	6983      	ldr	r3, [r0, #24]
 80120c2:	b90b      	cbnz	r3, 80120c8 <_vfiprintf_r+0x18>
 80120c4:	f7ff fdd8 	bl	8011c78 <__sinit>
 80120c8:	4b7c      	ldr	r3, [pc, #496]	; (80122bc <_vfiprintf_r+0x20c>)
 80120ca:	429c      	cmp	r4, r3
 80120cc:	d158      	bne.n	8012180 <_vfiprintf_r+0xd0>
 80120ce:	6874      	ldr	r4, [r6, #4]
 80120d0:	89a3      	ldrh	r3, [r4, #12]
 80120d2:	0718      	lsls	r0, r3, #28
 80120d4:	d55e      	bpl.n	8012194 <_vfiprintf_r+0xe4>
 80120d6:	6923      	ldr	r3, [r4, #16]
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d05b      	beq.n	8012194 <_vfiprintf_r+0xe4>
 80120dc:	2300      	movs	r3, #0
 80120de:	9309      	str	r3, [sp, #36]	; 0x24
 80120e0:	2320      	movs	r3, #32
 80120e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80120e6:	2330      	movs	r3, #48	; 0x30
 80120e8:	f04f 0b01 	mov.w	fp, #1
 80120ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80120f0:	9503      	str	r5, [sp, #12]
 80120f2:	46b8      	mov	r8, r7
 80120f4:	4645      	mov	r5, r8
 80120f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80120fa:	b10b      	cbz	r3, 8012100 <_vfiprintf_r+0x50>
 80120fc:	2b25      	cmp	r3, #37	; 0x25
 80120fe:	d154      	bne.n	80121aa <_vfiprintf_r+0xfa>
 8012100:	ebb8 0a07 	subs.w	sl, r8, r7
 8012104:	d00b      	beq.n	801211e <_vfiprintf_r+0x6e>
 8012106:	4653      	mov	r3, sl
 8012108:	463a      	mov	r2, r7
 801210a:	4621      	mov	r1, r4
 801210c:	4630      	mov	r0, r6
 801210e:	f7ff ffbc 	bl	801208a <__sfputs_r>
 8012112:	3001      	adds	r0, #1
 8012114:	f000 80c2 	beq.w	801229c <_vfiprintf_r+0x1ec>
 8012118:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801211a:	4453      	add	r3, sl
 801211c:	9309      	str	r3, [sp, #36]	; 0x24
 801211e:	f898 3000 	ldrb.w	r3, [r8]
 8012122:	2b00      	cmp	r3, #0
 8012124:	f000 80ba 	beq.w	801229c <_vfiprintf_r+0x1ec>
 8012128:	2300      	movs	r3, #0
 801212a:	f04f 32ff 	mov.w	r2, #4294967295
 801212e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012132:	9304      	str	r3, [sp, #16]
 8012134:	9307      	str	r3, [sp, #28]
 8012136:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801213a:	931a      	str	r3, [sp, #104]	; 0x68
 801213c:	46a8      	mov	r8, r5
 801213e:	2205      	movs	r2, #5
 8012140:	f818 1b01 	ldrb.w	r1, [r8], #1
 8012144:	485e      	ldr	r0, [pc, #376]	; (80122c0 <_vfiprintf_r+0x210>)
 8012146:	f000 fcab 	bl	8012aa0 <memchr>
 801214a:	9b04      	ldr	r3, [sp, #16]
 801214c:	bb78      	cbnz	r0, 80121ae <_vfiprintf_r+0xfe>
 801214e:	06d9      	lsls	r1, r3, #27
 8012150:	bf44      	itt	mi
 8012152:	2220      	movmi	r2, #32
 8012154:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012158:	071a      	lsls	r2, r3, #28
 801215a:	bf44      	itt	mi
 801215c:	222b      	movmi	r2, #43	; 0x2b
 801215e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012162:	782a      	ldrb	r2, [r5, #0]
 8012164:	2a2a      	cmp	r2, #42	; 0x2a
 8012166:	d02a      	beq.n	80121be <_vfiprintf_r+0x10e>
 8012168:	46a8      	mov	r8, r5
 801216a:	2000      	movs	r0, #0
 801216c:	250a      	movs	r5, #10
 801216e:	9a07      	ldr	r2, [sp, #28]
 8012170:	4641      	mov	r1, r8
 8012172:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012176:	3b30      	subs	r3, #48	; 0x30
 8012178:	2b09      	cmp	r3, #9
 801217a:	d969      	bls.n	8012250 <_vfiprintf_r+0x1a0>
 801217c:	b360      	cbz	r0, 80121d8 <_vfiprintf_r+0x128>
 801217e:	e024      	b.n	80121ca <_vfiprintf_r+0x11a>
 8012180:	4b50      	ldr	r3, [pc, #320]	; (80122c4 <_vfiprintf_r+0x214>)
 8012182:	429c      	cmp	r4, r3
 8012184:	d101      	bne.n	801218a <_vfiprintf_r+0xda>
 8012186:	68b4      	ldr	r4, [r6, #8]
 8012188:	e7a2      	b.n	80120d0 <_vfiprintf_r+0x20>
 801218a:	4b4f      	ldr	r3, [pc, #316]	; (80122c8 <_vfiprintf_r+0x218>)
 801218c:	429c      	cmp	r4, r3
 801218e:	bf08      	it	eq
 8012190:	68f4      	ldreq	r4, [r6, #12]
 8012192:	e79d      	b.n	80120d0 <_vfiprintf_r+0x20>
 8012194:	4621      	mov	r1, r4
 8012196:	4630      	mov	r0, r6
 8012198:	f000 fade 	bl	8012758 <__swsetup_r>
 801219c:	2800      	cmp	r0, #0
 801219e:	d09d      	beq.n	80120dc <_vfiprintf_r+0x2c>
 80121a0:	f04f 30ff 	mov.w	r0, #4294967295
 80121a4:	b01d      	add	sp, #116	; 0x74
 80121a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121aa:	46a8      	mov	r8, r5
 80121ac:	e7a2      	b.n	80120f4 <_vfiprintf_r+0x44>
 80121ae:	4a44      	ldr	r2, [pc, #272]	; (80122c0 <_vfiprintf_r+0x210>)
 80121b0:	4645      	mov	r5, r8
 80121b2:	1a80      	subs	r0, r0, r2
 80121b4:	fa0b f000 	lsl.w	r0, fp, r0
 80121b8:	4318      	orrs	r0, r3
 80121ba:	9004      	str	r0, [sp, #16]
 80121bc:	e7be      	b.n	801213c <_vfiprintf_r+0x8c>
 80121be:	9a03      	ldr	r2, [sp, #12]
 80121c0:	1d11      	adds	r1, r2, #4
 80121c2:	6812      	ldr	r2, [r2, #0]
 80121c4:	9103      	str	r1, [sp, #12]
 80121c6:	2a00      	cmp	r2, #0
 80121c8:	db01      	blt.n	80121ce <_vfiprintf_r+0x11e>
 80121ca:	9207      	str	r2, [sp, #28]
 80121cc:	e004      	b.n	80121d8 <_vfiprintf_r+0x128>
 80121ce:	4252      	negs	r2, r2
 80121d0:	f043 0302 	orr.w	r3, r3, #2
 80121d4:	9207      	str	r2, [sp, #28]
 80121d6:	9304      	str	r3, [sp, #16]
 80121d8:	f898 3000 	ldrb.w	r3, [r8]
 80121dc:	2b2e      	cmp	r3, #46	; 0x2e
 80121de:	d10e      	bne.n	80121fe <_vfiprintf_r+0x14e>
 80121e0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80121e4:	2b2a      	cmp	r3, #42	; 0x2a
 80121e6:	d138      	bne.n	801225a <_vfiprintf_r+0x1aa>
 80121e8:	9b03      	ldr	r3, [sp, #12]
 80121ea:	f108 0802 	add.w	r8, r8, #2
 80121ee:	1d1a      	adds	r2, r3, #4
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	9203      	str	r2, [sp, #12]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	bfb8      	it	lt
 80121f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80121fc:	9305      	str	r3, [sp, #20]
 80121fe:	4d33      	ldr	r5, [pc, #204]	; (80122cc <_vfiprintf_r+0x21c>)
 8012200:	2203      	movs	r2, #3
 8012202:	f898 1000 	ldrb.w	r1, [r8]
 8012206:	4628      	mov	r0, r5
 8012208:	f000 fc4a 	bl	8012aa0 <memchr>
 801220c:	b140      	cbz	r0, 8012220 <_vfiprintf_r+0x170>
 801220e:	2340      	movs	r3, #64	; 0x40
 8012210:	1b40      	subs	r0, r0, r5
 8012212:	fa03 f000 	lsl.w	r0, r3, r0
 8012216:	9b04      	ldr	r3, [sp, #16]
 8012218:	f108 0801 	add.w	r8, r8, #1
 801221c:	4303      	orrs	r3, r0
 801221e:	9304      	str	r3, [sp, #16]
 8012220:	f898 1000 	ldrb.w	r1, [r8]
 8012224:	2206      	movs	r2, #6
 8012226:	482a      	ldr	r0, [pc, #168]	; (80122d0 <_vfiprintf_r+0x220>)
 8012228:	f108 0701 	add.w	r7, r8, #1
 801222c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012230:	f000 fc36 	bl	8012aa0 <memchr>
 8012234:	2800      	cmp	r0, #0
 8012236:	d037      	beq.n	80122a8 <_vfiprintf_r+0x1f8>
 8012238:	4b26      	ldr	r3, [pc, #152]	; (80122d4 <_vfiprintf_r+0x224>)
 801223a:	bb1b      	cbnz	r3, 8012284 <_vfiprintf_r+0x1d4>
 801223c:	9b03      	ldr	r3, [sp, #12]
 801223e:	3307      	adds	r3, #7
 8012240:	f023 0307 	bic.w	r3, r3, #7
 8012244:	3308      	adds	r3, #8
 8012246:	9303      	str	r3, [sp, #12]
 8012248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801224a:	444b      	add	r3, r9
 801224c:	9309      	str	r3, [sp, #36]	; 0x24
 801224e:	e750      	b.n	80120f2 <_vfiprintf_r+0x42>
 8012250:	fb05 3202 	mla	r2, r5, r2, r3
 8012254:	2001      	movs	r0, #1
 8012256:	4688      	mov	r8, r1
 8012258:	e78a      	b.n	8012170 <_vfiprintf_r+0xc0>
 801225a:	2300      	movs	r3, #0
 801225c:	250a      	movs	r5, #10
 801225e:	4619      	mov	r1, r3
 8012260:	f108 0801 	add.w	r8, r8, #1
 8012264:	9305      	str	r3, [sp, #20]
 8012266:	4640      	mov	r0, r8
 8012268:	f810 2b01 	ldrb.w	r2, [r0], #1
 801226c:	3a30      	subs	r2, #48	; 0x30
 801226e:	2a09      	cmp	r2, #9
 8012270:	d903      	bls.n	801227a <_vfiprintf_r+0x1ca>
 8012272:	2b00      	cmp	r3, #0
 8012274:	d0c3      	beq.n	80121fe <_vfiprintf_r+0x14e>
 8012276:	9105      	str	r1, [sp, #20]
 8012278:	e7c1      	b.n	80121fe <_vfiprintf_r+0x14e>
 801227a:	fb05 2101 	mla	r1, r5, r1, r2
 801227e:	2301      	movs	r3, #1
 8012280:	4680      	mov	r8, r0
 8012282:	e7f0      	b.n	8012266 <_vfiprintf_r+0x1b6>
 8012284:	ab03      	add	r3, sp, #12
 8012286:	9300      	str	r3, [sp, #0]
 8012288:	4622      	mov	r2, r4
 801228a:	4b13      	ldr	r3, [pc, #76]	; (80122d8 <_vfiprintf_r+0x228>)
 801228c:	a904      	add	r1, sp, #16
 801228e:	4630      	mov	r0, r6
 8012290:	f3af 8000 	nop.w
 8012294:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012298:	4681      	mov	r9, r0
 801229a:	d1d5      	bne.n	8012248 <_vfiprintf_r+0x198>
 801229c:	89a3      	ldrh	r3, [r4, #12]
 801229e:	065b      	lsls	r3, r3, #25
 80122a0:	f53f af7e 	bmi.w	80121a0 <_vfiprintf_r+0xf0>
 80122a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80122a6:	e77d      	b.n	80121a4 <_vfiprintf_r+0xf4>
 80122a8:	ab03      	add	r3, sp, #12
 80122aa:	9300      	str	r3, [sp, #0]
 80122ac:	4622      	mov	r2, r4
 80122ae:	4b0a      	ldr	r3, [pc, #40]	; (80122d8 <_vfiprintf_r+0x228>)
 80122b0:	a904      	add	r1, sp, #16
 80122b2:	4630      	mov	r0, r6
 80122b4:	f000 f888 	bl	80123c8 <_printf_i>
 80122b8:	e7ec      	b.n	8012294 <_vfiprintf_r+0x1e4>
 80122ba:	bf00      	nop
 80122bc:	08013e44 	.word	0x08013e44
 80122c0:	08013e8e 	.word	0x08013e8e
 80122c4:	08013e64 	.word	0x08013e64
 80122c8:	08013e24 	.word	0x08013e24
 80122cc:	08013e94 	.word	0x08013e94
 80122d0:	08013e98 	.word	0x08013e98
 80122d4:	00000000 	.word	0x00000000
 80122d8:	0801208b 	.word	0x0801208b

080122dc <_printf_common>:
 80122dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122e0:	4691      	mov	r9, r2
 80122e2:	461f      	mov	r7, r3
 80122e4:	688a      	ldr	r2, [r1, #8]
 80122e6:	690b      	ldr	r3, [r1, #16]
 80122e8:	4606      	mov	r6, r0
 80122ea:	4293      	cmp	r3, r2
 80122ec:	bfb8      	it	lt
 80122ee:	4613      	movlt	r3, r2
 80122f0:	f8c9 3000 	str.w	r3, [r9]
 80122f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80122f8:	460c      	mov	r4, r1
 80122fa:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80122fe:	b112      	cbz	r2, 8012306 <_printf_common+0x2a>
 8012300:	3301      	adds	r3, #1
 8012302:	f8c9 3000 	str.w	r3, [r9]
 8012306:	6823      	ldr	r3, [r4, #0]
 8012308:	0699      	lsls	r1, r3, #26
 801230a:	bf42      	ittt	mi
 801230c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012310:	3302      	addmi	r3, #2
 8012312:	f8c9 3000 	strmi.w	r3, [r9]
 8012316:	6825      	ldr	r5, [r4, #0]
 8012318:	f015 0506 	ands.w	r5, r5, #6
 801231c:	d107      	bne.n	801232e <_printf_common+0x52>
 801231e:	f104 0a19 	add.w	sl, r4, #25
 8012322:	68e3      	ldr	r3, [r4, #12]
 8012324:	f8d9 2000 	ldr.w	r2, [r9]
 8012328:	1a9b      	subs	r3, r3, r2
 801232a:	42ab      	cmp	r3, r5
 801232c:	dc29      	bgt.n	8012382 <_printf_common+0xa6>
 801232e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012332:	6822      	ldr	r2, [r4, #0]
 8012334:	3300      	adds	r3, #0
 8012336:	bf18      	it	ne
 8012338:	2301      	movne	r3, #1
 801233a:	0692      	lsls	r2, r2, #26
 801233c:	d42e      	bmi.n	801239c <_printf_common+0xc0>
 801233e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012342:	4639      	mov	r1, r7
 8012344:	4630      	mov	r0, r6
 8012346:	47c0      	blx	r8
 8012348:	3001      	adds	r0, #1
 801234a:	d021      	beq.n	8012390 <_printf_common+0xb4>
 801234c:	6823      	ldr	r3, [r4, #0]
 801234e:	68e5      	ldr	r5, [r4, #12]
 8012350:	f003 0306 	and.w	r3, r3, #6
 8012354:	2b04      	cmp	r3, #4
 8012356:	bf18      	it	ne
 8012358:	2500      	movne	r5, #0
 801235a:	f8d9 2000 	ldr.w	r2, [r9]
 801235e:	f04f 0900 	mov.w	r9, #0
 8012362:	bf08      	it	eq
 8012364:	1aad      	subeq	r5, r5, r2
 8012366:	68a3      	ldr	r3, [r4, #8]
 8012368:	6922      	ldr	r2, [r4, #16]
 801236a:	bf08      	it	eq
 801236c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012370:	4293      	cmp	r3, r2
 8012372:	bfc4      	itt	gt
 8012374:	1a9b      	subgt	r3, r3, r2
 8012376:	18ed      	addgt	r5, r5, r3
 8012378:	341a      	adds	r4, #26
 801237a:	454d      	cmp	r5, r9
 801237c:	d11a      	bne.n	80123b4 <_printf_common+0xd8>
 801237e:	2000      	movs	r0, #0
 8012380:	e008      	b.n	8012394 <_printf_common+0xb8>
 8012382:	2301      	movs	r3, #1
 8012384:	4652      	mov	r2, sl
 8012386:	4639      	mov	r1, r7
 8012388:	4630      	mov	r0, r6
 801238a:	47c0      	blx	r8
 801238c:	3001      	adds	r0, #1
 801238e:	d103      	bne.n	8012398 <_printf_common+0xbc>
 8012390:	f04f 30ff 	mov.w	r0, #4294967295
 8012394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012398:	3501      	adds	r5, #1
 801239a:	e7c2      	b.n	8012322 <_printf_common+0x46>
 801239c:	2030      	movs	r0, #48	; 0x30
 801239e:	18e1      	adds	r1, r4, r3
 80123a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80123a4:	1c5a      	adds	r2, r3, #1
 80123a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80123aa:	4422      	add	r2, r4
 80123ac:	3302      	adds	r3, #2
 80123ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80123b2:	e7c4      	b.n	801233e <_printf_common+0x62>
 80123b4:	2301      	movs	r3, #1
 80123b6:	4622      	mov	r2, r4
 80123b8:	4639      	mov	r1, r7
 80123ba:	4630      	mov	r0, r6
 80123bc:	47c0      	blx	r8
 80123be:	3001      	adds	r0, #1
 80123c0:	d0e6      	beq.n	8012390 <_printf_common+0xb4>
 80123c2:	f109 0901 	add.w	r9, r9, #1
 80123c6:	e7d8      	b.n	801237a <_printf_common+0x9e>

080123c8 <_printf_i>:
 80123c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80123cc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80123d0:	460c      	mov	r4, r1
 80123d2:	7e09      	ldrb	r1, [r1, #24]
 80123d4:	b085      	sub	sp, #20
 80123d6:	296e      	cmp	r1, #110	; 0x6e
 80123d8:	4617      	mov	r7, r2
 80123da:	4606      	mov	r6, r0
 80123dc:	4698      	mov	r8, r3
 80123de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80123e0:	f000 80b3 	beq.w	801254a <_printf_i+0x182>
 80123e4:	d822      	bhi.n	801242c <_printf_i+0x64>
 80123e6:	2963      	cmp	r1, #99	; 0x63
 80123e8:	d036      	beq.n	8012458 <_printf_i+0x90>
 80123ea:	d80a      	bhi.n	8012402 <_printf_i+0x3a>
 80123ec:	2900      	cmp	r1, #0
 80123ee:	f000 80b9 	beq.w	8012564 <_printf_i+0x19c>
 80123f2:	2958      	cmp	r1, #88	; 0x58
 80123f4:	f000 8083 	beq.w	80124fe <_printf_i+0x136>
 80123f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80123fc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012400:	e032      	b.n	8012468 <_printf_i+0xa0>
 8012402:	2964      	cmp	r1, #100	; 0x64
 8012404:	d001      	beq.n	801240a <_printf_i+0x42>
 8012406:	2969      	cmp	r1, #105	; 0x69
 8012408:	d1f6      	bne.n	80123f8 <_printf_i+0x30>
 801240a:	6820      	ldr	r0, [r4, #0]
 801240c:	6813      	ldr	r3, [r2, #0]
 801240e:	0605      	lsls	r5, r0, #24
 8012410:	f103 0104 	add.w	r1, r3, #4
 8012414:	d52a      	bpl.n	801246c <_printf_i+0xa4>
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	6011      	str	r1, [r2, #0]
 801241a:	2b00      	cmp	r3, #0
 801241c:	da03      	bge.n	8012426 <_printf_i+0x5e>
 801241e:	222d      	movs	r2, #45	; 0x2d
 8012420:	425b      	negs	r3, r3
 8012422:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8012426:	486f      	ldr	r0, [pc, #444]	; (80125e4 <_printf_i+0x21c>)
 8012428:	220a      	movs	r2, #10
 801242a:	e039      	b.n	80124a0 <_printf_i+0xd8>
 801242c:	2973      	cmp	r1, #115	; 0x73
 801242e:	f000 809d 	beq.w	801256c <_printf_i+0x1a4>
 8012432:	d808      	bhi.n	8012446 <_printf_i+0x7e>
 8012434:	296f      	cmp	r1, #111	; 0x6f
 8012436:	d020      	beq.n	801247a <_printf_i+0xb2>
 8012438:	2970      	cmp	r1, #112	; 0x70
 801243a:	d1dd      	bne.n	80123f8 <_printf_i+0x30>
 801243c:	6823      	ldr	r3, [r4, #0]
 801243e:	f043 0320 	orr.w	r3, r3, #32
 8012442:	6023      	str	r3, [r4, #0]
 8012444:	e003      	b.n	801244e <_printf_i+0x86>
 8012446:	2975      	cmp	r1, #117	; 0x75
 8012448:	d017      	beq.n	801247a <_printf_i+0xb2>
 801244a:	2978      	cmp	r1, #120	; 0x78
 801244c:	d1d4      	bne.n	80123f8 <_printf_i+0x30>
 801244e:	2378      	movs	r3, #120	; 0x78
 8012450:	4865      	ldr	r0, [pc, #404]	; (80125e8 <_printf_i+0x220>)
 8012452:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012456:	e055      	b.n	8012504 <_printf_i+0x13c>
 8012458:	6813      	ldr	r3, [r2, #0]
 801245a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801245e:	1d19      	adds	r1, r3, #4
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	6011      	str	r1, [r2, #0]
 8012464:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012468:	2301      	movs	r3, #1
 801246a:	e08c      	b.n	8012586 <_printf_i+0x1be>
 801246c:	681b      	ldr	r3, [r3, #0]
 801246e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012472:	6011      	str	r1, [r2, #0]
 8012474:	bf18      	it	ne
 8012476:	b21b      	sxthne	r3, r3
 8012478:	e7cf      	b.n	801241a <_printf_i+0x52>
 801247a:	6813      	ldr	r3, [r2, #0]
 801247c:	6825      	ldr	r5, [r4, #0]
 801247e:	1d18      	adds	r0, r3, #4
 8012480:	6010      	str	r0, [r2, #0]
 8012482:	0628      	lsls	r0, r5, #24
 8012484:	d501      	bpl.n	801248a <_printf_i+0xc2>
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	e002      	b.n	8012490 <_printf_i+0xc8>
 801248a:	0668      	lsls	r0, r5, #25
 801248c:	d5fb      	bpl.n	8012486 <_printf_i+0xbe>
 801248e:	881b      	ldrh	r3, [r3, #0]
 8012490:	296f      	cmp	r1, #111	; 0x6f
 8012492:	bf14      	ite	ne
 8012494:	220a      	movne	r2, #10
 8012496:	2208      	moveq	r2, #8
 8012498:	4852      	ldr	r0, [pc, #328]	; (80125e4 <_printf_i+0x21c>)
 801249a:	2100      	movs	r1, #0
 801249c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80124a0:	6865      	ldr	r5, [r4, #4]
 80124a2:	2d00      	cmp	r5, #0
 80124a4:	60a5      	str	r5, [r4, #8]
 80124a6:	f2c0 8095 	blt.w	80125d4 <_printf_i+0x20c>
 80124aa:	6821      	ldr	r1, [r4, #0]
 80124ac:	f021 0104 	bic.w	r1, r1, #4
 80124b0:	6021      	str	r1, [r4, #0]
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d13d      	bne.n	8012532 <_printf_i+0x16a>
 80124b6:	2d00      	cmp	r5, #0
 80124b8:	f040 808e 	bne.w	80125d8 <_printf_i+0x210>
 80124bc:	4665      	mov	r5, ip
 80124be:	2a08      	cmp	r2, #8
 80124c0:	d10b      	bne.n	80124da <_printf_i+0x112>
 80124c2:	6823      	ldr	r3, [r4, #0]
 80124c4:	07db      	lsls	r3, r3, #31
 80124c6:	d508      	bpl.n	80124da <_printf_i+0x112>
 80124c8:	6923      	ldr	r3, [r4, #16]
 80124ca:	6862      	ldr	r2, [r4, #4]
 80124cc:	429a      	cmp	r2, r3
 80124ce:	bfde      	ittt	le
 80124d0:	2330      	movle	r3, #48	; 0x30
 80124d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80124d6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80124da:	ebac 0305 	sub.w	r3, ip, r5
 80124de:	6123      	str	r3, [r4, #16]
 80124e0:	f8cd 8000 	str.w	r8, [sp]
 80124e4:	463b      	mov	r3, r7
 80124e6:	aa03      	add	r2, sp, #12
 80124e8:	4621      	mov	r1, r4
 80124ea:	4630      	mov	r0, r6
 80124ec:	f7ff fef6 	bl	80122dc <_printf_common>
 80124f0:	3001      	adds	r0, #1
 80124f2:	d14d      	bne.n	8012590 <_printf_i+0x1c8>
 80124f4:	f04f 30ff 	mov.w	r0, #4294967295
 80124f8:	b005      	add	sp, #20
 80124fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80124fe:	4839      	ldr	r0, [pc, #228]	; (80125e4 <_printf_i+0x21c>)
 8012500:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012504:	6813      	ldr	r3, [r2, #0]
 8012506:	6821      	ldr	r1, [r4, #0]
 8012508:	1d1d      	adds	r5, r3, #4
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	6015      	str	r5, [r2, #0]
 801250e:	060a      	lsls	r2, r1, #24
 8012510:	d50b      	bpl.n	801252a <_printf_i+0x162>
 8012512:	07ca      	lsls	r2, r1, #31
 8012514:	bf44      	itt	mi
 8012516:	f041 0120 	orrmi.w	r1, r1, #32
 801251a:	6021      	strmi	r1, [r4, #0]
 801251c:	b91b      	cbnz	r3, 8012526 <_printf_i+0x15e>
 801251e:	6822      	ldr	r2, [r4, #0]
 8012520:	f022 0220 	bic.w	r2, r2, #32
 8012524:	6022      	str	r2, [r4, #0]
 8012526:	2210      	movs	r2, #16
 8012528:	e7b7      	b.n	801249a <_printf_i+0xd2>
 801252a:	064d      	lsls	r5, r1, #25
 801252c:	bf48      	it	mi
 801252e:	b29b      	uxthmi	r3, r3
 8012530:	e7ef      	b.n	8012512 <_printf_i+0x14a>
 8012532:	4665      	mov	r5, ip
 8012534:	fbb3 f1f2 	udiv	r1, r3, r2
 8012538:	fb02 3311 	mls	r3, r2, r1, r3
 801253c:	5cc3      	ldrb	r3, [r0, r3]
 801253e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012542:	460b      	mov	r3, r1
 8012544:	2900      	cmp	r1, #0
 8012546:	d1f5      	bne.n	8012534 <_printf_i+0x16c>
 8012548:	e7b9      	b.n	80124be <_printf_i+0xf6>
 801254a:	6813      	ldr	r3, [r2, #0]
 801254c:	6825      	ldr	r5, [r4, #0]
 801254e:	1d18      	adds	r0, r3, #4
 8012550:	6961      	ldr	r1, [r4, #20]
 8012552:	6010      	str	r0, [r2, #0]
 8012554:	0628      	lsls	r0, r5, #24
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	d501      	bpl.n	801255e <_printf_i+0x196>
 801255a:	6019      	str	r1, [r3, #0]
 801255c:	e002      	b.n	8012564 <_printf_i+0x19c>
 801255e:	066a      	lsls	r2, r5, #25
 8012560:	d5fb      	bpl.n	801255a <_printf_i+0x192>
 8012562:	8019      	strh	r1, [r3, #0]
 8012564:	2300      	movs	r3, #0
 8012566:	4665      	mov	r5, ip
 8012568:	6123      	str	r3, [r4, #16]
 801256a:	e7b9      	b.n	80124e0 <_printf_i+0x118>
 801256c:	6813      	ldr	r3, [r2, #0]
 801256e:	1d19      	adds	r1, r3, #4
 8012570:	6011      	str	r1, [r2, #0]
 8012572:	681d      	ldr	r5, [r3, #0]
 8012574:	6862      	ldr	r2, [r4, #4]
 8012576:	2100      	movs	r1, #0
 8012578:	4628      	mov	r0, r5
 801257a:	f000 fa91 	bl	8012aa0 <memchr>
 801257e:	b108      	cbz	r0, 8012584 <_printf_i+0x1bc>
 8012580:	1b40      	subs	r0, r0, r5
 8012582:	6060      	str	r0, [r4, #4]
 8012584:	6863      	ldr	r3, [r4, #4]
 8012586:	6123      	str	r3, [r4, #16]
 8012588:	2300      	movs	r3, #0
 801258a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801258e:	e7a7      	b.n	80124e0 <_printf_i+0x118>
 8012590:	6923      	ldr	r3, [r4, #16]
 8012592:	462a      	mov	r2, r5
 8012594:	4639      	mov	r1, r7
 8012596:	4630      	mov	r0, r6
 8012598:	47c0      	blx	r8
 801259a:	3001      	adds	r0, #1
 801259c:	d0aa      	beq.n	80124f4 <_printf_i+0x12c>
 801259e:	6823      	ldr	r3, [r4, #0]
 80125a0:	079b      	lsls	r3, r3, #30
 80125a2:	d413      	bmi.n	80125cc <_printf_i+0x204>
 80125a4:	68e0      	ldr	r0, [r4, #12]
 80125a6:	9b03      	ldr	r3, [sp, #12]
 80125a8:	4298      	cmp	r0, r3
 80125aa:	bfb8      	it	lt
 80125ac:	4618      	movlt	r0, r3
 80125ae:	e7a3      	b.n	80124f8 <_printf_i+0x130>
 80125b0:	2301      	movs	r3, #1
 80125b2:	464a      	mov	r2, r9
 80125b4:	4639      	mov	r1, r7
 80125b6:	4630      	mov	r0, r6
 80125b8:	47c0      	blx	r8
 80125ba:	3001      	adds	r0, #1
 80125bc:	d09a      	beq.n	80124f4 <_printf_i+0x12c>
 80125be:	3501      	adds	r5, #1
 80125c0:	68e3      	ldr	r3, [r4, #12]
 80125c2:	9a03      	ldr	r2, [sp, #12]
 80125c4:	1a9b      	subs	r3, r3, r2
 80125c6:	42ab      	cmp	r3, r5
 80125c8:	dcf2      	bgt.n	80125b0 <_printf_i+0x1e8>
 80125ca:	e7eb      	b.n	80125a4 <_printf_i+0x1dc>
 80125cc:	2500      	movs	r5, #0
 80125ce:	f104 0919 	add.w	r9, r4, #25
 80125d2:	e7f5      	b.n	80125c0 <_printf_i+0x1f8>
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d1ac      	bne.n	8012532 <_printf_i+0x16a>
 80125d8:	7803      	ldrb	r3, [r0, #0]
 80125da:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80125de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80125e2:	e76c      	b.n	80124be <_printf_i+0xf6>
 80125e4:	08013e9f 	.word	0x08013e9f
 80125e8:	08013eb0 	.word	0x08013eb0

080125ec <__sread>:
 80125ec:	b510      	push	{r4, lr}
 80125ee:	460c      	mov	r4, r1
 80125f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125f4:	f000 faa2 	bl	8012b3c <_read_r>
 80125f8:	2800      	cmp	r0, #0
 80125fa:	bfab      	itete	ge
 80125fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80125fe:	89a3      	ldrhlt	r3, [r4, #12]
 8012600:	181b      	addge	r3, r3, r0
 8012602:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012606:	bfac      	ite	ge
 8012608:	6563      	strge	r3, [r4, #84]	; 0x54
 801260a:	81a3      	strhlt	r3, [r4, #12]
 801260c:	bd10      	pop	{r4, pc}

0801260e <__swrite>:
 801260e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012612:	461f      	mov	r7, r3
 8012614:	898b      	ldrh	r3, [r1, #12]
 8012616:	4605      	mov	r5, r0
 8012618:	05db      	lsls	r3, r3, #23
 801261a:	460c      	mov	r4, r1
 801261c:	4616      	mov	r6, r2
 801261e:	d505      	bpl.n	801262c <__swrite+0x1e>
 8012620:	2302      	movs	r3, #2
 8012622:	2200      	movs	r2, #0
 8012624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012628:	f000 f9c4 	bl	80129b4 <_lseek_r>
 801262c:	89a3      	ldrh	r3, [r4, #12]
 801262e:	4632      	mov	r2, r6
 8012630:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012634:	81a3      	strh	r3, [r4, #12]
 8012636:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801263a:	463b      	mov	r3, r7
 801263c:	4628      	mov	r0, r5
 801263e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012642:	f000 b877 	b.w	8012734 <_write_r>

08012646 <__sseek>:
 8012646:	b510      	push	{r4, lr}
 8012648:	460c      	mov	r4, r1
 801264a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801264e:	f000 f9b1 	bl	80129b4 <_lseek_r>
 8012652:	1c43      	adds	r3, r0, #1
 8012654:	89a3      	ldrh	r3, [r4, #12]
 8012656:	bf15      	itete	ne
 8012658:	6560      	strne	r0, [r4, #84]	; 0x54
 801265a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801265e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012662:	81a3      	strheq	r3, [r4, #12]
 8012664:	bf18      	it	ne
 8012666:	81a3      	strhne	r3, [r4, #12]
 8012668:	bd10      	pop	{r4, pc}

0801266a <__sclose>:
 801266a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801266e:	f000 b8e1 	b.w	8012834 <_close_r>
	...

08012674 <__swbuf_r>:
 8012674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012676:	460e      	mov	r6, r1
 8012678:	4614      	mov	r4, r2
 801267a:	4605      	mov	r5, r0
 801267c:	b118      	cbz	r0, 8012686 <__swbuf_r+0x12>
 801267e:	6983      	ldr	r3, [r0, #24]
 8012680:	b90b      	cbnz	r3, 8012686 <__swbuf_r+0x12>
 8012682:	f7ff faf9 	bl	8011c78 <__sinit>
 8012686:	4b21      	ldr	r3, [pc, #132]	; (801270c <__swbuf_r+0x98>)
 8012688:	429c      	cmp	r4, r3
 801268a:	d12a      	bne.n	80126e2 <__swbuf_r+0x6e>
 801268c:	686c      	ldr	r4, [r5, #4]
 801268e:	69a3      	ldr	r3, [r4, #24]
 8012690:	60a3      	str	r3, [r4, #8]
 8012692:	89a3      	ldrh	r3, [r4, #12]
 8012694:	071a      	lsls	r2, r3, #28
 8012696:	d52e      	bpl.n	80126f6 <__swbuf_r+0x82>
 8012698:	6923      	ldr	r3, [r4, #16]
 801269a:	b363      	cbz	r3, 80126f6 <__swbuf_r+0x82>
 801269c:	6923      	ldr	r3, [r4, #16]
 801269e:	6820      	ldr	r0, [r4, #0]
 80126a0:	b2f6      	uxtb	r6, r6
 80126a2:	1ac0      	subs	r0, r0, r3
 80126a4:	6963      	ldr	r3, [r4, #20]
 80126a6:	4637      	mov	r7, r6
 80126a8:	4283      	cmp	r3, r0
 80126aa:	dc04      	bgt.n	80126b6 <__swbuf_r+0x42>
 80126ac:	4621      	mov	r1, r4
 80126ae:	4628      	mov	r0, r5
 80126b0:	f000 f956 	bl	8012960 <_fflush_r>
 80126b4:	bb28      	cbnz	r0, 8012702 <__swbuf_r+0x8e>
 80126b6:	68a3      	ldr	r3, [r4, #8]
 80126b8:	3001      	adds	r0, #1
 80126ba:	3b01      	subs	r3, #1
 80126bc:	60a3      	str	r3, [r4, #8]
 80126be:	6823      	ldr	r3, [r4, #0]
 80126c0:	1c5a      	adds	r2, r3, #1
 80126c2:	6022      	str	r2, [r4, #0]
 80126c4:	701e      	strb	r6, [r3, #0]
 80126c6:	6963      	ldr	r3, [r4, #20]
 80126c8:	4283      	cmp	r3, r0
 80126ca:	d004      	beq.n	80126d6 <__swbuf_r+0x62>
 80126cc:	89a3      	ldrh	r3, [r4, #12]
 80126ce:	07db      	lsls	r3, r3, #31
 80126d0:	d519      	bpl.n	8012706 <__swbuf_r+0x92>
 80126d2:	2e0a      	cmp	r6, #10
 80126d4:	d117      	bne.n	8012706 <__swbuf_r+0x92>
 80126d6:	4621      	mov	r1, r4
 80126d8:	4628      	mov	r0, r5
 80126da:	f000 f941 	bl	8012960 <_fflush_r>
 80126de:	b190      	cbz	r0, 8012706 <__swbuf_r+0x92>
 80126e0:	e00f      	b.n	8012702 <__swbuf_r+0x8e>
 80126e2:	4b0b      	ldr	r3, [pc, #44]	; (8012710 <__swbuf_r+0x9c>)
 80126e4:	429c      	cmp	r4, r3
 80126e6:	d101      	bne.n	80126ec <__swbuf_r+0x78>
 80126e8:	68ac      	ldr	r4, [r5, #8]
 80126ea:	e7d0      	b.n	801268e <__swbuf_r+0x1a>
 80126ec:	4b09      	ldr	r3, [pc, #36]	; (8012714 <__swbuf_r+0xa0>)
 80126ee:	429c      	cmp	r4, r3
 80126f0:	bf08      	it	eq
 80126f2:	68ec      	ldreq	r4, [r5, #12]
 80126f4:	e7cb      	b.n	801268e <__swbuf_r+0x1a>
 80126f6:	4621      	mov	r1, r4
 80126f8:	4628      	mov	r0, r5
 80126fa:	f000 f82d 	bl	8012758 <__swsetup_r>
 80126fe:	2800      	cmp	r0, #0
 8012700:	d0cc      	beq.n	801269c <__swbuf_r+0x28>
 8012702:	f04f 37ff 	mov.w	r7, #4294967295
 8012706:	4638      	mov	r0, r7
 8012708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801270a:	bf00      	nop
 801270c:	08013e44 	.word	0x08013e44
 8012710:	08013e64 	.word	0x08013e64
 8012714:	08013e24 	.word	0x08013e24

08012718 <__ascii_wctomb>:
 8012718:	b149      	cbz	r1, 801272e <__ascii_wctomb+0x16>
 801271a:	2aff      	cmp	r2, #255	; 0xff
 801271c:	bf8b      	itete	hi
 801271e:	238a      	movhi	r3, #138	; 0x8a
 8012720:	700a      	strbls	r2, [r1, #0]
 8012722:	6003      	strhi	r3, [r0, #0]
 8012724:	2001      	movls	r0, #1
 8012726:	bf88      	it	hi
 8012728:	f04f 30ff 	movhi.w	r0, #4294967295
 801272c:	4770      	bx	lr
 801272e:	4608      	mov	r0, r1
 8012730:	4770      	bx	lr
	...

08012734 <_write_r>:
 8012734:	b538      	push	{r3, r4, r5, lr}
 8012736:	4605      	mov	r5, r0
 8012738:	4608      	mov	r0, r1
 801273a:	4611      	mov	r1, r2
 801273c:	2200      	movs	r2, #0
 801273e:	4c05      	ldr	r4, [pc, #20]	; (8012754 <_write_r+0x20>)
 8012740:	6022      	str	r2, [r4, #0]
 8012742:	461a      	mov	r2, r3
 8012744:	f7ef f8a7 	bl	8001896 <_write>
 8012748:	1c43      	adds	r3, r0, #1
 801274a:	d102      	bne.n	8012752 <_write_r+0x1e>
 801274c:	6823      	ldr	r3, [r4, #0]
 801274e:	b103      	cbz	r3, 8012752 <_write_r+0x1e>
 8012750:	602b      	str	r3, [r5, #0]
 8012752:	bd38      	pop	{r3, r4, r5, pc}
 8012754:	20007be8 	.word	0x20007be8

08012758 <__swsetup_r>:
 8012758:	4b32      	ldr	r3, [pc, #200]	; (8012824 <__swsetup_r+0xcc>)
 801275a:	b570      	push	{r4, r5, r6, lr}
 801275c:	681d      	ldr	r5, [r3, #0]
 801275e:	4606      	mov	r6, r0
 8012760:	460c      	mov	r4, r1
 8012762:	b125      	cbz	r5, 801276e <__swsetup_r+0x16>
 8012764:	69ab      	ldr	r3, [r5, #24]
 8012766:	b913      	cbnz	r3, 801276e <__swsetup_r+0x16>
 8012768:	4628      	mov	r0, r5
 801276a:	f7ff fa85 	bl	8011c78 <__sinit>
 801276e:	4b2e      	ldr	r3, [pc, #184]	; (8012828 <__swsetup_r+0xd0>)
 8012770:	429c      	cmp	r4, r3
 8012772:	d10f      	bne.n	8012794 <__swsetup_r+0x3c>
 8012774:	686c      	ldr	r4, [r5, #4]
 8012776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801277a:	b29a      	uxth	r2, r3
 801277c:	0715      	lsls	r5, r2, #28
 801277e:	d42c      	bmi.n	80127da <__swsetup_r+0x82>
 8012780:	06d0      	lsls	r0, r2, #27
 8012782:	d411      	bmi.n	80127a8 <__swsetup_r+0x50>
 8012784:	2209      	movs	r2, #9
 8012786:	6032      	str	r2, [r6, #0]
 8012788:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801278c:	81a3      	strh	r3, [r4, #12]
 801278e:	f04f 30ff 	mov.w	r0, #4294967295
 8012792:	e03e      	b.n	8012812 <__swsetup_r+0xba>
 8012794:	4b25      	ldr	r3, [pc, #148]	; (801282c <__swsetup_r+0xd4>)
 8012796:	429c      	cmp	r4, r3
 8012798:	d101      	bne.n	801279e <__swsetup_r+0x46>
 801279a:	68ac      	ldr	r4, [r5, #8]
 801279c:	e7eb      	b.n	8012776 <__swsetup_r+0x1e>
 801279e:	4b24      	ldr	r3, [pc, #144]	; (8012830 <__swsetup_r+0xd8>)
 80127a0:	429c      	cmp	r4, r3
 80127a2:	bf08      	it	eq
 80127a4:	68ec      	ldreq	r4, [r5, #12]
 80127a6:	e7e6      	b.n	8012776 <__swsetup_r+0x1e>
 80127a8:	0751      	lsls	r1, r2, #29
 80127aa:	d512      	bpl.n	80127d2 <__swsetup_r+0x7a>
 80127ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80127ae:	b141      	cbz	r1, 80127c2 <__swsetup_r+0x6a>
 80127b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80127b4:	4299      	cmp	r1, r3
 80127b6:	d002      	beq.n	80127be <__swsetup_r+0x66>
 80127b8:	4630      	mov	r0, r6
 80127ba:	f7ff f89d 	bl	80118f8 <_free_r>
 80127be:	2300      	movs	r3, #0
 80127c0:	6363      	str	r3, [r4, #52]	; 0x34
 80127c2:	89a3      	ldrh	r3, [r4, #12]
 80127c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80127c8:	81a3      	strh	r3, [r4, #12]
 80127ca:	2300      	movs	r3, #0
 80127cc:	6063      	str	r3, [r4, #4]
 80127ce:	6923      	ldr	r3, [r4, #16]
 80127d0:	6023      	str	r3, [r4, #0]
 80127d2:	89a3      	ldrh	r3, [r4, #12]
 80127d4:	f043 0308 	orr.w	r3, r3, #8
 80127d8:	81a3      	strh	r3, [r4, #12]
 80127da:	6923      	ldr	r3, [r4, #16]
 80127dc:	b94b      	cbnz	r3, 80127f2 <__swsetup_r+0x9a>
 80127de:	89a3      	ldrh	r3, [r4, #12]
 80127e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80127e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80127e8:	d003      	beq.n	80127f2 <__swsetup_r+0x9a>
 80127ea:	4621      	mov	r1, r4
 80127ec:	4630      	mov	r0, r6
 80127ee:	f000 f917 	bl	8012a20 <__smakebuf_r>
 80127f2:	89a2      	ldrh	r2, [r4, #12]
 80127f4:	f012 0301 	ands.w	r3, r2, #1
 80127f8:	d00c      	beq.n	8012814 <__swsetup_r+0xbc>
 80127fa:	2300      	movs	r3, #0
 80127fc:	60a3      	str	r3, [r4, #8]
 80127fe:	6963      	ldr	r3, [r4, #20]
 8012800:	425b      	negs	r3, r3
 8012802:	61a3      	str	r3, [r4, #24]
 8012804:	6923      	ldr	r3, [r4, #16]
 8012806:	b953      	cbnz	r3, 801281e <__swsetup_r+0xc6>
 8012808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801280c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8012810:	d1ba      	bne.n	8012788 <__swsetup_r+0x30>
 8012812:	bd70      	pop	{r4, r5, r6, pc}
 8012814:	0792      	lsls	r2, r2, #30
 8012816:	bf58      	it	pl
 8012818:	6963      	ldrpl	r3, [r4, #20]
 801281a:	60a3      	str	r3, [r4, #8]
 801281c:	e7f2      	b.n	8012804 <__swsetup_r+0xac>
 801281e:	2000      	movs	r0, #0
 8012820:	e7f7      	b.n	8012812 <__swsetup_r+0xba>
 8012822:	bf00      	nop
 8012824:	20000208 	.word	0x20000208
 8012828:	08013e44 	.word	0x08013e44
 801282c:	08013e64 	.word	0x08013e64
 8012830:	08013e24 	.word	0x08013e24

08012834 <_close_r>:
 8012834:	b538      	push	{r3, r4, r5, lr}
 8012836:	2300      	movs	r3, #0
 8012838:	4c05      	ldr	r4, [pc, #20]	; (8012850 <_close_r+0x1c>)
 801283a:	4605      	mov	r5, r0
 801283c:	4608      	mov	r0, r1
 801283e:	6023      	str	r3, [r4, #0]
 8012840:	f7ef f845 	bl	80018ce <_close>
 8012844:	1c43      	adds	r3, r0, #1
 8012846:	d102      	bne.n	801284e <_close_r+0x1a>
 8012848:	6823      	ldr	r3, [r4, #0]
 801284a:	b103      	cbz	r3, 801284e <_close_r+0x1a>
 801284c:	602b      	str	r3, [r5, #0]
 801284e:	bd38      	pop	{r3, r4, r5, pc}
 8012850:	20007be8 	.word	0x20007be8

08012854 <__sflush_r>:
 8012854:	898a      	ldrh	r2, [r1, #12]
 8012856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801285a:	4605      	mov	r5, r0
 801285c:	0710      	lsls	r0, r2, #28
 801285e:	460c      	mov	r4, r1
 8012860:	d458      	bmi.n	8012914 <__sflush_r+0xc0>
 8012862:	684b      	ldr	r3, [r1, #4]
 8012864:	2b00      	cmp	r3, #0
 8012866:	dc05      	bgt.n	8012874 <__sflush_r+0x20>
 8012868:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801286a:	2b00      	cmp	r3, #0
 801286c:	dc02      	bgt.n	8012874 <__sflush_r+0x20>
 801286e:	2000      	movs	r0, #0
 8012870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012874:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012876:	2e00      	cmp	r6, #0
 8012878:	d0f9      	beq.n	801286e <__sflush_r+0x1a>
 801287a:	2300      	movs	r3, #0
 801287c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012880:	682f      	ldr	r7, [r5, #0]
 8012882:	6a21      	ldr	r1, [r4, #32]
 8012884:	602b      	str	r3, [r5, #0]
 8012886:	d032      	beq.n	80128ee <__sflush_r+0x9a>
 8012888:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801288a:	89a3      	ldrh	r3, [r4, #12]
 801288c:	075a      	lsls	r2, r3, #29
 801288e:	d505      	bpl.n	801289c <__sflush_r+0x48>
 8012890:	6863      	ldr	r3, [r4, #4]
 8012892:	1ac0      	subs	r0, r0, r3
 8012894:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012896:	b10b      	cbz	r3, 801289c <__sflush_r+0x48>
 8012898:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801289a:	1ac0      	subs	r0, r0, r3
 801289c:	2300      	movs	r3, #0
 801289e:	4602      	mov	r2, r0
 80128a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80128a2:	6a21      	ldr	r1, [r4, #32]
 80128a4:	4628      	mov	r0, r5
 80128a6:	47b0      	blx	r6
 80128a8:	1c43      	adds	r3, r0, #1
 80128aa:	89a3      	ldrh	r3, [r4, #12]
 80128ac:	d106      	bne.n	80128bc <__sflush_r+0x68>
 80128ae:	6829      	ldr	r1, [r5, #0]
 80128b0:	291d      	cmp	r1, #29
 80128b2:	d848      	bhi.n	8012946 <__sflush_r+0xf2>
 80128b4:	4a29      	ldr	r2, [pc, #164]	; (801295c <__sflush_r+0x108>)
 80128b6:	40ca      	lsrs	r2, r1
 80128b8:	07d6      	lsls	r6, r2, #31
 80128ba:	d544      	bpl.n	8012946 <__sflush_r+0xf2>
 80128bc:	2200      	movs	r2, #0
 80128be:	6062      	str	r2, [r4, #4]
 80128c0:	6922      	ldr	r2, [r4, #16]
 80128c2:	04d9      	lsls	r1, r3, #19
 80128c4:	6022      	str	r2, [r4, #0]
 80128c6:	d504      	bpl.n	80128d2 <__sflush_r+0x7e>
 80128c8:	1c42      	adds	r2, r0, #1
 80128ca:	d101      	bne.n	80128d0 <__sflush_r+0x7c>
 80128cc:	682b      	ldr	r3, [r5, #0]
 80128ce:	b903      	cbnz	r3, 80128d2 <__sflush_r+0x7e>
 80128d0:	6560      	str	r0, [r4, #84]	; 0x54
 80128d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80128d4:	602f      	str	r7, [r5, #0]
 80128d6:	2900      	cmp	r1, #0
 80128d8:	d0c9      	beq.n	801286e <__sflush_r+0x1a>
 80128da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80128de:	4299      	cmp	r1, r3
 80128e0:	d002      	beq.n	80128e8 <__sflush_r+0x94>
 80128e2:	4628      	mov	r0, r5
 80128e4:	f7ff f808 	bl	80118f8 <_free_r>
 80128e8:	2000      	movs	r0, #0
 80128ea:	6360      	str	r0, [r4, #52]	; 0x34
 80128ec:	e7c0      	b.n	8012870 <__sflush_r+0x1c>
 80128ee:	2301      	movs	r3, #1
 80128f0:	4628      	mov	r0, r5
 80128f2:	47b0      	blx	r6
 80128f4:	1c41      	adds	r1, r0, #1
 80128f6:	d1c8      	bne.n	801288a <__sflush_r+0x36>
 80128f8:	682b      	ldr	r3, [r5, #0]
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	d0c5      	beq.n	801288a <__sflush_r+0x36>
 80128fe:	2b1d      	cmp	r3, #29
 8012900:	d001      	beq.n	8012906 <__sflush_r+0xb2>
 8012902:	2b16      	cmp	r3, #22
 8012904:	d101      	bne.n	801290a <__sflush_r+0xb6>
 8012906:	602f      	str	r7, [r5, #0]
 8012908:	e7b1      	b.n	801286e <__sflush_r+0x1a>
 801290a:	89a3      	ldrh	r3, [r4, #12]
 801290c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012910:	81a3      	strh	r3, [r4, #12]
 8012912:	e7ad      	b.n	8012870 <__sflush_r+0x1c>
 8012914:	690f      	ldr	r7, [r1, #16]
 8012916:	2f00      	cmp	r7, #0
 8012918:	d0a9      	beq.n	801286e <__sflush_r+0x1a>
 801291a:	0793      	lsls	r3, r2, #30
 801291c:	bf18      	it	ne
 801291e:	2300      	movne	r3, #0
 8012920:	680e      	ldr	r6, [r1, #0]
 8012922:	bf08      	it	eq
 8012924:	694b      	ldreq	r3, [r1, #20]
 8012926:	eba6 0807 	sub.w	r8, r6, r7
 801292a:	600f      	str	r7, [r1, #0]
 801292c:	608b      	str	r3, [r1, #8]
 801292e:	f1b8 0f00 	cmp.w	r8, #0
 8012932:	dd9c      	ble.n	801286e <__sflush_r+0x1a>
 8012934:	4643      	mov	r3, r8
 8012936:	463a      	mov	r2, r7
 8012938:	6a21      	ldr	r1, [r4, #32]
 801293a:	4628      	mov	r0, r5
 801293c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801293e:	47b0      	blx	r6
 8012940:	2800      	cmp	r0, #0
 8012942:	dc06      	bgt.n	8012952 <__sflush_r+0xfe>
 8012944:	89a3      	ldrh	r3, [r4, #12]
 8012946:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801294a:	81a3      	strh	r3, [r4, #12]
 801294c:	f04f 30ff 	mov.w	r0, #4294967295
 8012950:	e78e      	b.n	8012870 <__sflush_r+0x1c>
 8012952:	4407      	add	r7, r0
 8012954:	eba8 0800 	sub.w	r8, r8, r0
 8012958:	e7e9      	b.n	801292e <__sflush_r+0xda>
 801295a:	bf00      	nop
 801295c:	20400001 	.word	0x20400001

08012960 <_fflush_r>:
 8012960:	b538      	push	{r3, r4, r5, lr}
 8012962:	690b      	ldr	r3, [r1, #16]
 8012964:	4605      	mov	r5, r0
 8012966:	460c      	mov	r4, r1
 8012968:	b1db      	cbz	r3, 80129a2 <_fflush_r+0x42>
 801296a:	b118      	cbz	r0, 8012974 <_fflush_r+0x14>
 801296c:	6983      	ldr	r3, [r0, #24]
 801296e:	b90b      	cbnz	r3, 8012974 <_fflush_r+0x14>
 8012970:	f7ff f982 	bl	8011c78 <__sinit>
 8012974:	4b0c      	ldr	r3, [pc, #48]	; (80129a8 <_fflush_r+0x48>)
 8012976:	429c      	cmp	r4, r3
 8012978:	d109      	bne.n	801298e <_fflush_r+0x2e>
 801297a:	686c      	ldr	r4, [r5, #4]
 801297c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012980:	b17b      	cbz	r3, 80129a2 <_fflush_r+0x42>
 8012982:	4621      	mov	r1, r4
 8012984:	4628      	mov	r0, r5
 8012986:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801298a:	f7ff bf63 	b.w	8012854 <__sflush_r>
 801298e:	4b07      	ldr	r3, [pc, #28]	; (80129ac <_fflush_r+0x4c>)
 8012990:	429c      	cmp	r4, r3
 8012992:	d101      	bne.n	8012998 <_fflush_r+0x38>
 8012994:	68ac      	ldr	r4, [r5, #8]
 8012996:	e7f1      	b.n	801297c <_fflush_r+0x1c>
 8012998:	4b05      	ldr	r3, [pc, #20]	; (80129b0 <_fflush_r+0x50>)
 801299a:	429c      	cmp	r4, r3
 801299c:	bf08      	it	eq
 801299e:	68ec      	ldreq	r4, [r5, #12]
 80129a0:	e7ec      	b.n	801297c <_fflush_r+0x1c>
 80129a2:	2000      	movs	r0, #0
 80129a4:	bd38      	pop	{r3, r4, r5, pc}
 80129a6:	bf00      	nop
 80129a8:	08013e44 	.word	0x08013e44
 80129ac:	08013e64 	.word	0x08013e64
 80129b0:	08013e24 	.word	0x08013e24

080129b4 <_lseek_r>:
 80129b4:	b538      	push	{r3, r4, r5, lr}
 80129b6:	4605      	mov	r5, r0
 80129b8:	4608      	mov	r0, r1
 80129ba:	4611      	mov	r1, r2
 80129bc:	2200      	movs	r2, #0
 80129be:	4c05      	ldr	r4, [pc, #20]	; (80129d4 <_lseek_r+0x20>)
 80129c0:	6022      	str	r2, [r4, #0]
 80129c2:	461a      	mov	r2, r3
 80129c4:	f7ee ffa7 	bl	8001916 <_lseek>
 80129c8:	1c43      	adds	r3, r0, #1
 80129ca:	d102      	bne.n	80129d2 <_lseek_r+0x1e>
 80129cc:	6823      	ldr	r3, [r4, #0]
 80129ce:	b103      	cbz	r3, 80129d2 <_lseek_r+0x1e>
 80129d0:	602b      	str	r3, [r5, #0]
 80129d2:	bd38      	pop	{r3, r4, r5, pc}
 80129d4:	20007be8 	.word	0x20007be8

080129d8 <__swhatbuf_r>:
 80129d8:	b570      	push	{r4, r5, r6, lr}
 80129da:	460e      	mov	r6, r1
 80129dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80129e0:	b096      	sub	sp, #88	; 0x58
 80129e2:	2900      	cmp	r1, #0
 80129e4:	4614      	mov	r4, r2
 80129e6:	461d      	mov	r5, r3
 80129e8:	da07      	bge.n	80129fa <__swhatbuf_r+0x22>
 80129ea:	2300      	movs	r3, #0
 80129ec:	602b      	str	r3, [r5, #0]
 80129ee:	89b3      	ldrh	r3, [r6, #12]
 80129f0:	061a      	lsls	r2, r3, #24
 80129f2:	d410      	bmi.n	8012a16 <__swhatbuf_r+0x3e>
 80129f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80129f8:	e00e      	b.n	8012a18 <__swhatbuf_r+0x40>
 80129fa:	466a      	mov	r2, sp
 80129fc:	f000 f8b0 	bl	8012b60 <_fstat_r>
 8012a00:	2800      	cmp	r0, #0
 8012a02:	dbf2      	blt.n	80129ea <__swhatbuf_r+0x12>
 8012a04:	9a01      	ldr	r2, [sp, #4]
 8012a06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012a0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012a0e:	425a      	negs	r2, r3
 8012a10:	415a      	adcs	r2, r3
 8012a12:	602a      	str	r2, [r5, #0]
 8012a14:	e7ee      	b.n	80129f4 <__swhatbuf_r+0x1c>
 8012a16:	2340      	movs	r3, #64	; 0x40
 8012a18:	2000      	movs	r0, #0
 8012a1a:	6023      	str	r3, [r4, #0]
 8012a1c:	b016      	add	sp, #88	; 0x58
 8012a1e:	bd70      	pop	{r4, r5, r6, pc}

08012a20 <__smakebuf_r>:
 8012a20:	898b      	ldrh	r3, [r1, #12]
 8012a22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012a24:	079d      	lsls	r5, r3, #30
 8012a26:	4606      	mov	r6, r0
 8012a28:	460c      	mov	r4, r1
 8012a2a:	d507      	bpl.n	8012a3c <__smakebuf_r+0x1c>
 8012a2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012a30:	6023      	str	r3, [r4, #0]
 8012a32:	6123      	str	r3, [r4, #16]
 8012a34:	2301      	movs	r3, #1
 8012a36:	6163      	str	r3, [r4, #20]
 8012a38:	b002      	add	sp, #8
 8012a3a:	bd70      	pop	{r4, r5, r6, pc}
 8012a3c:	ab01      	add	r3, sp, #4
 8012a3e:	466a      	mov	r2, sp
 8012a40:	f7ff ffca 	bl	80129d8 <__swhatbuf_r>
 8012a44:	9900      	ldr	r1, [sp, #0]
 8012a46:	4605      	mov	r5, r0
 8012a48:	4630      	mov	r0, r6
 8012a4a:	f7fe ffa1 	bl	8011990 <_malloc_r>
 8012a4e:	b948      	cbnz	r0, 8012a64 <__smakebuf_r+0x44>
 8012a50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a54:	059a      	lsls	r2, r3, #22
 8012a56:	d4ef      	bmi.n	8012a38 <__smakebuf_r+0x18>
 8012a58:	f023 0303 	bic.w	r3, r3, #3
 8012a5c:	f043 0302 	orr.w	r3, r3, #2
 8012a60:	81a3      	strh	r3, [r4, #12]
 8012a62:	e7e3      	b.n	8012a2c <__smakebuf_r+0xc>
 8012a64:	4b0d      	ldr	r3, [pc, #52]	; (8012a9c <__smakebuf_r+0x7c>)
 8012a66:	62b3      	str	r3, [r6, #40]	; 0x28
 8012a68:	89a3      	ldrh	r3, [r4, #12]
 8012a6a:	6020      	str	r0, [r4, #0]
 8012a6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012a70:	81a3      	strh	r3, [r4, #12]
 8012a72:	9b00      	ldr	r3, [sp, #0]
 8012a74:	6120      	str	r0, [r4, #16]
 8012a76:	6163      	str	r3, [r4, #20]
 8012a78:	9b01      	ldr	r3, [sp, #4]
 8012a7a:	b15b      	cbz	r3, 8012a94 <__smakebuf_r+0x74>
 8012a7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012a80:	4630      	mov	r0, r6
 8012a82:	f000 f87f 	bl	8012b84 <_isatty_r>
 8012a86:	b128      	cbz	r0, 8012a94 <__smakebuf_r+0x74>
 8012a88:	89a3      	ldrh	r3, [r4, #12]
 8012a8a:	f023 0303 	bic.w	r3, r3, #3
 8012a8e:	f043 0301 	orr.w	r3, r3, #1
 8012a92:	81a3      	strh	r3, [r4, #12]
 8012a94:	89a3      	ldrh	r3, [r4, #12]
 8012a96:	431d      	orrs	r5, r3
 8012a98:	81a5      	strh	r5, [r4, #12]
 8012a9a:	e7cd      	b.n	8012a38 <__smakebuf_r+0x18>
 8012a9c:	08011c41 	.word	0x08011c41

08012aa0 <memchr>:
 8012aa0:	b510      	push	{r4, lr}
 8012aa2:	b2c9      	uxtb	r1, r1
 8012aa4:	4402      	add	r2, r0
 8012aa6:	4290      	cmp	r0, r2
 8012aa8:	4603      	mov	r3, r0
 8012aaa:	d101      	bne.n	8012ab0 <memchr+0x10>
 8012aac:	2300      	movs	r3, #0
 8012aae:	e003      	b.n	8012ab8 <memchr+0x18>
 8012ab0:	781c      	ldrb	r4, [r3, #0]
 8012ab2:	3001      	adds	r0, #1
 8012ab4:	428c      	cmp	r4, r1
 8012ab6:	d1f6      	bne.n	8012aa6 <memchr+0x6>
 8012ab8:	4618      	mov	r0, r3
 8012aba:	bd10      	pop	{r4, pc}

08012abc <memmove>:
 8012abc:	4288      	cmp	r0, r1
 8012abe:	b510      	push	{r4, lr}
 8012ac0:	eb01 0302 	add.w	r3, r1, r2
 8012ac4:	d807      	bhi.n	8012ad6 <memmove+0x1a>
 8012ac6:	1e42      	subs	r2, r0, #1
 8012ac8:	4299      	cmp	r1, r3
 8012aca:	d00a      	beq.n	8012ae2 <memmove+0x26>
 8012acc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012ad0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012ad4:	e7f8      	b.n	8012ac8 <memmove+0xc>
 8012ad6:	4283      	cmp	r3, r0
 8012ad8:	d9f5      	bls.n	8012ac6 <memmove+0xa>
 8012ada:	1881      	adds	r1, r0, r2
 8012adc:	1ad2      	subs	r2, r2, r3
 8012ade:	42d3      	cmn	r3, r2
 8012ae0:	d100      	bne.n	8012ae4 <memmove+0x28>
 8012ae2:	bd10      	pop	{r4, pc}
 8012ae4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012ae8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012aec:	e7f7      	b.n	8012ade <memmove+0x22>

08012aee <_realloc_r>:
 8012aee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012af0:	4607      	mov	r7, r0
 8012af2:	4614      	mov	r4, r2
 8012af4:	460e      	mov	r6, r1
 8012af6:	b921      	cbnz	r1, 8012b02 <_realloc_r+0x14>
 8012af8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012afc:	4611      	mov	r1, r2
 8012afe:	f7fe bf47 	b.w	8011990 <_malloc_r>
 8012b02:	b922      	cbnz	r2, 8012b0e <_realloc_r+0x20>
 8012b04:	f7fe fef8 	bl	80118f8 <_free_r>
 8012b08:	4625      	mov	r5, r4
 8012b0a:	4628      	mov	r0, r5
 8012b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b0e:	f000 f849 	bl	8012ba4 <_malloc_usable_size_r>
 8012b12:	42a0      	cmp	r0, r4
 8012b14:	d20f      	bcs.n	8012b36 <_realloc_r+0x48>
 8012b16:	4621      	mov	r1, r4
 8012b18:	4638      	mov	r0, r7
 8012b1a:	f7fe ff39 	bl	8011990 <_malloc_r>
 8012b1e:	4605      	mov	r5, r0
 8012b20:	2800      	cmp	r0, #0
 8012b22:	d0f2      	beq.n	8012b0a <_realloc_r+0x1c>
 8012b24:	4631      	mov	r1, r6
 8012b26:	4622      	mov	r2, r4
 8012b28:	f7fe fed3 	bl	80118d2 <memcpy>
 8012b2c:	4631      	mov	r1, r6
 8012b2e:	4638      	mov	r0, r7
 8012b30:	f7fe fee2 	bl	80118f8 <_free_r>
 8012b34:	e7e9      	b.n	8012b0a <_realloc_r+0x1c>
 8012b36:	4635      	mov	r5, r6
 8012b38:	e7e7      	b.n	8012b0a <_realloc_r+0x1c>
	...

08012b3c <_read_r>:
 8012b3c:	b538      	push	{r3, r4, r5, lr}
 8012b3e:	4605      	mov	r5, r0
 8012b40:	4608      	mov	r0, r1
 8012b42:	4611      	mov	r1, r2
 8012b44:	2200      	movs	r2, #0
 8012b46:	4c05      	ldr	r4, [pc, #20]	; (8012b5c <_read_r+0x20>)
 8012b48:	6022      	str	r2, [r4, #0]
 8012b4a:	461a      	mov	r2, r3
 8012b4c:	f7ee fe86 	bl	800185c <_read>
 8012b50:	1c43      	adds	r3, r0, #1
 8012b52:	d102      	bne.n	8012b5a <_read_r+0x1e>
 8012b54:	6823      	ldr	r3, [r4, #0]
 8012b56:	b103      	cbz	r3, 8012b5a <_read_r+0x1e>
 8012b58:	602b      	str	r3, [r5, #0]
 8012b5a:	bd38      	pop	{r3, r4, r5, pc}
 8012b5c:	20007be8 	.word	0x20007be8

08012b60 <_fstat_r>:
 8012b60:	b538      	push	{r3, r4, r5, lr}
 8012b62:	2300      	movs	r3, #0
 8012b64:	4c06      	ldr	r4, [pc, #24]	; (8012b80 <_fstat_r+0x20>)
 8012b66:	4605      	mov	r5, r0
 8012b68:	4608      	mov	r0, r1
 8012b6a:	4611      	mov	r1, r2
 8012b6c:	6023      	str	r3, [r4, #0]
 8012b6e:	f7ee feb9 	bl	80018e4 <_fstat>
 8012b72:	1c43      	adds	r3, r0, #1
 8012b74:	d102      	bne.n	8012b7c <_fstat_r+0x1c>
 8012b76:	6823      	ldr	r3, [r4, #0]
 8012b78:	b103      	cbz	r3, 8012b7c <_fstat_r+0x1c>
 8012b7a:	602b      	str	r3, [r5, #0]
 8012b7c:	bd38      	pop	{r3, r4, r5, pc}
 8012b7e:	bf00      	nop
 8012b80:	20007be8 	.word	0x20007be8

08012b84 <_isatty_r>:
 8012b84:	b538      	push	{r3, r4, r5, lr}
 8012b86:	2300      	movs	r3, #0
 8012b88:	4c05      	ldr	r4, [pc, #20]	; (8012ba0 <_isatty_r+0x1c>)
 8012b8a:	4605      	mov	r5, r0
 8012b8c:	4608      	mov	r0, r1
 8012b8e:	6023      	str	r3, [r4, #0]
 8012b90:	f7ee feb7 	bl	8001902 <_isatty>
 8012b94:	1c43      	adds	r3, r0, #1
 8012b96:	d102      	bne.n	8012b9e <_isatty_r+0x1a>
 8012b98:	6823      	ldr	r3, [r4, #0]
 8012b9a:	b103      	cbz	r3, 8012b9e <_isatty_r+0x1a>
 8012b9c:	602b      	str	r3, [r5, #0]
 8012b9e:	bd38      	pop	{r3, r4, r5, pc}
 8012ba0:	20007be8 	.word	0x20007be8

08012ba4 <_malloc_usable_size_r>:
 8012ba4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012ba8:	1f18      	subs	r0, r3, #4
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	bfbc      	itt	lt
 8012bae:	580b      	ldrlt	r3, [r1, r0]
 8012bb0:	18c0      	addlt	r0, r0, r3
 8012bb2:	4770      	bx	lr

08012bb4 <_init>:
 8012bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012bb6:	bf00      	nop
 8012bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012bba:	bc08      	pop	{r3}
 8012bbc:	469e      	mov	lr, r3
 8012bbe:	4770      	bx	lr

08012bc0 <_fini>:
 8012bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012bc2:	bf00      	nop
 8012bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012bc6:	bc08      	pop	{r3}
 8012bc8:	469e      	mov	lr, r3
 8012bca:	4770      	bx	lr
