`timescale 1ns / 1ps

module johnson_counter_TB(

    );
    reg clk,clr;
    wire [4:0]Q;
    wire [4:0]Qbar;
    always #5 clk = ~clk;
    johnson_counter uut(clk,clr,Q,Qbar);
    initial begin
        clr <= 0;
        clk <= 0;
    end
    initial begin
        clr <= 1;
        #20 clr <= 0;
        #200 $finish;
    end
endmodule


