==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic_fixed.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 888.738 ; gain = 792.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 888.738 ; gain = 792.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 888.738 ; gain = 792.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 888.738 ; gain = 792.605
INFO: [XFORM 203-501] Unrolling loop 'for_loop' (cordic_fixed.cpp:17) in function 'cordic' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cordic_fixed.cpp:17:54) to (cordic_fixed.cpp:17:48) in function 'cordic'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 888.738 ; gain = 792.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 888.738 ; gain = 792.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.902 seconds; current allocated memory: 103.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 104.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_cordic_phase_V' to 'cordic_cordic_phabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 104.439 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 241.72 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_phabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 888.738 ; gain = 792.605
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-112] Total elapsed time: 16.353 seconds; peak allocated memory: 104.439 MB.
