

================================================================
== Vivado HLS Report for 'Loop_realfft_be_desc'
================================================================
* Date:           Wed Mar 30 12:58:55 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      525|      525| 2.100 us | 2.100 us |  525|  525|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      523|      523|        13|          1|          1|   512|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    603|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        0|      -|    1609|    256|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      4|    1609|    970|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |hls_xfft2real_maceOg_U10  |hls_xfft2real_maceOg  | i0 - i1 * i2 |
    |hls_xfft2real_macfYi_U11  |hls_xfft2real_macfYi  | i0 + i1 * i2 |
    |hls_xfft2real_muldEe_U8   |hls_xfft2real_muldEe  |    i0 * i1   |
    |hls_xfft2real_muldEe_U9   |hls_xfft2real_muldEe  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |twid_rom_0_U  |Loop_realfft_be_dbkb  |        1|  0|   0|    0|   512|   16|     1|         8192|
    |twid_rom_1_U  |Loop_realfft_be_dcud  |        1|  0|   0|    0|   512|   16|     1|         8192|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|    0|  1024|   32|     2|        16384|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_619_p2       |     +    |      0|  0|  23|          16|          16|
    |cdata_M_real_V_1_fu_613_p2  |     +    |      0|  0|  23|          16|          16|
    |cdata_M_real_V_fu_541_p2    |     +    |      0|  0|  23|          16|          16|
    |i_fu_253_p2                 |     +    |      0|  0|  14|          10|           1|
    |ret_V_1_fu_375_p2           |     +    |      0|  0|  24|          17|          17|
    |ret_V_fu_359_p2             |     +    |      0|  0|  24|          17|          17|
    |p_Val2_4_fu_321_p2          |     -    |      0|  0|  23|           1|          16|
    |r_V_fu_418_p2               |     -    |      0|  0|  24|           1|          17|
    |ret_V_2_fu_381_p2           |     -    |      0|  0|  24|          17|          17|
    |ret_V_3_fu_365_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln104_fu_265_p2         |     -    |      0|  0|  13|          11|          10|
    |sub_ln1148_1_fu_531_p2      |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_2_fu_515_p2      |     -    |      0|  0|  25|           1|          18|
    |sub_ln1148_3_fu_536_p2      |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_4_fu_431_p2      |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_5_fu_454_p2      |     -    |      0|  0|  25|           1|          18|
    |sub_ln1148_6_fu_470_p2      |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_fu_496_p2        |     -    |      0|  0|  25|           1|          18|
    |sub_ln703_fu_545_p2         |     -    |      0|  0|  23|          16|          16|
    |ap_block_state13_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln101_fu_259_p2        |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln80_fu_247_p2         |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln99_fu_310_p2         |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |f_M_imag_V_fu_588_p3        |  select  |      0|  0|  16|           1|          16|
    |f_M_real_V_fu_565_p3        |  select  |      0|  0|  16|           1|          16|
    |p_Val2_1_fu_338_p3          |  select  |      0|  0|  16|           1|          16|
    |p_Val2_2_fu_316_p3          |  select  |      0|  0|  16|           1|          16|
    |p_Val2_3_fu_343_p3          |  select  |      0|  0|  16|           1|          16|
    |p_Val2_s_fu_333_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_2_fu_475_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln1148_fu_446_p3     |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |    xor   |      0|  0|   2|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 603|         199|         442|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  21|          4|    1|          4|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12                      |   9|          2|    1|          2|
    |ap_phi_mux_cdata_M_imag_V_phi_fu_241_p4       |   9|          2|   16|         32|
    |ap_phi_mux_i1_0_i_phi_fu_221_p4               |   9|          2|   10|         20|
    |ap_phi_mux_tmp_M_real_V_phi_fu_232_p4         |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter11_cdata_M_imag_V_reg_238  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter11_tmp_M_real_V_reg_229    |   9|          2|   16|         32|
    |dout_V_TDATA_blk_n                            |   9|          2|    1|          2|
    |i1_0_i_reg_217                                |   9|          2|   10|         20|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 111|         24|   89|        180|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln703_1_reg_944                           |  16|   0|   16|          0|
    |ap_CS_fsm                                     |   3|   0|    3|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_cdata_M_imag_V_reg_238  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter10_tmp_M_real_V_reg_229    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_cdata_M_imag_V_reg_238  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_tmp_M_real_V_reg_229    |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_cdata_M_imag_V_reg_238   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_M_real_V_reg_229     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_cdata_M_imag_V_reg_238   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_tmp_M_real_V_reg_229     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_cdata_M_imag_V_reg_238   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_tmp_M_real_V_reg_229     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_cdata_M_imag_V_reg_238   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_tmp_M_real_V_reg_229     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_cdata_M_imag_V_reg_238   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_tmp_M_real_V_reg_229     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_cdata_M_imag_V_reg_238   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_tmp_M_real_V_reg_229     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_cdata_M_imag_V_reg_238   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_tmp_M_real_V_reg_229     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_cdata_M_imag_V_reg_238   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_tmp_M_real_V_reg_229     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_cdata_M_imag_V_reg_238   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_tmp_M_real_V_reg_229     |  16|   0|   16|          0|
    |cdata_M_real_V_1_reg_939                      |  16|   0|   16|          0|
    |cdata_M_real_V_reg_929                        |  16|   0|   16|          0|
    |descramble_buf_0_M_1_reg_744                  |  16|   0|   16|          0|
    |descramble_buf_0_M_3_reg_754                  |  16|   0|   16|          0|
    |descramble_buf_0_M_6_reg_764                  |  16|   0|   16|          0|
    |descramble_buf_0_M_7_reg_728                  |  16|   0|   16|          0|
    |descramble_buf_1_M_1_reg_749                  |  16|   0|   16|          0|
    |descramble_buf_1_M_3_reg_759                  |  16|   0|   16|          0|
    |descramble_buf_1_M_6_reg_769                  |  16|   0|   16|          0|
    |descramble_buf_1_M_7_reg_733                  |  16|   0|   16|          0|
    |i1_0_i_reg_217                                |  10|   0|   10|          0|
    |i_reg_662                                     |  10|   0|   10|          0|
    |icmp_ln101_reg_667                            |   1|   0|    1|          0|
    |icmp_ln80_reg_658                             |   1|   0|    1|          0|
    |icmp_ln99_reg_738                             |   1|   0|    1|          0|
    |mul_ln1192_reg_904                            |  31|   0|   31|          0|
    |mul_ln700_reg_899                             |  31|   0|   31|          0|
    |p_Val2_14_reg_850                             |  16|   0|   16|          0|
    |p_Val2_15_reg_855                             |  16|   0|   16|          0|
    |p_Val2_1_reg_785                              |  16|   0|   16|          0|
    |p_Val2_4_reg_774                              |  16|   0|   16|          0|
    |p_Val2_s_reg_779                              |  16|   0|   16|          0|
    |ret_V_1_reg_803                               |  17|   0|   17|          0|
    |ret_V_2_reg_810                               |  17|   0|   17|          0|
    |ret_V_3_reg_798                               |  17|   0|   17|          0|
    |ret_V_4_reg_919                               |  31|   0|   31|          0|
    |ret_V_5_reg_924                               |  31|   0|   31|          0|
    |ret_V_reg_791                                 |  17|   0|   17|          0|
    |select_ln1148_2_reg_860                       |  16|   0|   16|          0|
    |select_ln1148_reg_840                         |  16|   0|   16|          0|
    |sext_ln1118_2_reg_877                         |  31|   0|   31|          0|
    |sext_ln1118_reg_865                           |  31|   0|   31|          0|
    |sub_ln1148_1_reg_909                          |  16|   0|   16|          0|
    |sub_ln1148_3_reg_914                          |  16|   0|   16|          0|
    |sub_ln703_reg_934                             |  16|   0|   16|          0|
    |tmp_3_reg_676                                 |   1|   0|    1|          0|
    |tmp_7_reg_820                                 |   1|   0|    1|          0|
    |tmp_7_reg_820_pp0_iter5_reg                   |   1|   0|    1|          0|
    |trunc_ln104_reg_671                           |   8|   0|    8|          0|
    |trunc_ln1148_1_reg_889                        |  16|   0|   16|          0|
    |trunc_ln1148_3_reg_825                        |  16|   0|   16|          0|
    |trunc_ln1148_3_reg_825_pp0_iter5_reg          |  16|   0|   16|          0|
    |trunc_ln1148_4_reg_894                        |  16|   0|   16|          0|
    |trunc_ln1148_7_reg_815                        |  16|   0|   16|          0|
    |trunc_ln1148_s_reg_845                        |  16|   0|   16|          0|
    |zext_ln104_reg_682                            |   8|   0|   64|         56|
    |i1_0_i_reg_217                                |  64|  32|   10|          0|
    |icmp_ln101_reg_667                            |  64|  32|    1|          0|
    |icmp_ln80_reg_658                             |  64|  32|    1|          0|
    |p_Val2_1_reg_785                              |  64|  32|   16|          0|
    |p_Val2_s_reg_779                              |  64|  32|   16|          0|
    |ret_V_1_reg_803                               |  64|  32|   17|          0|
    |ret_V_reg_791                                 |  64|  32|   17|          0|
    |tmp_3_reg_676                                 |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1609| 256| 1232|         56|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |    Loop_realfft_be_desc   | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |    Loop_realfft_be_desc   | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |    Loop_realfft_be_desc   | return value |
|ap_done                             | out |    1| ap_ctrl_hs |    Loop_realfft_be_desc   | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |    Loop_realfft_be_desc   | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |    Loop_realfft_be_desc   | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |    Loop_realfft_be_desc   | return value |
|dout_V_TDATA                        | out |   32|    axis    |           dout_V          |    pointer   |
|dout_V_TVALID                       | out |    1|    axis    |           dout_V          |    pointer   |
|dout_V_TREADY                       |  in |    1|    axis    |           dout_V          |    pointer   |
|descramble_buf_0_M_imag_V_address0  | out |    8|  ap_memory | descramble_buf_0_M_imag_V |     array    |
|descramble_buf_0_M_imag_V_ce0       | out |    1|  ap_memory | descramble_buf_0_M_imag_V |     array    |
|descramble_buf_0_M_imag_V_q0        |  in |   16|  ap_memory | descramble_buf_0_M_imag_V |     array    |
|descramble_buf_0_M_imag_V_address1  | out |    8|  ap_memory | descramble_buf_0_M_imag_V |     array    |
|descramble_buf_0_M_imag_V_ce1       | out |    1|  ap_memory | descramble_buf_0_M_imag_V |     array    |
|descramble_buf_0_M_imag_V_q1        |  in |   16|  ap_memory | descramble_buf_0_M_imag_V |     array    |
|descramble_buf_1_M_imag_V_address0  | out |    8|  ap_memory | descramble_buf_1_M_imag_V |     array    |
|descramble_buf_1_M_imag_V_ce0       | out |    1|  ap_memory | descramble_buf_1_M_imag_V |     array    |
|descramble_buf_1_M_imag_V_q0        |  in |   16|  ap_memory | descramble_buf_1_M_imag_V |     array    |
|descramble_buf_1_M_imag_V_address1  | out |    8|  ap_memory | descramble_buf_1_M_imag_V |     array    |
|descramble_buf_1_M_imag_V_ce1       | out |    1|  ap_memory | descramble_buf_1_M_imag_V |     array    |
|descramble_buf_1_M_imag_V_q1        |  in |   16|  ap_memory | descramble_buf_1_M_imag_V |     array    |
|descramble_buf_0_M_real_V_address0  | out |    8|  ap_memory | descramble_buf_0_M_real_V |     array    |
|descramble_buf_0_M_real_V_ce0       | out |    1|  ap_memory | descramble_buf_0_M_real_V |     array    |
|descramble_buf_0_M_real_V_q0        |  in |   16|  ap_memory | descramble_buf_0_M_real_V |     array    |
|descramble_buf_0_M_real_V_address1  | out |    8|  ap_memory | descramble_buf_0_M_real_V |     array    |
|descramble_buf_0_M_real_V_ce1       | out |    1|  ap_memory | descramble_buf_0_M_real_V |     array    |
|descramble_buf_0_M_real_V_q1        |  in |   16|  ap_memory | descramble_buf_0_M_real_V |     array    |
|descramble_buf_1_M_real_V_address0  | out |    8|  ap_memory | descramble_buf_1_M_real_V |     array    |
|descramble_buf_1_M_real_V_ce0       | out |    1|  ap_memory | descramble_buf_1_M_real_V |     array    |
|descramble_buf_1_M_real_V_q0        |  in |   16|  ap_memory | descramble_buf_1_M_real_V |     array    |
|descramble_buf_1_M_real_V_address1  | out |    8|  ap_memory | descramble_buf_1_M_real_V |     array    |
|descramble_buf_1_M_real_V_ce1       | out |    1|  ap_memory | descramble_buf_1_M_real_V |     array    |
|descramble_buf_1_M_real_V_q1        |  in |   16|  ap_memory | descramble_buf_1_M_real_V |     array    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+

