// SPDX-License-Identifier: (GPL-2.0 OR MIT)

/dts-v1/;

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>
#include <dt-bindings/pinctrl/mt65xx.h>

#include "mt7986b.dtsi"

/ {
	model = "Buffalo WSR-6000AX8";
	compatible = "buffalo,wsr-6000ax8", "mediatek,mt7986b";

	aliases {
		serial0 = &uart0;

		label-mac-device = &gmac0;
		led-boot = &power_green;
		led-failsafe = &power_amber;
		led-running = &power_green;
		led-upgrade = &power_green;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs-override = "ubi.mtd=ubi";
	};

	memory@40000000  {
		reg = <0 0x40000000 0 0x20000000>;
		device_type = "memory";
	};

	leds {
		compatible = "gpio-leds";

		power_green: led-0 {
			color = <LED_COLOR_ID_GREEN>;
			gpios = <&pio 12 GPIO_ACTIVE_LOW>;
			function = LED_FUNCTION_POWER;
		};

		power_amber: led-1 {
			color = <LED_COLOR_ID_AMBER>;
			gpios = <&pio 13 GPIO_ACTIVE_LOW>;
			function = LED_FUNCTION_POWER;
		};

		led-2 {
			color = <LED_COLOR_ID_GREEN>;
			gpios = <&pio 14 GPIO_ACTIVE_LOW>;
			function = LED_FUNCTION_WLAN;
		};

		led-3 {
			color = <LED_COLOR_ID_AMBER>;
			gpios = <&pio 15 GPIO_ACTIVE_LOW>;
			function = LED_FUNCTION_WLAN;
		};

		led-4 {
			color = <LED_COLOR_ID_GREEN>;
			gpios = <&pio 17 GPIO_ACTIVE_HIGH>;
			function = LED_FUNCTION_WAN;
		};

		led-5 {
			label = "green:internet";
			gpios = <&pio 30 GPIO_ACTIVE_HIGH>;
			function = LED_FUNCTION_INDICATOR;
		};
	};

	keys {
		compatible = "gpio-keys";

		key-reset {
			label = "reset";
			gpios = <&pio 9 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};

		key-wps {
			label = "wps";
			gpios = <&pio 10 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_WPS_BUTTON>;
		};

		/* GPIO 18 and 19 are a tri-state switch button with
		 * ROUTER / AP / WB.
		 */
		key-router {
			label = "router";
			gpios = <&pio 18 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_0>;
			linux,input-type = <EV_SW>;
		};

		key-bridge {
			label = "wb";
			gpios = <&pio 19 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_1>;
			linux,input-type = <EV_SW>;
		};

		/* GPIO 20 is a switch button with AUTO / MANUAL. */
		key-manual {
			label = "manual";
			gpios = <&pio 20 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_2>;
			linux,input-type = <EV_SW>;
		};
	};
};

&crypto {
	status = "okay";
};

&eth {
	status = "okay";

	gmac0: mac@0 {
		compatible = "mediatek,eth-mac";
		reg = <0>;
		phy-mode = "2500base-x";

		nvmem-cells = <&macaddr_board_data_4 0>;
		nvmem-cell-names = "mac-address";

		fixed-link {
			speed = <2500>;
			full-duplex;
			pause;
		};
	};

	gmac1: mac@1 {
		compatible = "mediatek,eth-mac";
		reg = <1>;
		phy-mode = "2500base-x";
		phy-handle = <&phy6>;

		nvmem-cells = <&macaddr_board_data_4 0>;
		nvmem-cell-names = "mac-address";
	};

	mdio: mdio-bus {
		#address-cells = <1>;
		#size-cells = <0>;

		reset-gpios = <&pio 6 GPIO_ACTIVE_LOW>;
		reset-delay-us = <1500000>;
		reset-post-delay-us = <2000000>;

		/* WAN 2.5Gbps phy: MaxLinear GPY211C */
		phy6: phy@6 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <6>;
		};

		switch: switch@1f {
			compatible = "mediatek,mt7531";
			reg = <31>;
			reset-gpios = <&pio 5 GPIO_ACTIVE_LOW>;

			interrupt-controller;
			#interrupt-cells = <1>;
			interrupt-parent = <&pio>;
			interrupts = <66 IRQ_TYPE_LEVEL_HIGH>;
		};
	};
};

&switch {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan1";
		};

		port@1 {
			reg = <1>;
			label = "lan2";
		};

		port@2 {
			reg = <2>;
			label = "lan3";
		};

		port@6 {
			reg = <6>;
			ethernet = <&gmac0>;
			phy-mode = "2500base-x";

			fixed-link {
				speed = <2500>;
				full-duplex;
				pause;
			};
		};
	};
};

&pio {
	spi_flash_pins: spi-flash-pins-33-to-38 {
		mux {
			function = "spi";
			groups = "spi0", "spi0_wp_hold";
		};
		conf-pu {
			pins = "SPI2_CS", "SPI2_HOLD", "SPI2_WP";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-disable; /* bias-disable */
		};
		conf-pd {
			pins = "SPI2_CLK", "SPI2_MOSI", "SPI2_MISO";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-disable; /* bias-disable */
		};
	};

	wf_2g_5g_pins: wf_2g_5g-pins {
		mux {
			function = "wifi";
			groups = "wf_2g", "wf_5g";
		};
		conf {
			pins = "WF0_HB1", "WF0_HB2", "WF0_HB3", "WF0_HB4",
			       "WF0_HB0", "WF0_HB0_B", "WF0_HB5", "WF0_HB6",
			       "WF0_HB7", "WF0_HB8", "WF0_HB9", "WF0_HB10",
			       "WF0_TOP_CLK", "WF0_TOP_DATA", "WF1_HB1",
			       "WF1_HB2", "WF1_HB3", "WF1_HB4", "WF1_HB0",
			       "WF1_HB5", "WF1_HB6", "WF1_HB7", "WF1_HB8",
			       "WF1_TOP_CLK", "WF1_TOP_DATA";
			drive-strength = <MTK_DRIVE_4mA>;
		};
	};

	wf_dbdc_pins: wf_dbdc-pins {
		mux {
			function = "wifi";
			groups = "wf_dbdc";
		};
		conf {
			pins = "WF0_HB1", "WF0_HB2", "WF0_HB3", "WF0_HB4",
			       "WF0_HB0", "WF0_HB0_B", "WF0_HB5", "WF0_HB6",
			       "WF0_HB7", "WF0_HB8", "WF0_HB9", "WF0_HB10",
			       "WF0_TOP_CLK", "WF0_TOP_DATA", "WF1_HB1",
			       "WF1_HB2", "WF1_HB3", "WF1_HB4", "WF1_HB0",
			       "WF1_HB5", "WF1_HB6", "WF1_HB7", "WF1_HB8",
			       "WF1_TOP_CLK", "WF1_TOP_DATA";
			drive-strength = <MTK_DRIVE_4mA>;
		};
	};
};

&spi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi_flash_pins>;
	status = "okay";

	flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spi-nand";
		reg = <0>;

		spi-max-frequency = <52000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;

		mediatek,nmbm;
		mediatek,bmt-max-ratio = <1>;
		mediatek,bmt-max-reserved-blocks = <64>;
		mediatek,bmt-remap-range = <0x0 0x580000>,
					   <0x3980000 0x7480000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "BL2";
				reg = <0x0 0x100000>;
				read-only;
			};

			partition@100000 {
				label = "u-boot-env";
				reg = <0x100000 0x80000>;
			};

			factory: partition@180000 {
				label = "Factory";
				reg = <0x180000 0x200000>;
				read-only;

				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					eeprom_factory_0: eeprom@0 {
						reg = <0x0 0x1000>;
					};

					precal_factory_1010: precal@1010 {
						reg = <0x1010 0x58810>;
					};
				};
			};

			partition@380000 {
				label = "FIP";
				reg = <0x380000 0x200000>;
				read-only;
			};

			partition@580000 {
				label = "ubi";
				reg = <0x580000 0x1a00000>;
			};

			partition@1f80000 {
				label = "Kernel2";
				reg = <0x1f80000 0x1a00000>;
			};

			partition@3980000 {
				label = "glbcfg";
				reg = <0x3980000 0x200000>;
				read-only;
			};

			partition@3b80000 {
				label = "seccfg";
				reg = <0x3b80000 0x200000>;
				read-only;
			};

			partition@3d80000 {
				label = "board_data";
				reg = <0x3d80000 0x200000>;
				read-only;

				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					macaddr_board_data_4: macaddr@4 {
						compatible = "mac-base";
						reg = <0x4 0x11>;
						#nvmem-cell-cells = <1>;
					};
				};
			};

			partition@3f80000 {
				label = "debug_log";
				reg = <0x3f80000 0x900000>;
				read-only;
			};

			partition@4880000 {
				label = "WTB";
				reg = <0x4880000 0x2c00000>;
				read-only;
			};
		};
	};
};

&trng {
	status = "okay";
};

&uart0 {
	status = "okay";
};

&watchdog {
	status = "okay";
};

&wifi {
	status = "okay";
	pinctrl-names = "default", "dbdc";
	pinctrl-0 = <&wf_2g_5g_pins>;
	pinctrl-1 = <&wf_dbdc_pins>;

	nvmem-cells = <&eeprom_factory_0>, <&precal_factory_1010>;
	nvmem-cell-names = "eeprom", "precal";
	status = "okay";

	band@0 {
		reg = <0>;
		nvmem-cells = <&macaddr_board_data_4 2>;
		nvmem-cell-names = "mac-address";
	};

	band@1 {
		reg = <1>;
		nvmem-cells = <&macaddr_board_data_4 9>;
		nvmem-cell-names = "mac-address";
	};
};
