// Seed: 272087743
module module_0 (
    output tri id_0,
    output wire id_1,
    output tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    output uwire id_5,
    input tri id_6,
    output tri1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    output tri1 id_10,
    output tri0 id_11
    , id_13
);
  assign id_13 = 1'b0;
  if (1) begin
    assign id_8 = 1 || 1;
    wire id_14 = ~1'b0;
  end
  assign id_1 = 1'b0;
  wire id_15;
endmodule
module module_1 (
    input supply0 id_0
    , id_16,
    output wire id_1,
    input supply0 id_2,
    input wor id_3,
    inout supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output wand id_8,
    output supply0 id_9,
    input tri id_10,
    output tri id_11,
    output wor id_12,
    input wand id_13,
    input supply1 id_14
    , id_17
);
  module_0(
      id_4, id_11, id_4, id_5, id_1, id_4, id_13, id_12, id_8, id_7, id_9, id_9
  );
endmodule
