#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct  7 15:57:26 2024
# Process ID: 9100
# Current directory: C:/github/amba_bus/soc_AMBA_BUS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24476 C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.xpr
# Log file: C:/github/amba_bus/soc_AMBA_BUS/vivado.log
# Journal file: C:/github/amba_bus/soc_AMBA_BUS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1186.309 ; gain = 519.801
update_compile_order -fileset sources_1
create_bd_design "axi_test_1"
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
create_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.379 ; gain = 56.094
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "axi_test_1" 
INFO: [board_interface 100-100] current_bd_design axi_test_1
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [board_interface 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_interface 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_interface 100-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
WARNING: [board_interface 100-100] The IP interface clk_wiz_0/clock_CLK_IN1 has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "axi_test_1" 
INFO: [board_interface 100-100] current_bd_design axi_test_1
INFO: [board_interface 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] create_bd_port -dir I reset -type rst
INFO: [board_interface 100-100] set_property CONFIG.POLARITY  /reset
INFO: [board_interface 100-100] connect_bd_net /reset /clk_wiz_0/reset
INFO: [board_interface 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
WARNING: [board_interface 100-100] The IP interface clk_wiz_0/reset has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
set_property -dict [list CONFIG.C_AREA_OPTIMIZED {1} CONFIG.C_D_AXI {1} CONFIG.G_TEMPLATE_LIST {8} CONFIG.C_USE_MSR_INSTR {1} CONFIG.C_USE_PCMP_INSTR {1} CONFIG.C_USE_REORDER_INSTR {0} CONFIG.C_USE_BARREL {1} CONFIG.C_USE_HW_MUL {1} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_CACHE_BYTE_SIZE {4096} CONFIG.C_DCACHE_ADDR_TAG {0} CONFIG.C_DCACHE_BYTE_SIZE {4096} CONFIG.C_MMU_DTLB_SIZE {2} CONFIG.C_MMU_ITLB_SIZE {1} CONFIG.C_MMU_ZONES {2}] [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {/clk_wiz_0/clk_out1 (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
endgroup
regenerate_bd_layout
add_files -norecurse {C:/github/amba_bus/axi_master_fsm.v C:/github/amba_bus/axi_slave_fsm.v}
WARNING: [filemgmt 56-12] File 'C:/github/amba_bus/axi_master_fsm.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/github/amba_bus/axi_slave_fsm.v' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files C:/github/amba_bus/axi_master_fsm.v] -no_script -reset -force -quiet
remove_files  C:/github/amba_bus/axi_master_fsm.v
export_ip_user_files -of_objects  [get_files C:/github/amba_bus/axi_slave_fsm.v] -no_script -reset -force -quiet
remove_files  C:/github/amba_bus/axi_slave_fsm.v
add_files -norecurse {C:/github/amba_bus/axi_master_fsm.v C:/github/amba_bus/axi_slave_fsm.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference axi_master_fsm axi_master_fsm_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'M' due to missing master read-channel signals ARREADY RDATA RVALID.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'M_ACLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
create_bd_cell -type module -reference axi_slave_fsm axi_slave_fsm_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'M' due to missing slave read-channel signals ARREADY RDATA RVALID.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'S_ACLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
set_property location {4.5 1449 408} [get_bd_cells axi_slave_fsm_0]
set_property location {3.5 1080 397} [get_bd_cells axi_master_fsm_0]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins axi_master_fsm_0/M_ACLK]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins axi_slave_fsm_0/S_ACLK]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins axi_master_fsm_0/M_ARESET_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/interconnect_aresetn(rst) and /axi_master_fsm_0/M_ARESET_N(undef)
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins axi_slave_fsm_0/S_ARRESET_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/interconnect_aresetn(rst) and /axi_slave_fsm_0/S_ARRESET_N(undef)
delete_bd_objs [get_bd_nets sys_clock_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_master_fsm_0/M_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_slave_fsm_0/S_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [board_rule 100-100] create_bd_port -dir I sys_clock_0 -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock_0
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /sys_clock_0
INFO: [board_rule 100-100] connect_bd_net /sys_clock_0 /clk_wiz_0/clk_in1
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock_0
endgroup
delete_bd_objs [get_bd_ports sys_clock]
delete_bd_objs [get_bd_nets sys_clock_0_1] [get_bd_ports sys_clock_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [board_rule 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_rule 100-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
delete_bd_objs [get_bd_nets rst_clk_wiz_0_100M_interconnect_aresetn]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins axi_master_fsm_0/M_ARESET_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/interconnect_aresetn(rst) and /axi_master_fsm_0/M_ARESET_N(undef)
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/interconnect_aresetn] [get_bd_pins axi_slave_fsm_0/S_ARRESET_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/interconnect_aresetn(rst) and /axi_slave_fsm_0/S_ARRESET_N(undef)
connect_bd_net [get_bd_pins axi_master_fsm_0/M_AWADDR] [get_bd_pins axi_slave_fsm_0/M_AWADDR]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_AWVALID] [get_bd_pins axi_slave_fsm_0/M_AWVALID]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_WVALID] [get_bd_pins axi_slave_fsm_0/M_WVALID]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_WDATA] [get_bd_pins axi_slave_fsm_0/M_WDATA]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_WSTRB] [get_bd_pins axi_slave_fsm_0/M_WSTRB]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_BREADY] [get_bd_pins axi_slave_fsm_0/M_BREADY]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_ARVALID] [get_bd_pins axi_slave_fsm_0/M_ARVALID]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_ARADDR] [get_bd_pins axi_slave_fsm_0/M_ARADDR]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_BLEN] [get_bd_pins axi_slave_fsm_0/M_BLEN]
connect_bd_net [get_bd_pins axi_master_fsm_0/M_RREADY] [get_bd_pins axi_slave_fsm_0/M_RREADY]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "axi_test_1" 
INFO: [board_interface 100-100] current_bd_design axi_test_1
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_uartlite_0]
INFO: [board_interface 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells -quiet /axi_uartlite_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [board_interface 100-100] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
WARNING: [board_interface 100-100] The IP interface axi_uartlite_0/UART has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4060_0000 [ 64K ]>
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_RDATA] [get_bd_pins axi_master_fsm_0/S_RDATA]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_RVALID] [get_bd_pins axi_master_fsm_0/S_RVALID]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_ARREADY] [get_bd_pins axi_master_fsm_0/S_AWREADY]
set_property location {5.5 1562 411} [get_bd_cells axi_slave_fsm_0]
set_property location {4 1002 863} [get_bd_cells axi_slave_fsm_0]
undo
INFO: [Common 17-17] undo 'set_property location {4 1002 863} [get_bd_cells axi_slave_fsm_0]'
delete_bd_objs [get_bd_nets axi_slave_fsm_0_S_ARREADY]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_AWREADY] [get_bd_pins axi_master_fsm_0/S_AWREADY]
connect_bd_net [get_bd_pins axi_master_fsm_0/S_WREADY] [get_bd_pins axi_slave_fsm_0/S_WREADY]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_BRESP] [get_bd_pins axi_master_fsm_0/S_BRESP]
connect_bd_net [get_bd_pins axi_master_fsm_0/S_BVALID] [get_bd_pins axi_slave_fsm_0/S_BVALID]
connect_bd_net [get_bd_pins axi_slave_fsm_0/S_ARREADY] [get_bd_pins axi_master_fsm_0/S_ARREADY]
startgroup
make_bd_pins_external  [get_bd_pins axi_slave_fsm_0/led]
endgroup
set_property name led [get_bd_ports led_0]
create_bd_cell -type module -reference axi_master axi_master_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_aximm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
delete_bd_objs [get_bd_cells axi_master_0]
add_files -norecurse C:/github/amba_bus/bfm.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference bfm bfm_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
set_property location {3 339 571} [get_bd_cells bfm_0]
startgroup
make_bd_pins_external  [get_bd_pins bfm_0/sw]
endgroup
set_property name sw [get_bd_ports sw_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins bfm_0/clk]
delete_bd_objs [get_bd_nets rst_clk_wiz_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins bfm_0/reset]
connect_bd_net [get_bd_pins bfm_0/U_RDATA] [get_bd_pins axi_master_fsm_0/U_RDATA]
connect_bd_net [get_bd_pins bfm_0/U_WVALID] [get_bd_pins axi_master_fsm_0/U_WVALID]
connect_bd_net [get_bd_pins bfm_0/U_AWADDR] [get_bd_pins axi_master_fsm_0/U_AWADDR]
connect_bd_net [get_bd_pins bfm_0/U_WDATA] [get_bd_pins axi_master_fsm_0/U_WDATA]
connect_bd_net [get_bd_pins bfm_0/U_STRB] [get_bd_pins axi_master_fsm_0/U_STRB]
connect_bd_net [get_bd_pins bfm_0/U_RVALID] [get_bd_pins axi_master_fsm_0/U_RVALID]
connect_bd_net [get_bd_pins bfm_0/U_ARADDR] [get_bd_pins axi_master_fsm_0/U_ARADDR]
connect_bd_net [get_bd_pins bfm_0/U_BLEN] [get_bd_pins axi_master_fsm_0/U_BLEN]
startgroup
make_bd_pins_external  [get_bd_pins bfm_0/led]
endgroup
update_module_reference axi_test_1_axi_slave_fsm_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'M' due to missing slave read-channel signals ARREADY RDATA RVALID.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'S_ACLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_axi_slave_fsm_0_0 from axi_slave_fsm_v1_0 1.0 to axi_slave_fsm_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'led'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'axi_test_1_axi_slave_fsm_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/interconnect_aresetn(rst) and /axi_slave_fsm_0_upgraded_ipi/S_ARRESET_N(undef)
CRITICAL WARNING: [BD 41-1167] The pin 'led' is not found on the upgraded version of the cell '/axi_slave_fsm_0'. Its connection to the net 'axi_slave_fsm_0_led' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'axi_test_1_axi_slave_fsm_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <axi_slave_fsm_0_led> has no source
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
delete_bd_objs [get_bd_nets axi_slave_fsm_0_led] [get_bd_ports led]
set_property name led [get_bd_ports led_0]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_0_axi_periph/ARESETN
/microblaze_0_axi_periph/S00_ARESETN
/microblaze_0_axi_periph/M00_ARESETN

delete_bd_objs [get_bd_nets rst_clk_wiz_0_100M_interconnect_aresetn]
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_slave_fsm_0/S_ARRESET_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /axi_slave_fsm_0/S_ARRESET_N(undef)
connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_master_fsm_0/M_ARESET_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /axi_master_fsm_0/M_ARESET_N(undef)
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_0_axi_periph/ARESETN
/microblaze_0_axi_periph/S00_ARESETN
/microblaze_0_axi_periph/M00_ARESETN

regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_0_axi_periph/ARESETN
/microblaze_0_axi_periph/S00_ARESETN
/microblaze_0_axi_periph/M00_ARESETN

validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_0_axi_periph/ARESETN
/microblaze_0_axi_periph/S00_ARESETN
/microblaze_0_axi_periph/M00_ARESETN

validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_0_axi_periph/ARESETN
/microblaze_0_axi_periph/S00_ARESETN
/microblaze_0_axi_periph/M00_ARESETN

delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports usb_uart]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
make_wrapper -files [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd] -top
INFO: [BD 41-1662] The design 'axi_test_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
add_files -norecurse C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
update_compile_order -fileset sources_1
set_property top axi_test_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'axi_test_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu128/es/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Users/sunda/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store/XilinxBoardStore/Vivado/2019.2/boards/Xilinx/zcu216/1.0/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axi_test_1_dlmb_v10_0, cache-ID = a228d752030d5571; cache size = 13.267 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axi_test_1_ilmb_v10_0, cache-ID = a228d752030d5571; cache size = 13.267 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axi_test_1_mdm_1_0, cache-ID = 3b42c3e363b4e9a2; cache size = 13.267 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axi_test_1_microblaze_0_0, cache-ID = 6410d30ec4dfea8c; cache size = 13.267 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axi_test_1_rst_clk_wiz_0_100M_0, cache-ID = a859a7a823d72e24; cache size = 13.267 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Oct  7 16:33:31 2024] Launched axi_test_1_clk_wiz_0_0_synth_1, axi_test_1_dlmb_bram_if_cntlr_0_synth_1, axi_test_1_ilmb_bram_if_cntlr_0_synth_1, axi_test_1_axi_slave_fsm_0_0_synth_1, axi_test_1_lmb_bram_0_synth_1, axi_test_1_axi_master_fsm_0_0_synth_1, axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_clk_wiz_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_clk_wiz_0_0_synth_1/runme.log
axi_test_1_dlmb_bram_if_cntlr_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
axi_test_1_ilmb_bram_if_cntlr_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
axi_test_1_axi_slave_fsm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_axi_slave_fsm_0_0_synth_1/runme.log
axi_test_1_lmb_bram_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_lmb_bram_0_synth_1/runme.log
axi_test_1_axi_master_fsm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_axi_master_fsm_0_0_synth_1/runme.log
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 16:33:31 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1782.598 ; gain = 30.188
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

reset_run axi_test_1_lmb_bram_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Oct  7 16:34:57 2024] Launched axi_test_1_lmb_bram_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_lmb_bram_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_lmb_bram_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 16:34:58 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-14:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1817.188 ; gain = 15.508
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BCBAE8A
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
write_hw_platform -fixed -force  -include_bit -file C:/github/amba_bus/soc_AMBA_BUS/axi_test_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/github/amba_bus/soc_AMBA_BUS/axi_test_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/github/amba_bus/soc_AMBA_BUS/axi_test_1_wrapper.xsa
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
regenerate_bd_layout
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BCBAE8A
open_bd_design {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd}
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3106.617 ; gain = 13.117
open_bd_design {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:user:myip_axi_test_led:1.0 - myip_axi_test_led_0
Successfully read diagram <micro_blaze_AMBA_BUS> from BD file <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd>
ipx::edit_ip_in_project -upgrade true -name myip_axi_test_led_v1_0_project -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.tmp/myip_axi_test_led_v1_0_project c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3237.828 ; gain = 131.059
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src/axi_master_fsm.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src/axi_slave_fsm.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/src/axi_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/hdl/myip_axi_test_led_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0/hdl/myip_axi_test_led_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3283.652 ; gain = 176.883
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
current_project soc_AMBA_BUS
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [C:/github/amba_bus/bfm.v:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [C:/github/amba_bus/bfm.v:52]
current_project myip_axi_test_led_v1_0_project
close_project
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 18:43:15 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 18:43:15 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 4183.555 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183BCBAE8A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BCBAE8A
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 18:55:08 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 18:55:08 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 19:01:53 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 19:01:53 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 19:06:15 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 19:06:16 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4183.555 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 19:11:28 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 19:11:28 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4183.555 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 19:19:11 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 19:19:11 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 4183.555 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 19:26:19 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 19:26:19 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4183.555 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 19:31:56 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 19:31:56 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 4183.555 ; gain = 0.000
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/github/amba_bus/bfm.v:163]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:165]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:173]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:180]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:186]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:191]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:195]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/github/amba_bus/bfm.v:163]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:165]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:173]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:180]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:186]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:191]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:195]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/github/amba_bus/bfm.v:163]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:165]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:173]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:180]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:186]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:191]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/github/amba_bus/bfm.v:195]
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4183.555 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 19:46:18 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 19:46:18 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [C:/github/amba_bus/bfm.v:130]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/github/amba_bus/bfm.v:130]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:136]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:136]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:136]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:136]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:136]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:136]
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 19:57:36 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 19:57:36 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 20:04:11 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 20:04:11 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 20:11:57 2024] Launched axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 20:11:57 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'led' width 15 differs from original width 16
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'axi_test_1_bfm_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'axi_test_1_bfm_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
update_module_reference axi_test_1_axi_master_fsm_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'M' due to missing master read-channel signals ARREADY RDATA RVALID.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'M_ACLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_axi_master_fsm_0_0 from axi_master_fsm_v1_0 1.0 to axi_master_fsm_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /axi_master_fsm_0_upgraded_ipi/M_ARESET_N(undef)
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference axi_test_1_axi_slave_fsm_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'M' due to missing slave read-channel signals ARREADY RDATA RVALID.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'S_ACLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_axi_slave_fsm_0_0 from axi_slave_fsm_v1_0 1.0 to axi_slave_fsm_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /axi_slave_fsm_0_upgraded_ipi/S_ARRESET_N(undef)
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
save_bd_design
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

update_module_reference axi_test_1_axi_master_fsm_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'M' due to missing master read-channel signals ARREADY RDATA RVALID.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'M_ACLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_axi_master_fsm_0_0 from axi_master_fsm_v1_0 1.0 to axi_master_fsm_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /axi_master_fsm_0_upgraded_ipi/M_ARESET_N(undef)
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference axi_test_1_axi_slave_fsm_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'M' due to missing slave read-channel signals ARREADY RDATA RVALID.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'S_ACLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
INFO: [IP_Flow 19-1972] Upgraded axi_test_1_axi_slave_fsm_0_0 from axi_slave_fsm_v1_0 1.0 to axi_slave_fsm_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /axi_slave_fsm_0_upgraded_ipi/S_ARRESET_N(undef)
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 20:22:58 2024] Launched axi_test_1_axi_slave_fsm_0_0_synth_1, axi_test_1_axi_master_fsm_0_0_synth_1, axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_axi_slave_fsm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_axi_slave_fsm_0_0_synth_1/runme.log
axi_test_1_axi_master_fsm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_axi_master_fsm_0_0_synth_1/runme.log
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 20:22:58 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4183.555 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'S_BRESP' is not connected on this instance [C:/github/amba_bus/tb_AXI.v:52]
WARNING: [VRFC 10-5021] port 'M_BREADY' is not connected on this instance [C:/github/amba_bus/tb_AXI.v:89]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master_fsm
Compiling module xil_defaultlib.axi_slave_fsm
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_AXI_Memory_behav -key {Behavioral:sim_1:Functional:tb_AXI_Memory} -tclbatch {tb_AXI_Memory.tcl} -protoinst "protoinst_files/axi_test_1.protoinst" -protoinst "protoinst_files/micro_blaze_AMBA_BUS.protoinst" -view {C:/github/amba_bus/soc_AMBA_BUS/tb_AXI_Memory_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/axi_test_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/axi_test_1.protoinst for the following reason(s):
There are no instances of module "axi_test_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/micro_blaze_AMBA_BUS.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/micro_blaze_AMBA_BUS.protoinst for the following reason(s):
There are no instances of module "micro_blaze_AMBA_BUS" in the design.

Time resolution is 1 ps
open_wave_config C:/github/amba_bus/soc_AMBA_BUS/tb_AXI_Memory_behav.wcfg
source tb_AXI_Memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_AXI_Memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4183.555 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_master_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/axi_slave_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/amba_bus/tb_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'S_BRESP' is not connected on this instance [C:/github/amba_bus/tb_AXI.v:52]
WARNING: [VRFC 10-5021] port 'M_BREADY' is not connected on this instance [C:/github/amba_bus/tb_AXI.v:89]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_master_fsm
Compiling module xil_defaultlib.axi_slave_fsm
Compiling module xil_defaultlib.tb_AXI_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_Memory_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/axi_test_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/axi_test_1.protoinst for the following reason(s):
There are no instances of module "axi_test_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/micro_blaze_AMBA_BUS.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/micro_blaze_AMBA_BUS.protoinst for the following reason(s):
There are no instances of module "micro_blaze_AMBA_BUS" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4183.555 ; gain = 0.000
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/github/amba_bus/bfm.v:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/github/amba_bus/bfm.v:301]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/github/amba_bus/bfm.v:301]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/github/amba_bus/bfm.v:301]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/github/amba_bus/bfm.v:301]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/github/amba_bus/bfm.v:301]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference axi_test_1_axi_master_fsm_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'M' due to missing master read-channel signals ARREADY RDATA RVALID.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'M_ACLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_axi_master_fsm_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded axi_test_1_axi_master_fsm_0_0 from axi_master_fsm_v1_0 1.0 to axi_master_fsm_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /axi_master_fsm_0_upgraded_ipi/M_ARESET_N(undef)
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference axi_test_1_axi_slave_fsm_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'M' due to missing slave read-channel signals ARREADY RDATA RVALID.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'S_ACLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_axi_slave_fsm_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded axi_test_1_axi_slave_fsm_0_0 from axi_slave_fsm_v1_0 1.0 to axi_slave_fsm_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /axi_slave_fsm_0_upgraded_ipi/S_ARRESET_N(undef)
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
update_module_reference axi_test_1_bfm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
Upgrading 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/axi_test_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded axi_test_1_bfm_0_0 from bfm_v1_0 1.0 to bfm_v1_0 1.0
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
Wrote  : <C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ui/bd_9e8cf691.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.srcs\sources_1\bd\axi_test_1\axi_test_1.bd> 
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/sim/axi_test_1.v
VHDL Output written to : C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_master_fsm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_0 .
Exporting to file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1.hwh
Generated Block Design Tcl file C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hw_handoff/axi_test_1_bd.tcl
Generated Hardware Definition File C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.hwdef
[Mon Oct  7 20:32:57 2024] Launched axi_test_1_axi_slave_fsm_0_0_synth_1, axi_test_1_axi_master_fsm_0_0_synth_1, axi_test_1_bfm_0_0_synth_1, synth_1...
Run output will be captured here:
axi_test_1_axi_slave_fsm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_axi_slave_fsm_0_0_synth_1/runme.log
axi_test_1_axi_master_fsm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_axi_master_fsm_0_0_synth_1/runme.log
axi_test_1_bfm_0_0_synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/axi_test_1_bfm_0_0_synth_1/runme.log
synth_1: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/runme.log
[Mon Oct  7 20:32:57 2024] Launched impl_1...
Run output will be captured here: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4183.555 ; gain = 0.000
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /axi_master_fsm_0/M_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /axi_slave_fsm_0/S_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /bfm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/impl_1/axi_test_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
