<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="249" />
   <export preferredWidth="313" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="288" />
   <clocksource preferredWidth="286" />
   <frequency preferredWidth="280" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1166" height="840" x="123" y="108" />
 <generation
   synthesis="VHDL"
   testbench_system="STANDARD"
   testbench_simulation="VHDL"
   path="_PROJECT_NAME_"
   simulation="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
