// Seed: 336944694
module module_0 (
    input wand id_0
);
  wire id_2;
  supply0 id_3 = 1;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    output wand id_4,
    input wand id_5,
    input uwire id_6,
    output tri id_7,
    output tri id_8,
    output uwire id_9,
    input tri0 id_10,
    input supply0 id_11
);
  logic [7:0] id_13;
  always_latch id_3 = 1;
  generate
    assign id_8 = id_13[1'h0];
  endgenerate
  module_0(
      id_11
  );
endmodule
