{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710030773827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710030773843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 21:32:53 2024 " "Processing started: Sat Mar 09 21:32:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710030773843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710030773843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computador -c Computador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computador -c Computador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710030773843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710030774432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710030774432 ""}
{ "Warning" "WSGN_SEARCH_FILE" "computador.v 1 1 " "Using design file computador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Computador " "Found entity 1: Computador" {  } { { "computador.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/computador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030785836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030785836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computador " "Elaborating entity \"Computador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710030785836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dif_freq.v 1 1 " "Using design file dif_freq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dif_freq " "Found entity 1: dif_freq" {  } { { "dif_freq.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/dif_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030785899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030785899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dif_freq dif_freq:dif_freq " "Elaborating entity \"dif_freq\" for hierarchy \"dif_freq:dif_freq\"" {  } { { "computador.v" "dif_freq" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/computador.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030785901 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 2 2 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debounce.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030785930 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_dff " "Found entity 2: my_dff" {  } { { "debounce.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/debounce.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030785930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030785930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:DeBounce " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:DeBounce\"" {  } { { "computador.v" "DeBounce" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/computador.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030785930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff DeBounce:DeBounce\|my_dff:d0 " "Elaborating entity \"my_dff\" for hierarchy \"DeBounce:DeBounce\|my_dff:d0\"" {  } { { "debounce.v" "d0" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/debounce.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030785946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador1.v 1 1 " "Using design file multiplexador1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador1 " "Found entity 1: multiplexador1" {  } { { "multiplexador1.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/multiplexador1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030785969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030785969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador1 multiplexador1:Mux_clock " "Elaborating entity \"multiplexador1\" for hierarchy \"multiplexador1:Mux_clock\"" {  } { { "computador.v" "Mux_clock" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/computador.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030785969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.v 1 1 " "Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030785994 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030785994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "computador.v" "CPU" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/computador.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030785994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "endereco.v 1 1 " "Using design file endereco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 endereco " "Found entity 1: endereco" {  } { { "endereco.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/endereco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030786042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030786042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endereco CPU:CPU\|endereco:endereco " "Elaborating entity \"endereco\" for hierarchy \"CPU:CPU\|endereco:endereco\"" {  } { { "cpu.v" "endereco" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030786042 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030786073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030786073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:CPU\|ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"CPU:CPU\|ROM:ROM\"" {  } { { "cpu.v" "ROM" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030786089 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 63 rom.v(25) " "Verilog HDL warning at rom.v(25): number of words (23) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "rom.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/rom.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1710030786089 "|Computador|CPU:CPU|ROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[23..63\] 0 rom.v(10) " "Net \"rom\[23..63\]\" at rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1710030786089 "|Computador|CPU:CPU|ROM:ROM"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidade_controle.v(10) " "Verilog HDL information at unidade_controle.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "unidade_controle.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/unidade_controle.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710030786183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unidade_controle.v 1 1 " "Using design file unidade_controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030786183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030786183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle CPU:CPU\|unidade_controle:unidade_controle " "Elaborating entity \"unidade_controle\" for hierarchy \"CPU:CPU\|unidade_controle:unidade_controle\"" {  } { { "cpu.v" "unidade_controle" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030786183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "banco_registrador.v(17) " "Verilog HDL information at banco_registrador.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "banco_registrador.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/banco_registrador.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710030786214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "banco_registrador.v 1 1 " "Using design file banco_registrador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 banco_registrador " "Found entity 1: banco_registrador" {  } { { "banco_registrador.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/banco_registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030786214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030786214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registrador CPU:CPU\|banco_registrador:banco_registrador " "Elaborating entity \"banco_registrador\" for hierarchy \"CPU:CPU\|banco_registrador:banco_registrador\"" {  } { { "cpu.v" "banco_registrador" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030786214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.v 1 1 " "Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030786470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030786470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:CPU\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"CPU:CPU\|ULA:ULA\"" {  } { { "cpu.v" "ULA" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030786470 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ulacontrol.v 1 1 " "Using design file ulacontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULAControl " "Found entity 1: ULAControl" {  } { { "ulacontrol.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/ulacontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030786499 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030786499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAControl CPU:CPU\|ULA:ULA\|ULAControl:ULAControl " "Elaborating entity \"ULAControl\" for hierarchy \"CPU:CPU\|ULA:ULA\|ULAControl:ULAControl\"" {  } { { "ula.v" "ULAControl" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/ula.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030786499 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.v 1 1 " "Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030786530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030786530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CPU:CPU\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"CPU:CPU\|RAM:RAM\"" {  } { { "cpu.v" "RAM" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030786530 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador2.v 1 1 " "Using design file multiplexador2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador2 " "Found entity 1: multiplexador2" {  } { { "multiplexador2.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/multiplexador2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030786939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030786939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador2 CPU:CPU\|multiplexador2:mux_ULA " "Elaborating entity \"multiplexador2\" for hierarchy \"CPU:CPU\|multiplexador2:mux_ULA\"" {  } { { "cpu.v" "mux_ULA" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030786955 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador3.v 1 1 " "Using design file multiplexador3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador3 " "Found entity 1: multiplexador3" {  } { { "multiplexador3.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/multiplexador3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030786971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030786971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador3 CPU:CPU\|multiplexador3:mux_BR " "Elaborating entity \"multiplexador3\" for hierarchy \"CPU:CPU\|multiplexador3:mux_BR\"" {  } { { "cpu.v" "mux_BR" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030786987 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegment.v 1 1 " "Using design file sevensegment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "sevensegment.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/sevensegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030787018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030787018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:sevenSegment " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:sevenSegment\"" {  } { { "computador.v" "sevenSegment" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/computador.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030787018 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd.v 1 1 " "Using design file bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "bcd.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030787052 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030787052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD sevenSegment:sevenSegment\|BCD:BCD " "Elaborating entity \"BCD\" for hierarchy \"sevenSegment:sevenSegment\|BCD:BCD\"" {  } { { "sevensegment.v" "BCD" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/sevensegment.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030787052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "displayss.v 1 1 " "Using design file displayss.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 displaySS " "Found entity 1: displaySS" {  } { { "displayss.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/displayss.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030787193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710030787193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaySS sevenSegment:sevenSegment\|displaySS:displayH7 " "Elaborating entity \"displaySS\" for hierarchy \"sevenSegment:sevenSegment\|displaySS:displayH7\"" {  } { { "sevensegment.v" "displayH7" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/sevensegment.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030787193 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:CPU\|cp\[6\] " "Net \"CPU:CPU\|cp\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "cp\[6\]" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710030787375 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1710030787375 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:CPU\|RAM:RAM\|ram " "RAM logic \"CPU:CPU\|RAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram.v" "ram" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/ram.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1710030789333 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1710030789333 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "CPU:CPU\|ROM:ROM\|Mux31_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:CPU\|ROM:ROM\|Mux31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710030795934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710030795934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710030795934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710030795934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710030795934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710030795934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Computador.Computador0.rtl.mif " "Parameter INIT_FILE set to Computador.Computador0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710030795934 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710030795934 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710030795934 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:CPU\|ULA:ULA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:CPU\|ULA:ULA\|Mult0\"" {  } { { "ula.v" "Mult0" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/ula.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710030795934 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710030795934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU\|ROM:ROM\|altsyncram:Mux31_rtl_0 " "Elaborated megafunction instantiation \"CPU:CPU\|ROM:ROM\|altsyncram:Mux31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030796282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU\|ROM:ROM\|altsyncram:Mux31_rtl_0 " "Instantiated megafunction \"CPU:CPU\|ROM:ROM\|altsyncram:Mux31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Computador.Computador0.rtl.mif " "Parameter \"INIT_FILE\" = \"Computador.Computador0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796282 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710030796282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d801 " "Found entity 1: altsyncram_d801" {  } { { "db/altsyncram_d801.tdf" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/db/altsyncram_d801.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030796361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710030796361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU\|ULA:ULA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU:CPU\|ULA:ULA\|lpm_mult:Mult0\"" {  } { { "ula.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/ula.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030796572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU\|ULA:ULA\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU:CPU\|ULA:ULA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710030796572 ""}  } { { "ula.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/ula.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710030796572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710030796631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710030796631 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"CPU:CPU\|ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ula.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/ula.v" 23 -1 0 } } { "cpu.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 94 0 0 } } { "computador.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/computador.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710030796758 "|Computador|CPU:CPU|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:CPU\|ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"CPU:CPU\|ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ula.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/ula.v" 23 -1 0 } } { "cpu.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/cpu.v" 94 0 0 } } { "computador.v" "" { Text "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/computador.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710030796758 "|Computador|CPU:CPU|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1710030796758 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1710030796758 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1710030799467 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1710030799539 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1710030799539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710030808947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/output_files/Computador.map.smsg " "Generated suppressed messages file C:/Users/lucas/Documents/GitHub/projeto_computador/Computador/output_files/Computador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710030827384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710030827982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710030827982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9932 " "Implemented 9932 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710030828743 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710030828743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9830 " "Implemented 9830 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710030828743 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710030828743 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1710030828743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710030828743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710030828804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 21:33:48 2024 " "Processing ended: Sat Mar 09 21:33:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710030828804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710030828804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710030828804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710030828804 ""}
