/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [13:0] _04_;
  wire [13:0] _05_;
  reg [6:0] _06_;
  wire [3:0] _07_;
  wire [2:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [21:0] celloutsig_0_19z;
  wire [22:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [10:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [15:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_59z;
  wire [29:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_72z;
  wire celloutsig_0_76z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_1z[18] & in_data[20]);
  assign celloutsig_0_45z = ~(_00_ & celloutsig_0_31z[0]);
  assign celloutsig_0_59z = ~(celloutsig_0_38z[1] & celloutsig_0_50z);
  assign celloutsig_1_6z = ~(in_data[99] & celloutsig_1_1z);
  assign celloutsig_1_11z = ~(celloutsig_1_3z[5] & celloutsig_1_1z);
  assign celloutsig_0_14z = ~(celloutsig_0_5z[27] & celloutsig_0_11z);
  assign celloutsig_0_25z = ~(celloutsig_0_14z & celloutsig_0_14z);
  assign celloutsig_0_34z = !(celloutsig_0_24z[4] ? celloutsig_0_30z[3] : celloutsig_0_24z[3]);
  assign celloutsig_0_43z = !(celloutsig_0_13z ? celloutsig_0_33z[0] : _01_);
  assign celloutsig_0_76z = !(celloutsig_0_7z[0] ? celloutsig_0_36z : celloutsig_0_37z[3]);
  assign celloutsig_1_1z = !(in_data[187] ? celloutsig_1_0z : in_data[131]);
  assign celloutsig_1_4z = !(in_data[153] ? in_data[181] : celloutsig_1_0z);
  assign celloutsig_0_2z = !(in_data[12] ? celloutsig_0_0z[1] : celloutsig_0_0z[0]);
  assign celloutsig_0_3z = ~celloutsig_0_1z[2];
  assign celloutsig_0_8z = ~in_data[74];
  assign celloutsig_0_21z = ~celloutsig_0_1z[19];
  assign celloutsig_0_36z = celloutsig_0_23z | celloutsig_0_30z[14];
  assign celloutsig_0_50z = celloutsig_0_38z[4] | celloutsig_0_44z[5];
  assign celloutsig_1_0z = in_data[112] | in_data[157];
  assign celloutsig_1_10z = celloutsig_1_3z[1] | celloutsig_1_2z[3];
  assign celloutsig_0_17z = celloutsig_0_14z | celloutsig_0_3z;
  reg [13:0] _29_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _29_ <= 14'h0000;
    else _29_ <= { in_data[67:62], celloutsig_0_14z, celloutsig_0_20z, _04_[5], _02_, _04_[3], celloutsig_0_0z };
  assign { _03_, _05_[12:3], _00_, _05_[1:0] } = _29_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _06_ <= 7'h00;
    else _06_ <= { celloutsig_0_31z[1:0], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_59z, celloutsig_0_4z };
  reg [6:0] _31_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _31_ <= 7'h00;
    else _31_ <= { _06_[6:1], celloutsig_0_86z };
  assign out_data[6:0] = _31_;
  reg [2:0] _32_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _32_ <= 3'h0;
    else _32_ <= { celloutsig_0_10z[15:14], celloutsig_0_13z };
  assign { _04_[5], _02_, _04_[3] } = _32_;
  reg [3:0] _33_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _33_ <= 4'h0;
    else _33_ <= celloutsig_0_1z[12:9];
  assign { _07_[3:2], _01_, _07_[0] } = _33_;
  assign celloutsig_0_31z = celloutsig_0_5z[20:17] % { 1'h1, celloutsig_0_12z[3:1] };
  assign celloutsig_0_7z = { celloutsig_0_1z[15:4], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[19:4] };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z } % { 1'h1, celloutsig_1_2z[11:10] };
  assign celloutsig_0_10z = { celloutsig_0_5z[18:9], celloutsig_0_9z } % { 1'h1, celloutsig_0_7z[14:0] };
  assign celloutsig_1_14z = { celloutsig_1_9z[2], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_13z } % { 1'h1, in_data[145:130] };
  assign celloutsig_0_1z = in_data[29:7] % { 1'h1, in_data[54:33] };
  assign celloutsig_0_0z = in_data[42] ? in_data[11:9] : in_data[61:59];
  assign celloutsig_0_33z = celloutsig_0_9z[5] ? { celloutsig_0_31z[0], celloutsig_0_25z, celloutsig_0_11z } : { celloutsig_0_19z[11:10], celloutsig_0_14z };
  assign celloutsig_0_37z = celloutsig_0_1z[10] ? celloutsig_0_12z : { celloutsig_0_19z[20:17], celloutsig_0_34z };
  assign celloutsig_0_5z = celloutsig_0_1z[22] ? { in_data[24:18], 1'h1, celloutsig_0_1z[21:0] } : { celloutsig_0_0z, 1'h0, celloutsig_0_1z[21:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_72z = celloutsig_0_45z ? celloutsig_0_31z[3:1] : { _02_, _04_[3], celloutsig_0_21z };
  assign celloutsig_1_2z = celloutsig_1_0z ? { in_data[115:104], celloutsig_1_1z } : in_data[137:125];
  assign celloutsig_1_18z = celloutsig_1_5z[0] ? { celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_5z[3:1], 1'h1 } : { celloutsig_1_2z[9:6], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_24z = in_data[56] ? { celloutsig_0_7z[6:2], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_21z } : { celloutsig_0_9z[2], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_30z = celloutsig_0_9z[2] ? { celloutsig_0_10z[13:1], celloutsig_0_4z, celloutsig_0_17z } : celloutsig_0_7z[15:1];
  assign celloutsig_0_86z = ^ { celloutsig_0_76z, celloutsig_0_72z, celloutsig_0_13z };
  assign celloutsig_1_7z = ^ in_data[175:172];
  assign celloutsig_1_12z = ^ celloutsig_1_2z[12:8];
  assign celloutsig_1_13z = ^ { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_11z = ^ celloutsig_0_0z;
  assign celloutsig_0_13z = ^ { in_data[18:5], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_15z = ^ celloutsig_0_7z[7:0];
  assign celloutsig_0_23z = ^ { celloutsig_0_7z[9:6], celloutsig_0_20z };
  assign celloutsig_0_28z = ^ { celloutsig_0_9z[5:4], _04_[5], _02_, _04_[3], celloutsig_0_9z };
  assign celloutsig_0_38z = celloutsig_0_5z[12:2] <<< celloutsig_0_19z[15:5];
  assign celloutsig_0_44z = { celloutsig_0_1z[20:9], celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_43z, celloutsig_0_15z } <<< { celloutsig_0_5z[20:16], celloutsig_0_24z, celloutsig_0_15z };
  assign celloutsig_0_9z = { in_data[78:74], celloutsig_0_8z } <<< { celloutsig_0_1z[18:15], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_2z[12:5] <<< celloutsig_1_2z[9:2];
  assign celloutsig_1_5z = in_data[154:151] <<< celloutsig_1_3z[5:2];
  assign celloutsig_0_12z = { celloutsig_0_1z[4:1], celloutsig_0_11z } <<< celloutsig_0_10z[4:0];
  assign celloutsig_0_19z = { celloutsig_0_5z[8:5], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z } <<< in_data[22:1];
  assign celloutsig_0_6z = ~((celloutsig_0_0z[0] & in_data[58]) | celloutsig_0_1z[22]);
  assign celloutsig_1_19z = ~((celloutsig_1_5z[1] & celloutsig_1_14z[3]) | celloutsig_1_2z[9]);
  assign celloutsig_0_20z = ~((celloutsig_0_2z & in_data[35]) | celloutsig_0_6z);
  assign { _04_[13:6], _04_[4], _04_[2:0] } = { in_data[67:62], celloutsig_0_14z, celloutsig_0_20z, _02_, celloutsig_0_0z };
  assign { _05_[13], _05_[2] } = { _03_, _00_ };
  assign _07_[1] = _01_;
  assign { out_data[135:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z[1] };
endmodule
