#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr  5 08:33:08 2025
# Process ID: 10144
# Current directory: D:/Thesis/auto_scripts
# Command line: vivado.exe -mode batch -source D:\\Thesis\\auto_scripts\\vi.tcl
# Log file: D:/Thesis/auto_scripts/vivado.log
# Journal file: D:/Thesis/auto_scripts\vivado.jou
#-----------------------------------------------------------
source {D:\\Thesis\\auto_scripts\\vi.tcl}
# open_project "D:/Xilinx_Vivado/mrelbp_final/mrelbp_final.xpr"
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/thesis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 908.129 ; gain = 679.016
# launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx_Vivado/mrelbp_final/mrelbp_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx_Vivado/mrelbp_final/mrelbp_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx_Vivado/mrelbp_final/mrelbp_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L zynq_ultra_ps_e_vip_v1_0_3 -L xilinx_vip -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/top_module/top_module_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module__controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/top_module/top_module_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module__datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port finish is not allowed [D:/Thesis/src/modules/top_module/top_module_datapath.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_11x11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_11x11_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_11x11_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_13x13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_13x13_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_13x13_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_3x3_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_3x3_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_5x5_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_5x5_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_7x7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_7x7_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_7x7_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_9x9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_9x9_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_9x9_datapath
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx_Vivado/mrelbp_final/mrelbp_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b23f9ca916184c398faaf9ec50e69ca0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Xilinx_Vivado/mrelbp_final/mrelbp_final.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/top_module_tb_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx_Vivado/mrelbp_final/mrelbp_final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx_Vivado/mrelbp_final/mrelbp_final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 908.129 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "D:\\Thesis\\auto_scripts\\vi.tcl" line 2)
INFO: [Common 17-206] Exiting Vivado at Sat Apr  5 08:33:45 2025...
