<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Pin: REG (specific to the IA-32 and Intel(R) 64 architectures)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Pin</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">REG (specific to the IA-32 and Intel(R) 64 architectures)</div>  </div>
<div class="ingroups"><a class="el" href="group__REG__BASIC__API.html">REG: Register Object</a></div></div>
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLEVEL__BASE_1_1REGDEF__ENTRY.html">LEVEL_BASE::REGDEF_ENTRY</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga1d2569f4080aa0e3aaa0939d9fe2dcff">_REGSBIT</a>(regSubClass)&#160;&#160;&#160;(REG_SUBCLASS_BITS(1) &lt;&lt; (regSubClass))</td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef UINT64&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga5b0b71675518f3b3e967334d71a967d4">LEVEL_BASE::REG_CLASS_BITS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef class REGISTER_SET<br class="typebreak"/>
&lt; REG_FirstInRegset, <br class="typebreak"/>
REG_LastInRegset &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gae457153aab05650d6845e3553731ee63">LEVEL_CORE::REGSET</a></td></tr>
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga0f57fb50e80d686a588694f73046f2aa">LEVEL_BASE::REG</a> { <br/>
&#160;&#160;<b>REG_INVALID_</b> =  0, 
<br/>
&#160;&#160;<b>REG_GR_BASE</b> =  REG_RBASE, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa03e03ec8e94b01093af076b12f1f3475">LEVEL_BASE::REG_RDI</a> =  REG_GR_BASE, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa337de7ddb5083c8150ecfd66f2320203">LEVEL_BASE::REG_GDI</a> =  REG_RDI, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaae050d1f0a9ae69dcc0fb2b303f174d0f">LEVEL_BASE::REG_RSI</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa710b4b9dba626781fd61d7b08350973f">LEVEL_BASE::REG_GSI</a> =  REG_RSI, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa5baaabaef51b5dd11f040640090e07cb">LEVEL_BASE::REG_RBP</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa9ac90dd9547c5c3bb9463924613f2a31">LEVEL_BASE::REG_GBP</a> =  REG_RBP, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaeec98ba4f5e70e7edaf1a2ff009fb838">LEVEL_BASE::REG_RSP</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa2a6956c6a8b5a16cd95bf2f33586e10a">LEVEL_BASE::REG_STACK_PTR</a> =  REG_RSP, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa2b24a77d9d484a3ff972dc177890b079">LEVEL_BASE::REG_RBX</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaafcbff5028eb036d075ce6bd9924e3290">LEVEL_BASE::REG_GBX</a> =  REG_RBX, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa488d066ae5c50671c998593b454f8ebe">LEVEL_BASE::REG_RDX</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa3ee773f2e43a1ba875bb1bf483d74538">LEVEL_BASE::REG_GDX</a> =  REG_RDX, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa6197f1f161d556e22841eb7abc34d6d9">LEVEL_BASE::REG_RCX</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaadfd07d546c44412017887acbcadd168e">LEVEL_BASE::REG_GCX</a> =  REG_RCX, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa4f0ecf75bc9d4958868f226cf6f001a5">LEVEL_BASE::REG_RAX</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaccca04b646ec41c6737d77a2c2369e86">LEVEL_BASE::REG_GAX</a> =  REG_RAX, 
<br/>
&#160;&#160;<b>REG_R8</b>, 
<br/>
&#160;&#160;<b>REG_R9</b>, 
<br/>
&#160;&#160;<b>REG_R10</b>, 
<br/>
&#160;&#160;<b>REG_R11</b>, 
<br/>
&#160;&#160;<b>REG_R12</b>, 
<br/>
&#160;&#160;<b>REG_R13</b>, 
<br/>
&#160;&#160;<b>REG_R14</b>, 
<br/>
&#160;&#160;<b>REG_R15</b>, 
<br/>
&#160;&#160;<b>REG_GR_LAST</b> =  REG_R15, 
<br/>
&#160;&#160;<b>REG_SEG_BASE</b>, 
<br/>
&#160;&#160;<b>REG_SEG_CS</b> =  REG_SEG_BASE, 
<br/>
&#160;&#160;<b>REG_SEG_SS</b>, 
<br/>
&#160;&#160;<b>REG_SEG_DS</b>, 
<br/>
&#160;&#160;<b>REG_SEG_ES</b>, 
<br/>
&#160;&#160;<b>REG_SEG_FS</b>, 
<br/>
&#160;&#160;<b>REG_SEG_GS</b>, 
<br/>
&#160;&#160;<b>REG_SEG_LAST</b> =  REG_SEG_GS, 
<br/>
&#160;&#160;<b>REG_RFLAGS</b>, 
<br/>
&#160;&#160;<b>REG_GFLAGS</b> = REG_RFLAGS, 
<br/>
&#160;&#160;<b>REG_RIP</b>, 
<br/>
&#160;&#160;<b>REG_INST_PTR</b> =  REG_RIP, 
<br/>
&#160;&#160;<b>REG_AL</b>, 
<br/>
&#160;&#160;<b>REG_AH</b>, 
<br/>
&#160;&#160;<b>REG_AX</b>, 
<br/>
&#160;&#160;<b>REG_CL</b>, 
<br/>
&#160;&#160;<b>REG_CH</b>, 
<br/>
&#160;&#160;<b>REG_CX</b>, 
<br/>
&#160;&#160;<b>REG_DL</b>, 
<br/>
&#160;&#160;<b>REG_DH</b>, 
<br/>
&#160;&#160;<b>REG_DX</b>, 
<br/>
&#160;&#160;<b>REG_BL</b>, 
<br/>
&#160;&#160;<b>REG_BH</b>, 
<br/>
&#160;&#160;<b>REG_BX</b>, 
<br/>
&#160;&#160;<b>REG_BP</b>, 
<br/>
&#160;&#160;<b>REG_SI</b>, 
<br/>
&#160;&#160;<b>REG_DI</b>, 
<br/>
&#160;&#160;<b>REG_SP</b>, 
<br/>
&#160;&#160;<b>REG_FLAGS</b>, 
<br/>
&#160;&#160;<b>REG_IP</b>, 
<br/>
&#160;&#160;<b>REG_EDI</b>, 
<br/>
&#160;&#160;<b>REG_DIL</b>, 
<br/>
&#160;&#160;<b>REG_ESI</b>, 
<br/>
&#160;&#160;<b>REG_SIL</b>, 
<br/>
&#160;&#160;<b>REG_EBP</b>, 
<br/>
&#160;&#160;<b>REG_BPL</b>, 
<br/>
&#160;&#160;<b>REG_ESP</b>, 
<br/>
&#160;&#160;<b>REG_SPL</b>, 
<br/>
&#160;&#160;<b>REG_EBX</b>, 
<br/>
&#160;&#160;<b>REG_EDX</b>, 
<br/>
&#160;&#160;<b>REG_ECX</b>, 
<br/>
&#160;&#160;<b>REG_EAX</b>, 
<br/>
&#160;&#160;<b>REG_EFLAGS</b>, 
<br/>
&#160;&#160;<b>REG_EIP</b>, 
<br/>
&#160;&#160;<b>REG_R8B</b>, 
<br/>
&#160;&#160;<b>REG_R8W</b>, 
<br/>
&#160;&#160;<b>REG_R8D</b>, 
<br/>
&#160;&#160;<b>REG_R9B</b>, 
<br/>
&#160;&#160;<b>REG_R9W</b>, 
<br/>
&#160;&#160;<b>REG_R9D</b>, 
<br/>
&#160;&#160;<b>REG_R10B</b>, 
<br/>
&#160;&#160;<b>REG_R10W</b>, 
<br/>
&#160;&#160;<b>REG_R10D</b>, 
<br/>
&#160;&#160;<b>REG_R11B</b>, 
<br/>
&#160;&#160;<b>REG_R11W</b>, 
<br/>
&#160;&#160;<b>REG_R11D</b>, 
<br/>
&#160;&#160;<b>REG_R12B</b>, 
<br/>
&#160;&#160;<b>REG_R12W</b>, 
<br/>
&#160;&#160;<b>REG_R12D</b>, 
<br/>
&#160;&#160;<b>REG_R13B</b>, 
<br/>
&#160;&#160;<b>REG_R13W</b>, 
<br/>
&#160;&#160;<b>REG_R13D</b>, 
<br/>
&#160;&#160;<b>REG_R14B</b>, 
<br/>
&#160;&#160;<b>REG_R14W</b>, 
<br/>
&#160;&#160;<b>REG_R14D</b>, 
<br/>
&#160;&#160;<b>REG_R15B</b>, 
<br/>
&#160;&#160;<b>REG_R15W</b>, 
<br/>
&#160;&#160;<b>REG_R15D</b>, 
<br/>
&#160;&#160;<b>REG_MM_BASE</b>, 
<br/>
&#160;&#160;<b>REG_MM0</b> =  REG_MM_BASE, 
<br/>
&#160;&#160;<b>REG_MM1</b>, 
<br/>
&#160;&#160;<b>REG_MM2</b>, 
<br/>
&#160;&#160;<b>REG_MM3</b>, 
<br/>
&#160;&#160;<b>REG_MM4</b>, 
<br/>
&#160;&#160;<b>REG_MM5</b>, 
<br/>
&#160;&#160;<b>REG_MM6</b>, 
<br/>
&#160;&#160;<b>REG_MM7</b>, 
<br/>
&#160;&#160;<b>REG_MM_LAST</b> =  REG_MM7, 
<br/>
&#160;&#160;<b>REG_XMM_BASE</b>, 
<br/>
&#160;&#160;<b>REG_FIRST_FP_REG</b> =  REG_XMM_BASE, 
<br/>
&#160;&#160;<b>REG_XMM0</b> =  REG_XMM_BASE, 
<br/>
&#160;&#160;<b>REG_XMM1</b>, 
<br/>
&#160;&#160;<b>REG_XMM2</b>, 
<br/>
&#160;&#160;<b>REG_XMM3</b>, 
<br/>
&#160;&#160;<b>REG_XMM4</b>, 
<br/>
&#160;&#160;<b>REG_XMM5</b>, 
<br/>
&#160;&#160;<b>REG_XMM6</b>, 
<br/>
&#160;&#160;<b>REG_XMM7</b>, 
<br/>
&#160;&#160;<b>REG_XMM8</b>, 
<br/>
&#160;&#160;<b>REG_XMM9</b>, 
<br/>
&#160;&#160;<b>REG_XMM10</b>, 
<br/>
&#160;&#160;<b>REG_XMM11</b>, 
<br/>
&#160;&#160;<b>REG_XMM12</b>, 
<br/>
&#160;&#160;<b>REG_XMM13</b>, 
<br/>
&#160;&#160;<b>REG_XMM14</b>, 
<br/>
&#160;&#160;<b>REG_XMM15</b>, 
<br/>
&#160;&#160;<b>REG_XMM_SSE_LAST</b> =  REG_XMM15, 
<br/>
&#160;&#160;<b>REG_XMM_AVX_LAST</b> =  REG_XMM_SSE_LAST, 
<br/>
&#160;&#160;<b>REG_XMM_AVX512_HI16_FIRST</b>, 
<br/>
&#160;&#160;<b>REG_XMM16</b> =  REG_XMM_AVX512_HI16_FIRST, 
<br/>
&#160;&#160;<b>REG_XMM17</b>, 
<br/>
&#160;&#160;<b>REG_XMM18</b>, 
<br/>
&#160;&#160;<b>REG_XMM19</b>, 
<br/>
&#160;&#160;<b>REG_XMM20</b>, 
<br/>
&#160;&#160;<b>REG_XMM21</b>, 
<br/>
&#160;&#160;<b>REG_XMM22</b>, 
<br/>
&#160;&#160;<b>REG_XMM23</b>, 
<br/>
&#160;&#160;<b>REG_XMM24</b>, 
<br/>
&#160;&#160;<b>REG_XMM25</b>, 
<br/>
&#160;&#160;<b>REG_XMM26</b>, 
<br/>
&#160;&#160;<b>REG_XMM27</b>, 
<br/>
&#160;&#160;<b>REG_XMM28</b>, 
<br/>
&#160;&#160;<b>REG_XMM29</b>, 
<br/>
&#160;&#160;<b>REG_XMM30</b>, 
<br/>
&#160;&#160;<b>REG_XMM31</b>, 
<br/>
&#160;&#160;<b>REG_XMM_AVX512_HI16_LAST</b> =  REG_XMM31, 
<br/>
&#160;&#160;<b>REG_XMM_AVX512_LAST</b> =  REG_XMM_AVX512_HI16_LAST, 
<br/>
&#160;&#160;<b>REG_XMM_LAST</b> =  REG_XMM_AVX512_LAST, 
<br/>
&#160;&#160;<b>REG_YMM_BASE</b>, 
<br/>
&#160;&#160;<b>REG_YMM0</b> =  REG_YMM_BASE, 
<br/>
&#160;&#160;<b>REG_YMM1</b>, 
<br/>
&#160;&#160;<b>REG_YMM2</b>, 
<br/>
&#160;&#160;<b>REG_YMM3</b>, 
<br/>
&#160;&#160;<b>REG_YMM4</b>, 
<br/>
&#160;&#160;<b>REG_YMM5</b>, 
<br/>
&#160;&#160;<b>REG_YMM6</b>, 
<br/>
&#160;&#160;<b>REG_YMM7</b>, 
<br/>
&#160;&#160;<b>REG_YMM8</b>, 
<br/>
&#160;&#160;<b>REG_YMM9</b>, 
<br/>
&#160;&#160;<b>REG_YMM10</b>, 
<br/>
&#160;&#160;<b>REG_YMM11</b>, 
<br/>
&#160;&#160;<b>REG_YMM12</b>, 
<br/>
&#160;&#160;<b>REG_YMM13</b>, 
<br/>
&#160;&#160;<b>REG_YMM14</b>, 
<br/>
&#160;&#160;<b>REG_YMM15</b>, 
<br/>
&#160;&#160;<b>REG_YMM_AVX_LAST</b> =  REG_YMM15, 
<br/>
&#160;&#160;<b>REG_YMM_AVX512_HI16_FIRST</b>, 
<br/>
&#160;&#160;<b>REG_YMM16</b> =  REG_YMM_AVX512_HI16_FIRST, 
<br/>
&#160;&#160;<b>REG_YMM17</b>, 
<br/>
&#160;&#160;<b>REG_YMM18</b>, 
<br/>
&#160;&#160;<b>REG_YMM19</b>, 
<br/>
&#160;&#160;<b>REG_YMM20</b>, 
<br/>
&#160;&#160;<b>REG_YMM21</b>, 
<br/>
&#160;&#160;<b>REG_YMM22</b>, 
<br/>
&#160;&#160;<b>REG_YMM23</b>, 
<br/>
&#160;&#160;<b>REG_YMM24</b>, 
<br/>
&#160;&#160;<b>REG_YMM25</b>, 
<br/>
&#160;&#160;<b>REG_YMM26</b>, 
<br/>
&#160;&#160;<b>REG_YMM27</b>, 
<br/>
&#160;&#160;<b>REG_YMM28</b>, 
<br/>
&#160;&#160;<b>REG_YMM29</b>, 
<br/>
&#160;&#160;<b>REG_YMM30</b>, 
<br/>
&#160;&#160;<b>REG_YMM31</b>, 
<br/>
&#160;&#160;<b>REG_YMM_AVX512_HI16_LAST</b> =  REG_YMM31, 
<br/>
&#160;&#160;<b>REG_YMM_AVX512_LAST</b> =  REG_YMM_AVX512_HI16_LAST, 
<br/>
&#160;&#160;<b>REG_YMM_LAST</b> =  REG_YMM_AVX512_LAST, 
<br/>
&#160;&#160;<b>REG_ZMM_BASE</b>, 
<br/>
&#160;&#160;<b>REG_ZMM0</b> =  REG_ZMM_BASE, 
<br/>
&#160;&#160;<b>REG_ZMM1</b>, 
<br/>
&#160;&#160;<b>REG_ZMM2</b>, 
<br/>
&#160;&#160;<b>REG_ZMM3</b>, 
<br/>
&#160;&#160;<b>REG_ZMM4</b>, 
<br/>
&#160;&#160;<b>REG_ZMM5</b>, 
<br/>
&#160;&#160;<b>REG_ZMM6</b>, 
<br/>
&#160;&#160;<b>REG_ZMM7</b>, 
<br/>
&#160;&#160;<b>REG_ZMM8</b>, 
<br/>
&#160;&#160;<b>REG_ZMM9</b>, 
<br/>
&#160;&#160;<b>REG_ZMM10</b>, 
<br/>
&#160;&#160;<b>REG_ZMM11</b>, 
<br/>
&#160;&#160;<b>REG_ZMM12</b>, 
<br/>
&#160;&#160;<b>REG_ZMM13</b>, 
<br/>
&#160;&#160;<b>REG_ZMM14</b>, 
<br/>
&#160;&#160;<b>REG_ZMM15</b>, 
<br/>
&#160;&#160;<b>REG_ZMM_AVX512_SPLIT_LAST</b> =  REG_ZMM15, 
<br/>
&#160;&#160;<b>REG_ZMM_AVX512_HI16_FIRST</b>, 
<br/>
&#160;&#160;<b>REG_ZMM16</b> =  REG_ZMM_AVX512_HI16_FIRST, 
<br/>
&#160;&#160;<b>REG_ZMM17</b>, 
<br/>
&#160;&#160;<b>REG_ZMM18</b>, 
<br/>
&#160;&#160;<b>REG_ZMM19</b>, 
<br/>
&#160;&#160;<b>REG_ZMM20</b>, 
<br/>
&#160;&#160;<b>REG_ZMM21</b>, 
<br/>
&#160;&#160;<b>REG_ZMM22</b>, 
<br/>
&#160;&#160;<b>REG_ZMM23</b>, 
<br/>
&#160;&#160;<b>REG_ZMM24</b>, 
<br/>
&#160;&#160;<b>REG_ZMM25</b>, 
<br/>
&#160;&#160;<b>REG_ZMM26</b>, 
<br/>
&#160;&#160;<b>REG_ZMM27</b>, 
<br/>
&#160;&#160;<b>REG_ZMM28</b>, 
<br/>
&#160;&#160;<b>REG_ZMM29</b>, 
<br/>
&#160;&#160;<b>REG_ZMM30</b>, 
<br/>
&#160;&#160;<b>REG_ZMM31</b>, 
<br/>
&#160;&#160;<b>REG_ZMM_AVX512_HI16_LAST</b> =  REG_ZMM31, 
<br/>
&#160;&#160;<b>REG_ZMM_AVX512_LAST</b> =  REG_ZMM_AVX512_HI16_LAST, 
<br/>
&#160;&#160;<b>REG_ZMM_LAST</b> =  REG_ZMM_AVX512_LAST, 
<br/>
&#160;&#160;<b>REG_K_BASE</b>, 
<br/>
&#160;&#160;<b>REG_K0</b> =  REG_K_BASE, 
<br/>
&#160;&#160;<b>REG_IMPLICIT_FULL_MASK</b> =  REG_K0, 
<br/>
&#160;&#160;<b>REG_K1</b>, 
<br/>
&#160;&#160;<b>REG_K2</b>, 
<br/>
&#160;&#160;<b>REG_K3</b>, 
<br/>
&#160;&#160;<b>REG_K4</b>, 
<br/>
&#160;&#160;<b>REG_K5</b>, 
<br/>
&#160;&#160;<b>REG_K6</b>, 
<br/>
&#160;&#160;<b>REG_K7</b>, 
<br/>
&#160;&#160;<b>REG_K_LAST</b> =  REG_K7, 
<br/>
&#160;&#160;<b>REG_MXCSR</b>, 
<br/>
&#160;&#160;<b>REG_MXCSRMASK</b>, 
<br/>
&#160;&#160;<b>REG_ORIG_RAX</b>, 
<br/>
&#160;&#160;<b>REG_ORIG_GAX</b> =  REG_ORIG_RAX, 
<br/>
&#160;&#160;<b>REG_FPST_BASE</b>, 
<br/>
&#160;&#160;<b>REG_FPSTATUS_BASE</b> =  REG_FPST_BASE, 
<br/>
&#160;&#160;<b>REG_FPCW</b> =  REG_FPSTATUS_BASE, 
<br/>
&#160;&#160;<b>REG_FPSW</b>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaac92bf2494f7114c40cbbdff3d4b3071d">LEVEL_BASE::REG_FPTAG</a>, 
<br/>
&#160;&#160;<b>REG_FPIP_OFF</b>, 
<br/>
&#160;&#160;<b>REG_FPIP_SEL</b>, 
<br/>
&#160;&#160;<b>REG_FPOPCODE</b>, 
<br/>
&#160;&#160;<b>REG_FPDP_OFF</b>, 
<br/>
&#160;&#160;<b>REG_FPDP_SEL</b>, 
<br/>
&#160;&#160;<b>REG_FPSTATUS_LAST</b> =  REG_FPDP_SEL, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa816e3365404549bcab2e4d0ba9625225">LEVEL_BASE::REG_FPTAG_FULL</a>, 
<br/>
&#160;&#160;<b>REG_ST_BASE</b>, 
<br/>
&#160;&#160;<b>REG_ST0</b> =  REG_ST_BASE, 
<br/>
&#160;&#160;<b>REG_ST1</b>, 
<br/>
&#160;&#160;<b>REG_ST2</b>, 
<br/>
&#160;&#160;<b>REG_ST3</b>, 
<br/>
&#160;&#160;<b>REG_ST4</b>, 
<br/>
&#160;&#160;<b>REG_ST5</b>, 
<br/>
&#160;&#160;<b>REG_ST6</b>, 
<br/>
&#160;&#160;<b>REG_ST7</b>, 
<br/>
&#160;&#160;<b>REG_ST_LAST</b> =  REG_ST7, 
<br/>
&#160;&#160;<b>REG_FPST_LAST</b> =  REG_ST_LAST, 
<br/>
&#160;&#160;<b>REG_DR_BASE</b>, 
<br/>
&#160;&#160;<b>REG_DR0</b> =  REG_DR_BASE, 
<br/>
&#160;&#160;<b>REG_DR1</b>, 
<br/>
&#160;&#160;<b>REG_DR2</b>, 
<br/>
&#160;&#160;<b>REG_DR3</b>, 
<br/>
&#160;&#160;<b>REG_DR4</b>, 
<br/>
&#160;&#160;<b>REG_DR5</b>, 
<br/>
&#160;&#160;<b>REG_DR6</b>, 
<br/>
&#160;&#160;<b>REG_DR7</b>, 
<br/>
&#160;&#160;<b>REG_DR_LAST</b> =  REG_DR7, 
<br/>
&#160;&#160;<b>REG_CR_BASE</b>, 
<br/>
&#160;&#160;<b>REG_CR0</b> =  REG_CR_BASE, 
<br/>
&#160;&#160;<b>REG_CR1</b>, 
<br/>
&#160;&#160;<b>REG_CR2</b>, 
<br/>
&#160;&#160;<b>REG_CR3</b>, 
<br/>
&#160;&#160;<b>REG_CR4</b>, 
<br/>
&#160;&#160;<b>REG_CR_LAST</b> =  REG_CR4, 
<br/>
&#160;&#160;<b>REG_TSSR</b>, 
<br/>
&#160;&#160;<b>REG_LDTR</b>, 
<br/>
&#160;&#160;<b>REG_TR_BASE</b>, 
<br/>
&#160;&#160;<b>REG_TR</b> =  REG_TR_BASE, 
<br/>
&#160;&#160;<b>REG_TR3</b>, 
<br/>
&#160;&#160;<b>REG_TR4</b>, 
<br/>
&#160;&#160;<b>REG_TR5</b>, 
<br/>
&#160;&#160;<b>REG_TR6</b>, 
<br/>
&#160;&#160;<b>REG_TR7</b>, 
<br/>
&#160;&#160;<b>REG_TR_LAST</b> =  REG_TR7, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa0ed94219044b489ef7ec00b9aee1f997">LEVEL_BASE::REG_SEG_GS_BASE</a> =  REG_TOOL_BASE, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaae06493e866ba2fcfe67f5cee7c9e0262">LEVEL_BASE::REG_SEG_FS_BASE</a>, 
<br/>
&#160;&#160;<b>REG_INST_BASE</b>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaabffe023180c3055f8e337d0ee253ad44">LEVEL_BASE::REG_INST_SCRATCH_BASE</a> =  REG_INST_BASE, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa0c74b67cf274f09260e3487e3e50fc8d">LEVEL_BASE::REG_INST_G0</a> =  REG_INST_SCRATCH_BASE, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa7f36e2387bc4a1829178069800541ef9">LEVEL_BASE::REG_INST_G1</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaae4ea8dfff667c04c7fc1dc31ca58034c">LEVEL_BASE::REG_INST_G2</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa38ce8959771849b6d19666704cbde709">LEVEL_BASE::REG_INST_G3</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaf864b78729c325072880aaca91c4fc95">LEVEL_BASE::REG_INST_G4</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa0bf3c225420ed8b7efb4bdcf9cc96b7a">LEVEL_BASE::REG_INST_G5</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa7a495b5a550802bbfc2fe607347fe215">LEVEL_BASE::REG_INST_G6</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa9c5b06055777d4d2e9aec17bd12c23c8">LEVEL_BASE::REG_INST_G7</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa396783de27aaf9ad09d32b856f2a8470">LEVEL_BASE::REG_INST_G8</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa725ffa82752261f7e6d02f61f823e947">LEVEL_BASE::REG_INST_G9</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa95bd2a7996373994211f4abdca6fddd0">LEVEL_BASE::REG_INST_G10</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa6627b33852420083e7e1bf92ff9b0623">LEVEL_BASE::REG_INST_G11</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaf04944e9076e9486a2b3b041c53febac">LEVEL_BASE::REG_INST_G12</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaac345a6a2a3b09a8c3d904d1449ab1bea">LEVEL_BASE::REG_INST_G13</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa109cec4ef8f3a7cef69cd715f570aee7">LEVEL_BASE::REG_INST_G14</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa4cba02ec1f94e2108075f73542c61437">LEVEL_BASE::REG_INST_G15</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaae9c516698c3454b8affdd500f632693e">LEVEL_BASE::REG_INST_G16</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa2733a20abd14c288797c29496caf54c0">LEVEL_BASE::REG_INST_G17</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaf96e4e4238b1cdaa2e2698e79167827d">LEVEL_BASE::REG_INST_G18</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa190b77795e4b9f2deffb1b71f6b5e1db">LEVEL_BASE::REG_INST_G19</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa59acca29ce8ae55d494b25143e34f9d9">LEVEL_BASE::REG_INST_G20</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaf690aa538da5a908981ac893e1f4e161">LEVEL_BASE::REG_INST_G21</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa93e9ba0aefceb84674a5925b95419b81">LEVEL_BASE::REG_INST_G22</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaa59446ebc8910a87f43a2962d9346b47">LEVEL_BASE::REG_INST_G23</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaadfbfc0159ae81ed87d59b3adb70cab38">LEVEL_BASE::REG_INST_G24</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa6be65a34d0304c3e9825ae7cfbb7be5e">LEVEL_BASE::REG_INST_G25</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaa307f73d50cf2fdc59b71110ab6dfedf">LEVEL_BASE::REG_INST_G26</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa711d70383ecc473d6ac60e1307c405f3">LEVEL_BASE::REG_INST_G27</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa26c3d0b42cd2b43370836043e51d44db">LEVEL_BASE::REG_INST_G28</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa9d258abf4f7fe9fa6f39f0e5607d31c4">LEVEL_BASE::REG_INST_G29</a>, 
<br/>
&#160;&#160;<b>REG_INST_TOOL_FIRST</b> =  REG_INST_G0, 
<br/>
&#160;&#160;<b>REG_INST_TOOL_LAST</b> =  REG_INST_G29, 
<br/>
&#160;&#160;<b>REG_BUF_BASE0</b>, 
<br/>
&#160;&#160;<b>REG_BUF_BASE1</b>, 
<br/>
&#160;&#160;<b>REG_BUF_BASE2</b>, 
<br/>
&#160;&#160;<b>REG_BUF_BASE3</b>, 
<br/>
&#160;&#160;<b>REG_BUF_BASE4</b>, 
<br/>
&#160;&#160;<b>REG_BUF_BASE5</b>, 
<br/>
&#160;&#160;<b>REG_BUF_BASE6</b>, 
<br/>
&#160;&#160;<b>REG_BUF_BASE7</b>, 
<br/>
&#160;&#160;<b>REG_BUF_BASE8</b>, 
<br/>
&#160;&#160;<b>REG_BUF_BASE9</b>, 
<br/>
&#160;&#160;<b>REG_BUF_BASE_LAST</b> =  REG_BUF_BASE9, 
<br/>
&#160;&#160;<b>REG_BUF_END0</b>, 
<br/>
&#160;&#160;<b>REG_BUF_END1</b>, 
<br/>
&#160;&#160;<b>REG_BUF_END2</b>, 
<br/>
&#160;&#160;<b>REG_BUF_END3</b>, 
<br/>
&#160;&#160;<b>REG_BUF_END4</b>, 
<br/>
&#160;&#160;<b>REG_BUF_END5</b>, 
<br/>
&#160;&#160;<b>REG_BUF_END6</b>, 
<br/>
&#160;&#160;<b>REG_BUF_END7</b>, 
<br/>
&#160;&#160;<b>REG_BUF_END8</b>, 
<br/>
&#160;&#160;<b>REG_BUF_END9</b>, 
<br/>
&#160;&#160;<b>REG_BUF_ENDLAST</b> =  REG_BUF_END9, 
<br/>
&#160;&#160;<b>REG_BUF_LAST</b> =  REG_BUF_ENDLAST, 
<br/>
&#160;&#160;<b>REG_INST_SCRATCH_LAST</b> =  REG_BUF_LAST, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa680a1bfdef427ad22d9c06862ca8be39">LEVEL_BASE::REG_INST_G0D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa4384a63975e93079edbdf6f914c91732">LEVEL_BASE::REG_INST_G1D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaad3fec62dc380397b4cf41a514a3f6381">LEVEL_BASE::REG_INST_G2D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaab42714aeb5c33f414c6860fb1701ceb4">LEVEL_BASE::REG_INST_G3D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa9185ce9d3f47355f393f54e0c8268bf1">LEVEL_BASE::REG_INST_G4D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa5e3f60762c1e72653f9381e0a0250553">LEVEL_BASE::REG_INST_G5D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa8e45920c2fe6bec8ad40a7fbfc0c90ff">LEVEL_BASE::REG_INST_G6D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa7ecb1bf582da4d3336532c9774a50d58">LEVEL_BASE::REG_INST_G7D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa443b750b1dfcd746b22dc7c9bc1f3fb4">LEVEL_BASE::REG_INST_G8D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa6531c29aa82e400fe348f82ea3a3579b">LEVEL_BASE::REG_INST_G9D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa6569df93fe3d531d2ecf6ebab4d135f1">LEVEL_BASE::REG_INST_G10D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa4b6125afbf609af5e6627b5b491e6b5a">LEVEL_BASE::REG_INST_G11D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaab5eeb574296c5bb42155de0f59e4c21d">LEVEL_BASE::REG_INST_G12D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa367f555821f763a6ae6803d12c83a6c4">LEVEL_BASE::REG_INST_G13D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa1b2a30adcbad87161f6b6047d61bfa75">LEVEL_BASE::REG_INST_G14D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa49d95be2d2d1994558c6d9936ecbdd96">LEVEL_BASE::REG_INST_G15D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaa5bf9e9157c37c2487c5869abb1418db">LEVEL_BASE::REG_INST_G16D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa99e34eca2b534c4034912582b293892a">LEVEL_BASE::REG_INST_G17D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaacbb74d7b0dffce4df7fb6760bd6a2395">LEVEL_BASE::REG_INST_G18D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa401cb474591a1dae4b42c26b0877d0fe">LEVEL_BASE::REG_INST_G19D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa9aed97ea0abb130117bc059561ef247f">LEVEL_BASE::REG_INST_G20D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaf1721d92e36953871368eb3fa0b5e8de">LEVEL_BASE::REG_INST_G21D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa3d4c6db543fcaa093b859bcdaa85bd7d">LEVEL_BASE::REG_INST_G22D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaaa0b8ebb1eda36a8c3dce32deea7a6281">LEVEL_BASE::REG_INST_G23D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaab810110c5b5523798315394e3fb62782">LEVEL_BASE::REG_INST_G24D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa420162b67835d1eb2fd238c9abc824eb">LEVEL_BASE::REG_INST_G25D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa243b6406845f5cf683cac4277f6b060d">LEVEL_BASE::REG_INST_G26D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa52245952c7a0a7145b74d4c5bd63af9b">LEVEL_BASE::REG_INST_G27D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa2826c67e5eb083839961dab33b3d488d">LEVEL_BASE::REG_INST_G28D</a>, 
<br/>
&#160;&#160;<a class="el" href="group__REG__CPU__IA32.html#gga0f57fb50e80d686a588694f73046f2aaa2e62148d88ea152ca22bc07960775bb5">LEVEL_BASE::REG_INST_G29D</a>, 
<br/>
&#160;&#160;<b>REG_TOOL_LAST</b> =  REG_INST_G29D, 
<br/>
&#160;&#160;<b>REG_LAST</b>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gacc81a8433e2f250fc341758e21611be6">LEVEL_BASE::REGNAME</a> { <b>REGNAME_LAST</b>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga92c4a19fb1078e9a7d9a54b42d3118e7">LEVEL_BASE::REGWIDTH</a> { <br/>
&#160;&#160;<b>REGWIDTH_8</b> = 0, 
<br/>
&#160;&#160;<b>REGWIDTH_16</b> = 1, 
<br/>
&#160;&#160;<b>REGWIDTH_32</b> = 2, 
<br/>
&#160;&#160;<b>REGWIDTH_64</b> = 3, 
<br/>
&#160;&#160;<b>REGWIDTH_80</b>, 
<br/>
&#160;&#160;<b>REGWIDTH_128</b>, 
<br/>
&#160;&#160;<b>REGWIDTH_256</b>, 
<br/>
&#160;&#160;<b>REGWIDTH_512</b>, 
<br/>
&#160;&#160;<b>REGWIDTH_INVALID</b>, 
<br/>
&#160;&#160;<b>REGWIDTH_NATIVE</b> = REGWIDTH_64
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga99beb1f4b1dd69c64e5aff9591f7eb24">LEVEL_BASE::REG_CLASS</a> { <br/>
&#160;&#160;<b>REG_CLASS_NONE</b> =  0, 
<br/>
&#160;&#160;<b>REG_CLASS_PSEUDO</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_GR</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_GRU8</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_GRL8</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_GRH16</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_GRH32</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_SEG</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_MM</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_XMM</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_YMM</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_ZMM</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_K</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_FPST</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_ST</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_CR</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_DR</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_TR</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_FLAGS</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_FLAGS16</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_FLAGS32</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_STATUS_FLAGS</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_DFLAG</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_MXCSR</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_MXCSRMASK</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_IP</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_IP16</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_IP32</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_ARCH</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_GR</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_GRU8</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_GRL8</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_GRH16</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_GRH32</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_XMM</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_YMM</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_ZMM</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_K</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_MXCSR</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_FLAGS</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_STATUS_FLAGS</b>, 
<br/>
&#160;&#160;<b>REG_CLASS_PIN_DFLAG</b>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gac3fde05e1d7397e8e525ac3f60872406">LEVEL_BASE::REG_SUBCLASS</a> { <br/>
&#160;&#160;<b>REG_SUBCLASS_NONE</b> =  0, 
<br/>
&#160;&#160;<b>REG_SUBCLASS_REX</b>, 
<br/>
&#160;&#160;<b>REG_SUBCLASS_FULL_STACKPTR</b>, 
<br/>
&#160;&#160;<b>REG_SUBCLASS_PIN_FULL_STACKPTR</b>, 
<br/>
&#160;&#160;<b>REG_SUBCLASS_PIN_TMP</b>, 
<br/>
&#160;&#160;<b>REG_SUBCLASS_PIN_INST_GR</b>, 
<br/>
&#160;&#160;<b>REG_SUBCLASS_PIN_INST_GR_H32</b>, 
<br/>
&#160;&#160;<b>REG_SUBCLASS_PIN_INST_BUF</b>, 
<br/>
&#160;&#160;<b>REG_SUBCLASS_PIN_INST_COND</b>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gacad5be362797ba8fc511ed7b2243ea56">LEVEL_BASE::REG_is_fr_for_get_context</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga84e26c54a557be59d9939c89e9fd8ee9">LEVEL_BASE::REG_is_mxcsr</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga3c6ce7d36d83ef56793585a413123667">LEVEL_BASE::REG_is_any_mxcsr</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gad43d44806bd22c39078899f17a81b8b6">LEVEL_BASE::REG_is_mm</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gad0ddaf16b2320ffcd0e41801906c4b04">LEVEL_BASE::REG_is_xmm</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gae3dc27099d5bb520216a50bd00b1db60">LEVEL_BASE::REG_is_ymm</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gabc16a50e8a5c6a91748c8d1f35d21440">LEVEL_BASE::REG_is_zmm</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga8efc75a83fc1476dbe69fb41019cb195">LEVEL_BASE::REG_is_xmm_ymm_zmm</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gab8d1dddc8e3ecb847f01fe5fc5bed700">LEVEL_BASE::REG_is_any_vector_reg</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga20f36aedce3f9950a8ce857de96fb869">LEVEL_BASE::REG_is_k_mask</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gadf4160e5284a5e993bdc87281ea1cd2e">LEVEL_BASE::REG_is_any_mask</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga96237638ef307496aef198c3c64294eb">LEVEL_BASE::REG_corresponding_ymm_reg</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gac3996eaec372864e8619522b28b20af5">LEVEL_BASE::REG_corresponding_zmm_reg</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gad5ce416e2c302776771a62e78b3bff3e">LEVEL_BASE::REG_is_st</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gab69f78cae1b602686561a849b9d21eb9">LEVEL_BASE::REG_is_machine</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga107fe336a80ef8e0cdefeedd2af83b6e">LEVEL_BASE::REG_is_application</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gae6b2fc14f383b093a27097259305dfdc">LEVEL_BASE::REG_is_pin</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga1e292f4b7937a81fb41b5465dc1c467b">LEVEL_BASE::REG_is_subclass_none</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga4649f4bf511de60a8c38744f2b30d229">LEVEL_BASE::REG_is_pin_gpr</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga5c950bcf48a41d323154dbf13aa6f08f">LEVEL_BASE::REG_is_seg_base</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gaa0293eb62c56e47c0864c0a768e9ac0e">LEVEL_BASE::REG_is_gs_or_fs</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga42d43c5a7062cb843a8914d4b20c003a">LEVEL_BASE::REG_valid_for_iarg_reg_value</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga12f19d16124b7d75f776cf03a7fb9b65">LEVEL_BASE::REG_is_pin_xmm</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga37942a62b7634a2de68f0eaaf4d8f3ff">LEVEL_BASE::REG_is_pin_ymm</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga46fdc74702dfffd8458a1a7264deffb2">LEVEL_BASE::REG_is_pin_zmm</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gaabccd8e7ec839504ba6899c56c5ed7d1">LEVEL_BASE::REG_is_pin_xmm_ymm_zmm</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga3ff7dcfeb1fb8e6b0795a3baff67b4f2">LEVEL_BASE::REG_is_pin_k_mask</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga9e0a8031d762afdf3216ab5542350a7b">LEVEL_BASE::REG_is_avx512_hi16_xmm</a> (const REG xmm)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gabd3d888174d3abb6d37bcd4f095fbe40">LEVEL_BASE::REG_is_avx512_hi16_ymm</a> (const REG ymm)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga54d7b385d35f4771ba1222e8a5ca93a0">LEVEL_BASE::REG_is_gr_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga0c875987af64889967b8fcdce47cc0aa">LEVEL_BASE::REG_AppFlags</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga087cd367780291f3f0157b8a12ae4b3c">LEVEL_BASE::REG_is_flags</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga90646665d884a896b3ad112712a13c2c">LEVEL_BASE::REG_is_pin_flags</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gaf430d3bb8a23fa507a8789eae73bc995">LEVEL_BASE::REG_is_status_flags</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga7c3dc7ae6ba3baedc1c5cfc4a77d70ec">LEVEL_BASE::REG_is_pin_status_flags</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga1d2f4f32ab0759aee693e46f80f84c6b">LEVEL_BASE::REG_is_df_flag</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga1871b77d94620cc6efef010ccce53d1f">LEVEL_BASE::REG_is_pin_df_flag</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gae8f8fcd44f901c4ccba9d942ac8daf61">LEVEL_BASE::REG_is_flags_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga634c2b5fdd67a1a0df7fc1796279256a">LEVEL_BASE::REG_is_flags_any_size_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gab3ee3646600609b04c8e7594d0373965">LEVEL_BASE::REG_is_status_flags_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gaaf7bafd739169dd8c707f0657c4659a2">LEVEL_BASE::REG_is_app_status_flags_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga8470c1e882b5abe9554f46cd2b546a76">LEVEL_BASE::REG_is_df_flag_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga5bca059473be021381d5445e59a679d1">LEVEL_BASE::REG_is_app_df_flag_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga084c8aa78ffa2e723454ac723d163af8">LEVEL_BASE::REG_is_any_flags_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga4b65cba2f06839c5950a464deccab0d8">LEVEL_BASE::REG_is_any_pin_flags</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga50827a2b7e6d17ab3aa6ed0360c0855a">LEVEL_BASE::REG_is_any_app_flags</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga0cdd646a3e668c22d46a8d71fafd15a4">LEVEL_BASE::REG_get_status_flags_reg_of_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gab16386559e6315c56e2f8673304c9db2">LEVEL_BASE::REG_get_df_flag_reg_of_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gab7683ee760514ceb26ba258899d86c68">LEVEL_BASE::REG_get_full_flags_reg_of_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gab815b1ed5561a011f918bcb0d90af257">LEVEL_BASE::REG_is_stackptr_type</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga349ef4d923d81de6d8d5c48e4bc272e0">LEVEL_BASE::REG_is_representative_reg</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga67014bc28ef11cffdd77303e65fae0ec">LEVEL_BASE::REG_is_pin_inst</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga6e514a3db62e6e091354cd32603e46e1">LEVEL_BASE::REG_is_buffer</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga0e8881e1755de23c4340c8cf8d1040b7">LEVEL_BASE::REG_is_inst_scratch</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ADDRINT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga4e0a17685f3326079eb42bedb129d0a0">LEVEL_BASE::REG_regSubClassBitMapTable</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ADDRINT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gacb5d2041bfaef6560e7fdd2094d0d9df">LEVEL_BASE::REG_regDefTable</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gae43bac2e4d7245a1f6e911748ae6c3e5">LEVEL_BASE::REG_is_pin_tmp</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga28676b9554c951c74a2f8b720a4b7ab2">LEVEL_BASE::REG_LastSupportedXmm</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga2681487338ec6a41511bc49dea51849f">LEVEL_BASE::REG_LastSupportedYmm</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga37dd352d87e8b1b793a9525f9ed08bda">LEVEL_BASE::REG_LastSupportedZmm</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">UINT32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga8744ba41569c7770f4aa41f8e2d0b4e6">LEVEL_BASE::REG_Size</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga0838dab8af04897b565593f3d87bee1e">LEVEL_BASE::REG_IdentityCopy</a> (const REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga2c6504a4bfa4a1007a1f0b792f345091">LEVEL_BASE::REG_is_Half16</a> (const REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REGWIDTH&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga86a3431be0730babc838c6fe87ee9c2c">LEVEL_BASE::REG_Width</a> (REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga7da10abdb51e61b11f791beaa5b2a8e7">LEVEL_BASE::REG_is_Half32</a> (const REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gae565098e5f19a2979173e15c823f049d">LEVEL_BASE::REG_is_Lower8</a> (const REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga6fae2ff2ecca2771b05d976f812241e8">LEVEL_BASE::REG_is_Upper8</a> (const REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gaa1123ed2e29dd34f3612e105790f7950">LEVEL_BASE::REG_is_Any8</a> (const REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga7e54ad3a41450c87d324ecac6d6da2ec">LEVEL_BASE::REG_is_partialreg</a> (const REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga8ed23b197782e88ec8dcda1efb04c7c3">LEVEL_CORE::REGSET_Contains</a> (const REGSET &amp;regset, REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">VOID&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga7d0aca55c4e11785153c4f4bd83328c2">LEVEL_CORE::REGSET_Insert</a> (REGSET &amp;regset, REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">VOID&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga9bc09e7fbd3f8ddad1e47c83c8ca6323">LEVEL_CORE::REGSET_Remove</a> (REGSET &amp;regset, REG reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">VOID&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gaa8d6bc907483b84a882565de6a5025e6">LEVEL_CORE::REGSET_Clear</a> (REGSET &amp;regset)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">VOID&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga59b1d2e23d3de5edb229047382abfa22">LEVEL_CORE::REGSET_AddAll</a> (REGSET &amp;regset)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga21f89d33c92eb340dd1aaed30c7d6e72">LEVEL_CORE::REGSET_PopNext</a> (REGSET &amp;regset)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">UINT32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gac5530b1d15830b6e844f86d9d104606b">LEVEL_CORE::REGSET_PopCount</a> (const REGSET &amp;regset)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">BOOL&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gacb4df67645a5af50e61c0b2bae9b7f62">LEVEL_CORE::REGSET_PopCountIsZero</a> (const REGSET &amp;regset)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gac8cf49d0b0fa523059da94bca3fbf061">LEVEL_CORE::REGSET_StringShort</a> (const REGSET &amp;regset)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga2836d72d027a8172ebb715ce21ccdee8">LEVEL_CORE::REGSET_StringList</a> (const REGSET &amp;regset)</td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const REGDEF_ENTRY&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gafe098bafa41995c53db7a915ee61922e">LEVEL_BASE::_regDefTable</a> []</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">GLOBALCONST REG_CLASS_BITS&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga797c94104721a4d10c3375d92f8a977a">LEVEL_BASE::REGCBIT_APP_FLAGS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">GLOBALCONST REG_CLASS_BITS&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga42d784c0a1e776497acb405282fab148">LEVEL_BASE::REGCBIT_PIN_FLAGS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">GLOBALCONST REG_CLASS_BITS&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gadaec9333a54cfb71118ad03996943c69">LEVEL_BASE::REGCBIT_PARTIAL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">GLOBALCONST REG_SUBCLASS_BITS&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga656d3616de3d5ae8d26f2b6252c686e3">LEVEL_BASE::REGSBIT_PIN_INST_ALL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">GLOBALCONST REG_SUBCLASS_BITS&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga89097de642e222f3d0a0553464e2a584">LEVEL_BASE::REGSBIT_PIN_SCRATCH_ALL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">GLOBALCONST REG_SUBCLASS_BITS&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga10bb628d479cc23033c4295ceb9e3823">LEVEL_BASE::REGSBIT_STACKPTR_ALL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga106d11b76262e7d9efa0cce801cf8431"></a><!-- doxytag: member="REG_CPU_IA32::REG_FirstInRegset" ref="ga106d11b76262e7d9efa0cce801cf8431" args="" -->
GLOBALCONST REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga106d11b76262e7d9efa0cce801cf8431">LEVEL_CORE::REG_FirstInRegset</a> = REG_RBASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">GLOBALCONST REG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gac3c3f8a822d40e53bc8c599368eb9a44">LEVEL_CORE::REG_LastInRegset</a> = REG(REG_LAST-1)</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<dl class="user"><dt><b>Availability:</b></dt><dd><b>Mode:</b> JIT &amp; Probe<br/>
 <b>O/S</b>: Linux &amp; Windows<br/>
 <b>CPU:</b> IA-32 and Intel(R) 64 architectures<br/>
 </dd></dl>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga1d2569f4080aa0e3aaa0939d9fe2dcff"></a><!-- doxytag: member="reginfo_ia32.cpp::_REGSBIT" ref="ga1d2569f4080aa0e3aaa0939d9fe2dcff" args="(regSubClass)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _REGSBIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">regSubClass</td><td>)</td>
          <td>&#160;&#160;&#160;(REG_SUBCLASS_BITS(1) &lt;&lt; (regSubClass))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit flag that represents a REG_SUBCLASS value. </p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="ga5b0b71675518f3b3e967334d71a967d4"></a><!-- doxytag: member="LEVEL_BASE::REG_CLASS_BITS" ref="ga5b0b71675518f3b3e967334d71a967d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef UINT64 <a class="el" href="group__REG__CPU__IA32.html#ga5b0b71675518f3b3e967334d71a967d4">LEVEL_BASE::REG_CLASS_BITS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit flag that represents a REG_CLASS value. </p>

</div>
</div>
<a class="anchor" id="gae457153aab05650d6845e3553731ee63"></a><!-- doxytag: member="LEVEL_CORE::REGSET" ref="gae457153aab05650d6845e3553731ee63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef class REGISTER_SET&lt; REG_FirstInRegset, REG_LastInRegset &gt; <a class="el" href="group__REG__CPU__IA32.html#gae457153aab05650d6845e3553731ee63">LEVEL_CORE::REGSET</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>A regset type that contains all registers </p>

</div>
</div>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="ga0f57fb50e80d686a588694f73046f2aa"></a><!-- doxytag: member="LEVEL_BASE::REG" ref="ga0f57fb50e80d686a588694f73046f2aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#ga0f57fb50e80d686a588694f73046f2aa">LEVEL_BASE::REG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The x86 register enum (for both IA-32 and Intel(R) 64 architectures) Note that each register added to this enum, must have a row in the _regDefTable. Note also that the _regDefTable is defined separately for Intel64 and for IA-32. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa03e03ec8e94b01093af076b12f1f3475"></a><!-- doxytag: member="REG_RDI" ref="gga0f57fb50e80d686a588694f73046f2aaa03e03ec8e94b01093af076b12f1f3475" args="" -->REG_RDI</em>&nbsp;</td><td>
<p>rdi </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa337de7ddb5083c8150ecfd66f2320203"></a><!-- doxytag: member="REG_GDI" ref="gga0f57fb50e80d686a588694f73046f2aaa337de7ddb5083c8150ecfd66f2320203" args="" -->REG_GDI</em>&nbsp;</td><td>
<p>edi on a 32 bit machine, rdi on 64 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaae050d1f0a9ae69dcc0fb2b303f174d0f"></a><!-- doxytag: member="REG_RSI" ref="gga0f57fb50e80d686a588694f73046f2aaae050d1f0a9ae69dcc0fb2b303f174d0f" args="" -->REG_RSI</em>&nbsp;</td><td>
<p>rsi </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa710b4b9dba626781fd61d7b08350973f"></a><!-- doxytag: member="REG_GSI" ref="gga0f57fb50e80d686a588694f73046f2aaa710b4b9dba626781fd61d7b08350973f" args="" -->REG_GSI</em>&nbsp;</td><td>
<p>esi on a 32 bit machine, rsi on 64 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa5baaabaef51b5dd11f040640090e07cb"></a><!-- doxytag: member="REG_RBP" ref="gga0f57fb50e80d686a588694f73046f2aaa5baaabaef51b5dd11f040640090e07cb" args="" -->REG_RBP</em>&nbsp;</td><td>
<p>rbp </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa9ac90dd9547c5c3bb9463924613f2a31"></a><!-- doxytag: member="REG_GBP" ref="gga0f57fb50e80d686a588694f73046f2aaa9ac90dd9547c5c3bb9463924613f2a31" args="" -->REG_GBP</em>&nbsp;</td><td>
<p>ebp on a 32 bit machine, rbp on 64 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaeec98ba4f5e70e7edaf1a2ff009fb838"></a><!-- doxytag: member="REG_RSP" ref="gga0f57fb50e80d686a588694f73046f2aaaeec98ba4f5e70e7edaf1a2ff009fb838" args="" -->REG_RSP</em>&nbsp;</td><td>
<p>rsp </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa2a6956c6a8b5a16cd95bf2f33586e10a"></a><!-- doxytag: member="REG_STACK_PTR" ref="gga0f57fb50e80d686a588694f73046f2aaa2a6956c6a8b5a16cd95bf2f33586e10a" args="" -->REG_STACK_PTR</em>&nbsp;</td><td>
<p>esp on a 32 bit machine, rsp on 64 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa2b24a77d9d484a3ff972dc177890b079"></a><!-- doxytag: member="REG_RBX" ref="gga0f57fb50e80d686a588694f73046f2aaa2b24a77d9d484a3ff972dc177890b079" args="" -->REG_RBX</em>&nbsp;</td><td>
<p>rbx </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaafcbff5028eb036d075ce6bd9924e3290"></a><!-- doxytag: member="REG_GBX" ref="gga0f57fb50e80d686a588694f73046f2aaafcbff5028eb036d075ce6bd9924e3290" args="" -->REG_GBX</em>&nbsp;</td><td>
<p>ebx on a 32 bit machine, rbx on 64 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa488d066ae5c50671c998593b454f8ebe"></a><!-- doxytag: member="REG_RDX" ref="gga0f57fb50e80d686a588694f73046f2aaa488d066ae5c50671c998593b454f8ebe" args="" -->REG_RDX</em>&nbsp;</td><td>
<p>rdx </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa3ee773f2e43a1ba875bb1bf483d74538"></a><!-- doxytag: member="REG_GDX" ref="gga0f57fb50e80d686a588694f73046f2aaa3ee773f2e43a1ba875bb1bf483d74538" args="" -->REG_GDX</em>&nbsp;</td><td>
<p>edx on a 32 bit machine, rdx on 64 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa6197f1f161d556e22841eb7abc34d6d9"></a><!-- doxytag: member="REG_RCX" ref="gga0f57fb50e80d686a588694f73046f2aaa6197f1f161d556e22841eb7abc34d6d9" args="" -->REG_RCX</em>&nbsp;</td><td>
<p>rcx </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaadfd07d546c44412017887acbcadd168e"></a><!-- doxytag: member="REG_GCX" ref="gga0f57fb50e80d686a588694f73046f2aaadfd07d546c44412017887acbcadd168e" args="" -->REG_GCX</em>&nbsp;</td><td>
<p>ecx on a 32 bit machine, rcx on 64 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa4f0ecf75bc9d4958868f226cf6f001a5"></a><!-- doxytag: member="REG_RAX" ref="gga0f57fb50e80d686a588694f73046f2aaa4f0ecf75bc9d4958868f226cf6f001a5" args="" -->REG_RAX</em>&nbsp;</td><td>
<p>rax </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaccca04b646ec41c6737d77a2c2369e86"></a><!-- doxytag: member="REG_GAX" ref="gga0f57fb50e80d686a588694f73046f2aaaccca04b646ec41c6737d77a2c2369e86" args="" -->REG_GAX</em>&nbsp;</td><td>
<p>eax on a 32 bit machine, rax on 64 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaac92bf2494f7114c40cbbdff3d4b3071d"></a><!-- doxytag: member="REG_FPTAG" ref="gga0f57fb50e80d686a588694f73046f2aaac92bf2494f7114c40cbbdff3d4b3071d" args="" -->REG_FPTAG</em>&nbsp;</td><td>
<p>Abridged 8-bit version of x87 tag register. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa816e3365404549bcab2e4d0ba9625225"></a><!-- doxytag: member="REG_FPTAG_FULL" ref="gga0f57fb50e80d686a588694f73046f2aaa816e3365404549bcab2e4d0ba9625225" args="" -->REG_FPTAG_FULL</em>&nbsp;</td><td>
<p>Full 16-bit version of x87 tag register. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa0ed94219044b489ef7ec00b9aee1f997"></a><!-- doxytag: member="REG_SEG_GS_BASE" ref="gga0f57fb50e80d686a588694f73046f2aaa0ed94219044b489ef7ec00b9aee1f997" args="" -->REG_SEG_GS_BASE</em>&nbsp;</td><td>
<p>*** Segment registers (FS/GS) handling in Pin ***</p>
<p>Background about segment virtualization support in Pin: Segment virtualization was introduced in Pin in the past in order to support Pin on OS's which didn't contain old (without segment usage) libc in a standard installation. Application and Pin were using 2 different TLS's, however access to them was done through segment registers (Also known as thread-self-pointer registers) (actually through their matching segment descriptor which contain the segment base address). Segment register (selector) can have one value at a time. Changing segment register value back and forth (from application to Pin and the other way around) is very costly performance wise (involve system calls). Also there may have been other limitations. Therefore it was decided to emulate application instructions which use segments registers. This is done by saving segment selector value and segment base address in the spill area (i.e REG_PIN_SEG_GS_VAL and REG_SEG_GS_BASE ) for each thread and performing all segment related instruction (of the application) using their values (by emulating instructions that set these registers and translate instructions that are accessing the memory using fs or gs prefix - we call this virtualizing segment). (This also help when passing effective address of memory operands to analysis routines) In Linux 32 bit the segment base address changes every time we write to a segment register (every time we load GS/FS, the hidden part is also loaded with the segment base address - it's kind of a cache for optimization, to save bus cycles) In order to support this beside emulating these in instructions we also tracked GDT/LDT tables (We store these tables inside Pin and update them every time needed).</p>
<p>Today we have PinCRT which doesn't use segment registers, therefore we don't have to virtualize application segment usage and just let application execute these instructions in their original form (without modifying them or without emulating them).</p>
<p>Linux In Linux we no longer virtualize application handling of segments: application instructions which uses segments or segments prefix now runs in their original form. In Linux 64 bits we now only track segment base address virtual register by emulating the system call which changes the segment base address (track application segment base address inside a virtual register in addition to updating the application one). In Linux 32 bits it's more complicated: It's hard to track the segment address without fully emulating all writes to segment registers + tracking the GDT/LDT which is a lot of work. Instead we're using GsBaseAddress()/FsBaseAddress() where needed including in PrecomputeSegBaseAddressIfNeeded() which is called from SetupArgumentEa() when needing to compute REG_SEG_FS_BASE/REG_SEG_GS_BASE value (holds the segment base address)</p>
<p>macOS In macOS, PIN still use (at least) the system loader which uses the GS segment register, therefore segment virtualization is still used.</p>
<p>Windows In Windows we compute segment base address at the beginning (assume it doens't change) and use its value when needed. REG_PIN_SEG_GS_VAL and REG_PIN_SEG_FS_VAL are unused in this platform Base address for GS segment </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaae06493e866ba2fcfe67f5cee7c9e0262"></a><!-- doxytag: member="REG_SEG_FS_BASE" ref="gga0f57fb50e80d686a588694f73046f2aaae06493e866ba2fcfe67f5cee7c9e0262" args="" -->REG_SEG_FS_BASE</em>&nbsp;</td><td>
<p>Base address for FS segment. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaabffe023180c3055f8e337d0ee253ad44"></a><!-- doxytag: member="REG_INST_SCRATCH_BASE" ref="gga0f57fb50e80d686a588694f73046f2aaabffe023180c3055f8e337d0ee253ad44" args="" -->REG_INST_SCRATCH_BASE</em>&nbsp;</td><td>
<p>First available scratch register. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa0c74b67cf274f09260e3487e3e50fc8d"></a><!-- doxytag: member="REG_INST_G0" ref="gga0f57fb50e80d686a588694f73046f2aaa0c74b67cf274f09260e3487e3e50fc8d" args="" -->REG_INST_G0</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa7f36e2387bc4a1829178069800541ef9"></a><!-- doxytag: member="REG_INST_G1" ref="gga0f57fb50e80d686a588694f73046f2aaa7f36e2387bc4a1829178069800541ef9" args="" -->REG_INST_G1</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaae4ea8dfff667c04c7fc1dc31ca58034c"></a><!-- doxytag: member="REG_INST_G2" ref="gga0f57fb50e80d686a588694f73046f2aaae4ea8dfff667c04c7fc1dc31ca58034c" args="" -->REG_INST_G2</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa38ce8959771849b6d19666704cbde709"></a><!-- doxytag: member="REG_INST_G3" ref="gga0f57fb50e80d686a588694f73046f2aaa38ce8959771849b6d19666704cbde709" args="" -->REG_INST_G3</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaf864b78729c325072880aaca91c4fc95"></a><!-- doxytag: member="REG_INST_G4" ref="gga0f57fb50e80d686a588694f73046f2aaaf864b78729c325072880aaca91c4fc95" args="" -->REG_INST_G4</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa0bf3c225420ed8b7efb4bdcf9cc96b7a"></a><!-- doxytag: member="REG_INST_G5" ref="gga0f57fb50e80d686a588694f73046f2aaa0bf3c225420ed8b7efb4bdcf9cc96b7a" args="" -->REG_INST_G5</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa7a495b5a550802bbfc2fe607347fe215"></a><!-- doxytag: member="REG_INST_G6" ref="gga0f57fb50e80d686a588694f73046f2aaa7a495b5a550802bbfc2fe607347fe215" args="" -->REG_INST_G6</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa9c5b06055777d4d2e9aec17bd12c23c8"></a><!-- doxytag: member="REG_INST_G7" ref="gga0f57fb50e80d686a588694f73046f2aaa9c5b06055777d4d2e9aec17bd12c23c8" args="" -->REG_INST_G7</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa396783de27aaf9ad09d32b856f2a8470"></a><!-- doxytag: member="REG_INST_G8" ref="gga0f57fb50e80d686a588694f73046f2aaa396783de27aaf9ad09d32b856f2a8470" args="" -->REG_INST_G8</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa725ffa82752261f7e6d02f61f823e947"></a><!-- doxytag: member="REG_INST_G9" ref="gga0f57fb50e80d686a588694f73046f2aaa725ffa82752261f7e6d02f61f823e947" args="" -->REG_INST_G9</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa95bd2a7996373994211f4abdca6fddd0"></a><!-- doxytag: member="REG_INST_G10" ref="gga0f57fb50e80d686a588694f73046f2aaa95bd2a7996373994211f4abdca6fddd0" args="" -->REG_INST_G10</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa6627b33852420083e7e1bf92ff9b0623"></a><!-- doxytag: member="REG_INST_G11" ref="gga0f57fb50e80d686a588694f73046f2aaa6627b33852420083e7e1bf92ff9b0623" args="" -->REG_INST_G11</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaf04944e9076e9486a2b3b041c53febac"></a><!-- doxytag: member="REG_INST_G12" ref="gga0f57fb50e80d686a588694f73046f2aaaf04944e9076e9486a2b3b041c53febac" args="" -->REG_INST_G12</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaac345a6a2a3b09a8c3d904d1449ab1bea"></a><!-- doxytag: member="REG_INST_G13" ref="gga0f57fb50e80d686a588694f73046f2aaac345a6a2a3b09a8c3d904d1449ab1bea" args="" -->REG_INST_G13</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa109cec4ef8f3a7cef69cd715f570aee7"></a><!-- doxytag: member="REG_INST_G14" ref="gga0f57fb50e80d686a588694f73046f2aaa109cec4ef8f3a7cef69cd715f570aee7" args="" -->REG_INST_G14</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa4cba02ec1f94e2108075f73542c61437"></a><!-- doxytag: member="REG_INST_G15" ref="gga0f57fb50e80d686a588694f73046f2aaa4cba02ec1f94e2108075f73542c61437" args="" -->REG_INST_G15</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaae9c516698c3454b8affdd500f632693e"></a><!-- doxytag: member="REG_INST_G16" ref="gga0f57fb50e80d686a588694f73046f2aaae9c516698c3454b8affdd500f632693e" args="" -->REG_INST_G16</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa2733a20abd14c288797c29496caf54c0"></a><!-- doxytag: member="REG_INST_G17" ref="gga0f57fb50e80d686a588694f73046f2aaa2733a20abd14c288797c29496caf54c0" args="" -->REG_INST_G17</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaf96e4e4238b1cdaa2e2698e79167827d"></a><!-- doxytag: member="REG_INST_G18" ref="gga0f57fb50e80d686a588694f73046f2aaaf96e4e4238b1cdaa2e2698e79167827d" args="" -->REG_INST_G18</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa190b77795e4b9f2deffb1b71f6b5e1db"></a><!-- doxytag: member="REG_INST_G19" ref="gga0f57fb50e80d686a588694f73046f2aaa190b77795e4b9f2deffb1b71f6b5e1db" args="" -->REG_INST_G19</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa59acca29ce8ae55d494b25143e34f9d9"></a><!-- doxytag: member="REG_INST_G20" ref="gga0f57fb50e80d686a588694f73046f2aaa59acca29ce8ae55d494b25143e34f9d9" args="" -->REG_INST_G20</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaf690aa538da5a908981ac893e1f4e161"></a><!-- doxytag: member="REG_INST_G21" ref="gga0f57fb50e80d686a588694f73046f2aaaf690aa538da5a908981ac893e1f4e161" args="" -->REG_INST_G21</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa93e9ba0aefceb84674a5925b95419b81"></a><!-- doxytag: member="REG_INST_G22" ref="gga0f57fb50e80d686a588694f73046f2aaa93e9ba0aefceb84674a5925b95419b81" args="" -->REG_INST_G22</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaa59446ebc8910a87f43a2962d9346b47"></a><!-- doxytag: member="REG_INST_G23" ref="gga0f57fb50e80d686a588694f73046f2aaaa59446ebc8910a87f43a2962d9346b47" args="" -->REG_INST_G23</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaadfbfc0159ae81ed87d59b3adb70cab38"></a><!-- doxytag: member="REG_INST_G24" ref="gga0f57fb50e80d686a588694f73046f2aaadfbfc0159ae81ed87d59b3adb70cab38" args="" -->REG_INST_G24</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa6be65a34d0304c3e9825ae7cfbb7be5e"></a><!-- doxytag: member="REG_INST_G25" ref="gga0f57fb50e80d686a588694f73046f2aaa6be65a34d0304c3e9825ae7cfbb7be5e" args="" -->REG_INST_G25</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaa307f73d50cf2fdc59b71110ab6dfedf"></a><!-- doxytag: member="REG_INST_G26" ref="gga0f57fb50e80d686a588694f73046f2aaaa307f73d50cf2fdc59b71110ab6dfedf" args="" -->REG_INST_G26</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa711d70383ecc473d6ac60e1307c405f3"></a><!-- doxytag: member="REG_INST_G27" ref="gga0f57fb50e80d686a588694f73046f2aaa711d70383ecc473d6ac60e1307c405f3" args="" -->REG_INST_G27</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa26c3d0b42cd2b43370836043e51d44db"></a><!-- doxytag: member="REG_INST_G28" ref="gga0f57fb50e80d686a588694f73046f2aaa26c3d0b42cd2b43370836043e51d44db" args="" -->REG_INST_G28</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa9d258abf4f7fe9fa6f39f0e5607d31c4"></a><!-- doxytag: member="REG_INST_G29" ref="gga0f57fb50e80d686a588694f73046f2aaa9d258abf4f7fe9fa6f39f0e5607d31c4" args="" -->REG_INST_G29</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa680a1bfdef427ad22d9c06862ca8be39"></a><!-- doxytag: member="REG_INST_G0D" ref="gga0f57fb50e80d686a588694f73046f2aaa680a1bfdef427ad22d9c06862ca8be39" args="" -->REG_INST_G0D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa4384a63975e93079edbdf6f914c91732"></a><!-- doxytag: member="REG_INST_G1D" ref="gga0f57fb50e80d686a588694f73046f2aaa4384a63975e93079edbdf6f914c91732" args="" -->REG_INST_G1D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaad3fec62dc380397b4cf41a514a3f6381"></a><!-- doxytag: member="REG_INST_G2D" ref="gga0f57fb50e80d686a588694f73046f2aaad3fec62dc380397b4cf41a514a3f6381" args="" -->REG_INST_G2D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaab42714aeb5c33f414c6860fb1701ceb4"></a><!-- doxytag: member="REG_INST_G3D" ref="gga0f57fb50e80d686a588694f73046f2aaab42714aeb5c33f414c6860fb1701ceb4" args="" -->REG_INST_G3D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa9185ce9d3f47355f393f54e0c8268bf1"></a><!-- doxytag: member="REG_INST_G4D" ref="gga0f57fb50e80d686a588694f73046f2aaa9185ce9d3f47355f393f54e0c8268bf1" args="" -->REG_INST_G4D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa5e3f60762c1e72653f9381e0a0250553"></a><!-- doxytag: member="REG_INST_G5D" ref="gga0f57fb50e80d686a588694f73046f2aaa5e3f60762c1e72653f9381e0a0250553" args="" -->REG_INST_G5D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa8e45920c2fe6bec8ad40a7fbfc0c90ff"></a><!-- doxytag: member="REG_INST_G6D" ref="gga0f57fb50e80d686a588694f73046f2aaa8e45920c2fe6bec8ad40a7fbfc0c90ff" args="" -->REG_INST_G6D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa7ecb1bf582da4d3336532c9774a50d58"></a><!-- doxytag: member="REG_INST_G7D" ref="gga0f57fb50e80d686a588694f73046f2aaa7ecb1bf582da4d3336532c9774a50d58" args="" -->REG_INST_G7D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa443b750b1dfcd746b22dc7c9bc1f3fb4"></a><!-- doxytag: member="REG_INST_G8D" ref="gga0f57fb50e80d686a588694f73046f2aaa443b750b1dfcd746b22dc7c9bc1f3fb4" args="" -->REG_INST_G8D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa6531c29aa82e400fe348f82ea3a3579b"></a><!-- doxytag: member="REG_INST_G9D" ref="gga0f57fb50e80d686a588694f73046f2aaa6531c29aa82e400fe348f82ea3a3579b" args="" -->REG_INST_G9D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa6569df93fe3d531d2ecf6ebab4d135f1"></a><!-- doxytag: member="REG_INST_G10D" ref="gga0f57fb50e80d686a588694f73046f2aaa6569df93fe3d531d2ecf6ebab4d135f1" args="" -->REG_INST_G10D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa4b6125afbf609af5e6627b5b491e6b5a"></a><!-- doxytag: member="REG_INST_G11D" ref="gga0f57fb50e80d686a588694f73046f2aaa4b6125afbf609af5e6627b5b491e6b5a" args="" -->REG_INST_G11D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaab5eeb574296c5bb42155de0f59e4c21d"></a><!-- doxytag: member="REG_INST_G12D" ref="gga0f57fb50e80d686a588694f73046f2aaab5eeb574296c5bb42155de0f59e4c21d" args="" -->REG_INST_G12D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa367f555821f763a6ae6803d12c83a6c4"></a><!-- doxytag: member="REG_INST_G13D" ref="gga0f57fb50e80d686a588694f73046f2aaa367f555821f763a6ae6803d12c83a6c4" args="" -->REG_INST_G13D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa1b2a30adcbad87161f6b6047d61bfa75"></a><!-- doxytag: member="REG_INST_G14D" ref="gga0f57fb50e80d686a588694f73046f2aaa1b2a30adcbad87161f6b6047d61bfa75" args="" -->REG_INST_G14D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa49d95be2d2d1994558c6d9936ecbdd96"></a><!-- doxytag: member="REG_INST_G15D" ref="gga0f57fb50e80d686a588694f73046f2aaa49d95be2d2d1994558c6d9936ecbdd96" args="" -->REG_INST_G15D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaa5bf9e9157c37c2487c5869abb1418db"></a><!-- doxytag: member="REG_INST_G16D" ref="gga0f57fb50e80d686a588694f73046f2aaaa5bf9e9157c37c2487c5869abb1418db" args="" -->REG_INST_G16D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa99e34eca2b534c4034912582b293892a"></a><!-- doxytag: member="REG_INST_G17D" ref="gga0f57fb50e80d686a588694f73046f2aaa99e34eca2b534c4034912582b293892a" args="" -->REG_INST_G17D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaacbb74d7b0dffce4df7fb6760bd6a2395"></a><!-- doxytag: member="REG_INST_G18D" ref="gga0f57fb50e80d686a588694f73046f2aaacbb74d7b0dffce4df7fb6760bd6a2395" args="" -->REG_INST_G18D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa401cb474591a1dae4b42c26b0877d0fe"></a><!-- doxytag: member="REG_INST_G19D" ref="gga0f57fb50e80d686a588694f73046f2aaa401cb474591a1dae4b42c26b0877d0fe" args="" -->REG_INST_G19D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa9aed97ea0abb130117bc059561ef247f"></a><!-- doxytag: member="REG_INST_G20D" ref="gga0f57fb50e80d686a588694f73046f2aaa9aed97ea0abb130117bc059561ef247f" args="" -->REG_INST_G20D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaf1721d92e36953871368eb3fa0b5e8de"></a><!-- doxytag: member="REG_INST_G21D" ref="gga0f57fb50e80d686a588694f73046f2aaaf1721d92e36953871368eb3fa0b5e8de" args="" -->REG_INST_G21D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa3d4c6db543fcaa093b859bcdaa85bd7d"></a><!-- doxytag: member="REG_INST_G22D" ref="gga0f57fb50e80d686a588694f73046f2aaa3d4c6db543fcaa093b859bcdaa85bd7d" args="" -->REG_INST_G22D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaaa0b8ebb1eda36a8c3dce32deea7a6281"></a><!-- doxytag: member="REG_INST_G23D" ref="gga0f57fb50e80d686a588694f73046f2aaaa0b8ebb1eda36a8c3dce32deea7a6281" args="" -->REG_INST_G23D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaab810110c5b5523798315394e3fb62782"></a><!-- doxytag: member="REG_INST_G24D" ref="gga0f57fb50e80d686a588694f73046f2aaab810110c5b5523798315394e3fb62782" args="" -->REG_INST_G24D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa420162b67835d1eb2fd238c9abc824eb"></a><!-- doxytag: member="REG_INST_G25D" ref="gga0f57fb50e80d686a588694f73046f2aaa420162b67835d1eb2fd238c9abc824eb" args="" -->REG_INST_G25D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa243b6406845f5cf683cac4277f6b060d"></a><!-- doxytag: member="REG_INST_G26D" ref="gga0f57fb50e80d686a588694f73046f2aaa243b6406845f5cf683cac4277f6b060d" args="" -->REG_INST_G26D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa52245952c7a0a7145b74d4c5bd63af9b"></a><!-- doxytag: member="REG_INST_G27D" ref="gga0f57fb50e80d686a588694f73046f2aaa52245952c7a0a7145b74d4c5bd63af9b" args="" -->REG_INST_G27D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa2826c67e5eb083839961dab33b3d488d"></a><!-- doxytag: member="REG_INST_G28D" ref="gga0f57fb50e80d686a588694f73046f2aaa2826c67e5eb083839961dab33b3d488d" args="" -->REG_INST_G28D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0f57fb50e80d686a588694f73046f2aaa2e62148d88ea152ca22bc07960775bb5"></a><!-- doxytag: member="REG_INST_G29D" ref="gga0f57fb50e80d686a588694f73046f2aaa2e62148d88ea152ca22bc07960775bb5" args="" -->REG_INST_G29D</em>&nbsp;</td><td>
<p>Scratch register used in pintools. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga99beb1f4b1dd69c64e5aff9591f7eb24"></a><!-- doxytag: member="LEVEL_BASE::REG_CLASS" ref="ga99beb1f4b1dd69c64e5aff9591f7eb24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#ga99beb1f4b1dd69c64e5aff9591f7eb24">LEVEL_BASE::REG_CLASS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enumeration of register classes. Each register belongs to one and only one class. </p>

</div>
</div>
<a class="anchor" id="gac3fde05e1d7397e8e525ac3f60872406"></a><!-- doxytag: member="LEVEL_BASE::REG_SUBCLASS" ref="gac3fde05e1d7397e8e525ac3f60872406" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#gac3fde05e1d7397e8e525ac3f60872406">LEVEL_BASE::REG_SUBCLASS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Additional classification of register. </p>

</div>
</div>
<a class="anchor" id="gacc81a8433e2f250fc341758e21611be6"></a><!-- doxytag: member="LEVEL_BASE::REGNAME" ref="gacc81a8433e2f250fc341758e21611be6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#gacc81a8433e2f250fc341758e21611be6">LEVEL_BASE::REGNAME</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>x </p>

</div>
</div>
<a class="anchor" id="ga92c4a19fb1078e9a7d9a54b42d3118e7"></a><!-- doxytag: member="LEVEL_BASE::REGWIDTH" ref="ga92c4a19fb1078e9a7d9a54b42d3118e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#ga92c4a19fb1078e9a7d9a54b42d3118e7">LEVEL_BASE::REGWIDTH</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>register widths </p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga0c875987af64889967b8fcdce47cc0aa"></a><!-- doxytag: member="LEVEL_BASE::REG_AppFlags" ref="ga0c875987af64889967b8fcdce47cc0aa" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_AppFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>the application flags register </dd></dl>

</div>
</div>
<a class="anchor" id="ga96237638ef307496aef198c3c64294eb"></a><!-- doxytag: member="LEVEL_BASE::REG_corresponding_ymm_reg" ref="ga96237638ef307496aef198c3c64294eb" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_corresponding_ymm_reg </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>the corresponding ymm reg to an xmm reg: e.g. if reg is xmm4 return ymm4 ASSUMES that REG_is_xmm returns TRUE on reg </dd></dl>

</div>
</div>
<a class="anchor" id="gac3996eaec372864e8619522b28b20af5"></a><!-- doxytag: member="LEVEL_BASE::REG_corresponding_zmm_reg" ref="gac3996eaec372864e8619522b28b20af5" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_corresponding_zmm_reg </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>the corresponding zmm reg to an xmm reg: e.g. if reg is xmm4 return zmm4 ASSUMES that REG_is_xmm returns TRUE on reg </dd></dl>

</div>
</div>
<a class="anchor" id="gab16386559e6315c56e2f8673304c9db2"></a><!-- doxytag: member="LEVEL_BASE::REG_get_df_flag_reg_of_type" ref="gab16386559e6315c56e2f8673304c9db2" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_get_df_flag_reg_of_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TGiven that reg is either REG_GFLAGS or REG_PIN_FLAGS, return the corresponding *_DF_FLAG reg </dd></dl>

</div>
</div>
<a class="anchor" id="gab7683ee760514ceb26ba258899d86c68"></a><!-- doxytag: member="LEVEL_BASE::REG_get_full_flags_reg_of_type" ref="gab7683ee760514ceb26ba258899d86c68" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_get_full_flags_reg_of_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>the full flags reg of either the app or pin reg - depending on what type of reg reg is </dd></dl>

</div>
</div>
<a class="anchor" id="ga0cdd646a3e668c22d46a8d71fafd15a4"></a><!-- doxytag: member="LEVEL_BASE::REG_get_status_flags_reg_of_type" ref="ga0cdd646a3e668c22d46a8d71fafd15a4" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_get_status_flags_reg_of_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>Given that reg is either REG_GFLAGS or REG_PIN_FLAGS, return the corresponding *_STATUS_FLAGS reg </dd></dl>

</div>
</div>
<a class="anchor" id="ga0838dab8af04897b565593f3d87bee1e"></a><!-- doxytag: member="LEVEL_BASE::REG_IdentityCopy" ref="ga0838dab8af04897b565593f3d87bee1e" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_IdentityCopy </td>
          <td>(</td>
          <td class="paramtype">const REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>the application register that is the counterpart of this Pin reg </dd></dl>

</div>
</div>
<a class="anchor" id="gaa1123ed2e29dd34f3612e105790f7950"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Any8" ref="gaa1123ed2e29dd34f3612e105790f7950" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Any8 </td>
          <td>(</td>
          <td class="paramtype">const REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Return TRUE if reg is a upper or lower 8-bit register </p>

</div>
</div>
<a class="anchor" id="ga50827a2b7e6d17ab3aa6ed0360c0855a"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_app_flags" ref="ga50827a2b7e6d17ab3aa6ed0360c0855a" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_app_flags </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is Any of the app flag regs </dd></dl>

</div>
</div>
<a class="anchor" id="ga084c8aa78ffa2e723454ac723d163af8"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_flags_type" ref="ga084c8aa78ffa2e723454ac723d163af8" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_flags_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is Any of the flag regs app or pin </dd></dl>

</div>
</div>
<a class="anchor" id="gadf4160e5284a5e993bdc87281ea1cd2e"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_mask" ref="gadf4160e5284a5e993bdc87281ea1cd2e" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_mask </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a k-mask register or its Pin variant </dd></dl>

</div>
</div>
<a class="anchor" id="ga3c6ce7d36d83ef56793585a413123667"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_mxcsr" ref="ga3c6ce7d36d83ef56793585a413123667" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_mxcsr </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is mxcsr or its Pin variant </dd></dl>

</div>
</div>
<a class="anchor" id="ga4b65cba2f06839c5950a464deccab0d8"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_pin_flags" ref="ga4b65cba2f06839c5950a464deccab0d8" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_pin_flags </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is Any of the pinflag regs </dd></dl>

</div>
</div>
<a class="anchor" id="gab8d1dddc8e3ecb847f01fe5fc5bed700"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_vector_reg" ref="gab8d1dddc8e3ecb847f01fe5fc5bed700" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_any_vector_reg </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is an xmm,ymm, or zmm register, or their Pin variants. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5bca059473be021381d5445e59a679d1"></a><!-- doxytag: member="LEVEL_BASE::REG_is_app_df_flag_type" ref="ga5bca059473be021381d5445e59a679d1" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_app_df_flag_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is REG_DF_FLAG or PIN_REG_DF_FLAG </dd></dl>

</div>
</div>
<a class="anchor" id="gaaf7bafd739169dd8c707f0657c4659a2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_app_status_flags_type" ref="gaaf7bafd739169dd8c707f0657c4659a2" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_app_status_flags_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff REG_STATUS_FLAGS </dd></dl>

</div>
</div>
<a class="anchor" id="ga107fe336a80ef8e0cdefeedd2af83b6e"></a><!-- doxytag: member="LEVEL_BASE::REG_is_application" ref="ga107fe336a80ef8e0cdefeedd2af83b6e" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_application </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is an application register </dd></dl>

</div>
</div>
<a class="anchor" id="ga9e0a8031d762afdf3216ab5542350a7b"></a><!-- doxytag: member="LEVEL_BASE::REG_is_avx512_hi16_xmm" ref="ga9e0a8031d762afdf3216ab5542350a7b" args="(const REG xmm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_avx512_hi16_xmm </td>
          <td>(</td>
          <td class="paramtype">const REG&#160;</td>
          <td class="paramname"><em>xmm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if the given xmm is one of xmm16-xmm31 </dd></dl>

</div>
</div>
<a class="anchor" id="gabd3d888174d3abb6d37bcd4f095fbe40"></a><!-- doxytag: member="LEVEL_BASE::REG_is_avx512_hi16_ymm" ref="gabd3d888174d3abb6d37bcd4f095fbe40" args="(const REG ymm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_avx512_hi16_ymm </td>
          <td>(</td>
          <td class="paramtype">const REG&#160;</td>
          <td class="paramname"><em>ymm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if the given ymm is one of ymm16-ymm31 </dd></dl>

</div>
</div>
<a class="anchor" id="ga6e514a3db62e6e091354cd32603e46e1"></a><!-- doxytag: member="LEVEL_BASE::REG_is_buffer" ref="ga6e514a3db62e6e091354cd32603e46e1" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_buffer </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div>
<a class="anchor" id="ga1d2f4f32ab0759aee693e46f80f84c6b"></a><!-- doxytag: member="LEVEL_BASE::REG_is_df_flag" ref="ga1d2f4f32ab0759aee693e46f80f84c6b" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_df_flag </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is app df flag </dd></dl>

</div>
</div>
<a class="anchor" id="ga8470c1e882b5abe9554f46cd2b546a76"></a><!-- doxytag: member="LEVEL_BASE::REG_is_df_flag_type" ref="ga8470c1e882b5abe9554f46cd2b546a76" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_df_flag_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is REG_DF_FLAG or PIN_REG_DF_FLAG </dd></dl>

</div>
</div>
<a class="anchor" id="ga087cd367780291f3f0157b8a12ae4b3c"></a><!-- doxytag: member="LEVEL_BASE::REG_is_flags" ref="ga087cd367780291f3f0157b8a12ae4b3c" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_flags </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div>
<a class="anchor" id="ga634c2b5fdd67a1a0df7fc1796279256a"></a><!-- doxytag: member="LEVEL_BASE::REG_is_flags_any_size_type" ref="ga634c2b5fdd67a1a0df7fc1796279256a" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_flags_any_size_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff both app and pin (and redundant for both) flags regs </dd></dl>

</div>
</div>
<a class="anchor" id="gae8f8fcd44f901c4ccba9d942ac8daf61"></a><!-- doxytag: member="LEVEL_BASE::REG_is_flags_type" ref="gae8f8fcd44f901c4ccba9d942ac8daf61" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_flags_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff both app and pin (and redundant for both) flags regs </dd></dl>

</div>
</div>
<a class="anchor" id="gacad5be362797ba8fc511ed7b2243ea56"></a><!-- doxytag: member="LEVEL_BASE::REG_is_fr_for_get_context" ref="gacad5be362797ba8fc511ed7b2243ea56" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_fr_for_get_context </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a floating register appropriate for PIN_GetContextReg </dd></dl>

</div>
</div>
<a class="anchor" id="ga54d7b385d35f4771ba1222e8a5ca93a0"></a><!-- doxytag: member="LEVEL_BASE::REG_is_gr_type" ref="ga54d7b385d35f4771ba1222e8a5ca93a0" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_gr_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is a gr reg </dd></dl>

</div>
</div>
<a class="anchor" id="gaa0293eb62c56e47c0864c0a768e9ac0e"></a><!-- doxytag: member="LEVEL_BASE::REG_is_gs_or_fs" ref="gaa0293eb62c56e47c0864c0a768e9ac0e" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_gs_or_fs </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Return TRUE if the register a GS or FS register </p>

</div>
</div>
<a class="anchor" id="ga2c6504a4bfa4a1007a1f0b792f345091"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Half16" ref="ga2c6504a4bfa4a1007a1f0b792f345091" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Half16 </td>
          <td>(</td>
          <td class="paramtype">const REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Return TRUE if reg is a lower 16-bit register </p>

</div>
</div>
<a class="anchor" id="ga7da10abdb51e61b11f791beaa5b2a8e7"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Half32" ref="ga7da10abdb51e61b11f791beaa5b2a8e7" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Half32 </td>
          <td>(</td>
          <td class="paramtype">const REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Return TRUE if reg is a lower 32-bit register, actually any 32 bit register </p>

</div>
</div>
<a class="anchor" id="ga0e8881e1755de23c4340c8cf8d1040b7"></a><!-- doxytag: member="LEVEL_BASE::REG_is_inst_scratch" ref="ga0e8881e1755de23c4340c8cf8d1040b7" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_inst_scratch </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div>
<a class="anchor" id="ga20f36aedce3f9950a8ce857de96fb869"></a><!-- doxytag: member="LEVEL_BASE::REG_is_k_mask" ref="ga20f36aedce3f9950a8ce857de96fb869" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_k_mask </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a k-mask register </dd></dl>

</div>
</div>
<a class="anchor" id="gae565098e5f19a2979173e15c823f049d"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Lower8" ref="gae565098e5f19a2979173e15c823f049d" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Lower8 </td>
          <td>(</td>
          <td class="paramtype">const REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Return TRUE if reg is a lower 8-bit register </p>

</div>
</div>
<a class="anchor" id="gab69f78cae1b602686561a849b9d21eb9"></a><!-- doxytag: member="LEVEL_BASE::REG_is_machine" ref="gab69f78cae1b602686561a849b9d21eb9" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_machine </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a machine register </dd></dl>

</div>
</div>
<a class="anchor" id="gad43d44806bd22c39078899f17a81b8b6"></a><!-- doxytag: member="LEVEL_BASE::REG_is_mm" ref="gad43d44806bd22c39078899f17a81b8b6" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_mm </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is an mmx register </dd></dl>

</div>
</div>
<a class="anchor" id="ga84e26c54a557be59d9939c89e9fd8ee9"></a><!-- doxytag: member="LEVEL_BASE::REG_is_mxcsr" ref="ga84e26c54a557be59d9939c89e9fd8ee9" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_mxcsr </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is the mxcsr </dd></dl>

</div>
</div>
<a class="anchor" id="ga7e54ad3a41450c87d324ecac6d6da2ec"></a><!-- doxytag: member="LEVEL_BASE::REG_is_partialreg" ref="ga7e54ad3a41450c87d324ecac6d6da2ec" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_partialreg </td>
          <td>(</td>
          <td class="paramtype">const REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Return TRUE if reg is a partial register </p>

</div>
</div>
<a class="anchor" id="gae6b2fc14f383b093a27097259305dfdc"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin" ref="gae6b2fc14f383b093a27097259305dfdc" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a pin register </dd></dl>

</div>
</div>
<a class="anchor" id="ga1871b77d94620cc6efef010ccce53d1f"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_df_flag" ref="ga1871b77d94620cc6efef010ccce53d1f" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_df_flag </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is pin df flags </dd></dl>

</div>
</div>
<a class="anchor" id="ga90646665d884a896b3ad112712a13c2c"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_flags" ref="ga90646665d884a896b3ad112712a13c2c" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_flags </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is pin flags </dd></dl>

</div>
</div>
<a class="anchor" id="ga4649f4bf511de60a8c38744f2b30d229"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_gpr" ref="ga4649f4bf511de60a8c38744f2b30d229" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_gpr </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff pin general purpose register </dd></dl>

</div>
</div>
<a class="anchor" id="ga67014bc28ef11cffdd77303e65fae0ec"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_inst" ref="ga67014bc28ef11cffdd77303e65fae0ec" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_inst </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div>
<a class="anchor" id="ga3ff7dcfeb1fb8e6b0795a3baff67b4f2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_k_mask" ref="ga3ff7dcfeb1fb8e6b0795a3baff67b4f2" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_k_mask </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual mask register </dd></dl>

</div>
</div>
<a class="anchor" id="ga7c3dc7ae6ba3baedc1c5cfc4a77d70ec"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_status_flags" ref="ga7c3dc7ae6ba3baedc1c5cfc4a77d70ec" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_status_flags </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is pin status flag </dd></dl>

</div>
</div>
<a class="anchor" id="gae43bac2e4d7245a1f6e911748ae6c3e5"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_tmp" ref="gae43bac2e4d7245a1f6e911748ae6c3e5" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_tmp </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff pin tmp regs </dd></dl>

</div>
</div>
<a class="anchor" id="ga12f19d16124b7d75f776cf03a7fb9b65"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_xmm" ref="ga12f19d16124b7d75f776cf03a7fb9b65" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_xmm </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual sse register </dd></dl>

</div>
</div>
<a class="anchor" id="gaabccd8e7ec839504ba6899c56c5ed7d1"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_xmm_ymm_zmm" ref="gaabccd8e7ec839504ba6899c56c5ed7d1" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_xmm_ymm_zmm </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a Pin xmm, ymm or zmm register </dd></dl>

</div>
</div>
<a class="anchor" id="ga37942a62b7634a2de68f0eaaf4d8f3ff"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_ymm" ref="ga37942a62b7634a2de68f0eaaf4d8f3ff" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_ymm </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual ymm register </dd></dl>

</div>
</div>
<a class="anchor" id="ga46fdc74702dfffd8458a1a7264deffb2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_zmm" ref="ga46fdc74702dfffd8458a1a7264deffb2" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_pin_zmm </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual zmm register </dd></dl>

</div>
</div>
<a class="anchor" id="ga349ef4d923d81de6d8d5c48e4bc272e0"></a><!-- doxytag: member="LEVEL_BASE::REG_is_representative_reg" ref="ga349ef4d923d81de6d8d5c48e4bc272e0" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_representative_reg </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is representative register for internal purposes </dd></dl>

</div>
</div>
<a class="anchor" id="ga5c950bcf48a41d323154dbf13aa6f08f"></a><!-- doxytag: member="LEVEL_BASE::REG_is_seg_base" ref="ga5c950bcf48a41d323154dbf13aa6f08f" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_seg_base </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a segment base address virtual register (REG_SEG_GS_BASE/REG_SEG_FS_BASE) </dd></dl>

</div>
</div>
<a class="anchor" id="gad5ce416e2c302776771a62e78b3bff3e"></a><!-- doxytag: member="LEVEL_BASE::REG_is_st" ref="gad5ce416e2c302776771a62e78b3bff3e" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_st </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a x87 FPU stack register </dd></dl>

</div>
</div>
<a class="anchor" id="gab815b1ed5561a011f918bcb0d90af257"></a><!-- doxytag: member="LEVEL_BASE::REG_is_stackptr_type" ref="gab815b1ed5561a011f918bcb0d90af257" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_stackptr_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE both app and pin stack ptrs </dd></dl>

</div>
</div>
<a class="anchor" id="gaf430d3bb8a23fa507a8789eae73bc995"></a><!-- doxytag: member="LEVEL_BASE::REG_is_status_flags" ref="gaf430d3bb8a23fa507a8789eae73bc995" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_status_flags </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is is app status flags </dd></dl>

</div>
</div>
<a class="anchor" id="gab3ee3646600609b04c8e7594d0373965"></a><!-- doxytag: member="LEVEL_BASE::REG_is_status_flags_type" ref="gab3ee3646600609b04c8e7594d0373965" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_status_flags_type </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is REG_STATUS_FLAGS or PIN_REG_STATUS_FLAGS </dd></dl>

</div>
</div>
<a class="anchor" id="ga1e292f4b7937a81fb41b5465dc1c467b"></a><!-- doxytag: member="LEVEL_BASE::REG_is_subclass_none" ref="ga1e292f4b7937a81fb41b5465dc1c467b" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_subclass_none </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff subclass of reg is none </dd></dl>

</div>
</div>
<a class="anchor" id="ga6fae2ff2ecca2771b05d976f812241e8"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Upper8" ref="ga6fae2ff2ecca2771b05d976f812241e8" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Upper8 </td>
          <td>(</td>
          <td class="paramtype">const REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Return TRUE if reg is a upper 8-bit register </p>

</div>
</div>
<a class="anchor" id="gad0ddaf16b2320ffcd0e41801906c4b04"></a><!-- doxytag: member="LEVEL_BASE::REG_is_xmm" ref="gad0ddaf16b2320ffcd0e41801906c4b04" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_xmm </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is an sse register </dd></dl>

</div>
</div>
<a class="anchor" id="ga8efc75a83fc1476dbe69fb41019cb195"></a><!-- doxytag: member="LEVEL_BASE::REG_is_xmm_ymm_zmm" ref="ga8efc75a83fc1476dbe69fb41019cb195" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_xmm_ymm_zmm </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is an xmm,ymm, or zmm register </dd></dl>

</div>
</div>
<a class="anchor" id="gae3dc27099d5bb520216a50bd00b1db60"></a><!-- doxytag: member="LEVEL_BASE::REG_is_ymm" ref="gae3dc27099d5bb520216a50bd00b1db60" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_ymm </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a ymm register </dd></dl>

</div>
</div>
<a class="anchor" id="gabc16a50e8a5c6a91748c8d1f35d21440"></a><!-- doxytag: member="LEVEL_BASE::REG_is_zmm" ref="gabc16a50e8a5c6a91748c8d1f35d21440" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_zmm </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg is a zmm register </dd></dl>

</div>
</div>
<a class="anchor" id="ga28676b9554c951c74a2f8b720a4b7ab2"></a><!-- doxytag: member="LEVEL_BASE::REG_LastSupportedXmm" ref="ga28676b9554c951c74a2f8b720a4b7ab2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_LastSupportedXmm </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>the highest xmm register supported on the current CPU </dd></dl>

</div>
</div>
<a class="anchor" id="ga2681487338ec6a41511bc49dea51849f"></a><!-- doxytag: member="LEVEL_BASE::REG_LastSupportedYmm" ref="ga2681487338ec6a41511bc49dea51849f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_LastSupportedYmm </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>the highest ymm register supported on the current CPU </dd></dl>

</div>
</div>
<a class="anchor" id="ga37dd352d87e8b1b793a9525f9ed08bda"></a><!-- doxytag: member="LEVEL_BASE::REG_LastSupportedZmm" ref="ga37dd352d87e8b1b793a9525f9ed08bda" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_LastSupportedZmm </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>the highest zmm register supported on the current CPU </dd></dl>

</div>
</div>
<a class="anchor" id="gacb5d2041bfaef6560e7fdd2094d0d9df"></a><!-- doxytag: member="LEVEL_BASE::REG_regDefTable" ref="gacb5d2041bfaef6560e7fdd2094d0d9df" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADDRINT LEVEL_BASE::REG_regDefTable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div>
<a class="anchor" id="ga4e0a17685f3326079eb42bedb129d0a0"></a><!-- doxytag: member="LEVEL_BASE::REG_regSubClassBitMapTable" ref="ga4e0a17685f3326079eb42bedb129d0a0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ADDRINT LEVEL_BASE::REG_regSubClassBitMapTable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>

</div>
</div>
<a class="anchor" id="ga8744ba41569c7770f4aa41f8e2d0b4e6"></a><!-- doxytag: member="LEVEL_BASE::REG_Size" ref="ga8744ba41569c7770f4aa41f8e2d0b4e6" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINT32 LEVEL_BASE::REG_Size </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>return the register size in bytes </p>

</div>
</div>
<a class="anchor" id="ga42d43c5a7062cb843a8914d4b20c003a"></a><!-- doxytag: member="LEVEL_BASE::REG_valid_for_iarg_reg_value" ref="ga42d43c5a7062cb843a8914d4b20c003a" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_valid_for_iarg_reg_value </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if reg value of reg can be requested by IARG_REG_VALUE </dd></dl>

</div>
</div>
<a class="anchor" id="ga86a3431be0730babc838c6fe87ee9c2c"></a><!-- doxytag: member="LEVEL_BASE::REG_Width" ref="ga86a3431be0730babc838c6fe87ee9c2c" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REGWIDTH LEVEL_BASE::REG_Width </td>
          <td>(</td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>return the register width for all regs. </p>

</div>
</div>
<a class="anchor" id="ga59b1d2e23d3de5edb229047382abfa22"></a><!-- doxytag: member="LEVEL_CORE::REGSET_AddAll" ref="ga59b1d2e23d3de5edb229047382abfa22" args="(REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_AddAll </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&#160;</td>
          <td class="paramname"><em>regset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Insert all registers into the specified regset </p>

</div>
</div>
<a class="anchor" id="gaa8d6bc907483b84a882565de6a5025e6"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Clear" ref="gaa8d6bc907483b84a882565de6a5025e6" args="(REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_Clear </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&#160;</td>
          <td class="paramname"><em>regset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remove all registers from the specified regset </p>

</div>
</div>
<a class="anchor" id="ga8ed23b197782e88ec8dcda1efb04c7c3"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Contains" ref="ga8ed23b197782e88ec8dcda1efb04c7c3" args="(const REGSET &amp;regset, REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_CORE::REGSET_Contains </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&#160;</td>
          <td class="paramname"><em>regset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if the specified reg is contained in the specified regset </dd></dl>

</div>
</div>
<a class="anchor" id="ga7d0aca55c4e11785153c4f4bd83328c2"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Insert" ref="ga7d0aca55c4e11785153c4f4bd83328c2" args="(REGSET &amp;regset, REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_Insert </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&#160;</td>
          <td class="paramname"><em>regset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Insert the specified reg into the specified regset </p>

</div>
</div>
<a class="anchor" id="gac5530b1d15830b6e844f86d9d104606b"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopCount" ref="gac5530b1d15830b6e844f86d9d104606b" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINT32 LEVEL_CORE::REGSET_PopCount </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&#160;</td>
          <td class="paramname"><em>regset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>the number of registers in the specified regset </dd></dl>

</div>
</div>
<a class="anchor" id="gacb4df67645a5af50e61c0b2bae9b7f62"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopCountIsZero" ref="gacb4df67645a5af50e61c0b2bae9b7f62" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_CORE::REGSET_PopCountIsZero </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&#160;</td>
          <td class="paramname"><em>regset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if the number of registers in the specified regset is zero </dd></dl>

</div>
</div>
<a class="anchor" id="ga21f89d33c92eb340dd1aaed30c7d6e72"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopNext" ref="ga21f89d33c92eb340dd1aaed30c7d6e72" args="(REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_CORE::REGSET_PopNext </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&#160;</td>
          <td class="paramname"><em>regset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pop the next register from the specified regset </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>the popped register </dd></dl>

</div>
</div>
<a class="anchor" id="ga9bc09e7fbd3f8ddad1e47c83c8ca6323"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Remove" ref="ga9bc09e7fbd3f8ddad1e47c83c8ca6323" args="(REGSET &amp;regset, REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_Remove </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&#160;</td>
          <td class="paramname"><em>regset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">REG&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remove the specified reg from the specified regset </p>

</div>
</div>
<a class="anchor" id="ga2836d72d027a8172ebb715ce21ccdee8"></a><!-- doxytag: member="LEVEL_CORE::REGSET_StringList" ref="ga2836d72d027a8172ebb715ce21ccdee8" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string LEVEL_CORE::REGSET_StringList </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&#160;</td>
          <td class="paramname"><em>regset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>a string with the names of all registers is the specified regset </dd></dl>

</div>
</div>
<a class="anchor" id="gac8cf49d0b0fa523059da94bca3fbf061"></a><!-- doxytag: member="LEVEL_CORE::REGSET_StringShort" ref="gac8cf49d0b0fa523059da94bca3fbf061" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string LEVEL_CORE::REGSET_StringShort </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&#160;</td>
          <td class="paramname"><em>regset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>a string with the names of all registers is the specified regset </dd></dl>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="gafe098bafa41995c53db7a915ee61922e"></a><!-- doxytag: member="LEVEL_BASE::_regDefTable" ref="gafe098bafa41995c53db7a915ee61922e" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const REGDEF_ENTRY <a class="el" href="group__REG__CPU__IA32.html#gafe098bafa41995c53db7a915ee61922e">LEVEL_BASE::_regDefTable</a>[]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The main register information table </p>

</div>
</div>
<a class="anchor" id="gac3c3f8a822d40e53bc8c599368eb9a44"></a><!-- doxytag: member="LEVEL_CORE::REG_LastInRegset" ref="gac3c3f8a822d40e53bc8c599368eb9a44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG <a class="el" href="group__REG__CPU__IA32.html#gac3c3f8a822d40e53bc8c599368eb9a44">LEVEL_CORE::REG_LastInRegset</a> = REG(REG_LAST-1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>REG represented by the last bit in the regset vector. Most of the code assumes that REG_LAST is not an actual register, so we should not include it in the set. We use REG_LAST-1 for the last registers. </p>

</div>
</div>
<a class="anchor" id="ga797c94104721a4d10c3375d92f8a977a"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_APP_FLAGS" ref="ga797c94104721a4d10c3375d92f8a977a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_CLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#ga797c94104721a4d10c3375d92f8a977a">LEVEL_BASE::REGCBIT_APP_FLAGS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 

    (_REGCBIT(REG_CLASS_FLAGS)               )|
    (_REGCBIT(REG_CLASS_STATUS_FLAGS)        )|
    (_REGCBIT(REG_CLASS_DFLAG))
</pre></div><p>Mask of REG_CLASS_BITS values for all application flag registers. </p>

</div>
</div>
<a class="anchor" id="gadaec9333a54cfb71118ad03996943c69"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_PARTIAL" ref="gadaec9333a54cfb71118ad03996943c69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_CLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#gadaec9333a54cfb71118ad03996943c69">LEVEL_BASE::REGCBIT_PARTIAL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_CLASS_GRU8)                )|
    (_REGCBIT(REG_CLASS_GRL8)                )|
    (_REGCBIT(REG_CLASS_GRH16)               )|
    (_REGCBIT(REG_CLASS_GRH32)               )|
    (_REGCBIT(REG_CLASS_FLAGS16)             )|
    (_REGCBIT(REG_CLASS_FLAGS32)             )|
    (_REGCBIT(REG_CLASS_IP16)                )|
    (_REGCBIT(REG_CLASS_IP32)                )|
    (_REGCBIT(REG_CLASS_PIN_GRU8)            )|
    (_REGCBIT(REG_CLASS_PIN_GRL8)            )|
    (_REGCBIT(REG_CLASS_PIN_GRH16)           )|
    (_REGCBIT(REG_CLASS_PIN_GRH32))
</pre></div><p>Mask of REG_CLASS_BITS values for partial registers (excluding XMM, even if AVX is present). </p>

</div>
</div>
<a class="anchor" id="ga42d784c0a1e776497acb405282fab148"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_PIN_FLAGS" ref="ga42d784c0a1e776497acb405282fab148" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_CLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#ga42d784c0a1e776497acb405282fab148">LEVEL_BASE::REGCBIT_PIN_FLAGS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_CLASS_PIN_FLAGS)           )|
    (_REGCBIT(REG_CLASS_PIN_STATUS_FLAGS)    )|
    (_REGCBIT(REG_CLASS_PIN_DFLAG))
</pre></div><p>Mask of REG_CLASS_BITS values for all Pin flag registers. </p>

</div>
</div>
<a class="anchor" id="ga656d3616de3d5ae8d26f2b6252c686e3"></a><!-- doxytag: member="LEVEL_BASE::REGSBIT_PIN_INST_ALL" ref="ga656d3616de3d5ae8d26f2b6252c686e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_SUBCLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#ga656d3616de3d5ae8d26f2b6252c686e3">LEVEL_BASE::REGSBIT_PIN_INST_ALL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_SUBCLASS_PIN_INST_GR)      )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_GR_H32)  )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_BUF)     )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_COND))
</pre></div><p>Combination of REG_SUBCLASS_BITS flags of all instrumentation registers. </p>

</div>
</div>
<a class="anchor" id="ga89097de642e222f3d0a0553464e2a584"></a><!-- doxytag: member="LEVEL_BASE::REGSBIT_PIN_SCRATCH_ALL" ref="ga89097de642e222f3d0a0553464e2a584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_SUBCLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#ga89097de642e222f3d0a0553464e2a584">LEVEL_BASE::REGSBIT_PIN_SCRATCH_ALL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_SUBCLASS_PIN_INST_GR)      )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_BUF))
</pre></div><p>Combination of REG_SUBCLASS_BITS flags of all instrumentation scratch registers. </p>

</div>
</div>
<a class="anchor" id="ga10bb628d479cc23033c4295ceb9e3823"></a><!-- doxytag: member="LEVEL_BASE::REGSBIT_STACKPTR_ALL" ref="ga10bb628d479cc23033c4295ceb9e3823" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG_SUBCLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#ga10bb628d479cc23033c4295ceb9e3823">LEVEL_BASE::REGSBIT_STACKPTR_ALL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_SUBCLASS_FULL_STACKPTR)         )|
    (_REGCBIT(REG_SUBCLASS_PIN_FULL_STACKPTR))
</pre></div><p>Combination of REG_SUBCLASS_BITS flags of stack registers (both app and pin). </p>

</div>
</div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Jun 5 2019 09:24:00 for Pin by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
