Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: A:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ReceivedatanoParity_behav xil_defaultlib.ReceivedatanoParity xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'data_out' [A:/Personal Projects/APBtoUART/APBtoUART.srcs/sources_1/new/APB_UART_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Interface
Compiling module xil_defaultlib.BCLK_Generator
Compiling module xil_defaultlib.UART_Receiver
Compiling module xil_defaultlib.UART_Transmitter
Compiling module xil_defaultlib.APB_UART_top
Compiling module xil_defaultlib.ReceivedatanoParity
Compiling module xil_defaultlib.glbl
Built simulation snapshot ReceivedatanoParity_behav
