{"vcs1":{"timestamp_begin":1683485320.653826790, "rt":2.68, "ut":0.81, "st":0.28}}
{"vcselab":{"timestamp_begin":1683485323.423087820, "rt":2.28, "ut":0.37, "st":0.07}}
{"link":{"timestamp_begin":1683485325.775048467, "rt":0.76, "ut":0.39, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683485319.983065988}
{"VCS_COMP_START_TIME": 1683485319.983065988}
{"VCS_COMP_END_TIME": 1683485328.423308020}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350924}}
{"stitch_vcselab": {"peak_mem": 222284}}
