Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_n11_maxi_top glbl -Oenable_linking_all_libraries -prj fir_n11_maxi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s fir_n11_maxi -debug wave 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/fir_n11_maxi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_maxi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/fir_n11_maxi_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/fir_n11_maxi.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_n11_maxi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/fir_n11_maxi_fir_n11_maxi_Pipeline_XFER_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_fir_n11_maxi_Pipeline_XFER_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/fir_n11_maxi_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/fir_n11_maxi_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_control_s_axi
INFO: [VRFC 10-311] analyzing module fir_n11_maxi_control_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_n11_maxi_mul_32s_32s_32_1_1(...
Compiling module xil_defaultlib.fir_n11_maxi_fir_n11_maxi_Pipeli...
Compiling module xil_defaultlib.fir_n11_maxi_control_s_axi_ram(M...
Compiling module xil_defaultlib.fir_n11_maxi_control_s_axi
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_mem(MEM_...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(MEM...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_store(NU...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_mem(MEM_...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(MEM...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_load(NUM...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_throttle...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_write(CO...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi_read(C_U...
Compiling module xil_defaultlib.fir_n11_maxi_gmem_m_axi(CONSERVA...
Compiling module xil_defaultlib.fir_n11_maxi
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
WARNING: [XSIM 43-3373] "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/AESL_axi_slave_control.v" Line 1017. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/AESL_axi_slave_control.v" Line 1026. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/ubuntu/course-lab_2/axi_master_hls/solution1/sim/verilog/AESL_axi_slave_control.v" Line 1067. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=13)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_n11_maxi_top
Compiling module work.glbl
Built simulation snapshot fir_n11_maxi
