$date
	Sun Aug 20 16:13:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder_tb $end
$var wire 1 ! sum $end
$var wire 1 " out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module aud1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var reg 1 " out $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10000
1!
1%
#20000
0%
1$
#30000
1"
0!
1%
#40000
0"
1!
0%
0$
1#
#50000
1"
0!
1%
#60000
0%
1$
#70000
1!
1%
#120000
