# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../proj1.srcs/sim_1/new/mips_tb_b.vhd" \

# Do not sort compile order
nosort
