# full_adder
1-bit Full Adder designed in Verilog using dataflow modeling. Includes RTL design, self-checking testbench, behavioral simulation (XSim), post-synthesis schematic analysis (LUT3 mapping), and power/utilization report in Xilinx Vivado targeting Artix-7.
1-Bit Full Adder â€“ Verilog (Vivado)
ğŸ“Œ Overview

This project implements a 1-bit Full Adder using Verilog HDL in Xilinx Vivado. The design follows a complete RTL-to-synthesis flow including simulation, synthesis, schematic analysis, and power/utilization evaluation targeting an Artix-7 FPGA device.

âš™ï¸ Design Specifications

Inputs:

a

b

c (Carry-in)

Outputs:

sum

carry

Boolean Equations:
sum   = a ^ b ^ c
carry = (a & b) | (b & c) | (a & c)

ğŸ—ï¸ Design Flow

âœ” RTL coding using Dataflow modeling
âœ” Testbench creation for functional verification
âœ” Behavioral simulation using XSim
âœ” Synthesis targeting Artix-7 (xc7a35tcpg236-1)
âœ” Post-synthesis schematic validation (LUT3 mapping)
âœ” Dataflow design summary analysis
âœ” Power and resource utilization report evaluation

ğŸ”¬ Synthesis Details

Logic mapped to LUT3 primitives

Automatic IBUF and OBUF inference

Clean synthesis (no errors or warnings)

Minimal FPGA resource utilization

âš¡ Power Analysis

Junction temperature and thermal margin reviewed

Static and dynamic power components analyzed

Low overall power footprint

ğŸ“Š Tools Used

Xilinx Vivado (2025.x)

Verilog HDL

XSim Simulator

ğŸ“ Repository Structure
â”œâ”€â”€ full_adder.v          # RTL design
â”œâ”€â”€ full_adder_tb.v       # Testbench
â”œâ”€â”€ simulation_results/   # Waveform screenshots
â”œâ”€â”€ synthesis_reports/    # Schematic & power reports

ğŸš€ Future Enhancements

Parameterized N-bit adder

Ripple Carry Adder implementation

Carry Lookahead Adder design

ALU module integration

ğŸ“– Learning Outcome

This project strengthened understanding of:

RTL design methodology

FPGA LUT-based logic mapping

RTL-to-Netlist flow

Synthesis and power estimation in FPGA design
