#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun  8 21:56:13 2021
# Process ID: 13792
# Current directory: C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22916 C:\Users\rzesz\Desktop\Coding\FPGA\data_sniffer\Data_sniffer_v2\Data_sniffer_v2.xpr
# Log file: C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/vivado.log
# Journal file: C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.xpr
INFO: [Project 1-313] Project file moved from 'D:/Na_uczelnie/Magisterka/Semestr_1/SDUP/Project/repo/Data_sniffer_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 723.582 ; gain = 103.754
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sources_1/new/NumberChecker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NumberChecker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sources_1/new/memory.v:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index' is not allowed [C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sources_1/new/StateMachine.v:32]
INFO: [VRFC 10-2458] undeclared symbol is_space, assumed default net type wire [C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sources_1/new/StateMachine.v:47]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sources_1/new/StateMachine.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sim_1/new/StateMachine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a98c70b79539466491076664c6d779e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachine_tb_behav xil_defaultlib.StateMachine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'index' [C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sources_1/new/StateMachine.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.NumberChecker
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.StateMachine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachine_tb_behav -key {Behavioral:sim_1:Functional:StateMachine_tb} -tclbatch {StateMachine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Na_uczelnie/Magisterka/Semestr_1/SDUP/Project/repo/Data_sniffer_v2/Data_sniffer_v2.srcs/sources_1/new/StateMachine.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 747.703 ; gain = 2.727
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 21:58:14 2021...
