[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS70933DBVR production of TEXAS INSTRUMENTS from the text:TPS709 150-mA, 30-V, 1-µA I Q Voltage Regulators With Enable\n1 Features\n•Ultra-low I Q: 1 μA\n•Reverse current protection\n•Low I SHUTDOWN : 150 nA\n•Input voltage range: 2.7 V to 30 V\n•Supports 200-mA peak output\n•2% accuracy over temperature\n•Available in fixed-output voltages:\n1.2 V to 6.5 V\n•Thermal shutdown and overcurrent protection\n•Packages: SOT-23-5, WSON-6\n2 Applications\n•Smoke and heat detectors\n•Thermostats\n•Motion detectors (PIR, uWave, and so forth)\n•Cordless power tools\n•Appliance battery packs\n•Electricity meters\n•Water meters3 Description\nThe TPS709 series of linear regulators are ultralow, \nquiescent current devices designed for power-\nsensitive applications. A precision band-gap and error \namplifier provides 2% accuracy over temperature. \nQuiescent current of only 1 µA makes these \ndevices ideal solutions for battery-powered, always-\non systems that require very little idle-state power \ndissipation. These devices have thermal-shutdown, \ncurrent-limit, and reverse-current protections for \nadded safety.\nShutdown mode is enabled by pulling the EN pin low. \nThe shutdown current in this mode goes down to \n150 nA, typical.\nThe TPS709 series is available in WSON-6 and\nSOT-23-5 packages.\nDevice Information(1) \nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS709SOT-23 (5) 2.90 mm × 1.60 mm\nWSON (6) 2.00 mm × 2.00 mm\n(1) For all available packages, see the package option \naddendum at the end of the datasheet.\n \n \n \nTypical Application Circuit\n0.50.811.21.51.82\n0 5 10 15 20 25 30 35\nInput Voltage (V)Ground Pin Current (µA) TA = −40°C\nTA = +25°C\nTA = +85°C TPS70912\nG014 \nGND Current vs V IN and TemperatureTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, \nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 3\n6 Specifications .................................................................. 4\n6.1 Absolute Maximum Ratings ........................................ 4\n6.2 ESD Ratings ............................................................... 4\n6.3 Recommended Operating Conditions ......................... 4\n6.4 Thermal Information .................................................... 4\n6.5 Electrical Characteristics ............................................. 5\n6.6 Typical Characteristics ................................................ 6\n7 Detailed Description ...................................................... 12\n7.1 Overview ................................................................... 12\n7.2 Functional Block Diagram ......................................... 12\n7.3 Feature Description ................................................... 12\n7.4 Device Functional Modes .......................................... 138 Application and Implementation .................................. 14\n8.1 Application Information ............................................. 14\n8.2 Typical Application .................................................... 14\n9 Power Supply Recommendations ................................ 15\n9.1 Power Dissipation ..................................................... 15\n10 Layout ........................................................................... 16\n10.1 Layout Guidelines ................................................... 16\n10.2 Layout Example ...................................................... 16\n11 Device and Documentation Support .......................... 17\n11.1 Device Support ........................................................ 17\n11.2 Documentation Support .......................................... 17\n11.3 Support Resources ................................................. 17\n11.4 Trademarks ............................................................. 17\n11.5 Electrostatic Discharge Caution .............................. 17\n11.6 Glossary .................................................................. 17\n12 Mechanical, Packaging, and Orderable \nInformation .................................................................... 18\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision G (November 2015) to Revision H (July 2021) Page\n•Updated the numbering format for tables, figures, and cross-references throughout the document .................. 1\n•Changed Applications  section ............................................................................................................................ 1\n•Changed V EN(HI)  row (changed parameter description and added test condition) in Electrical Characteristics \ntable .................................................................................................................................................................... 5\n•Added V EN(LOW)  row to Electrical Characteristics  table ...................................................................................... 5\n•Added M3 suffix information to Device Nomenclature  table ............................................................................. 17\nChanges from Revision F (December 2014) to Revision G (November 2015) Page\n•Added DBV package for TPS709A to Pin Configurations and Functions  section .............................................. 3\n•Added DBV package for TPS709B to Pin Configurations and Functions  section .............................................. 3\n•Added TPS709A and TPS709B to Pin Functions table ...................................................................................... 3\n•Moved operating junction temperature from Electrical Characteristics  to Recommended Operating Conditions \n............................................................................................................................................................................ 4TPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021 www.ti.com\n2 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: TPS709\n5 Pin Configuration and Functions\nOUT\nNCIN\nGND\nEN1\n2\n35\n4\nFigure 5-1. TPS709: DBV Package,  5-Pin SOT-23, \nTop View \nEN\nNCOUT\nGND\nIN1\n2\n35\n4Figure 5-2. TPS709A: DBV Package,  5-Pin SOT-23, \nTop View \nEN\nNCGND\nIN\nOUT1\n2\n35\n4\nFigure 5-3. TPS709B: DBV Package,  5-Pin SOT-23, \nTop View \nIN\nNC\nEN6\n5\n4OUT\nNC\nGND1\n2\n3GNDFigure 5-4. DRV Package,  6-Pin WSON,  Top View \nTable 5-1. Pin Functions\nPIN\nI/O DESCRIPTION\nNAMEDRV DBV\nTPS709 TPS709 TPS709A TPS709B\nEN 4 3 5 5 IEnable pin. Drive this pin high to enable the device. Drive this pin \nlow to put the device into low current shutdown. This pin can be \nleft floating to enable the device. The maximum voltage must remain \nbelow 6.5 V.\nGND 3 2 2 1 — Ground\nIN 6 1 3 2 I Unregulated input to the device\nNC 2, 5 4 4 4 — No internal connection\nOUT 1 5 1 3 ORegulated output voltage. Connect a small 2.2-µF or greater ceramic \ncapacitor from this pin to ground to assure stability.\nThermal pad — — — —The thermal pad is electrically connected to the GND node. Connect \nthis pad to the GND plane for improved thermal performance.www.ti.comTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: TPS709\n6 Specifications\n6.1 Absolute Maximum Ratings\nspecified at T J = –40°C to 125°C (unless otherwise noted); all voltages are with respect to GND(1)\nMIN MAX UNIT\nVoltageVIN –0.3 32\nV VEN –0.3 7\nVOUT –0.3 7\nMaximum output current IOUT Internally limited\nOutput short-circuit duration Indefinite\nContinuous total power dissipation PDISS See Thermal Information\nOperating junction temperature, T J –55 150 °C\nStorage temperature, T stg –55 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings  may cause permanent damage to the device. These are stress \nratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under \nRecommended Operating Conditions . Exposure to absolute-maximum-rated conditions for extended periods may affect device \nreliability.\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged device model (CDM), per JEDEC specification JESD22-C101(2)±500\n(1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.\n6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage 2.7 30 V\nVOUT Output voltage 1.2 6.5 V\nVEN Enable voltage 0 6.5 V\nTJ Operating junction temperature –40 125 °C\n6.4 Thermal Information\nTHERMAL METRIC(1)TPS709\nUNIT DBV DRV\n5 PINS 6 PINS\nRθJA Junction-to-ambient thermal resistance 212.1 73.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 78.5 97.0 °C/W\nRθJB Junction-to-board thermal resistance 39.5 42.6 °C/W\nψJT Junction-to-top characterization parameter 2.86 2.9 °C/W\nψJB Junction-to-board characterization parameter 38.7 42.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 12.8 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nreport .TPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021 www.ti.com\n4 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: TPS709\n6.5 Electrical Characteristics\nat ambient temperature (T A) = –40°C to +85°C, V IN = V OUT(typ)  + 1 V or 2.7 V (whichever is greater), I OUT = 1 mA, V EN = 2 V, \nand C IN = C OUT = 2.2-μF ceramic (unless otherwise noted); typical values are at T A = 25°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range 2.7 30 V\nVOUT Output voltage range 1.2 6.5 V\nVOUT DC output accuracyVOUT < 3.3 V –2% 2%\nVOUT ≥ 3.3 V –1% 1%\nΔVOUTLine regulation (VOUT(nom)  + 1 V, 2.7 V) ≤ V IN ≤ 30 V 3 10\nmV\nLoad regulationVIN = V OUT(typ)  + 1.5 V or 3 V (whichever is \ngreater), 100 µA ≤ I OUT ≤ 150 mA20 50\nVDO Dropout voltage(1) (3)TPS70933, I OUT = 50 mA 295 650\nmVTPS70933, I OUT = 150 mA 960 1400\nTPS70950, I OUT = 50 mA 245 500\nTPS70950, I OUT = 150 mA 690 1200\nTPS70965, I OUT = 50 mA 180 500\nTPS70965, I OUT = 150 mA 460 1000\nI(CL) Output current limit(4)VOUT = 0.9 × V OUT(nom) 200 320 500 mA\nIGND Ground pin currentIOUT = 0 mA, V OUT ≤ 3.3 V 1.3 2.05\nµA IOUT = 0 mA, V OUT > 3.3 V 1.4 2.25\nIOUT = 150 mA 350\nISHUTDOWN Shutdown current VEN ≤ 0.4 V, V IN = 2.7 V 150 nA\nPSRRPower-supply rejection \nratiof = 10 Hz 80\ndB f = 100 Hz 62\nf = 1 kHz 52\nVn Output noise voltageBW = 10 Hz to 100 kHz, I OUT = 10 mA,\nVIN = 2.7 V, V OUT = 1.2 V190 μVRMS\ntSTR Start-up time(2)VOUT(nom)  ≤ 3.3 V 200 600\nµs\nVOUT(nom)  > 3.3 V 500 1500\nVEN(HI)Enable pin high-level \ninput voltageDevice enabled 0.9 V\nVEN(LOW)Enable pin low-level input \nvoltageDevice disabled 0 0.4 V\nIEN EN pin current EN = 1.0 V, V IN = 5.5 V 300 nA\nI(REV)Reverse current\n(flowing out of IN pin)VOUT = 3 V, V IN = V EN = 0 V 10\nnA\nReverse current\n(flowing into OUT pin)VOUT = 3 V, V IN = V EN = 0 V 100\ntSDThermal shutdown \ntemperatureShutdown, temperature increasing 158\n°C\nReset, temperature decreasing 140\n(1) VDO is measured with V IN = 0.98 × V OUT(nom) .\n(2) Start-up time = time from EN assertion to 0.95 × V OUT(nom)  and load = 47 Ω.\n(3) Dropout is only valid when V OUT ≥ 2.8 V because of the minimum input voltage limits.\n(4) Measured with V IN = V OUT + 3 V for V OUT ≤ 2.5 V. Measured with V IN = V OUT + 2.5 V for V OUT > 2.5 V.www.ti.comTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: TPS709\n6.6 Typical Characteristics\nover operating temperature range (T J = –40°C to 125°C), I OUT = 10 mA, V EN = 2 V, C OUT = 2.2 μF, and V IN = V OUT(typ)  + 1 V \nor 2.7 V (whichever is greater), unless otherwise noted; typical values are at T J = 25°C\n1.1951.21.205\n0 5 10 15 20 25 30\nInput Voltage (V)Output Voltage (V)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°C\nTPS70912\nG001 \n \nFigure 6-1. 1.2-V Line Regulation vs V IN and Temperature\n3.293.2953.33.3053.31\n0 5 10 15 20 25 30\nInput Voltage (V)Output Voltage (V)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°C\nTPS70933\nG002  \nFigure 6-2. 3.3-V Line Regulation vs V IN and Temperature\n6.496.4956.56.5056.51\n5 10 15 20 25 30\nInput Voltage (V)Output Voltage (V)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°C\nTPS70965\nG003 \n \nFigure 6-3. 6.5-V Line Regulation vs V IN and Temperature\n1.181.1851.191.1951.21.205\n0 20 40 60 80 100 120 140 160\nOutput Current (mA)Output Voltage (V)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°C\nTPS70912\nG004  \nFigure 6-4. 1.2-V Load Regulation vs I OUT and Temperature\n3.2753.283.2853.293.2953.33.305\n0 20 40 60 80 100 120 140 160\nOutput Current (mA)Output Voltage (V)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°C\nTPS70933\nG005 \n \nFigure 6-5. 3.3-V Load Regulation vs I OUT and Temperature\n6.466.4656.476.4756.486.4856.496.4956.56.505\n0 20 40 60 80 100 120 140 160\nOutput Current (mA)Output Voltage (V)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°C\nTPS70965\nG006  \nFigure 6-6. 6.5-V Load Regulation vs I OUT and TemperatureTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021 www.ti.com\n6 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: TPS709\n6.6 Typical Characteristics (continued)\nover operating temperature range (T J = –40°C to 125°C), I OUT = 10 mA, V EN = 2 V, C OUT = 2.2 μF, and V IN = V OUT(typ)  + 1 V \nor 2.7 V (whichever is greater), unless otherwise noted; typical values are at T J = 25°C\n1.181.1851.191.1951.21.205\n−50 −35 −20 −5 10 25 40 55 70 85 100 115 130\nJunction Temperature (°C)Output Voltage (V)IOUT = 10 mA\nIOUT = 150 mA\nTPS70912\nG007 \n \nFigure 6-7. VOUT vs Temperature\n6.4656.476.4756.486.4856.496.4956.56.505\n−50 −35 −20 −5 10 25 40 55 70 85 100 115 130\nJunction Temperature (°C)Output Voltage (V)IOUT = 10 mA\nIOUT = 150 mA\nTPS70965\nG008  \nFigure 6-8. VOUT vs Temperature\n02004006008001000120014001600\n2.5 3.5 4.5 5.5 6.5\nInput Voltage (V)Dropout Voltage (mV)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°C\nTPS70965\nIOUT = 150 mA\nG009 \n \nFigure 6-9. Dropout Voltage vs V IN and Temperature\n02004006008001000120014001600\n0 20 40 60 80 100 120 140 160\nOutput Current (mA)Dropout Voltage (mV)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°C\nTPS70965\nG010  \nFigure 6-10. Dropout Voltage vs I OUT and Temperature\n200250300350400450500\n3 3.5 4 4.5 5 5.5 6 6.5 7\nInput Voltage (V)Current Limit (mA)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°C\nTPS70912\nG011 \n \nFigure 6-11. 1.2-V Current Limit vs V IN and Temperature\n300350400450500\n5 5.5 6 6.5 7 7.5 8 8.5\nInput Voltage (V)Current Limit (mA)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°C\nTPS70933\nG012  \nFigure 6-12. 3.3-V Current Limit vs V IN and Temperaturewww.ti.comTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: TPS709\n6.6 Typical Characteristics (continued)\nover operating temperature range (T J = –40°C to 125°C), I OUT = 10 mA, V EN = 2 V, C OUT = 2.2 μF, and V IN = V OUT(typ)  + 1 V \nor 2.7 V (whichever is greater), unless otherwise noted; typical values are at T J = 25°C\n300350400450500\n8 8.5 9 9.5 10 10.5 11 11.5 12\nInput Voltage (V)Current Limit (mA)TJ = −40°C\nTJ = +25°C\nTJ = +85°C\nTJ = +125°CTPS70965\nG013 \n \nFigure 6-13. 6.5-V Current Limit vs V IN and Temperature\n0.50.811.21.51.82\n0 5 10 15 20 25 30 35\nInput Voltage (V)Ground Pin Current (µA) TA = −40°C\nTA = +25°C\nTA = +85°C TPS70912\nG014  \nFigure 6-14. GND Current vs V IN and Temperature\n0.50.7511.251.51.7522.252.5\n0 5 10 15 20 25 30 35\nInput Voltage (V)Ground Pin Current (µA) TA = −40°C\nTA = +25°C\nTA = +85°CTPS70933\nEN = open\nG035 \n \nFigure 6-15. GND Current vs V IN and Temperature\n0100200300400500600\n0 20 40 60 80 100 120 140 160\nOutput Current (mA)Ground Pin Current (µA)TA = −40°C\nTA = +25°C\nTA = +85°C\nTPS70912\nG015  \nFigure 6-16. GND Current vs I OUT and Temperature\n00.10.20.30.4\n0 5 10 15 20 25 30 35\nInput Voltage (V)Ground Pin Current (µA)TA = −40°C\nTA = +25°C\nTA = +85°C\nShutdown Current\nTPS70912\nG016 \n \nFigure 6-17. Shutdown Current vs V IN and Temperature\n020406080100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nVOUT = 2.8 V\nVIN = 3.8 V\nCOUT = 2.2 µF\nG017  \nFigure 6-18. Power-Supply Rejection Ratio vs FrequencyTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021 www.ti.com\n8 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: TPS709\n6.6 Typical Characteristics (continued)\nover operating temperature range (T J = –40°C to 125°C), I OUT = 10 mA, V EN = 2 V, C OUT = 2.2 μF, and V IN = V OUT(typ)  + 1 V \nor 2.7 V (whichever is greater), unless otherwise noted; typical values are at T J = 25°C\n01234567\n10 100 1k 10k 100k\nFrequency (Hz)Voltage ( µV / Hz )VOUT = 2.8 V\nG018 \n \nFigure 6-19. Noise\n100110120130140\n−50 −35 −20 −5 10 25 40 55 70 85 100 115 130\nTemperature (°C)Time (µs)\nTPS70912\nG019  \nFigure 6-20. Start-Up Time vs Temperature\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (100 s / div) /c109Channel 2 = V\nChannel 4 = I\nV = 2.7 VOUT\nOUT\nIN\nG020\n \nFigure 6-21. TPS70912 Load Transient\n(0 mA to 50 mA)\nChannel 4\n(100 mA / div)Channel 2\n(200 mV / div)\nTime (500 s / div) /c109Channel 2 = V\nChannel 4 = I\nV = 2.7 VOUT\nOUT\nIN\nG021 \nFigure 6-22. TPS70912 Load Transient\n(1 mA to 150 mA)\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (10 ms / div)Channel 2 = V\nChannel 4 = I\nV = 2.7 VOUT\nOUT\nIN\nG022\n \nFigure 6-23. TPS70912 Load Transient\n(50 mA to 0 mA)\nChannel 4\n(100 mA / div)Channel 2\n(200 mV / div)\nTime (100 s / div) /c109Channel 2 = V\n4 = I\nV = 2.7 VOUT\nOUT\nINChannel\nG023 \nFigure 6-24. TPS70912 Load Transient\n(50 mA to 150 mA)www.ti.comTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: TPS709\n6.6 Typical Characteristics (continued)\nover operating temperature range (T J = –40°C to 125°C), I OUT = 10 mA, V EN = 2 V, C OUT = 2.2 μF, and V IN = V OUT(typ)  + 1 V \nor 2.7 V (whichever is greater), unless otherwise noted; typical values are at T J = 25°C\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (100 s / div) /c109Channel 2 = V\nChannel 4 = I\nV = 4.3 VOUT\nOUT\nIN\nG024\n \nFigure 6-25. TPS70933 Load Transient\n(0 mA to 50 mA)\nChannel 4\n(100 mA / div)Channel 2\n(200 mV / div)\nTime (500 s / div) /c109Channel 2 = V\nChannel 4 = I\nV = 4.3 VOUT\nOUT\nIN\nG025 \nFigure 6-26. TPS70933 Load Transient\n(1 mA to 150 mA)\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (10 ms / div)Channel 2 = V\nChannel 4 = I\nV = 4.3 VOUT\nOUT\nIN\nG026\n \nFigure 6-27. TPS70933 Load Transient\n(50 mA to 0 mA)\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (500 s / div) /c109Channel 2 = V\nChannel 4 = I\nV = 4.3 VOUT\nOUT\nIN\nG027 \nFigure 6-28. TPS70933 Load Transient\n(50 mA to 150 mA)\nChannel 4\n(2 V / div)Channel 2\n(50 mV / div)\nTime (50 s / div) /c109\nG028Channel 2 = V\n4 = V\nI = 10 mAOUT\nIN\nOUTChannel\n \nFigure 6-29. TPS70912 Line Transient\n(2.7 V to 3.7 V)\nChannel 4\n(2 V / div)Channel 2\n(50 mV / div)\nTime (50 s / div) /c109\nG029Channel 2 = V\n4 = V\nI = 50 mAOUT\nIN\nOUTChannel \nFigure 6-30. TPS70912 Line Transient\n(2.7 V to 3.7 V)TPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021 www.ti.com\n10 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: TPS709\n6.6 Typical Characteristics (continued)\nover operating temperature range (T J = –40°C to 125°C), I OUT = 10 mA, V EN = 2 V, C OUT = 2.2 μF, and V IN = V OUT(typ)  + 1 V \nor 2.7 V (whichever is greater), unless otherwise noted; typical values are at T J = 25°C\nChannel 4\n(2 V / div)Channel 2\n(50 mV / div)\nTime (50 s / div) /c109\nG030Channel 2 = V\n4 = V\nI = 10 mAOUT\nIN\nOUTChannel\n \nFigure 6-31. TPS70933 Line Transient\n(4.3 V to 5.3 V)\nChannel 4\n(2 V / div)Channel 2\n(50 mV / div)\nTime (50 s / div) /c109\nG031Channel 2 = V\n4 = V\nI = 50 mAOUT\nIN\nOUTChannel \nFigure 6-32. TPS70933 Line Transient\n(4.3 V to 5.3 V)\nChannel 2\n(1 V / div)\nChannel 1\n(500 mV / div)\nTime (50 s / div) /c109\nG032Channel 1 = EN\n2 = V\nV = 4.3 V\nC = 2.2 F\nTPS70933ChannelOUT\nIN\nOUT /c109\n \nFigure 6-33. Power-Up With Enable\nChannel 2\n(1 V / div)\nChannel 1\n(1 V / div)\nTime (500 ms / div)\nG033Channel 1 = V\n2 = V\nI = 3 mA\nTPS70933IN\nOUTChannelOUT \nFigure 6-34. Power-Up and Power-Down Response\nChannel 2\n(1 V / div)\nChannel 1\n(1 V / div)\nTime (500 ms / div)\nG034Channel 1 = V\n2 = V\nI = 150 mA\nTPS70933IN\nOUTChannelOUT\n \nFigure 6-35. Power-Up and Power-Down Responsewww.ti.comTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: TPS709\n7 Detailed Description\n7.1 Overview\nThe TPS709 series of devices are ultra-low quiescent current, low-dropout (LDO) linear regulators. The TPS709 \noffers reverse current protection to block any discharge current from the output into the input. The TPS709 also \nfeatures current limit and thermal shutdown for reliable operation.\n7.2 Functional Block Diagram\nThermal\nShutdownCurrent\nLimit\nBandgapIN\nENOUT\nLogic\nGNDDevice\n7.3 Feature Description\n7.3.1 Internal Current Limit\nThe TPS709 internal current limit helps protect the regulator during fault conditions. During current limit, the \noutput sources a fixed amount of current that is largely independent of output voltage. In such a case, the output \nvoltage is not regulated, and can be measured as (V OUT = ILIMIT × R LOAD). The PMOS pass transistor dissipates \n[(VIN – V OUT) × I LIMIT] until a thermal shutdown is triggered and the device turns off. When cool, the device is \nturned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between \ncurrent limit and thermal shutdown; see the Thermal Protection  section for more details.\nThe TPS709 is characterized over the recommended operating output current range up to 150 mA. The internal \ncurrent limit begins to limit the output current at a minimum of 200 mA of output current. The TPS709 continues \nto operate for output currents between 150 mA and 200 mA but some data sheet parameters may not be met.\n7.3.2 Dropout Voltage\nThe TPS709 use a PMOS pass transistor to achieve low dropout voltage. When (V IN – V OUT) is less than \nthe dropout voltage (V DO), the PMOS pass device is in the linear region of operation and the input-to-output \nresistance is the R DS(ON)  of the PMOS pass element. V DO approximately scales with the output current because \nthe PMOS device functions like a resistor in dropout.\nThe ground pin current of many linear voltage regulators increases substantially when the device is operated in \ndropout. This increase in ground pin current while operating in dropout can be several orders of magnitude larger \nthan when the device is not in dropout. The TPS709 employs a special control loop that limits the increase in \nground pin current while operating in dropout. This functionality allows for the most efficient operation while in \ndropout conditions that can greatly increase battery run times.TPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021 www.ti.com\n12 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: TPS709\n7.3.3 Undervoltage Lockout (UVLO)\nThe TPS709 uses an undervoltage lockout (UVLO) circuit to keep the output shut off until the internal circuitry \noperates properly.\n7.3.4 Reverse-Current Protection\nThe TPS709 has integrated reverse-current protection. Reverse-current protection prevents the flow of current \nfrom the OUT pin to the IN pin when output voltage is higher than input voltage. The reverse-current protection \ncircuitry places the power path in high impedance when the output voltage is higher than the input voltage. This \nsetting reduces leakage current from the output to the input to 10 nA, typical. The reverse current protection is \nalways active regardless of the enable pin logic state or if the OUT pin voltage is greater than 1.8 V. Reverse \ncurrent can flow if the output voltage is less than 1.8 V and if input voltage is less than the output voltage.\nIf voltage is applied to the input pin, then the maximum voltage that can be applied to the OUT pin is the lower of \nthree times the nominal output voltage or 6.5 V. For example, if the 1.2-V output voltage version is used, then the \nmaximum reverse bias voltage that can be applied to the OUT pin is 3.6 V. If the 5.0-V output voltage version is \nused, then the maximum reverse bias voltage that can be applied to the OUT pin is 6.5 V.\n7.4 Device Functional Modes\nThe TPS709 has the following functional modes:\n1.Enabled:  When the enable pin (EN) goes above 0.9 V, the device is enabled. EN is pulled high by a 300-nA \ncurrent source; therefore, EN can be left floating to enable the device. Do not connect EN to VIN. The EN \npin is clamped by a 6.5-V Zener diode. Do not exceed the 7-V absolute maximum rating on the enable pin or \nexcessive current flowing into the Zener clamp will destroy the device.\n2.Disabled:  When EN goes below 0.4 V, the device is disabled. During this time, OUT is high impedance and \nthe current into IN (I (SHUTDOWN) ) is typically 150 nA.www.ti.comTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: TPS709\n8 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, \nand TI does not warrant its accuracy or completeness. TI’s customers are responsible for \ndetermining suitability of components for their purposes, as well as validating and testing their design \nimplementation to confirm system functionality.\n8.1 Application Information\nThe TPS709 is a series of devices that consume low quiescent current and deliver excellent line and load \ntransient performance. This performance, combined with low noise and very good PSRR with little (V IN – V OUT) \nheadroom, makes this device ideal for RF portable applications, current limit, and thermal protection. The \nTPS709 is specified from –40°C to +125°C.\n8.1.1 Input and Output Capacitor\nThe TPS709 devices are stable with output capacitors with an effective capacitance of 2.0 μF or greater for \noutput voltages below 1.5 V. For output voltages equal or greater than 1.5 V, the minimum effective capacitance \nfor stability is 1.5 µF. The maximum capacitance for stability is 47 µF. The equivalent series resistance (ESR) of \nthe output capacitor must be between 0 Ω and 0.2 Ω for stability.\nThe effective capacitance is the minimum capacitance value of a capacitor after taking into account variations \nresulting from tolerances, temperature, and dc bias effects. X5R- and X7R-type ceramic capacitors are \nrecommended because these capacitors have minimal variation in value and ESR over temperature.\nAlthough an input capacitor is not required for stability, good analog design practice is to connect a 0.1-µF to\n2.2-µF capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient \nresponse, input ripple, and PSRR. An input capacitor is necessary if line transients greater than 10 V in \nmagnitude are anticipated.\n8.1.2 Transient Response\nAs with any regulator, increasing the output capacitor size reduces over- and undershoot magnitude, but \nincreases transient response duration.\n8.2 Typical Application\nTPS70933\nENIN OUT VIN VOUT\n1 F/c109 2.2 F/c109\nGND\nNC\nFigure 8-1. Wide Input, 3.3-V, Low-I Q Rail\n8.2.1 Design Requirements\nTable 8-1  summarizes the design requirements for Figure 8-1 .\nTable 8-1. Design Requirements for a Wide Input, 3.3-V, Low-I Q Rail Application\nPARAMETER DESIGN SPECIFICATION\nVIN 5 V to 20 V\nVOUT 3.3 V\nI(IN) (no load) < 5 μA\nIOUT (max) 150 mATPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021 www.ti.com\n14 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: TPS709\n8.2.2 Detailed Design Procedure\nSelect a 2.2-µF, 10-V X7R output capacitor to satisfy the minimum output capacitance requirement with a 3.3-V \ndc bias.\nSelect a 1.0-µF, 25-V X7R input capacitor to provide input noise filtering and eliminate high-frequency voltage \ntransients.\n8.2.3 Application Curves\nChannel 4\n(50 mA / div)Channel 2\n(200 mV / div)\nTime (500 s / div) /c109Channel 2 = V\nChannel 4 = I\nV = 4.3 VOUT\nOUT\nIN\nG027\nFigure 8-2. TPS70933 Load Transient\n(50 mA to 150 mA)\nChannel 2\n(1 V / div)\nChannel 1\n(500 mV / div)\nTime (50 s / div) /c109\nG032Channel 1 = EN\n2 = V\nV = 4.3 V\nC = 2.2 F\nTPS70933ChannelOUT\nIN\nOUT /c109Figure 8-3. Power-Up With Enable\n9 Power Supply Recommendations\nThis device is designed to operate with an input supply range of 2.7 V to 30 V. If the input supply is noisy, \nadditional input capacitors with low ESR can help improve output noise performance.\n9.1 Power Dissipation\nThe ability to remove heat from the die is different for each package type, presenting different considerations in \nthe printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves \nthe heat from the device to ambient air. Performance data for JEDEC low and high-K boards are given in the \nThermal Information  table. Using heavier copper increases the effectiveness in removing heat from the device. \nThe addition of plated through-holes to heat-dissipating layers also improves the heat sink effectiveness.\nPower dissipation depends on input voltage and load conditions. Power dissipation (P DISS) is equal to the \nproduct of the output current and the voltage drop across the output pass element, as shown in Equation 1 :\nPDISS = (V IN – V OUT) × I OUT (1)www.ti.comTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: TPS709\n10 Layout\n10.1 Layout Guidelines\nPlace input and output capacitors as close to the device pins as possible. To improve ac performance (such as \nPSRR, output noise, and transient response), TI recommends that the board be designed with separate ground \nplanes for V IN and V OUT, with the ground plane connected only at the GND pin of the device. In addition, the \nground connection for the output capacitor must be connected directly to the device GND pin.\n10.1.1 Thermal Protection\nThermal protection disables the output when the junction temperature rises to approximately 165°C, allowing \nthe device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again \nenabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection \ncircuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a \nresult of overheating.\nAny tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate \nheat sink. For reliable operation, limit junction temperature to 125°C, maximum. To estimate the margin of safety \nin a complete design (including heat sink), increase the ambient temperature until the thermal protection is \ntriggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least \n35°C above the maximum expected ambient condition of the particular application. This configuration produces \na worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.\nThe TPS709 internal protection circuitry is designed to protect against overload conditions. This circuitry is not \nintended to replace proper heat sinking. Continuously running the TPS709 into thermal shutdown degrades \ndevice reliability.\n10.2 Layout Example\n      COUTVOUT VIN\nGND PLANECIN\nRepresents via used for \napplication specific connections1\n2\n3 45\nFigure 10-1. Layout Example for DBV PackageTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021 www.ti.com\n16 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: TPS709\n11 Device and Documentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nAn evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the \nTPS709xx. The TPS70933EVM-110 evaluation module  (and related user guide ) can be requested at the Texas \nInstruments website through the product folders or purchased directly from the TI eStore .\n11.1.1.2 Spice Models\nComputer simulation of circuit performance using SPICE is often useful when analyzing the performance of \nanalog circuits and systems. A SPICE model for the TPS709 is available through the product folders under \nSimulation Models .\n11.1.2 Device Nomenclature\nTable 11-1. Device Nomenclature(1) \nPRODUCT VOUT\nTPS709 xx(x)  yyy z\nor\nTPS709 xx(x)  yyy zM3XX(X)  is the nominal output voltage. For output voltages with a resolution of 100 mV, two \ndigits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 \nV; 125 = 1.25 V).\nYYY is the package designator.\nZ is the tape and reel quantity (R = 3000, T = 250).\nM3 suffix device has same electrical specs as other devices and shares same design.\n(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI \nweb site at www.ti.com .\n11.2 Documentation Support\n11.2.1 Related Documentation\nFor related documentation see the following:\nTexas Instruments, TPS70933EVM-110 Evaluation Module  user guide\n11.3 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight \nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do \nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n11.4 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nAll trademarks are the property of their respective owners.\n11.5 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled \nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may \nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published \nspecifications.\n11.6 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.www.ti.comTPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: TPS709\n12 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most \ncurrent data available for the designated devices. This data is subject to change without notice and revision of \nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.TPS709\nSBVS186H – MARCH 2012 – REVISED JULY 2021 www.ti.com\n18 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: TPS709\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Jan-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS70912DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SCXSamples\nTPS70912DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SCXSamples\nTPS70912DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SCXSamples\nTPS70912DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SCXSamples\nTPS709135DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SCYSamples\nTPS709135DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SCYSamples\nTPS70915DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SIMSamples\nTPS70915DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SIMSamples\nTPS70915DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SIMSamples\nTPS70915DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SIMSamples\nTPS70916DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SCZSamples\nTPS70916DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SCZSamples\nTPS70918DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDASamples\nTPS70918DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDASamples\nTPS70918DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDASamples\nTPS70918DRVRM3 ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDASamples\nTPS70918DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDASamples\nTPS70919DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 SDBSamples\nTPS70919DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 SDBSamples\nTPS70925DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDCSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Jan-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS70925DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDCSamples\nTPS70925DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDCSamples\nTPS70925DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDCSamples\nTPS70927DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDDSamples\nTPS70927DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDDSamples\nTPS70928DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDESamples\nTPS70928DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDESamples\nTPS70930DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 SDFSamples\nTPS70930DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 SDFSamples\nTPS70930DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDFSamples\nTPS70930DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDFSamples\nTPS70933DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 SDGSamples\nTPS70933DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 SDGSamples\nTPS70933DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDGSamples\nTPS70933DRVRM3 ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDGSamples\nTPS70933DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDGSamples\nTPS70936DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 SEJSamples\nTPS70936DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 SEJSamples\nTPS70936DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1FVSamples\nTPS70938DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SICSamples\nTPS70938DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SICSamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Jan-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS70939DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SIDSamples\nTPS70939DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SIDSamples\nTPS70950DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 SDHSamples\nTPS70950DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 SDHSamples\nTPS70950DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDHSamples\nTPS70950DRVRM3 ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDHSamples\nTPS70950DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SDHSamples\nTPS70960DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SITSamples\nTPS70960DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 SITSamples\nTPS709A30DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 11RFSamples\nTPS709A30DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 11RFSamples\nTPS709A33DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 11SFSamples\nTPS709A33DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 11SFSamples\nTPS709B33DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 13C7Samples\nTPS709B33DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 13C7Samples\nTPS709B345DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1XSWSamples\nTPS709B50DBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 13D7Samples\nTPS709B50DBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 13D7Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Jan-2023\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS709 :\n•Automotive : TPS709-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Mar-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS70912DBVR SOT-23 DBV 53000 178.0 9.03.33.21.44.08.0 Q3\nTPS70912DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS70912DRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70912DRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nTPS709135DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS709135DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS70915DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70915DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS70915DRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70915DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS70915DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS70915DRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nTPS70916DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70916DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS70918DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70918DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Mar-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS70918DRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70918DRVRM3 WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70918DRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nTPS70919DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS70919DBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nTPS70925DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70925DBVT SOT-23 DBV 5250 178.0 9.03.33.21.44.08.0 Q3\nTPS70925DRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70925DRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70925DRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nTPS70925DRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nTPS70927DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70927DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS70928DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70928DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS70930DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70930DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS70930DRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70930DRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nTPS70933DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS70933DBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nTPS70933DRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70933DRVRM3 WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70933DRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nTPS70936DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS70936DBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nTPS70936DRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70938DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70938DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS70939DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70939DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS70950DBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS70950DBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nTPS70950DRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70950DRVRM3 WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS70950DRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nTPS70960DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS70960DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS709A30DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS709A30DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS709A33DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Mar-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS709A33DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS709B33DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS709B33DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nTPS709B345DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS709B50DBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS709B50DBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Mar-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS70912DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70912DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70912DRVR WSON DRV 63000 182.0 182.0 20.0\nTPS70912DRVT WSON DRV 6250 182.0 182.0 20.0\nTPS709135DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS709135DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70915DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70915DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70915DRVR WSON DRV 63000 182.0 182.0 20.0\nTPS70915DRVR WSON DRV 63000 200.0 183.0 25.0\nTPS70915DRVT WSON DRV 6250 200.0 183.0 25.0\nTPS70915DRVT WSON DRV 6250 182.0 182.0 20.0\nTPS70916DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70916DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70918DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70918DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70918DRVR WSON DRV 63000 182.0 182.0 20.0\nTPS70918DRVRM3 WSON DRV 63000 182.0 182.0 20.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Mar-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS70918DRVT WSON DRV 6250 182.0 182.0 20.0\nTPS70919DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS70919DBVT SOT-23 DBV 5250 210.0 185.0 35.0\nTPS70925DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70925DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70925DRVR WSON DRV 63000 182.0 182.0 20.0\nTPS70925DRVR WSON DRV 63000 210.0 185.0 35.0\nTPS70925DRVT WSON DRV 6250 210.0 185.0 35.0\nTPS70925DRVT WSON DRV 6250 182.0 182.0 20.0\nTPS70927DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70927DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70928DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70928DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70930DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70930DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70930DRVR WSON DRV 63000 182.0 182.0 20.0\nTPS70930DRVT WSON DRV 6250 182.0 182.0 20.0\nTPS70933DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS70933DBVT SOT-23 DBV 5250 210.0 185.0 35.0\nTPS70933DRVR WSON DRV 63000 182.0 182.0 20.0\nTPS70933DRVRM3 WSON DRV 63000 182.0 182.0 20.0\nTPS70933DRVT WSON DRV 6250 182.0 182.0 20.0\nTPS70936DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS70936DBVT SOT-23 DBV 5250 210.0 185.0 35.0\nTPS70936DRVR WSON DRV 63000 210.0 185.0 35.0\nTPS70938DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70938DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70939DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70939DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS70950DBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS70950DBVT SOT-23 DBV 5250 210.0 185.0 35.0\nTPS70950DRVR WSON DRV 63000 182.0 182.0 20.0\nTPS70950DRVRM3 WSON DRV 63000 182.0 182.0 20.0\nTPS70950DRVT WSON DRV 6250 182.0 182.0 20.0\nTPS70960DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS70960DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS709A30DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS709A30DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS709A33DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS709A33DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS709B33DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS709B33DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS709B345DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Mar-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS709B50DBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS709B50DBVT SOT-23 DBV 5250 180.0 180.0 18.0\nPack Materials-Page 6\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9(0.1)\n(0.15)A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.5. Support pin may differ or may not be present.0.2 C A B1\n345\n2INDEX AREAPIN 1\n NOTE 5\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/G   03/2023SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS70933DBVR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.7 V to 30 V
  - Output Voltage Range: 3.3 V (fixed output)
  
- **Current Ratings:**
  - Maximum Output Current: 150 mA
  - Peak Output Current: 200 mA

- **Power Consumption:**
  - Quiescent Current (I_Q): 1 µA
  - Shutdown Current: 150 nA

- **Operating Temperature Range:**
  - Junction Temperature (T_J): -40°C to +125°C

- **Package Type:**
  - SOT-23-5 (DBV) and WSON-6 (DRV)

- **Special Features:**
  - Ultra-low quiescent current
  - Reverse current protection
  - Thermal shutdown and overcurrent protection
  - 2% output voltage accuracy over temperature

- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The TPS70933 is a low-dropout (LDO) linear voltage regulator designed for applications requiring low quiescent current and high efficiency. It features a fixed output voltage of 3.3 V and is optimized for battery-powered devices, making it ideal for applications where power consumption is critical. The device includes built-in protections such as thermal shutdown and current limiting, ensuring reliable operation under various conditions.

#### Typical Applications:
The TPS70933 is suitable for a variety of applications, including:
- **Battery-Powered Devices:** Ideal for smoke detectors, thermostats, and motion detectors (e.g., PIR and microwave sensors) due to its low quiescent current.
- **Portable Electronics:** Used in cordless power tools and appliance battery packs where efficiency and low power consumption are essential.
- **Utility Meters:** Commonly found in electricity and water meters, where reliable voltage regulation is necessary for accurate readings.

This component is particularly beneficial in designs where maintaining low power consumption during idle states is crucial, making it a preferred choice for modern electronic applications.