/* ../verilog/generated/memArray2x32.v
 * This file is automatically generated by Chi Zhang
 * k = 4, M = 8
 */
module memArray # (
  parameter DATA_WIDTH = 32
) (
  input clk,
  input we,
  input [DATA_WIDTH-1:0] in0,
  output [DATA_WIDTH-1:0] out0,
  input [DATA_WIDTH-1:0] in1,
  output [DATA_WIDTH-1:0] out1,
  input [DATA_WIDTH-1:0] in2,
  output [DATA_WIDTH-1:0] out2,
  input [DATA_WIDTH-1:0] in3,
  output [DATA_WIDTH-1:0] out3,
  input [DATA_WIDTH-1:0] in4,
  output [DATA_WIDTH-1:0] out4,
  input [DATA_WIDTH-1:0] in5,
  output [DATA_WIDTH-1:0] out5,
  input [DATA_WIDTH-1:0] in6,
  output [DATA_WIDTH-1:0] out6,
  input [DATA_WIDTH-1:0] in7,
  output [DATA_WIDTH-1:0] out7,
  input [DATA_WIDTH-1:0] in8,
  output [DATA_WIDTH-1:0] out8,
  input [DATA_WIDTH-1:0] in9,
  output [DATA_WIDTH-1:0] out9,
  input [DATA_WIDTH-1:0] in10,
  output [DATA_WIDTH-1:0] out10,
  input [DATA_WIDTH-1:0] in11,
  output [DATA_WIDTH-1:0] out11,
  input [DATA_WIDTH-1:0] in12,
  output [DATA_WIDTH-1:0] out12,
  input [DATA_WIDTH-1:0] in13,
  output [DATA_WIDTH-1:0] out13,
  input [DATA_WIDTH-1:0] in14,
  output [DATA_WIDTH-1:0] out14,
  input [DATA_WIDTH-1:0] in15,
  output [DATA_WIDTH-1:0] out15,
  input [DATA_WIDTH-1:0] in16,
  output [DATA_WIDTH-1:0] out16,
  input [DATA_WIDTH-1:0] in17,
  output [DATA_WIDTH-1:0] out17,
  input [DATA_WIDTH-1:0] in18,
  output [DATA_WIDTH-1:0] out18,
  input [DATA_WIDTH-1:0] in19,
  output [DATA_WIDTH-1:0] out19,
  input [DATA_WIDTH-1:0] in20,
  output [DATA_WIDTH-1:0] out20,
  input [DATA_WIDTH-1:0] in21,
  output [DATA_WIDTH-1:0] out21,
  input [DATA_WIDTH-1:0] in22,
  output [DATA_WIDTH-1:0] out22,
  input [DATA_WIDTH-1:0] in23,
  output [DATA_WIDTH-1:0] out23,
  input [DATA_WIDTH-1:0] in24,
  output [DATA_WIDTH-1:0] out24,
  input [DATA_WIDTH-1:0] in25,
  output [DATA_WIDTH-1:0] out25,
  input [DATA_WIDTH-1:0] in26,
  output [DATA_WIDTH-1:0] out26,
  input [DATA_WIDTH-1:0] in27,
  output [DATA_WIDTH-1:0] out27,
  input [DATA_WIDTH-1:0] in28,
  output [DATA_WIDTH-1:0] out28,
  input [DATA_WIDTH-1:0] in29,
  output [DATA_WIDTH-1:0] out29,
  input [DATA_WIDTH-1:0] in30,
  output [DATA_WIDTH-1:0] out30,
  input [DATA_WIDTH-1:0] in31,
  output [DATA_WIDTH-1:0] out31,
  input addr0_3,
  input addr4_7,
  input addr8_11,
  input addr12_15,
  input addr16_19,
  input addr20_23,
  input addr24_27,
  input addr28_31
);

