// Seed: 2674535748
`timescale 1 ps / 1ps
module module_0 (
    id_1
);
  input id_1;
  type_3(
      id_1, 1'b0, id_1
  );
  logic id_1 = id_1 && 1;
  type_5(
      1'b0, id_2, id_2
  );
endmodule
