$date
	Fri Sep 13 12:32:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 4 ! c [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 3 $ sel [2:0] $end
$scope module u_gate $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 3 ' sel [2:0] $end
$var reg 4 ( c [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 (
b1 '
b10 &
b0 %
b1 $
b10 #
b0 "
b1 !
$end
#5
b10 !
b10 (
b11 $
b11 '
b11 #
b11 &
b1 "
b1 %
#10
b0 !
b0 (
b0 $
b0 '
b1000 #
b1000 &
b100 "
b100 %
#15
