Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: zork.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "zork.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "zork"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : zork
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mod_n.v" in library work
Compiling verilog file "fsm.v" in library work
Module <mod_n> compiled
Compiling verilog file "soft_gtv.v" in library work
Module <fsm> compiled
Compiling verilog file "PIPO.v" in library work
Module <soft_gtv> compiled
Compiling verilog file "one_cold.v" in library work
Module <PIPO> compiled
Compiling verilog file "mux_4to1_4bits.v" in library work
Module <one_cold> compiled
Compiling verilog file "key_decoder.v" in library work
Module <mux_4to1_4bits> compiled
Compiling verilog file "font_rom.v" in library work
Module <key_decoder> compiled
Compiling verilog file "debouncer.v" in library work
Module <font_rom> compiled
Compiling verilog file "bin_hex.v" in library work
Module <debouncer> compiled
Compiling verilog file "vga_control.v" in library work
Module <bin_hex> compiled
Compiling verilog file "multiplexed_display.v" in library work
Module <vga_control> compiled
Compiling verilog file "keyboard_decoder.v" in library work
Module <multiplexed_display> compiled
Compiling verilog file "ipcore_dir/labyrinth_ram.v" in library work
Module <keyboard_decoder> compiled
Compiling verilog file "image_driver.v" in library work
Module <labyrinth_ram> compiled
Compiling verilog file "game_control.v" in library work
Module <image_driver> compiled
Compiling verilog file "zork.v" in library work
Module <game_control> compiled
Module <zork> compiled
No errors in compilation
Analysis of file <"zork.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <zork> in library <work>.

Analyzing hierarchy for module <keyboard_decoder> in library <work>.

Analyzing hierarchy for module <game_control> in library <work> with parameters.
	DOWN = "001"
	LEFT = "011"
	NONE = "100"
	RIGHT = "010"
	UP = "000"
	grid_max_x = "0111"
	grid_max_y = "0011"

Analyzing hierarchy for module <vga_control> in library <work>.

Analyzing hierarchy for module <image_driver> in library <work>.

Analyzing hierarchy for module <multiplexed_display> in library <work>.

Analyzing hierarchy for module <debouncer> in library <work>.

Analyzing hierarchy for module <mod_n> in library <work> with parameters.
	DW = "00000000000000000000000000010110"
	N = "00000000001001100010010110100000"

Analyzing hierarchy for module <mod_n> in library <work> with parameters.
	DW = "00000000000000000000000000000010"
	N = "00000000000000000000000000000100"

Analyzing hierarchy for module <one_cold> in library <work>.

Analyzing hierarchy for module <key_decoder> in library <work>.

Analyzing hierarchy for module <PIPO> in library <work> with parameters.
	DW = "00000000000000000000000000000100"

Analyzing hierarchy for module <font_rom> in library <work>.

Analyzing hierarchy for module <mux_4to1_4bits> in library <work>.

Analyzing hierarchy for module <bin_hex> in library <work>.

Analyzing hierarchy for module <soft_gtv> in library <work>.

Analyzing hierarchy for module <fsm> in library <work> with parameters.
	DLY1 = "01"
	DLY2 = "11"
	HALT = "10"
	IDLE = "00"

Analyzing hierarchy for module <mod_n> in library <work> with parameters.
	DW = "00000000000000000000000000010101"
	N = "00000000000101101110001101100000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <zork>.
Module <zork> is correct for synthesis.
 
    Set property "BOX_TYPE = user_black_box" for instance <ram> in unit <zork>.
Analyzing module <keyboard_decoder> in library <work>.
Module <keyboard_decoder> is correct for synthesis.
 
Analyzing module <debouncer> in library <work>.
Module <debouncer> is correct for synthesis.
 
Analyzing module <fsm> in library <work>.
	DLY1 = 2'b01
	DLY2 = 2'b11
	HALT = 2'b10
	IDLE = 2'b00
Module <fsm> is correct for synthesis.
 
Analyzing module <mod_n.3> in library <work>.
	DW = 32'sb00000000000000000000000000010101
	N = 32'sb00000000000101101110001101100000
Module <mod_n.3> is correct for synthesis.
 
Analyzing module <mod_n.1> in library <work>.
	DW = 32'sb00000000000000000000000000010110
	N = 32'sb00000000001001100010010110100000
Module <mod_n.1> is correct for synthesis.
 
Analyzing module <mod_n.2> in library <work>.
	DW = 32'sb00000000000000000000000000000010
	N = 32'sb00000000000000000000000000000100
Module <mod_n.2> is correct for synthesis.
 
Analyzing module <one_cold> in library <work>.
Module <one_cold> is correct for synthesis.
 
Analyzing module <key_decoder> in library <work>.
Module <key_decoder> is correct for synthesis.
 
Analyzing module <PIPO> in library <work>.
	DW = 32'sb00000000000000000000000000000100
Module <PIPO> is correct for synthesis.
 
Analyzing module <game_control> in library <work>.
	DOWN = 3'b001
	LEFT = 3'b011
	NONE = 3'b100
	RIGHT = 3'b010
	UP = 3'b000
	grid_max_x = 4'b0111
	grid_max_y = 4'b0011
Module <game_control> is correct for synthesis.
 
Analyzing module <vga_control> in library <work>.
Module <vga_control> is correct for synthesis.
 
Analyzing module <image_driver> in library <work>.
Module <image_driver> is correct for synthesis.
 
Analyzing module <font_rom> in library <work>.
Module <font_rom> is correct for synthesis.
 
Analyzing module <multiplexed_display> in library <work>.
WARNING:Xst:852 - "multiplexed_display.v" line 51: Unconnected input port 'spd_btn' of instance 'gtv' is tied to GND.
Module <multiplexed_display> is correct for synthesis.
 
Analyzing module <mux_4to1_4bits> in library <work>.
Module <mux_4to1_4bits> is correct for synthesis.
 
Analyzing module <bin_hex> in library <work>.
Module <bin_hex> is correct for synthesis.
 
Analyzing module <soft_gtv> in library <work>.
Module <soft_gtv> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <evnt_ff> in unit <soft_gtv> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <game_control>.
    Related source file is "game_control.v".
    Found 1-bit register for signal <enable_move_sync>.
    Found 3-bit addsub for signal <new_posx$addsub0000>.
    Found 2-bit addsub for signal <new_posy$addsub0000>.
    Found 3-bit register for signal <posx>.
    Found 2-bit register for signal <posy>.
    Found 2-bit comparator greater for signal <valid_move$cmp_gt0000> created at line 59.
    Found 3-bit comparator greater for signal <valid_move$cmp_gt0001> created at line 59.
    Found 2-bit comparator less for signal <valid_move$cmp_lt0000> created at line 59.
    Found 3-bit comparator less for signal <valid_move$cmp_lt0001> created at line 59.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <game_control> synthesized.


Synthesizing Unit <vga_control>.
    Related source file is "vga_control.v".
WARNING:Xst:646 - Signal <video_on> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <vert_sync_out>.
    Found 10-bit register for signal <pixel_row>.
    Found 10-bit register for signal <pixel_column>.
    Found 1-bit register for signal <horiz_sync_out>.
    Found 1-bit register for signal <clk_25>.
    Found 10-bit up counter for signal <h_count>.
    Found 1-bit register for signal <horiz_sync>.
    Found 10-bit comparator greater for signal <horiz_sync$cmp_gt0000> created at line 71.
    Found 10-bit comparator less for signal <horiz_sync$cmp_lt0000> created at line 71.
    Found 10-bit comparator lessequal for signal <pixel_column$cmp_le0000> created at line 76.
    Found 10-bit comparator lessequal for signal <pixel_row$cmp_le0000> created at line 101.
    Found 21-bit up counter for signal <Scrn_cntr>.
    Found 10-bit up counter for signal <v_count>.
    Found 10-bit comparator greater for signal <v_count$cmp_gt0000> created at line 87.
    Found 10-bit comparator greater for signal <v_count$cmp_gt0001> created at line 87.
    Found 1-bit register for signal <vert_sync>.
    Found 10-bit comparator greater for signal <vert_sync$cmp_gt0000> created at line 96.
    Found 10-bit comparator less for signal <vert_sync$cmp_lt0000> created at line 96.
    Summary:
	inferred   3 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga_control> synthesized.


Synthesizing Unit <mod_n_1>.
    Related source file is "mod_n.v".
    Found 22-bit register for signal <count_o>.
    Found 22-bit comparator greatequal for signal <comparator_o>.
    Found 22-bit adder for signal <input_reg_PIPO$addsub0000> created at line 44.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mod_n_1> synthesized.


Synthesizing Unit <mod_n_2>.
    Related source file is "mod_n.v".
    Found 2-bit register for signal <count_o>.
    Found 2-bit comparator greatequal for signal <comparator_o>.
    Found 2-bit adder for signal <input_reg_PIPO$addsub0000> created at line 44.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mod_n_2> synthesized.


Synthesizing Unit <one_cold>.
    Related source file is "one_cold.v".
    Found 1-of-4 decoder for signal <out>.
    Summary:
	inferred   1 Decoder(s).
Unit <one_cold> synthesized.


Synthesizing Unit <key_decoder>.
    Related source file is "key_decoder.v".
Unit <key_decoder> synthesized.


Synthesizing Unit <PIPO>.
    Related source file is "PIPO.v".
    Found 4-bit register for signal <Q_o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <PIPO> synthesized.


Synthesizing Unit <fsm>.
    Related source file is "fsm.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <actual_state> of Case statement line 84 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <actual_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <actual_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_50MHz_i               (rising_edge)        |
    | Reset              | rst_async_la_i            (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.


Synthesizing Unit <mod_n_3>.
    Related source file is "mod_n.v".
    Found 21-bit register for signal <count_o>.
    Found 21-bit comparator greatequal for signal <comparator_o>.
    Found 21-bit adder for signal <input_reg_PIPO$addsub0000> created at line 44.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mod_n_3> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "font_rom.v".
Unit <font_rom> synthesized.


Synthesizing Unit <mux_4to1_4bits>.
    Related source file is "mux_4to1_4bits.v".
    Found 4-bit 4-to-1 multiplexer for signal <y>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux_4to1_4bits> synthesized.


Synthesizing Unit <bin_hex>.
    Related source file is "bin_hex.v".
    Found 16x7-bit ROM for signal <segments>.
    Summary:
	inferred   1 ROM(s).
Unit <bin_hex> synthesized.


Synthesizing Unit <soft_gtv>.
    Related source file is "soft_gtv.v".
    Found 25-bit adder carry out for signal <add0000$addsub0000> created at line 59.
    Found 27-bit adder for signal <base_cnt$addsub0000> created at line 64.
    Found 27-bit register for signal <base_cnt_ff>.
    Found 8-bit adder for signal <gtv_cnt$addsub0000> created at line 79.
    Found 8-bit register for signal <gtv_cnt_ff>.
    Found 27-bit comparator equal for signal <gtv_tm_flg$cmp_eq0000> created at line 59.
    Found 29-bit register for signal <spd_ff>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <soft_gtv> synthesized.


Synthesizing Unit <image_driver>.
    Related source file is "image_driver.v".
    Found 1-bit 8-to-1 multiplexer for signal <pix_to_display>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <image_driver> synthesized.


Synthesizing Unit <multiplexed_display>.
    Related source file is "multiplexed_display.v".
WARNING:Xst:646 - Signal <w_count<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <multiplexed_display> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "debouncer.v".
Unit <debouncer> synthesized.


Synthesizing Unit <keyboard_decoder>.
    Related source file is "keyboard_decoder.v".
Unit <keyboard_decoder> synthesized.


Synthesizing Unit <zork>.
    Related source file is "zork.v".
WARNING:Xst:646 - Signal <vga_x<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <key_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control_address<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator less for signal <phrase_ended>.
    Summary:
	inferred   1 Comparator(s).
Unit <zork> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 1
 2-bit addsub                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 25-bit adder carry out                                : 1
 27-bit adder                                          : 1
 3-bit addsub                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 17
 1-bit register                                        : 6
 10-bit register                                       : 2
 2-bit register                                        : 2
 21-bit register                                       : 1
 22-bit register                                       : 1
 27-bit register                                       : 1
 29-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 17
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 2
 2-bit comparator greatequal                           : 1
 2-bit comparator greater                              : 1
 2-bit comparator less                                 : 1
 21-bit comparator greatequal                          : 1
 22-bit comparator greatequal                          : 1
 27-bit comparator equal                               : 1
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 2
 1-of-4 decoder                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <gamepad/dbncr/state_machine/actual_state/FSM> on signal <actual_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Reading core <labyrinth_ram.ngc>.
Loading core <labyrinth_ram> for timing and area information for instance <ram>.
INFO:Xst:2261 - The FF/Latch <spd_ff_4> in Unit <gtv> is equivalent to the following 24 FFs/Latches, which will be removed : <spd_ff_5> <spd_ff_6> <spd_ff_7> <spd_ff_8> <spd_ff_9> <spd_ff_10> <spd_ff_11> <spd_ff_12> <spd_ff_13> <spd_ff_14> <spd_ff_15> <spd_ff_16> <spd_ff_17> <spd_ff_18> <spd_ff_19> <spd_ff_20> <spd_ff_21> <spd_ff_22> <spd_ff_23> <spd_ff_24> <spd_ff_25> <spd_ff_26> <spd_ff_27> <spd_ff_28> 
WARNING:Xst:1710 - FF/Latch <spd_ff_4> (without init value) has a constant value of 0 in block <gtv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pixel_column_9> of sequential type is unconnected in block <vga_control>.
WARNING:Xst:2677 - Node <spd_ff_0> of sequential type is unconnected in block <gtv>.
WARNING:Xst:2677 - Node <spd_ff_1> of sequential type is unconnected in block <gtv>.
WARNING:Xst:2677 - Node <spd_ff_2> of sequential type is unconnected in block <gtv>.
WARNING:Xst:2677 - Node <spd_ff_3> of sequential type is unconnected in block <gtv>.
WARNING:Xst:2404 -  FFs/Latches <spd_ff<28:0>> (without init value) have a constant value of 0 in block <soft_gtv>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 1
 2-bit addsub                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 25-bit adder carry out                                : 1
 27-bit adder                                          : 1
 3-bit addsub                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 115
 Flip-Flops                                            : 115
# Comparators                                          : 17
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 2
 2-bit comparator greatequal                           : 1
 2-bit comparator greater                              : 1
 2-bit comparator less                                 : 1
 21-bit comparator greatequal                          : 1
 22-bit comparator greatequal                          : 1
 27-bit comparator equal                               : 1
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 2
 1-of-4 decoder                                        : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <zork> ...

Optimizing unit <game_control> ...

Optimizing unit <vga_control> ...

Optimizing unit <mod_n_1> ...

Optimizing unit <mod_n_2> ...

Optimizing unit <mod_n_3> ...

Optimizing unit <soft_gtv> ...

Optimizing unit <keyboard_decoder> ...
WARNING:Xst:2677 - Node <vga_control/pixel_column_9> of sequential type is unconnected in block <zork>.
WARNING:Xst:2677 - Node <navigation/gtv/gtv_cnt_ff_7> of sequential type is unconnected in block <zork>.
WARNING:Xst:2677 - Node <navigation/gtv/gtv_cnt_ff_6> of sequential type is unconnected in block <zork>.
WARNING:Xst:2677 - Node <navigation/gtv/gtv_cnt_ff_5> of sequential type is unconnected in block <zork>.
WARNING:Xst:2677 - Node <navigation/gtv/gtv_cnt_ff_4> of sequential type is unconnected in block <zork>.
WARNING:Xst:2677 - Node <navigation/gtv/gtv_cnt_ff_3> of sequential type is unconnected in block <zork>.
WARNING:Xst:2677 - Node <navigation/gtv/gtv_cnt_ff_2> of sequential type is unconnected in block <zork>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block zork, actual ratio is 46.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 130
 Flip-Flops                                            : 130

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : zork.ngr
Top Level Output File Name         : zork
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 965
#      GND                         : 2
#      INV                         : 13
#      LUT1                        : 83
#      LUT2                        : 120
#      LUT2_L                      : 4
#      LUT3                        : 111
#      LUT3_D                      : 1
#      LUT3_L                      : 4
#      LUT4                        : 365
#      LUT4_D                      : 3
#      LUT4_L                      : 6
#      MUXCY                       : 116
#      MUXF5                       : 44
#      MUXF6                       : 1
#      VCC                         : 2
#      XORCY                       : 90
# FlipFlops/Latches                : 130
#      FD                          : 1
#      FDC                         : 35
#      FDCE                        : 38
#      FDE                         : 23
#      FDP                         : 2
#      FDPE                        : 3
#      FDR                         : 28
# RAMS                             : 4
#      RAMB16_S2_S2                : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 5
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      394  out of    960    41%  
 Number of Slice Flip Flops:            130  out of   1920     6%  
 Number of 4 input LUTs:                710  out of   1920    36%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of     83    37%  
 Number of BRAMs:                         4  out of      4   100%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                   | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
clk_50MHz_i                        | BUFGP                                                                                                                   | 91    |
ram/N1                             | NONE(ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp2x2.ram)| 4     |
vga_control/clk_251                | BUFG                                                                                                                    | 43    |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------+-----------------------------------+-------+
Control Signal                                                     | Buffer(FF name)                   | Load  |
-------------------------------------------------------------------+-----------------------------------+-------+
gamepad/comparator/rst_async_la_i_inv(vga_control/rst_inv1_INV_0:O)| NONE(gamepad/comparator/count_o_0)| 78    |
-------------------------------------------------------------------+-----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.757ns (Maximum Frequency: 128.916MHz)
   Minimum input arrival time before clock: 5.192ns
   Maximum output required time after clock: 22.859ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz_i'
  Clock period: 6.559ns (frequency: 152.462MHz)
  Total number of paths / destination ports: 2923 / 165
-------------------------------------------------------------------------
Delay:               6.559ns (Levels of Logic = 14)
  Source:            gamepad/dbncr/dly_counter/count_o_0 (FF)
  Destination:       gamepad/register/Q_o_0 (FF)
  Source Clock:      clk_50MHz_i rising
  Destination Clock: clk_50MHz_i rising

  Data Path: gamepad/dbncr/dly_counter/count_o_0 to gamepad/register/Q_o_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  gamepad/dbncr/dly_counter/count_o_0 (gamepad/dbncr/dly_counter/count_o_0)
     LUT4:I0->O            1   0.704   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_lut<0> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_lut<0>)
     MUXCY:S->O            1   0.464   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<0> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<1> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<2> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<3> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<4> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<5> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<6> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<7> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<8> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<9> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<10> (gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<10>)
     MUXCY:CI->O          23   0.459   1.237  gamepad/dbncr/dly_counter/Mcompar_comparator_o_cy<11> (gamepad/dbncr/dly_counter/comparator_o)
     LUT3:I2->O            5   0.704   0.633  gamepad/dbncr/state_machine/one_shot_o1 (enable_move)
     FDCE:CE                   0.555          gamepad/register/Q_o_0
    ----------------------------------------
    Total                      6.559ns (4.067ns logic, 2.492ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_control/clk_251'
  Clock period: 7.757ns (frequency: 128.916MHz)
  Total number of paths / destination ports: 1594 / 72
-------------------------------------------------------------------------
Delay:               7.757ns (Levels of Logic = 14)
  Source:            vga_control/h_count_9 (FF)
  Destination:       vga_control/v_count_9 (FF)
  Source Clock:      vga_control/clk_251 rising
  Destination Clock: vga_control/clk_251 rising

  Data Path: vga_control/h_count_9 to vga_control/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.808  vga_control/h_count_9 (vga_control/h_count_9)
     LUT2_L:I0->LO         1   0.704   0.104  vga_control/v_count_cmp_gt00011_SW0 (N15)
     LUT4:I3->O            3   0.704   0.535  vga_control/v_count_cmp_gt00011 (vga_control/v_count_cmp_gt0001)
     LUT4_D:I3->O          9   0.704   0.855  vga_control/v_count_not0001321 (vga_control/v_count_and0000)
     LUT3:I2->O            1   0.704   0.000  vga_control/Mcount_v_count_lut<0> (vga_control/Mcount_v_count_lut<0>)
     MUXCY:S->O            1   0.464   0.000  vga_control/Mcount_v_count_cy<0> (vga_control/Mcount_v_count_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  vga_control/Mcount_v_count_cy<1> (vga_control/Mcount_v_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  vga_control/Mcount_v_count_cy<2> (vga_control/Mcount_v_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  vga_control/Mcount_v_count_cy<3> (vga_control/Mcount_v_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  vga_control/Mcount_v_count_cy<4> (vga_control/Mcount_v_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  vga_control/Mcount_v_count_cy<5> (vga_control/Mcount_v_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  vga_control/Mcount_v_count_cy<6> (vga_control/Mcount_v_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  vga_control/Mcount_v_count_cy<7> (vga_control/Mcount_v_count_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  vga_control/Mcount_v_count_cy<8> (vga_control/Mcount_v_count_cy<8>)
     XORCY:CI->O           1   0.804   0.000  vga_control/Mcount_v_count_xor<9> (vga_control/Mcount_v_count9)
     FDCE:D                    0.308          vga_control/v_count_9
    ----------------------------------------
    Total                      7.757ns (5.455ns logic, 2.302ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vga_control/clk_251'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              4.242ns (Levels of Logic = 2)
  Source:            rst_async_la_i (PAD)
  Destination:       vga_control/pixel_row_9 (FF)
  Destination Clock: vga_control/clk_251 rising

  Data Path: rst_async_la_i to vga_control/pixel_row_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  rst_async_la_i_IBUF (rst_async_la_i_IBUF)
     LUT4:I0->O           10   0.704   0.882  vga_control/pixel_row_and000032 (vga_control/pixel_row_and0000)
     FDE:CE                    0.555          vga_control/pixel_row_0
    ----------------------------------------
    Total                      4.242ns (2.477ns logic, 1.765ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50MHz_i'
  Total number of paths / destination ports: 43 / 7
-------------------------------------------------------------------------
Offset:              5.192ns (Levels of Logic = 4)
  Source:            columns_i<2> (PAD)
  Destination:       gamepad/register/Q_o_2 (FF)
  Destination Clock: clk_50MHz_i rising

  Data Path: columns_i<2> to gamepad/register/Q_o_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  columns_i_2_IBUF (columns_i_2_IBUF)
     LUT3:I0->O            1   0.704   0.455  gamepad/decoder/key<2>50 (gamepad/decoder/key<2>50)
     LUT4_L:I2->LO         1   0.704   0.104  gamepad/decoder/key<2>65_SW0 (N170)
     LUT4:I3->O            1   0.704   0.000  gamepad/decoder/key<2>65 (gamepad/key<2>)
     FDCE:D                    0.308          gamepad/register/Q_o_2
    ----------------------------------------
    Total                      5.192ns (3.638ns logic, 1.554ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga_control/clk_251'
  Total number of paths / destination ports: 20242 / 10
-------------------------------------------------------------------------
Offset:              20.557ns (Levels of Logic = 15)
  Source:            vga_control/pixel_row_0 (FF)
  Destination:       g_o<2> (PAD)
  Source Clock:      vga_control/clk_251 rising

  Data Path: vga_control/pixel_row_0 to g_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             98   0.591   1.362  vga_control/pixel_row_0 (vga_control/pixel_row_0)
     LUT3:I1->O            1   0.704   0.424  image_driver/font/pixels_or0001467_SW0 (N2341)
     LUT4:I3->O            1   0.704   0.424  image_driver/font/pixels_or0001467 (image_driver/font/pixels_or0001467)
     LUT4:I3->O            1   0.704   0.424  image_driver/font/pixels_or0001485_SW0 (N158)
     LUT4:I3->O            1   0.704   0.424  image_driver/font/pixels_or0001485 (image_driver/font/pixels_or0001485)
     LUT4:I3->O            1   0.704   0.424  image_driver/font/pixels_or0001551_SW0 (N160)
     LUT4:I3->O            1   0.704   0.499  image_driver/font/pixels_or0001551 (image_driver/font/pixels_or0001551)
     LUT4:I1->O            2   0.704   0.526  image_driver/font/pixels_or0001576 (image_driver/font/pixels_or0001)
     LUT4:I1->O            1   0.704   0.424  image_driver/font/pixels<2>11125_SW0 (N156)
     LUT4:I3->O            2   0.704   0.622  image_driver/font/pixels<2>11125 (N33)
     LUT4:I0->O            1   0.704   0.499  image_driver/font/pixels<1> (image_driver/char_row<1>)
     LUT3:I1->O            1   0.704   0.000  image_driver/Mmux_pix_to_display_4 (image_driver/Mmux_pix_to_display_4)
     MUXF5:I1->O           1   0.321   0.000  image_driver/Mmux_pix_to_display_3_f5 (image_driver/Mmux_pix_to_display_3_f5)
     MUXF6:I1->O           1   0.521   0.595  image_driver/Mmux_pix_to_display_2_f6 (pix_to_display)
     LUT4:I0->O            8   0.704   0.757  r_o_and0000 (r_o_0_OBUF)
     OBUF:I->O                 3.272          g_o_2_OBUF (g_o<2>)
    ----------------------------------------
    Total                     20.557ns (13.153ns logic, 7.404ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50MHz_i'
  Total number of paths / destination ports: 29129 / 23
-------------------------------------------------------------------------
Offset:              22.859ns (Levels of Logic = 16)
  Source:            ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp2x2.ram (RAM)
  Destination:       g_o<2> (PAD)
  Source Clock:      clk_50MHz_i rising

  Data Path: ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp2x2.ram to g_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S2_S2:CLKA->DOA1   87   2.800   1.455  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp2x2.ram (douta<3>)
     end scope: 'ram'
     LUT3:I0->O            1   0.704   0.424  image_driver/font/pixels_or0001467_SW0 (N2341)
     LUT4:I3->O            1   0.704   0.424  image_driver/font/pixels_or0001467 (image_driver/font/pixels_or0001467)
     LUT4:I3->O            1   0.704   0.424  image_driver/font/pixels_or0001485_SW0 (N158)
     LUT4:I3->O            1   0.704   0.424  image_driver/font/pixels_or0001485 (image_driver/font/pixels_or0001485)
     LUT4:I3->O            1   0.704   0.424  image_driver/font/pixels_or0001551_SW0 (N160)
     LUT4:I3->O            1   0.704   0.499  image_driver/font/pixels_or0001551 (image_driver/font/pixels_or0001551)
     LUT4:I1->O            2   0.704   0.526  image_driver/font/pixels_or0001576 (image_driver/font/pixels_or0001)
     LUT4:I1->O            1   0.704   0.424  image_driver/font/pixels<2>11125_SW0 (N156)
     LUT4:I3->O            2   0.704   0.622  image_driver/font/pixels<2>11125 (N33)
     LUT4:I0->O            1   0.704   0.499  image_driver/font/pixels<1> (image_driver/char_row<1>)
     LUT3:I1->O            1   0.704   0.000  image_driver/Mmux_pix_to_display_4 (image_driver/Mmux_pix_to_display_4)
     MUXF5:I1->O           1   0.321   0.000  image_driver/Mmux_pix_to_display_3_f5 (image_driver/Mmux_pix_to_display_3_f5)
     MUXF6:I1->O           1   0.521   0.595  image_driver/Mmux_pix_to_display_2_f6 (pix_to_display)
     LUT4:I0->O            8   0.704   0.757  r_o_and0000 (r_o_0_OBUF)
     OBUF:I->O                 3.272          g_o_2_OBUF (g_o<2>)
    ----------------------------------------
    Total                     22.859ns (15.362ns logic, 7.497ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.54 secs
 
--> 


Total memory usage is 545752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    5 (   0 filtered)

