$date
	Wed Apr 30 04:58:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_tasizan_test $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var parameter 32 # STEP $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & cin $end
$scope module tashichan $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & Cin $end
$var wire 1 " Cout $end
$var wire 1 ' S0 $end
$var wire 1 ! S $end
$var wire 1 ( C1 $end
$var wire 1 ) C0 $end
$scope module ha0 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ) C $end
$var wire 1 ' S $end
$upscope $end
$scope module ha1 $end
$var wire 1 ' A $end
$var wire 1 & B $end
$var wire 1 ( C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100100 #
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0"
0!
$end
#100000
1!
1&
#200000
1'
0&
1%
#300000
1"
1(
0!
1&
#400000
0"
0(
1!
0&
0%
1$
#500000
1"
1(
0!
1&
#600000
0(
1)
0'
0&
1%
#700000
1!
1&
#800000
