// Seed: 1228940294
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    output uwire id_4
);
  assign id_0 = -1'b0;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd2,
    parameter id_5 = 32'd35
) (
    input supply0 id_0,
    input wire id_1,
    output supply0 _id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 _id_5,
    input wor id_6,
    output uwire id_7
);
  logic [id_2 : id_5] id_9 = 1;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_6,
      id_3,
      id_7
  );
endmodule
