Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 28 00:06:06 2020
| Host         : Chris running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys_ddr_top_control_sets_placed.rpt
| Design       : nexys_ddr_top
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   148 |
| Unused register locations in slices containing registers |   423 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            2 |
|      4 |           33 |
|      5 |           23 |
|      6 |           19 |
|      7 |            6 |
|      8 |           12 |
|      9 |            4 |
|     10 |            1 |
|     11 |            3 |
|     12 |            7 |
|     13 |            1 |
|     15 |            1 |
|    16+ |           33 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1695 |          518 |
| No           | No                    | Yes                    |              71 |           25 |
| No           | Yes                   | No                     |             526 |          208 |
| Yes          | No                    | No                     |             412 |          122 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             489 |          165 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                                                Clock Signal                                                                                                               |                                                                                                              Enable Signal                                                                                                              |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                       | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0                                             |                1 |              1 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              2 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           |                                                                                                                                                                               |                2 |              2 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                   | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              4 |
|  clk_50M_IBUF_BUFG                                                                                                                                                                                                                        | u_ddr/u_sdram_ddr_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | u_ddr/u_sdram_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                               |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                          |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/address_w[11]                                                                  |                3 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                             | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | u_ddr/u_sdram_ddr_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                       |                                                                                                                                                                               |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                               |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                               |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                               |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_2_n_0                                                                                                                   | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                        |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                               |                1 |              5 |
|  clk_50M_IBUF_BUFG                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                                                                                                                                                                               |                2 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                       | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                   |                2 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                               |                2 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                3 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              5 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                3 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                               |                4 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                        | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                              | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                |                                                                                                                                                                               |                2 |              6 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                7 |              7 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                               |                2 |              7 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                               |                4 |              7 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                               |                4 |              7 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                               |                5 |              7 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          |                                                                                                                                                                               |                2 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                               |                2 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                4 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              9 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                               |                5 |              9 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |             10 |
|  clk_50M_IBUF_BUFG                                                                                                                                                                                                                        | u_ddr/u_sdram_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | u_ddr/u_sdram_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                2 |             11 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                7 |             11 |
|  clk_50M_IBUF_BUFG                                                                                                                                                                                                                        | ext_uart_t/tickgen/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                               |                3 |             11 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             12 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                5 |             12 |
|  clk_50M_IBUF_BUFG                                                                                                                                                                                                                        | u_ddr/u_sdram_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | u_ddr/u_sdram_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                               |               12 |             12 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                5 |             12 |
|  clk_50M_IBUF_BUFG                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             13 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               10 |             15 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                2 |             16 |
|  clk_50M_IBUF_BUFG                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         | CPU_RESETN_IBUF                                                                                                                                                               |                6 |             16 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                               |                2 |             16 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                5 |             16 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                9 |             17 |
|  clk_50M_IBUF_BUFG                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         | ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[0]                                                                                                                                   |                5 |             18 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               12 |             21 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                8 |             22 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               10 |             22 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                   | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                8 |             24 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               10 |             25 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               15 |             25 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               14 |             25 |
|  clk_50M_IBUF_BUFG                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         | stop_w[1]_i_2_n_0                                                                                                                                                             |                9 |             26 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               10 |             29 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                8 |             31 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               15 |             37 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               20 |             48 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               18 |             48 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         | u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               14 |             48 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                               |               13 |             64 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                               |               13 |             64 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                               |               12 |             64 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                               |               11 |             88 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                               |               12 |             96 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                               |               28 |            100 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                               |               13 |            104 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                               |               14 |            112 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                               |               14 |            112 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                               |               14 |            112 |
|  u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data_valid_BUFG |                                                                                                                                                                                                                                         |                                                                                                                                                                               |               27 |            130 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          | u_ddr/u_sdram_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                               |               24 |            192 |
|  u_ddr/u_sdram_ddr_mig/u_ddr2_infrastructure/CLK                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                                                                                                                                                                               |              490 |           1584 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


