// Seed: 701763478
module module_0 (
    output uwire id_0,
    input  uwire id_1
);
  uwire id_3 = id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wand id_2#(
        .id_10(1),
        .id_11(-1 * -1),
        .id_12(1),
        .id_13((1))
    ),
    output tri1 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri1 id_8
);
  wire id_14;
  module_0 modCall_1 (
      id_0,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
