Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 11:50:51 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.449        0.000                      0                  166        0.148        0.000                      0                  166        4.020        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.449        0.000                      0                  166        0.148        0.000                      0                  166        4.020        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 2.434ns (25.663%)  route 7.051ns (74.337%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.167     6.832    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.150     6.982 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47/O
                         net (fo=2, routed)           0.839     7.821    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I4_O)        0.328     8.149 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19/O
                         net (fo=5, routed)           0.569     8.717    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19_n_0
    SLICE_X7Y53          LUT3 (Prop_lut3_I1_O)        0.118     8.835 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_10/O
                         net (fo=8, routed)           0.847     9.682    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_10_n_0
    SLICE_X9Y54          LUT2 (Prop_lut2_I0_O)        0.326    10.008 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15/O
                         net (fo=1, routed)           0.520    10.528    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I2_O)        0.124    10.652 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8/O
                         net (fo=4, routed)           0.384    11.036    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124    11.160 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_23/O
                         net (fo=5, routed)           0.622    11.782    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_23_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I2_O)        0.150    11.932 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_7/O
                         net (fo=3, routed)           1.024    12.956    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_7_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I0_O)        0.348    13.304 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_7/O
                         net (fo=3, routed)           0.474    13.778    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_7_n_0
    SLICE_X8Y55          LUT4 (Prop_lut4_I2_O)        0.124    13.902 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2/O
                         net (fo=1, routed)           0.605    14.507    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.124    14.631 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_1/O
                         net (fo=1, routed)           0.000    14.631    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440    14.781    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y55          FDCE (Setup_fdce_C_D)        0.077    15.081    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -14.631    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.216ns (23.471%)  route 7.225ns (76.529%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.156     6.820    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=2, routed)           0.617     7.562    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.686 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20/O
                         net (fo=9, routed)           0.926     8.612    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.124     8.736 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.827     9.563    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I2_O)        0.124     9.687 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28/O
                         net (fo=5, routed)           0.834    10.520    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28_n_0
    SLICE_X5Y53          LUT3 (Prop_lut3_I0_O)        0.152    10.672 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7/O
                         net (fo=8, routed)           0.629    11.301    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.326    11.627 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3/O
                         net (fo=3, routed)           0.592    12.219    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.124    12.343 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37/O
                         net (fo=1, routed)           0.663    13.006    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37_n_0
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.148    13.154 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.307    13.461    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.328    13.789 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.675    14.464    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.124    14.588 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_1/O
                         net (fo=1, routed)           0.000    14.588    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X8Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440    14.781    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y53          FDCE (Setup_fdce_C_D)        0.077    15.081    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -14.588    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 2.216ns (23.638%)  route 7.159ns (76.362%))
  Logic Levels:           10  (LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.156     6.820    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=2, routed)           0.617     7.562    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.686 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20/O
                         net (fo=9, routed)           0.926     8.612    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.124     8.736 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.827     9.563    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I2_O)        0.124     9.687 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28/O
                         net (fo=5, routed)           0.834    10.520    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28_n_0
    SLICE_X5Y53          LUT3 (Prop_lut3_I0_O)        0.152    10.672 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7/O
                         net (fo=8, routed)           0.629    11.301    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.326    11.627 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3/O
                         net (fo=3, routed)           0.592    12.219    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.124    12.343 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37/O
                         net (fo=1, routed)           0.663    13.006    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37_n_0
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.148    13.154 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.307    13.461    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.328    13.789 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.608    14.397    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I3_O)        0.124    14.521 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_1/O
                         net (fo=1, routed)           0.000    14.521    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440    14.781    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y54          FDCE (Setup_fdce_C_D)        0.031    15.035    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -14.521    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.295ns  (logic 2.159ns (23.229%)  route 7.136ns (76.771%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=51, routed)          1.190     6.804    MINESWEEP/RANDOM/bomb2Temp[1]
    SLICE_X8Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.928 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_19/O
                         net (fo=4, routed)           0.840     7.768    MINESWEEP/RANDOM/bomb2Col1[0]_i_19_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_18/O
                         net (fo=7, routed)           0.698     8.590    MINESWEEP/RANDOM/bomb2Col1[0]_i_18_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.714 f  MINESWEEP/RANDOM/bomb2Col1[2]_i_7/O
                         net (fo=8, routed)           0.842     9.556    MINESWEEP/RANDOM/bomb2Col1[2]_i_7_n_0
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.149     9.705 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_16/O
                         net (fo=1, routed)           0.577    10.281    MINESWEEP/RANDOM/bomb2Col1[0]_i_16_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.332    10.613 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_9/O
                         net (fo=3, routed)           0.637    11.251    MINESWEEP/RANDOM/bomb2Col1[0]_i_9_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.150    11.401 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_3/O
                         net (fo=3, routed)           0.483    11.884    MINESWEEP/RANDOM/bomb2Col1[0]_i_3_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.328    12.212 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_26/O
                         net (fo=2, routed)           0.967    13.179    MINESWEEP/RANDOM/bomb2Col1[3]_i_26_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I2_O)        0.124    13.303 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_9/O
                         net (fo=3, routed)           0.313    13.616    MINESWEEP/RANDOM/bomb2Col1[3]_i_9_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I4_O)        0.124    13.740 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_2/O
                         net (fo=1, routed)           0.588    14.328    MINESWEEP/RANDOM/bomb2Col1[3]_i_2_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124    14.452 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_1/O
                         net (fo=1, routed)           0.000    14.452    MINESWEEP/COLLISIONCHAIN/D[3]
    SLICE_X8Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.441    14.782    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.081    15.007    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 2.216ns (23.720%)  route 7.126ns (76.280%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.156     6.820    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=2, routed)           0.617     7.562    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.686 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20/O
                         net (fo=9, routed)           0.926     8.612    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20_n_0
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.124     8.736 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.827     9.563    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I2_O)        0.124     9.687 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28/O
                         net (fo=5, routed)           0.834    10.520    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_28_n_0
    SLICE_X5Y53          LUT3 (Prop_lut3_I0_O)        0.152    10.672 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7/O
                         net (fo=8, routed)           0.629    11.301    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.326    11.627 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3/O
                         net (fo=3, routed)           0.592    12.219    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_3_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.124    12.343 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37/O
                         net (fo=1, routed)           0.663    13.006    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37_n_0
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.148    13.154 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.307    13.461    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.328    13.789 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.576    14.365    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124    14.489 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_1/O
                         net (fo=1, routed)           0.000    14.489    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.441    14.782    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)        0.077    15.082    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -14.489    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 2.159ns (23.556%)  route 7.006ns (76.444%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=51, routed)          1.190     6.804    MINESWEEP/RANDOM/bomb2Temp[1]
    SLICE_X8Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.928 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_19/O
                         net (fo=4, routed)           0.840     7.768    MINESWEEP/RANDOM/bomb2Col1[0]_i_19_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_18/O
                         net (fo=7, routed)           0.698     8.590    MINESWEEP/RANDOM/bomb2Col1[0]_i_18_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.714 f  MINESWEEP/RANDOM/bomb2Col1[2]_i_7/O
                         net (fo=8, routed)           0.842     9.556    MINESWEEP/RANDOM/bomb2Col1[2]_i_7_n_0
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.149     9.705 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_16/O
                         net (fo=1, routed)           0.577    10.281    MINESWEEP/RANDOM/bomb2Col1[0]_i_16_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.332    10.613 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_9/O
                         net (fo=3, routed)           0.637    11.251    MINESWEEP/RANDOM/bomb2Col1[0]_i_9_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.150    11.401 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_3/O
                         net (fo=3, routed)           0.483    11.884    MINESWEEP/RANDOM/bomb2Col1[0]_i_3_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.328    12.212 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_26/O
                         net (fo=2, routed)           0.967    13.179    MINESWEEP/RANDOM/bomb2Col1[3]_i_26_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I2_O)        0.124    13.303 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_9/O
                         net (fo=3, routed)           0.336    13.639    MINESWEEP/RANDOM/bomb2Col1[3]_i_9_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.124    13.763 r  MINESWEEP/RANDOM/bomb2Col1[2]_i_2/O
                         net (fo=1, routed)           0.436    14.199    MINESWEEP/RANDOM/bomb2Col1[2]_i_2_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.124    14.323 r  MINESWEEP/RANDOM/bomb2Col1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.323    MINESWEEP/COLLISIONCHAIN/D[2]
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.441    14.782    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)        0.079    15.005    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 2.159ns (23.779%)  route 6.921ns (76.221%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=51, routed)          1.190     6.804    MINESWEEP/RANDOM/bomb2Temp[1]
    SLICE_X8Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.928 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_19/O
                         net (fo=4, routed)           0.840     7.768    MINESWEEP/RANDOM/bomb2Col1[0]_i_19_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_18/O
                         net (fo=7, routed)           0.698     8.590    MINESWEEP/RANDOM/bomb2Col1[0]_i_18_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.714 f  MINESWEEP/RANDOM/bomb2Col1[2]_i_7/O
                         net (fo=8, routed)           0.842     9.556    MINESWEEP/RANDOM/bomb2Col1[2]_i_7_n_0
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.149     9.705 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_16/O
                         net (fo=1, routed)           0.577    10.281    MINESWEEP/RANDOM/bomb2Col1[0]_i_16_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.332    10.613 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_9/O
                         net (fo=3, routed)           0.637    11.251    MINESWEEP/RANDOM/bomb2Col1[0]_i_9_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.150    11.401 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_3/O
                         net (fo=3, routed)           0.483    11.884    MINESWEEP/RANDOM/bomb2Col1[0]_i_3_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.328    12.212 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_26/O
                         net (fo=2, routed)           0.967    13.179    MINESWEEP/RANDOM/bomb2Col1[3]_i_26_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I2_O)        0.124    13.303 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_9/O
                         net (fo=3, routed)           0.378    13.681    MINESWEEP/RANDOM/bomb2Col1[3]_i_9_n_0
    SLICE_X8Y51          LUT5 (Prop_lut5_I3_O)        0.124    13.805 r  MINESWEEP/RANDOM/bomb2Col1[1]_i_2/O
                         net (fo=1, routed)           0.307    14.113    MINESWEEP/RANDOM/bomb2Col1[1]_i_2_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124    14.237 r  MINESWEEP/RANDOM/bomb2Col1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.237    MINESWEEP/COLLISIONCHAIN/D[1]
    SLICE_X8Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.441    14.782    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.077    15.003    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 2.159ns (23.879%)  route 6.883ns (76.121%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=51, routed)          1.190     6.804    MINESWEEP/RANDOM/bomb2Temp[1]
    SLICE_X8Y48          LUT6 (Prop_lut6_I2_O)        0.124     6.928 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_19/O
                         net (fo=4, routed)           0.840     7.768    MINESWEEP/RANDOM/bomb2Col1[0]_i_19_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_18/O
                         net (fo=7, routed)           0.698     8.590    MINESWEEP/RANDOM/bomb2Col1[0]_i_18_n_0
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.124     8.714 f  MINESWEEP/RANDOM/bomb2Col1[2]_i_7/O
                         net (fo=8, routed)           0.842     9.556    MINESWEEP/RANDOM/bomb2Col1[2]_i_7_n_0
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.149     9.705 f  MINESWEEP/RANDOM/bomb2Col1[0]_i_16/O
                         net (fo=1, routed)           0.577    10.281    MINESWEEP/RANDOM/bomb2Col1[0]_i_16_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I1_O)        0.332    10.613 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_9/O
                         net (fo=3, routed)           0.637    11.251    MINESWEEP/RANDOM/bomb2Col1[0]_i_9_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.150    11.401 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_3/O
                         net (fo=3, routed)           0.469    11.870    MINESWEEP/RANDOM/bomb2Col1[0]_i_3_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I3_O)        0.328    12.198 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_23/O
                         net (fo=1, routed)           0.340    12.538    MINESWEEP/RANDOM/bomb2Col1[3]_i_23_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.662 r  MINESWEEP/RANDOM/bomb2Col1[3]_i_8/O
                         net (fo=4, routed)           0.689    13.351    MINESWEEP/RANDOM/bomb2Col1[3]_i_8_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_2/O
                         net (fo=1, routed)           0.600    14.075    MINESWEEP/RANDOM/bomb2Col1[0]_i_2_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.199 r  MINESWEEP/RANDOM/bomb2Col1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.199    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.442    14.783    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X10Y51         FDCE (Setup_fdce_C_D)        0.077    15.004    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 2.404ns (26.301%)  route 6.736ns (73.699%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=58, routed)          1.209     6.884    MINESWEEP/RANDOM/bomb1_reg[4]_0[0]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.117     7.001 f  MINESWEEP/RANDOM/bomb1[3]_i_69/O
                         net (fo=2, routed)           0.306     7.307    MINESWEEP/RANDOM/bomb1[3]_i_69_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.348     7.655 r  MINESWEEP/RANDOM/bomb1[3]_i_53/O
                         net (fo=5, routed)           0.981     8.636    MINESWEEP/RANDOM/bomb1[3]_i_53_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I2_O)        0.154     8.790 r  MINESWEEP/RANDOM/bomb1[3]_i_46/O
                         net (fo=4, routed)           0.603     9.393    MINESWEEP/RANDOM/bomb1[3]_i_46_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.327     9.720 r  MINESWEEP/RANDOM/bomb1[2]_i_14/O
                         net (fo=2, routed)           0.573    10.293    MINESWEEP/RANDOM/bomb1[2]_i_14_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.124    10.417 f  MINESWEEP/RANDOM/bomb1[3]_i_51/O
                         net (fo=1, routed)           0.304    10.720    MINESWEEP/RANDOM/bomb1[3]_i_51_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.124    10.844 r  MINESWEEP/RANDOM/bomb1[3]_i_27/O
                         net (fo=4, routed)           0.488    11.332    MINESWEEP/RANDOM/bomb1[3]_i_27_n_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I2_O)        0.116    11.448 f  MINESWEEP/RANDOM/bomb1[3]_i_9/O
                         net (fo=3, routed)           0.828    12.276    MINESWEEP/RANDOM/bomb1[3]_i_9_n_0
    SLICE_X1Y50          LUT5 (Prop_lut5_I2_O)        0.328    12.604 r  MINESWEEP/RANDOM/bomb1[3]_i_7/O
                         net (fo=4, routed)           0.742    13.346    MINESWEEP/RANDOM/bomb1[3]_i_7_n_0
    SLICE_X1Y49          LUT4 (Prop_lut4_I1_O)        0.124    13.470 r  MINESWEEP/RANDOM/bomb1[0]_i_2/O
                         net (fo=1, routed)           0.703    14.174    MINESWEEP/RANDOM/bomb1[0]_i_2_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    14.298 r  MINESWEEP/RANDOM/bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.298    MINESWEEP/RANDOM/bomb1CollDet[0]
    SLICE_X6Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.518    14.859    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X6Y49          FDCE (Setup_fdce_C_D)        0.079    15.201    MINESWEEP/RANDOM/bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -14.298    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 1.758ns (19.238%)  route 7.380ns (80.762%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=58, routed)          1.185     6.860    MINESWEEP/RANDOM/bomb1_reg[4]_0[0]
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.984 f  MINESWEEP/RANDOM/bomb1[3]_i_60/O
                         net (fo=1, routed)           0.667     7.651    MINESWEEP/RANDOM/bomb1[3]_i_60_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I5_O)        0.124     7.775 r  MINESWEEP/RANDOM/bomb1[3]_i_37/O
                         net (fo=18, routed)          0.731     8.506    MINESWEEP/RANDOM/bomb1[3]_i_37_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.124     8.630 r  MINESWEEP/RANDOM/bomb1[3]_i_64/O
                         net (fo=4, routed)           0.847     9.478    MINESWEEP/RANDOM/bomb1[3]_i_64_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  MINESWEEP/RANDOM/bomb1[3]_i_67/O
                         net (fo=1, routed)           0.574    10.176    MINESWEEP/RANDOM/bomb1[3]_i_67_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.300 f  MINESWEEP/RANDOM/bomb1[3]_i_42/O
                         net (fo=2, routed)           0.455    10.754    MINESWEEP/RANDOM/bomb1[3]_i_42_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.124    10.878 f  MINESWEEP/RANDOM/bomb1[3]_i_18/O
                         net (fo=15, routed)          0.626    11.504    MINESWEEP/RANDOM/bomb1[3]_i_18_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.124    11.628 r  MINESWEEP/RANDOM/bomb1[3]_i_20/O
                         net (fo=3, routed)           0.869    12.497    MINESWEEP/RANDOM/bomb1[3]_i_20_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    12.621 r  MINESWEEP/RANDOM/bomb1[3]_i_12/O
                         net (fo=2, routed)           0.827    13.448    MINESWEEP/RANDOM/bomb1[3]_i_12_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124    13.572 r  MINESWEEP/RANDOM/bomb1[3]_i_4/O
                         net (fo=4, routed)           0.599    14.171    MINESWEEP/RANDOM/bomb1[3]_i_4_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.295 r  MINESWEEP/RANDOM/bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.295    MINESWEEP/RANDOM/bomb1CollDet[2]
    SLICE_X6Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.518    14.859    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X6Y49          FDCE (Setup_fdce_C_D)        0.081    15.203    MINESWEEP/RANDOM/bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MINESWEEP/bombLocation_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/bombLocation_reg[11]/Q
                         net (fo=1, routed)           0.113     1.701    MINESWEEP/TILEDRIVE/tiles_reg[15]_0[11]
    SLICE_X11Y55         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.833     1.961    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X11Y55         FDCE (Hold_fdce_C_D)         0.070     1.553    MINESWEEP/TILEDRIVE/tiles_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/Q
                         net (fo=1, routed)           0.115     1.726    MINESWEEP/finalBombLocations[3]
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X9Y55          FDCE (Hold_fdce_C_D)         0.070     1.553    MINESWEEP/bombLocation_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/Q
                         net (fo=1, routed)           0.110     1.698    MINESWEEP/finalBombLocations[5]
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y54         FDCE (Hold_fdce_C_D)         0.063     1.523    MINESWEEP/bombLocation_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[0]/Q
                         net (fo=15, routed)          0.127     1.715    MINESWEEP/COLLISIONCHAIN/bomb1Col2[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.760 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    MINESWEEP/COLLISIONCHAIN/finalBombLocations[2]_i_1_n_0
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.833     1.961    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y54         FDCE (Hold_fdce_C_D)         0.121     1.581    MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/Q
                         net (fo=1, routed)           0.116     1.704    MINESWEEP/finalBombLocations[13]
    SLICE_X12Y55         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y55         FDCE (Hold_fdce_C_D)         0.063     1.523    MINESWEEP/bombLocation_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.028%)  route 0.381ns (72.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.477    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=54, routed)          0.381     1.999    MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[4]_0[1]
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.990    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y51          FDCE (Hold_fdce_C_D)         0.070     1.816    MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[10]/Q
                         net (fo=1, routed)           0.116     1.704    MINESWEEP/finalBombLocations[10]
    SLICE_X12Y55         FDCE                                         r  MINESWEEP/bombLocation_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  MINESWEEP/bombLocation_reg[10]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y55         FDCE (Hold_fdce_C_D)         0.059     1.519    MINESWEEP/bombLocation_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[6]/Q
                         net (fo=1, routed)           0.113     1.724    MINESWEEP/finalBombLocations[6]
    SLICE_X12Y55         FDCE                                         r  MINESWEEP/bombLocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  MINESWEEP/bombLocation_reg[6]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y55         FDCE (Hold_fdce_C_D)         0.063     1.526    MINESWEEP/bombLocation_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/Q
                         net (fo=1, routed)           0.110     1.721    MINESWEEP/finalBombLocations[7]
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[7]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X12Y54         FDCE (Hold_fdce_C_D)         0.060     1.523    MINESWEEP/bombLocation_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.462%)  route 0.169ns (54.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/Q
                         net (fo=1, routed)           0.169     1.757    MINESWEEP/finalBombLocations[1]
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[1]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X12Y54         FDCE (Hold_fdce_C_D)         0.076     1.559    MINESWEEP/bombLocation_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y43    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y41    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y43    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 4.150ns (52.068%)  route 3.820ns (47.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y53         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.820     9.376    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.672    13.048 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.048    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 4.100ns (51.476%)  route 3.865ns (48.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.865     9.362    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681    13.043 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.043    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.913ns  (logic 3.977ns (50.266%)  route 3.935ns (49.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X15Y56         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           3.935     9.469    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.991 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.991    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 4.022ns (51.286%)  route 3.820ns (48.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.820     9.417    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.921 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.921    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 3.960ns (50.602%)  route 3.866ns (49.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.866     9.399    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.903 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.903    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.023ns (52.134%)  route 3.693ns (47.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.623     5.144    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X6Y55          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.693     9.355    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.860 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.860    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 3.974ns (51.798%)  route 3.698ns (48.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y56         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.698     9.232    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.750 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.750    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.664ns  (logic 4.032ns (52.616%)  route 3.632ns (47.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.632     9.228    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.743 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.743    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 3.963ns (51.913%)  route 3.671ns (48.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y56         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.671     9.205    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.713 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.713    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.543ns  (logic 4.043ns (53.604%)  route 3.500ns (46.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X14Y55         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.500     9.096    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.621 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.621    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.183ns (44.166%)  route 0.231ns (55.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.231     1.821    MINESWEEP/MoveDetect_inst/playerMoveSynch[6]
    SLICE_X9Y42          LUT3 (Prop_lut3_I2_O)        0.042     1.863 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.863    MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X9Y42          LDCE                                         r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.212ns (48.001%)  route 0.230ns (51.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.566     1.449    MINESWEEP/MoveDetect_inst/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.613 f  MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=39, routed)          0.230     1.843    MINESWEEP/MoveDetect_inst/currState[1]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.048     1.891 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.891    MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X8Y45          LDCE                                         r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.183ns (43.398%)  route 0.239ns (56.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.239     1.855    MINESWEEP/MoveDetect_inst/playerMoveSynch[2]
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.042     1.897 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.897    MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X5Y44          LDCE                                         r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.184ns (43.708%)  route 0.237ns (56.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.237     1.854    MINESWEEP/MoveDetect_inst/playerMoveSynch[12]
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.043     1.897 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.897    MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X6Y44          LDCE                                         r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.209ns (42.237%)  route 0.286ns (57.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.566     1.449    MINESWEEP/MoveDetect_inst/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.613 f  MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=39, routed)          0.230     1.843    MINESWEEP/MoveDetect_inst/currState[1]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.888 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.056     1.944    MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X9Y45          LDCE                                         r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.227ns (44.526%)  route 0.283ns (55.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.128     1.577 r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.170     1.747    MINESWEEP/MoveDetect_inst/playerMoveSynch[7]
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.099     1.846 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.113     1.959    MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X10Y43         LDCE                                         r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.183ns (33.690%)  route 0.360ns (66.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.244     1.834    MINESWEEP/MoveDetect_inst/playerMoveSynch[8]
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.042     1.876 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.116     1.992    MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X11Y42         LDCE                                         r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.209ns (37.738%)  route 0.345ns (62.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.566     1.449    MINESWEEP/MoveDetect_inst/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.613 f  MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=39, routed)          0.229     1.843    MINESWEEP/MoveDetect_inst/currState[1]
    SLICE_X9Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.888 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.115     2.003    MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X9Y44          LDCE                                         r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.227ns (42.875%)  route 0.302ns (57.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.302     1.906    MINESWEEP/MoveDetect_inst/playerMoveSynch[3]
    SLICE_X7Y42          LUT3 (Prop_lut3_I2_O)        0.099     2.005 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.005    MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X7Y42          LDCE                                         r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.209ns (37.151%)  route 0.354ns (62.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.566     1.449    MINESWEEP/MoveDetect_inst/clk_IBUF_BUFG
    SLICE_X8Y43          FDCE                                         r  MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.354     1.967    MINESWEEP/MoveDetect_inst/currState[0]
    SLICE_X4Y44          LUT3 (Prop_lut3_I1_O)        0.045     2.012 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.012    MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[0]_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 2.392ns (26.780%)  route 6.541ns (73.220%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           4.042     5.498    MINESWEEP/MoveDetect_inst/sw_IBUF[15]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     5.622 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.622    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.113 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.817     6.930    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.321     7.251 r  MINESWEEP/MoveDetect_inst/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.682     8.933    MINESWEEP/moveDet
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 2.392ns (26.780%)  route 6.541ns (73.220%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           4.042     5.498    MINESWEEP/MoveDetect_inst/sw_IBUF[15]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     5.622 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.622    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.113 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.817     6.930    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.321     7.251 r  MINESWEEP/MoveDetect_inst/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.682     8.933    MINESWEEP/moveDet
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[11]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 2.392ns (26.780%)  route 6.541ns (73.220%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           4.042     5.498    MINESWEEP/MoveDetect_inst/sw_IBUF[15]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     5.622 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.622    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.113 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.817     6.930    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.321     7.251 r  MINESWEEP/MoveDetect_inst/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.682     8.933    MINESWEEP/moveDet
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 2.392ns (26.780%)  route 6.541ns (73.220%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           4.042     5.498    MINESWEEP/MoveDetect_inst/sw_IBUF[15]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     5.622 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.622    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.113 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.817     6.930    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.321     7.251 r  MINESWEEP/MoveDetect_inst/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.682     8.933    MINESWEEP/moveDet
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[9]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.737ns  (logic 2.392ns (27.379%)  route 6.345ns (72.621%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           4.042     5.498    MINESWEEP/MoveDetect_inst/sw_IBUF[15]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     5.622 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.622    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.113 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.817     6.930    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.321     7.251 r  MINESWEEP/MoveDetect_inst/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.486     8.737    MINESWEEP/moveDet
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/bombLocation_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y52         FDCE                                         r  MINESWEEP/bombLocation_reg[4]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.606ns  (logic 2.392ns (27.796%)  route 6.214ns (72.204%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           4.042     5.498    MINESWEEP/MoveDetect_inst/sw_IBUF[15]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     5.622 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.622    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.113 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.817     6.930    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.321     7.251 r  MINESWEEP/MoveDetect_inst/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.355     8.606    MINESWEEP/moveDet
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.606ns  (logic 2.392ns (27.796%)  route 6.214ns (72.204%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           4.042     5.498    MINESWEEP/MoveDetect_inst/sw_IBUF[15]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     5.622 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.622    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.113 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.817     6.930    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.321     7.251 r  MINESWEEP/MoveDetect_inst/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.355     8.606    MINESWEEP/moveDet
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[1]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.606ns  (logic 2.392ns (27.796%)  route 6.214ns (72.204%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           4.042     5.498    MINESWEEP/MoveDetect_inst/sw_IBUF[15]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     5.622 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.622    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.113 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.817     6.930    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.321     7.251 r  MINESWEEP/MoveDetect_inst/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.355     8.606    MINESWEEP/moveDet
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[2]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.606ns  (logic 2.392ns (27.796%)  route 6.214ns (72.204%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           4.042     5.498    MINESWEEP/MoveDetect_inst/sw_IBUF[15]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     5.622 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.622    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.113 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.817     6.930    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.321     7.251 r  MINESWEEP/MoveDetect_inst/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.355     8.606    MINESWEEP/moveDet
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[5]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.606ns  (logic 2.392ns (27.796%)  route 6.214ns (72.204%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           4.042     5.498    MINESWEEP/MoveDetect_inst/sw_IBUF[15]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     5.622 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.622    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.113 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.817     6.930    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.321     7.251 r  MINESWEEP/MoveDetect_inst/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.355     8.606    MINESWEEP/moveDet
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.229ns (25.579%)  route 0.667ns (74.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           0.667     0.897    MINESWEEP/sw_IBUF[1]
    SLICE_X6Y43          SRL16E                                       r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y43          SRL16E                                       r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.314%)  route 0.730ns (76.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X5Y43          FDCE                                         f  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.314%)  route 0.730ns (76.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X5Y43          FDCE                                         f  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.314%)  route 0.730ns (76.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X5Y43          FDCE                                         f  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.314%)  route 0.730ns (76.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X5Y43          FDCE                                         f  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.314%)  route 0.730ns (76.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X5Y43          FDCE                                         f  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.314%)  route 0.730ns (76.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X5Y43          FDCE                                         f  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.222ns (23.208%)  route 0.734ns (76.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.734     0.956    MINESWEEP/btnU_IBUF
    SLICE_X4Y43          FDCE                                         f  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.222ns (23.208%)  route 0.734ns (76.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.734     0.956    MINESWEEP/btnU_IBUF
    SLICE_X4Y43          FDCE                                         f  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.465ns (48.271%)  route 0.498ns (51.729%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          LDCE                         0.000     0.000 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[13]/G
    SLICE_X6Y46          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MoveDetect_inst/MOVE_FSM.moveTraker_reg[13]/Q
                         net (fo=3, routed)           0.128     0.306    MINESWEEP/MoveDetect_inst/p_0_in34_in
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.351 r  MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.351    MINESWEEP/MoveDetect_inst/nextState2_carry__0_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.479 f  MINESWEEP/MoveDetect_inst/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.370     0.849    MINESWEEP/MoveDetect_inst/nextState2
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.114     0.963 r  MINESWEEP/MoveDetect_inst/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.963    MINESWEEP/MoveDetect_inst/nextState[1]
    SLICE_X8Y44          FDCE                                         r  MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.836     1.963    MINESWEEP/MoveDetect_inst/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  MINESWEEP/MoveDetect_inst/FSM_sequential_currState_reg[1]/C





