Warning (10268): Verilog HDL information at pianotiles.v(145): always construct contains both blocking and non-blocking assignments File: C:/Users/Charles/Desktop/Final Project V2/pianotiles.v Line: 145
