{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 8], 1], ["SP", 2, 4, 512, [2, 32, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000879896], 0, 0.734061, 1684281531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 2], 1], ["SP", 2, 4, 512, [1, 1, 64], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.000593931], 0, 0.682298, 1684281531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 8, 1], 1], ["SP", 2, 4, 512, [4, 16, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00137051], 0, 0.862519, 1684281531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 8, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00109555], 0, 0.809074, 1684281531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 8], 1], ["SP", 2, 4, 512, [8, 32, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00172174], 0, 0.890366, 1684281531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [16, 1, 16], 1], ["SP", 2, 4, 512, [1, 1, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[0.00146115], 0, 0.462725, 1684281532], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [8, 2, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00224619], 0, 0.964967, 1684281532], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 2], 1], ["SP", 2, 4, 512, [2, 128, 2], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00188046], 0, 1.23439, 1684281532], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000754894], 0, 0.724575, 1684281532], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 2], 1], ["SP", 2, 4, 512, [4, 1, 64], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000594231], 0, 0.686443, 1684281532], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 8], 1], ["SP", 2, 4, 512, [16, 2, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00177603], 0, 0.431908, 1684281532], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 32], 1], ["SP", 2, 4, 512, [32, 4, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.100596], 0, 1.53146, 1684281533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000311386], 0, 0.765423, 1684281533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 1], 1], ["SP", 2, 4, 512, [2, 32, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.0009339], 0, 0.691014, 1684281533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 1], 1], ["SP", 2, 4, 512, [4, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000997416], 0, 0.410544, 1684281533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 2], 1], ["SP", 2, 4, 512, [64, 2, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00245978], 0, 0.358591, 1684281534], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [32, 2, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00238644], 0, 0.407025, 1684281534], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [16, 8, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00820916], 0, 0.811361, 1684281534], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [4, 32, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00195109], 0, 0.385698, 1684281534], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 16], 1], ["SP", 2, 4, 512, [8, 1, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000660666], 0, 0.749088, 1684281534], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 64, 2], 1], ["SP", 2, 4, 512, [4, 32, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00190121], 0, 3.65653, 1684281535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 1], 1], ["SP", 2, 4, 512, [128, 2, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00127315], 0, 0.465647, 1684281535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 2, 1], 1], ["SP", 2, 4, 512, [32, 4, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[0.00573474], 0, 3.93009, 1684281535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [32, 4, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000627407], 0, 0.615255, 1684281535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 1], 1], ["SP", 2, 4, 512, [4, 8, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00193187], 0, 0.370978, 1684281535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000495781], 0, 0.905759, 1684281535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [64, 1, 2], 1], ["SP", 2, 4, 512, [2, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.0027632], 0, 3.55887, 1684281536], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 64, 2], 1], ["SP", 2, 4, 512, [4, 32, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.0124994], 0, 1.61073, 1684281536], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 16, 1], 1], ["SP", 2, 4, 512, [256, 1, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00144439], 0, 0.77682, 1684281536], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 32], 1], ["SP", 2, 4, 512, [4, 4, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.0220959], 0, 11.0225, 1684281536], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 1], 1], ["SP", 2, 4, 512, [2, 1, 32], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.000439264], 0, 0.975176, 1684281537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [8, 1, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.000690639], 0, 2.10739, 1684281537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 16], 1], ["SP", 2, 4, 512, [1, 8, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00072963], 0, 0.762186, 1684281537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 4, 4], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000588181], 0, 0.928138, 1684281537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 32], 1], ["SP", 2, 4, 512, [1, 64, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.0107942], 0, 1.05133, 1684281538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 512, 1], 1], ["SP", 2, 4, 512, [4, 1, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00135366], 0, 0.490385, 1684281538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [128, 1, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.0084661], 0, 0.358958, 1684281538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 16], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[0.0140473], 0, 0.779924, 1684281538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [64, 4, 1], 1], ["SP", 2, 4, 512, [1, 256, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[0.0022876], 0, 0.649222, 1684281538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [8, 1, 64], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.000656276], 0, 0.948179, 1684281538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 32, 2], 1], ["SP", 2, 4, 512, [1, 2, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00054176], 0, 0.554282, 1684281539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 1, 1], 1], ["SP", 2, 4, 512, [1, 2, 64], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[0.000564674], 0, 0.438083, 1684281539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [256, 1, 1], 1], ["SP", 2, 4, 512, [4, 2, 64], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.00117788], 0, 0.995559, 1684281539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [8, 64, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.00166911], 0, 0.307933, 1684281539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 8], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000624284], 0, 0.484745, 1684281539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [32, 4, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000792078], 0, 0.63022, 1684281539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000442916], 0, 0.510798, 1684281540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 32], 1], ["SP", 2, 4, 512, [2, 8, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.0034564], 0, 1.02584, 1684281540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [128, 1, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000622822], 0, 0.77073, 1684281540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [4, 2, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00131237], 0, 0.544245, 1684281540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 32, 1], 1], ["SP", 2, 4, 512, [4, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.000547564], 0, 0.894636, 1684281540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 8, 1], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00424264], 0, 0.572459, 1684281540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 8], 1], ["SP", 2, 4, 512, [2, 64, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00161214], 0, 1.04862, 1684281541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [64, 2, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00936189], 0, 0.370625, 1684281541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 1], 1], ["SP", 2, 4, 512, [1, 64, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00132625], 0, 1.14784, 1684281541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [16, 1, 1], 1], ["SP", 2, 4, 512, [2, 4, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[0.00252611], 0, 0.645851, 1684281541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [8, 8, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000449332], 0, 0.445173, 1684281541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 16], 1], ["SP", 2, 4, 512, [4, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.000407516], 0, 1.09193, 1684281541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [4, 64, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.0165021], 0, 0.512452, 1684281542], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [2, 8, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.00137861], 0, 0.55624, 1684281542], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 2], 1], ["SP", 2, 4, 512, [16, 4, 1], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000971901], 0, 0.39187, 1684281542], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 32], 1], ["SP", 2, 4, 512, [1, 8, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00585793], 0, 4.42228, 1684281542], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [4, 2, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.000589777], 0, 2.61578, 1684281542], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 1, 32], 1], ["SP", 2, 4, 512, [1, 32, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00488006], 0, 0.472379, 1684281543], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 4, 64], 1], ["SP", 2, 4, 512, [4, 2, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.0137804], 0, 0.73431, 1684281557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 16, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00184204], 0, 0.728203, 1684281557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 32], 1], ["SP", 2, 4, 512, [4, 1, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.0028585], 0, 0.566385, 1684281557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [4, 8, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000881501], 0, 2.04885, 1684281557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [64, 4, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00119627], 0, 0.699042, 1684281557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 2], 1], ["SP", 2, 4, 512, [2, 8, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00131932], 0, 0.617479, 1684281557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 8, 8], 1], ["SP", 2, 4, 512, [4, 1, 32], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.00486507], 0, 2.89033, 1684281558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 16, 2], 1], ["SP", 2, 4, 512, [4, 1, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00782768], 0, 0.498056, 1684281558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 2], 1], ["SP", 2, 4, 512, [4, 8, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00150646], 0, 0.806255, 1684281558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 2, 8], 1], ["SP", 2, 4, 512, [4, 1, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[0.0026776], 0, 0.53326, 1684281558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [4, 2, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000495979], 0, 0.448738, 1684281559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 64], 1], ["SP", 2, 4, 512, [1, 32, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00267301], 0, 0.948251, 1684281559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [16, 16, 1], 1], ["SP", 2, 4, 512, [4, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[0.00072926], 0, 0.429971, 1684281559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 2], 1], ["SP", 2, 4, 512, [1, 8, 64], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.000696216], 0, 3.12865, 1684281559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 16], 1], ["SP", 2, 4, 512, [1, 32, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00111301], 0, 0.506641, 1684281559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 2], 1], ["SP", 2, 4, 512, [128, 2, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000991952], 0, 0.669594, 1684281559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00105756], 0, 0.445478, 1684281560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 1], 1], ["SP", 2, 4, 512, [1, 16, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00515454], 0, 1.42577, 1684281560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 1], 1], ["SP", 2, 4, 512, [64, 8, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00352436], 0, 0.830719, 1684281560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000283303], 0, 0.722525, 1684281560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 4, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00111402], 0, 0.310412, 1684281560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [64, 1, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00217699], 0, 0.343856, 1684281560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 16, 2], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000518293], 0, 0.963511, 1684281560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 32, 8], 1], ["SP", 2, 4, 512, [1, 1, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00208819], 0, 0.305199, 1684281561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 1], 1], ["SP", 2, 4, 512, [32, 2, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00197173], 0, 0.575813, 1684281561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 4, 1], 1], ["SP", 2, 4, 512, [2, 32, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000604912], 0, 0.470693, 1684281561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00055108], 0, 0.523908, 1684281561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 1], 1], ["SP", 2, 4, 512, [4, 16, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000541388], 0, 0.890974, 1684281561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 8], 1], ["SP", 2, 4, 512, [32, 1, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000580086], 0, 2.89513, 1684281562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [128, 4, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00440951], 0, 0.640927, 1684281562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [1, 64, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.0271705], 0, 0.461107, 1684281562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 2], 1], ["SP", 2, 4, 512, [8, 1, 2], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00239471], 0, 0.756281, 1684281562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 1], 1], ["SP", 2, 4, 512, [32, 1, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00861653], 0, 0.384065, 1684281562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 2], 1], ["SP", 2, 4, 512, [32, 1, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.0024291], 0, 0.220573, 1684281562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 8, 1], 1], ["SP", 2, 4, 512, [2, 16, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000455547], 0, 0.457168, 1684281563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [64, 2, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000615331], 0, 0.704641, 1684281563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 8], 1], ["SP", 2, 4, 512, [4, 8, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.0012875], 0, 1.24097, 1684281563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00909318], 0, 0.739471, 1684281563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 64, 2], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000312233], 0, 0.871437, 1684281563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 32, 2], 1], ["SP", 2, 4, 512, [1, 128, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00316495], 0, 1.26025, 1684281563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 1], 1], ["SP", 2, 4, 512, [128, 1, 1], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.0170722], 0, 0.390104, 1684281564], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 8, 1], 1], ["SP", 2, 4, 512, [2, 4, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[0.000992191], 0, 0.573758, 1684281564], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 16], 1], ["SP", 2, 4, 512, [512, 1, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00161967], 0, 0.307293, 1684281564], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 2], 1], ["SP", 2, 4, 512, [32, 1, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00128421], 0, 0.618494, 1684281564], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 32, 8], 1], ["SP", 2, 4, 512, [1, 1, 64], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.000906948], 0, 0.419525, 1684281564], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 16], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00053705], 0, 0.32996, 1684281565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 32], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00091919], 0, 0.740503, 1684281565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [2, 16, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00134861], 0, 0.811545, 1684281565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 16, 1], 1], ["SP", 2, 4, 512, [16, 32, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00301084], 0, 0.76177, 1684281565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 16], 1], ["SP", 2, 4, 512, [128, 4, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.0661878], 0, 0.838884, 1684281565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 16, 1], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000492905], 0, 0.605596, 1684281566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 16, 8], 1], ["SP", 2, 4, 512, [128, 1, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.00289763], 0, 0.419237, 1684281566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00338645], 0, 1.02173, 1684281566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 2, 64], 1], ["SP", 2, 4, 512, [8, 2, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00683846], 0, 0.899636, 1684281566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 1], 1], ["SP", 2, 4, 512, [2, 8, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000722694], 0, 3.00666, 1684281566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.000689124], 0, 1.16834, 1684281567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 1], 1], ["SP", 2, 4, 512, [32, 1, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000751466], 0, 0.423588, 1684281567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 2], 1], ["SP", 2, 4, 512, [32, 4, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00283761], 0, 0.579483, 1684281567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 512, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000377574], 0, 0.845834, 1684281567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 2], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000773484], 0, 0.437309, 1684281567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00031308], 0, 0.584729, 1684281567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 16, 8], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.000581015], 0, 0.365051, 1684281568], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [64, 4, 1], 1], ["SP", 2, 4, 512, [256, 2, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00309764], 0, 0.362898, 1684281568], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [32, 2, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00781281], 0, 0.336807, 1684281568], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000513098], 0, 1.09426, 1684281583], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000397507], 0, 0.642105, 1684281583], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000405379], 0, 0.773075, 1684281584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000276656], 0, 1.29132, 1684281584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000389799], 0, 0.607802, 1684281584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000394753], 0, 2.49282, 1684281584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00038939], 0, 0.508134, 1684281584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000362972], 0, 0.56638, 1684281584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 8], 1], ["SP", 2, 4, 512, [1, 64, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000575457], 0, 1.76753, 1684281585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 8], 1], ["SP", 2, 4, 512, [1, 64, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000500615], 0, 2.4927, 1684281585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 1], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000576562], 0, 0.70409, 1684281585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 1], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000403018], 0, 0.71981, 1684281585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 8], 1], ["SP", 2, 4, 512, [1, 64, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000476513], 0, 2.29047, 1684281585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000499304], 0, 0.73561, 1684281585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000621105], 0, 0.856731, 1684281585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000341077], 0, 0.490796, 1684281586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000333325], 0, 0.567496, 1684281586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 8], 1], ["SP", 2, 4, 512, [1, 64, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000550115], 0, 1.74383, 1684281586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 8], 1], ["SP", 2, 4, 512, [1, 64, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000512501], 0, 3.92156, 1684281586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 1], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000417874], 0, 0.854341, 1684281586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 1], 1], ["SP", 2, 4, 512, [64, 1, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000921586], 0, 0.864154, 1684281586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 1], 1], ["SP", 2, 4, 512, [2, 4, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000432125], 0, 1.36718, 1684281587], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000382054], 0, 2.87601, 1684281587], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 64, 2], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000356797], 0, 2.28491, 1684281587], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000361029], 0, 0.565621, 1684281587], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000512352], 0, 0.954351, 1684281587], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000244032], 0, 0.735168, 1684281588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 16], 1], ["SP", 2, 4, 512, [16, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000491497], 0, 3.26522, 1684281588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 1], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000542421], 0, 0.548945, 1684281588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 16], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000401131], 0, 0.893149, 1684281588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000310257], 0, 0.642636, 1684281588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000276719], 0, 0.430144, 1684281588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [8, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000405188], 0, 0.426443, 1684281589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [4, 1, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000614577], 0, 0.430778, 1684281589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [1, 32, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000438138], 0, 0.783293, 1684281589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000586621], 0, 1.58936, 1684281589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00115941], 0, 1.01283, 1684281589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000630577], 0, 0.671487, 1684281589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000303327], 0, 0.498792, 1684281590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 1], 1], ["SP", 2, 4, 512, [2, 4, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000391154], 0, 1.21644, 1684281590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 16], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000389135], 0, 0.805294, 1684281590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 1], 1], ["SP", 2, 4, 512, [1, 64, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000734291], 0, 3.06561, 1684281590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000477976], 0, 0.437946, 1684281590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00028828], 0, 0.559685, 1684281590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000580102], 0, 0.967297, 1684281591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [2, 8, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000340423], 0, 0.509068, 1684281591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 2], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000306465], 0, 0.58093, 1684281591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [4, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000316768], 0, 0.548349, 1684281591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 8], 1], ["SP", 2, 4, 512, [1, 64, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000499912], 0, 1.50788, 1684281591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000392273], 0, 0.516085, 1684281591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [1, 16, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000391872], 0, 0.528143, 1684281591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 16], 1], ["SP", 2, 4, 512, [4, 1, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00134675], 0, 0.92864, 1684281592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 1], 1], ["SP", 2, 4, 512, [2, 4, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000426648], 0, 0.873365, 1684281592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000530722], 0, 0.384761, 1684281592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 8], 1], ["SP", 2, 4, 512, [1, 8, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000439175], 0, 0.710108, 1684281592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000304338], 0, 0.493569, 1684281592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 8], 1], ["SP", 2, 4, 512, [4, 2, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000683854], 0, 0.572233, 1684281592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00046213], 0, 0.545034, 1684281593], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000423745], 0, 0.587044, 1684281593], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000571486], 0, 0.599761, 1684281593], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [4, 1, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000633707], 0, 0.298393, 1684281593], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [4, 8, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000414579], 0, 0.615038, 1684281594], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 16], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000544126], 0, 0.50075, 1684281594], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [32, 4, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00225993], 0, 0.416602, 1684281594], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000405316], 0, 0.732313, 1684281607], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000261208], 0, 1.25953, 1684281607], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000269057], 0, 1.1113, 1684281608], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000281054], 0, 1.26391, 1684281608], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000248842], 0, 0.744505, 1684281608], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [16, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000371599], 0, 0.578477, 1684281608], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000244452], 0, 0.882231, 1684281608], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 1], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000807606], 0, 0.813167, 1684281609], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 1], 1], ["SP", 2, 4, 512, [2, 1, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000616791], 0, 0.575657, 1684281609], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 1], 1], ["SP", 2, 4, 512, [2, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00060271], 0, 0.676697, 1684281609], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000322655], 0, 0.326551, 1684281609], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 16, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00206581], 0, 0.543654, 1684281609], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000300565], 0, 1.17781, 1684281609], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000424319], 0, 1.59321, 1684281610], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [16, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000338096], 0, 0.521693, 1684281610], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 1], 1], ["SP", 2, 4, 512, [16, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000452807], 0, 0.789526, 1684281610], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000312745], 0, 0.99214, 1684281610], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000322587], 0, 0.419603, 1684281611], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 1], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000776425], 0, 0.585061, 1684281611], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000242914], 0, 0.688826, 1684281611], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 1], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000784118], 0, 0.421903, 1684281611], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 1], 1], ["SP", 2, 4, 512, [16, 4, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000470665], 0, 1.16123, 1684281611], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 1], 1], ["SP", 2, 4, 512, [16, 4, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000547654], 0, 0.936975, 1684281611], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000280566], 0, 0.754249, 1684281612], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 1], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000778429], 0, 0.522444, 1684281612], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 2], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000418437], 0, 0.500586, 1684281612], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 1], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000421199], 0, 0.587282, 1684281612], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000828188], 0, 0.803928, 1684281612], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 1], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000500548], 0, 0.703217, 1684281612], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000304824], 0, 0.553646, 1684281613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 1], 1], ["SP", 2, 4, 512, [16, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000522498], 0, 1.35528, 1684281613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 1], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000959324], 0, 0.794245, 1684281613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 2], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000463204], 0, 0.633954, 1684281613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 64], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00071799], 0, 0.500473, 1684281613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00113741], 0, 0.392722, 1684281614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [2, 8, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000326844], 0, 0.546186, 1684281614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000393424], 0, 0.627145, 1684281614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00060838], 0, 0.621496, 1684281614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000367848], 0, 0.521729, 1684281614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000353956], 0, 0.646898, 1684281614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 16], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000407616], 0, 0.608234, 1684281614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 32, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000266782], 0, 0.576122, 1684281615], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 2], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.0005224], 0, 1.21788, 1684281615], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 64, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000331967], 0, 0.661234, 1684281615], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 8, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000574195], 0, 0.726036, 1684281615], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00033659], 0, 0.754964, 1684281616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000360349], 0, 0.531501, 1684281616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 1], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[0.000524192], 0, 0.618847, 1684281616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 1], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000769325], 0, 0.522659, 1684281616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000367439], 0, 0.523133, 1684281616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000351735], 0, 0.776706, 1684281617], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000326299], 0, 0.750876, 1684281617], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 2], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000485178], 0, 0.574308, 1684281617], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 1], 1], ["SP", 2, 4, 512, [2, 8, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000623669], 0, 0.541743, 1684281617], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 1], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000754369], 0, 0.54051, 1684281618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 1], 1], ["SP", 2, 4, 512, [4, 1, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000627693], 0, 0.506656, 1684281618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000362862], 0, 0.663754, 1684281618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 512, 1], 1], ["SP", 2, 4, 512, [4, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00034254], 0, 0.665971, 1684281618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 1], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000748972], 0, 0.514082, 1684281619], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 1], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00112695], 0, 0.979563, 1684281619], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 2], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00054051], 0, 1.47948, 1684281619], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [4, 8, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000637522], 0, 1.07751, 1684281619], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [256, 1, 1], 1], ["SP", 2, 4, 512, [8, 4, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[0.00129175], 0, 0.446878, 1684281620], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 1, 2], 1], ["SP", 2, 4, 512, [32, 8, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00128532], 0, 0.343565, 1684281620], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 2], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000337867], 0, 1.08053, 1684281634], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000247695], 0, 0.993562, 1684281634], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000651012], 0, 1.14687, 1684281634], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000343988], 0, 1.01154, 1684281634], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000249835], 0, 1.04294, 1684281635], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000254784], 0, 1.0485, 1684281635], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000557784], 0, 0.812732, 1684281635], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000676326], 0, 1.12787, 1684281635], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000334722], 0, 0.626644, 1684281635], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 1], 1], ["SP", 2, 4, 512, [64, 1, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000861752], 0, 0.522567, 1684281635], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 2], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00040151], 0, 0.676931, 1684281635], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000294949], 0, 0.663407, 1684281636], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000368283], 0, 0.514657, 1684281636], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000320222], 0, 0.572737, 1684281636], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000262304], 0, 0.738317, 1684281636], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 2], 1], ["SP", 2, 4, 512, [2, 4, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000407983], 0, 0.554377, 1684281636], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000359648], 0, 0.704143, 1684281636], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000355218], 0, 0.590473, 1684281637], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000334247], 0, 0.360088, 1684281637], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000224238], 0, 0.446826, 1684281637], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000285606], 0, 0.557675, 1684281637], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000223338], 0, 0.339403, 1684281637], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00035042], 0, 0.415502, 1684281637], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 2], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000318844], 0, 0.392399, 1684281637], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000248022], 0, 0.5414, 1684281638], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 1], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000457329], 0, 0.703475, 1684281638], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 2], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000332172], 0, 0.511953, 1684281638], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000252085], 0, 0.662261, 1684281638], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000325039], 0, 0.692702, 1684281638], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000249765], 0, 0.475634, 1684281639], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000312214], 0, 0.699703, 1684281639], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000350359], 0, 0.408983, 1684281639], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 2], 1], ["SP", 2, 4, 512, [1, 8, 64], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000747786], 0, 0.354909, 1684281639], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000322621], 0, 0.412012, 1684281639], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000364162], 0, 0.546991, 1684281640], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000381365], 0, 0.599149, 1684281640], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000312276], 0, 1.20318, 1684281640], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 1], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000506884], 0, 0.522908, 1684281640], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 1], 1], ["SP", 2, 4, 512, [4, 16, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000585648], 0, 0.523034, 1684281640], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000323882], 0, 0.380955, 1684281640], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000276507], 0, 0.31704, 1684281641], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00031391], 0, 0.602799, 1684281641], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000312331], 0, 0.597208, 1684281641], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 16, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.000391638], 0, 1.12532, 1684281641], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [16, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000343845], 0, 0.551086, 1684281641], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000306907], 0, 0.589074, 1684281642], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 2], 1], ["SP", 2, 4, 512, [1, 8, 64], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000767722], 0, 2.00886, 1684281642], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000560806], 0, 0.611641, 1684281642], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 256, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00031584], 0, 0.688689, 1684281642], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000274844], 0, 0.561471, 1684281642], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000315381], 0, 0.36508, 1684281643], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [8, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000411713], 0, 0.3793, 1684281643], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 512, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000340867], 0, 0.512696, 1684281643], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 32, 1], 1], ["SP", 2, 4, 512, [1, 16, 32], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000507248], 0, 0.383522, 1684281643], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000257437], 0, 0.502269, 1684281643], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000278637], 0, 0.409676, 1684281643], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000359301], 0, 0.666203, 1684281644], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 2], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000435826], 0, 0.325196, 1684281644], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 1], 1], ["SP", 2, 4, 512, [4, 1, 64], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000332282], 0, 1.31877, 1684281644], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 1], 1], ["SP", 2, 4, 512, [4, 1, 64], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000338959], 0, 0.326242, 1684281644], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 1], 1], ["SP", 2, 4, 512, [4, 4, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000666902], 0, 0.257569, 1684281644], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [64, 4, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00648302], 0, 0.269694, 1684281644], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 2, 64], 1], ["SP", 2, 4, 512, [8, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00244115], 0, 0.744788, 1684281645], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 4, 2], 1], ["SP", 2, 4, 512, [64, 1, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00153285], 0, 0.258676, 1684281645], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00035134], 0, 0.543192, 1684281658], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000348058], 0, 0.687874, 1684281658], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000323546], 0, 0.473734, 1684281659], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000349002], 0, 0.580612, 1684281659], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000362404], 0, 0.739554, 1684281659], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000255129], 0, 1.00514, 1684281659], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000250445], 0, 0.830164, 1684281659], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000330978], 0, 0.528642, 1684281659], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000343962], 0, 0.597915, 1684281660], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000247842], 0, 0.926484, 1684281660], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000253187], 0, 0.531006, 1684281660], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000245286], 0, 1.00455, 1684281660], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000279122], 0, 0.718252, 1684281660], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000241511], 0, 0.303062, 1684281661], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00027688], 0, 0.416235, 1684281661], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000289793], 0, 0.561552, 1684281661], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000334348], 0, 0.578634, 1684281661], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000351442], 0, 0.385094, 1684281661], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000248602], 0, 0.806276, 1684281662], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000296206], 0, 0.698258, 1684281662], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00034116], 0, 0.544366, 1684281662], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000331684], 0, 0.507047, 1684281662], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000240518], 0, 0.324563, 1684281662], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000466096], 0, 0.85365, 1684281662], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 512, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000308401], 0, 0.608495, 1684281663], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000243119], 0, 0.338219, 1684281663], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 1], 1], ["SP", 2, 4, 512, [16, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000452856], 0, 0.786117, 1684281663], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000320146], 0, 0.52117, 1684281663], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000348625], 0, 0.641916, 1684281663], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000252606], 0, 0.699568, 1684281664], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000324745], 0, 0.551986, 1684281664], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000478848], 0, 0.75689, 1684281664], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000363812], 0, 0.48953, 1684281664], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000477938], 0, 1.597, 1684281664], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000239854], 0, 0.395329, 1684281665], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 512, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000307296], 0, 0.679407, 1684281665], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000236592], 0, 0.580411, 1684281665], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000304583], 0, 0.644732, 1684281665], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00033628], 0, 0.395059, 1684281665], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000353426], 0, 0.500857, 1684281666], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 8], 1], ["SP", 2, 4, 512, [1, 8, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000313092], 0, 0.347569, 1684281666], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 512, 1], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000309385], 0, 0.644553, 1684281666], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00037873], 0, 1.19097, 1684281666], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000344641], 0, 0.496894, 1684281666], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000366795], 0, 0.419649, 1684281667], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000469921], 0, 0.620354, 1684281667], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000318662], 0, 0.471202, 1684281667], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000372194], 0, 0.563636, 1684281667], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000264381], 0, 0.41714, 1684281667], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000313338], 0, 0.448276, 1684281667], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000281161], 0, 0.430864, 1684281668], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000271965], 0, 0.436945, 1684281668], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00313354], 0, 0.54997, 1684281668], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000531218], 0, 1.31487, 1684281668], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000348423], 0, 0.517196, 1684281668], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [8, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000348492], 0, 0.546952, 1684281669], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000262178], 0, 0.341898, 1684281669], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000312146], 0, 0.51331, 1684281669], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000306869], 0, 0.413131, 1684281669], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 8], 1], ["SP", 2, 4, 512, [16, 4, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000310278], 0, 0.488579, 1684281669], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [4, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000283356], 0, 0.344163, 1684281670], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 1], 1], ["SP", 2, 4, 512, [16, 16, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00196727], 0, 0.348519, 1684281670], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 2], 1], ["SP", 2, 4, 512, [16, 4, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000602193], 0, 0.376001, 1684281670], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00166491], 0, 0.64723, 1684281670], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00037397], 0, 0.735886, 1684281683], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000240874], 0, 0.407152, 1684281683], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000372497], 0, 0.74252, 1684281683], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000320962], 0, 0.562233, 1684281684], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000265448], 0, 0.951691, 1684281684], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000259358], 0, 0.59578, 1684281684], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000399758], 0, 0.558055, 1684281684], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00037165], 0, 0.440386, 1684281684], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000302238], 0, 0.689336, 1684281685], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000267882], 0, 0.694329, 1684281685], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000224629], 0, 0.417792, 1684281685], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027524], 0, 0.488699, 1684281685], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000258049], 0, 0.493814, 1684281685], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000257793], 0, 0.671465, 1684281685], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000268937], 0, 0.513913, 1684281685], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000229456], 0, 0.46655, 1684281686], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000252619], 0, 0.495925, 1684281686], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 256, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000275236], 0, 0.731641, 1684281686], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000360898], 0, 0.514479, 1684281686], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000360227], 0, 0.640328, 1684281686], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000264721], 0, 0.472899, 1684281687], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000274429], 0, 0.361424, 1684281687], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000236122], 0, 0.482483, 1684281687], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000271585], 0, 0.581458, 1684281687], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000261316], 0, 0.484485, 1684281687], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000288828], 0, 0.544327, 1684281687], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000273564], 0, 0.29934, 1684281687], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00028001], 0, 0.648311, 1684281688], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000361401], 0, 0.355291, 1684281688], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000342196], 0, 0.40068, 1684281688], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00026871], 0, 0.358247, 1684281688], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000238677], 0, 0.53651, 1684281688], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00024257], 0, 0.534586, 1684281689], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000244449], 0, 0.703043, 1684281689], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00035928], 0, 0.411898, 1684281689], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000240444], 0, 0.525967, 1684281689], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000248936], 0, 0.616842, 1684281689], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000250416], 0, 0.596675, 1684281689], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000261279], 0, 0.65039, 1684281690], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000227626], 0, 0.300922, 1684281690], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000318542], 0, 0.651957, 1684281690], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265172], 0, 0.381479, 1684281690], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000249637], 0, 0.613804, 1684281690], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000316824], 0, 0.474759, 1684281691], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000422268], 0, 0.47477, 1684281691], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000240824], 0, 0.549833, 1684281691], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00024981], 0, 0.380111, 1684281691], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000253442], 0, 0.719861, 1684281691], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00024506], 0, 0.399882, 1684281692], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000343798], 0, 0.578213, 1684281692], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000249112], 0, 0.395195, 1684281692], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000262389], 0, 0.443202, 1684281692], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000247623], 0, 0.446239, 1684281692], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265751], 0, 0.280166, 1684281693], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000340262], 0, 0.421011, 1684281693], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 16, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000623489], 0, 0.333395, 1684281693], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000313449], 0, 0.350579, 1684281693], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000286038], 0, 0.505514, 1684281693], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000258705], 0, 0.478525, 1684281693], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000240561], 0, 0.393218, 1684281693], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000287185], 0, 0.361005, 1684281694], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 1], 1], ["SP", 2, 4, 512, [4, 4, 32], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.000791755], 0, 0.850536, 1684281694], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [4, 2, 1], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[0.00137017], 0, 0.264565, 1684281694], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 8], 1], ["SP", 2, 4, 512, [2, 16, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00299425], 0, 0.574162, 1684281694], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000223933], 0, 0.766822, 1684281707], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000358678], 0, 0.507765, 1684281707], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000223138], 0, 0.542602, 1684281707], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000264254], 0, 0.726608, 1684281707], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000378526], 0, 0.613156, 1684281708], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000310605], 0, 0.778236, 1684281708], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000309501], 0, 1.00513, 1684281708], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000391119], 0, 0.549767, 1684281708], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000241895], 0, 0.606966, 1684281708], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000222749], 0, 0.401794, 1684281709], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000366958], 0, 0.525983, 1684281709], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000244785], 0, 0.744548, 1684281709], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000246524], 0, 0.618625, 1684281709], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000248066], 0, 0.620768, 1684281709], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000224057], 0, 0.54442, 1684281709], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257037], 0, 0.682302, 1684281710], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00023236], 0, 0.512481, 1684281710], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000234157], 0, 0.427857, 1684281710], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000352931], 0, 0.565027, 1684281710], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000267725], 0, 0.508179, 1684281710], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000299551], 0, 0.495095, 1684281711], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000231308], 0, 0.318481, 1684281711], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000291355], 0, 0.636922, 1684281711], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000363408], 0, 0.447209, 1684281711], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000286112], 0, 0.712751, 1684281712], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000313057], 0, 0.44414, 1684281712], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025523], 0, 0.417631, 1684281712], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000283648], 0, 0.491854, 1684281712], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000274051], 0, 0.535785, 1684281712], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000301433], 0, 0.437885, 1684281712], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000296618], 0, 0.447043, 1684281713], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000332693], 0, 0.699506, 1684281713], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000547042], 0, 0.929338, 1684281713], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000311392], 0, 0.736068, 1684281713], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000297787], 0, 0.676614, 1684281714], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000310441], 0, 0.561197, 1684281714], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000414291], 0, 0.494474, 1684281714], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000247593], 0, 0.776551, 1684281714], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000370098], 0, 0.457202, 1684281714], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000244991], 0, 0.509087, 1684281715], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000260748], 0, 0.608882, 1684281715], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000331839], 0, 0.637684, 1684281715], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000508755], 0, 0.450813, 1684281715], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000240397], 0, 0.48745, 1684281715], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000274948], 0, 0.60681, 1684281715], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000247282], 0, 0.410146, 1684281716], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000347765], 0, 0.453584, 1684281716], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000296611], 0, 0.469473, 1684281716], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000288771], 0, 0.362908, 1684281716], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000271925], 0, 0.41274, 1684281716], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000527043], 0, 0.433018, 1684281716], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000256764], 0, 0.463471, 1684281717], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000252884], 0, 0.483215, 1684281717], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000259047], 0, 0.443424, 1684281717], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00023748], 0, 0.391052, 1684281717], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252401], 0, 0.45603, 1684281717], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000269275], 0, 0.339246, 1684281717], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000273417], 0, 0.355642, 1684281718], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000245268], 0, 0.444488, 1684281718], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000386757], 0, 0.359166, 1684281718], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000324185], 0, 0.293298, 1684281718], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 64, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00370064], 0, 0.441499, 1684281718], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 2], 1], ["SP", 2, 4, 512, [1, 32, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000913277], 0, 0.356993, 1684281718], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 32, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00418995], 0, 0.42029, 1684281719], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000235942], 0, 0.599972, 1684281732], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00028381], 0, 0.863147, 1684281732], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000357004], 0, 0.552441, 1684281733], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000229214], 0, 0.896209, 1684281733], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000306277], 0, 0.589635, 1684281733], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000349419], 0, 0.618212, 1684281733], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000284985], 0, 0.954022, 1684281734], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000376655], 0, 0.574712, 1684281734], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000240637], 0, 0.3957, 1684281734], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265653], 0, 0.787175, 1684281734], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000256223], 0, 0.892989, 1684281735], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000222218], 0, 0.469018, 1684281735], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000359832], 0, 0.747969, 1684281735], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000352438], 0, 0.413932, 1684281735], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000245829], 0, 0.436374, 1684281735], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000234328], 0, 0.409944, 1684281736], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00025157], 0, 0.448182, 1684281736], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000257126], 0, 0.499908, 1684281736], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000233949], 0, 0.385423, 1684281736], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000243378], 0, 0.33267, 1684281736], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00026347], 0, 0.61632, 1684281736], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000437161], 0, 0.50842, 1684281737], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00035717], 0, 0.606507, 1684281737], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00024926], 0, 0.659847, 1684281737], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000345555], 0, 0.453422, 1684281737], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000368764], 0, 0.447173, 1684281738], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000380783], 0, 0.447496, 1684281738], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000259504], 0, 0.510874, 1684281738], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000224491], 0, 0.251846, 1684281738], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000225987], 0, 0.305711, 1684281738], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000394825], 0, 0.523093, 1684281738], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000266235], 0, 0.428712, 1684281739], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000291363], 0, 0.716279, 1684281739], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000239376], 0, 0.624487, 1684281739], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000234995], 0, 0.509469, 1684281739], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000229836], 0, 0.649715, 1684281740], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00028771], 0, 0.549222, 1684281740], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000260587], 0, 0.762574, 1684281740], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000287846], 0, 0.647205, 1684281740], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258178], 0, 0.365988, 1684281740], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000380237], 0, 0.478913, 1684281741], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000248418], 0, 0.612959, 1684281741], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000357318], 0, 0.645562, 1684281741], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000375155], 0, 0.472328, 1684281741], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000271949], 0, 0.705335, 1684281742], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000336073], 0, 0.658675, 1684281742], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00025941], 0, 0.440688, 1684281742], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000260125], 0, 0.428909, 1684281742], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000349675], 0, 0.444472, 1684281742], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000260179], 0, 0.377231, 1684281743], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000573517], 0, 0.606271, 1684281743], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000234393], 0, 0.63231, 1684281743], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000219676], 0, 0.445371, 1684281743], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000398277], 0, 0.681152, 1684281744], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000273845], 0, 0.398085, 1684281744], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000351464], 0, 0.475247, 1684281744], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00032451], 0, 0.437035, 1684281744], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000379855], 0, 0.484834, 1684281744], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00085922], 0, 0.611381, 1684281745], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000263394], 0, 0.377152, 1684281745], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000345721], 0, 0.448308, 1684281745], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 32], 1], ["SP", 2, 4, 512, [1, 16, 4], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.0036188], 0, 0.384898, 1684281745], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 64], 1], ["SP", 2, 4, 512, [4, 2, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00466708], 0, 0.456423, 1684281745], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 4], 1], ["SP", 2, 4, 512, [1, 8, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000615313], 0, 1.14186, 1684281746], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000233468], 0, 0.593157, 1684281760], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000219638], 0, 0.521051, 1684281760], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000299111], 0, 0.649965, 1684281760], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000247908], 0, 0.683239, 1684281760], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000367178], 0, 0.304785, 1684281760], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000360808], 0, 0.657669, 1684281761], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00039333], 0, 0.680382, 1684281761], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000239584], 0, 0.533271, 1684281761], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000378148], 0, 0.657084, 1684281761], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000330711], 0, 0.688653, 1684281761], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00035762], 0, 0.495708, 1684281762], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254189], 0, 0.571896, 1684281762], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000255537], 0, 0.571565, 1684281762], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000249319], 0, 0.423422, 1684281762], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000236604], 0, 0.467286, 1684281762], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00037959], 0, 0.508056, 1684281763], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256034], 0, 0.737171, 1684281763], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265777], 0, 0.611585, 1684281763], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000237571], 0, 0.763757, 1684281763], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00027054], 0, 0.52267, 1684281763], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000246533], 0, 0.518601, 1684281764], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000248109], 0, 0.784864, 1684281764], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254183], 0, 0.640717, 1684281764], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257966], 0, 0.412891, 1684281764], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00026492], 0, 0.764474, 1684281764], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000225414], 0, 0.649547, 1684281764], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000257385], 0, 0.528348, 1684281765], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000250559], 0, 0.490258, 1684281765], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000270915], 0, 0.483902, 1684281765], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000241596], 0, 0.279193, 1684281765], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000260139], 0, 0.649718, 1684281765], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000310093], 0, 0.650289, 1684281766], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000249637], 0, 0.525614, 1684281766], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000261438], 0, 0.429548, 1684281766], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000264487], 0, 0.379544, 1684281766], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000257614], 0, 0.496446, 1684281766], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000260887], 0, 0.583065, 1684281766], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000267215], 0, 0.449774, 1684281767], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000253818], 0, 0.554143, 1684281767], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000305794], 0, 0.679979, 1684281767], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000238696], 0, 0.57624, 1684281767], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000229698], 0, 0.586389, 1684281767], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000263759], 0, 0.400452, 1684281767], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000266771], 0, 0.500584, 1684281768], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000304275], 0, 0.487055, 1684281768], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000254418], 0, 0.497019, 1684281768], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000230393], 0, 0.511098, 1684281768], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000230095], 0, 0.497898, 1684281768], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000370055], 0, 0.498386, 1684281768], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000285407], 0, 0.493657, 1684281769], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000275673], 0, 0.398286, 1684281769], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.0002824], 0, 0.534659, 1684281769], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000360161], 0, 0.434678, 1684281769], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 8], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000315537], 0, 0.554795, 1684281770], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000227246], 0, 0.36946, 1684281770], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000265281], 0, 0.470682, 1684281770], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000216483], 0, 0.466063, 1684281770], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000358906], 0, 0.295006, 1684281770], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000250579], 0, 0.561632, 1684281771], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000278071], 0, 0.52318, 1684281771], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000309872], 0, 0.32959, 1684281771], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 1], 1], ["SP", 2, 4, 512, [1, 64, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00491659], 0, 0.646307, 1684281771], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 16], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00070318], 0, 1.08671, 1684281771], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 1], 1], ["SP", 2, 4, 512, [8, 4, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00246972], 0, 0.25867, 1684281772], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 1, 2], 1], ["SP", 2, 4, 512, [2, 16, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[0.000852274], 0, 0.748773, 1684282221], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 16], 1], ["SP", 2, 4, 512, [1, 8, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00360349], 0, 1.06528, 1684282221], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 8, 1], 1], ["SP", 2, 4, 512, [64, 2, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00134798], 0, 0.439167, 1684282221], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 2, 8], 1], ["SP", 2, 4, 512, [2, 32, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00121653], 0, 0.586463, 1684282221], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 1, 8], 1], ["SP", 2, 4, 512, [1, 2, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[0.00497495], 0, 0.594711, 1684282222], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 4, 2], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.000713151], 0, 0.559443, 1684282222], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 8, 1], 1], ["SP", 2, 4, 512, [1, 128, 1], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.000820493], 0, 3.80285, 1684282222], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 1, 1], 1], ["SP", 2, 4, 512, [1, 16, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.00120957], 0, 0.825876, 1684282222], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 16], 1], ["SP", 2, 4, 512, [2, 1, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00247394], 0, 0.424536, 1684282222], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 32], 1], ["SP", 2, 4, 512, [1, 512, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00136235], 0, 1.31352, 1684282223], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 2, 16], 1], ["SP", 2, 4, 512, [1, 2, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[0.0045838], 0, 0.60516, 1684282223], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [2, 4, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.00217039], 0, 0.55327, 1684282223], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 64], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00230015], 0, 3.50224, 1684282223], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [2, 8, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00214548], 0, 0.803228, 1684282223], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 1], 1], ["SP", 2, 4, 512, [16, 8, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.0011013], 0, 0.798557, 1684282223], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 2, 16], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.000610282], 0, 3.67497, 1684282223], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 2, 32], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00243491], 0, 0.531236, 1684282224], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 8], 1], ["SP", 2, 4, 512, [64, 1, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00383044], 0, 0.464463, 1684282224], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 1], 1], ["SP", 2, 4, 512, [16, 1, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.00307317], 0, 0.378631, 1684282224], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 8], 1], ["SP", 2, 4, 512, [4, 8, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00247525], 0, 0.888468, 1684282224], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 1], 1], ["SP", 2, 4, 512, [32, 1, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000480455], 0, 0.756713, 1684282224], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 1, 1], 1], ["SP", 2, 4, 512, [1, 4, 32], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.000524018], 0, 0.677365, 1684282225], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 64], 1], ["SP", 2, 4, 512, [32, 1, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00446372], 0, 0.782411, 1684282225], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 1], 1], ["SP", 2, 4, 512, [4, 1, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00123511], 0, 0.673517, 1684282225], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [64, 4, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.0030136], 0, 0.847068, 1684282225], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [4, 4, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00173518], 0, 0.575468, 1684282225], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 1], 1], ["SP", 2, 4, 512, [2, 16, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00097269], 0, 0.547293, 1684282225], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [128, 1, 2], 1], ["SP", 2, 4, 512, [256, 1, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[0.00470587], 0, 0.362682, 1684282226], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 2], 1], ["SP", 2, 4, 512, [4, 1, 64], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000658114], 0, 0.688285, 1684282226], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [256, 1, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00263004], 0, 0.307216, 1684282226], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 16, 2], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.000381993], 0, 1.34978, 1684282226], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 1], 1], ["SP", 2, 4, 512, [1, 2, 64], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000527976], 0, 0.928131, 1684282226], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 32], 1], ["SP", 2, 4, 512, [128, 2, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.159594], 0, 1.59139, 1684282227], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 4, 32], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.00238579], 0, 1.09843, 1684282227], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 8, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.00035574], 0, 0.436832, 1684282227], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [32, 2, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[0.00161226], 0, 0.365296, 1684282228], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 1], 1], ["SP", 2, 4, 512, [4, 4, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000714527], 0, 0.598449, 1684282228], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 8], 1], ["SP", 2, 4, 512, [16, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.0026574], 0, 0.852644, 1684282228], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000712138], 0, 0.916702, 1684282228], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 64], 1], ["SP", 2, 4, 512, [8, 8, 1], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.0203157], 0, 0.649251, 1684282228], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 4, 1], 1], ["SP", 2, 4, 512, [2, 8, 32], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000721273], 0, 0.404716, 1684282228], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 1], 1], ["SP", 2, 4, 512, [1, 1, 1], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[0.00865818], 0, 0.349442, 1684282229], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 64], 1], ["SP", 2, 4, 512, [4, 2, 64], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.000639673], 0, 0.905712, 1684282229], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 16, 8], 1], ["SP", 2, 4, 512, [1, 8, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00784527], 0, 0.773269, 1684282229], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [8, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[0.00113736], 0, 0.329689, 1684282229], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 1, 8], 1], ["SP", 2, 4, 512, [1, 2, 32], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[0.000667072], 0, 0.402767, 1684282229], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 2], 1], ["SP", 2, 4, 512, [32, 2, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00141226], 0, 0.606733, 1684282229], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 8], 1], ["SP", 2, 4, 512, [16, 4, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000641989], 0, 0.621633, 1684282230], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 16], 1], ["SP", 2, 4, 512, [128, 1, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00441065], 0, 0.387735, 1684282230], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [2, 128, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000517633], 0, 0.580304, 1684282230], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [8, 2, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00132793], 0, 0.658779, 1684282230], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 128, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00108956], 0, 0.309878, 1684282230], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 2], 1], ["SP", 2, 4, 512, [4, 1, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000666008], 0, 0.398963, 1684282231], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 2], 1], ["SP", 2, 4, 512, [4, 2, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[0.00114421], 0, 0.424649, 1684282231], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [128, 1, 2], 1], ["SP", 2, 4, 512, [8, 1, 64], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.000716189], 0, 0.771, 1684282231], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 1, 1], 1], ["SP", 2, 4, 512, [8, 16, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[0.00122864], 0, 0.325282, 1684282231], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 4, 64], 1], ["SP", 2, 4, 512, [4, 32, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.0149031], 0, 1.53991, 1684282231], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 8], 1], ["SP", 2, 4, 512, [4, 16, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00180274], 0, 0.405734, 1684282231], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 16, 2], 1], ["SP", 2, 4, 512, [256, 1, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00331623], 0, 0.903671, 1684282231], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [16, 4, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000565418], 0, 0.60638, 1684282232], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 16], 1], ["SP", 2, 4, 512, [32, 4, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.011636], 0, 0.557411, 1684282232], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 1], 1], ["SP", 2, 4, 512, [16, 1, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00241217], 0, 0.472375, 1684282232], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.000804671], 0, 0.337109, 1684282232], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [4, 32, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00059321], 0, 0.422374, 1684282232], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 1], 1], ["SP", 2, 4, 512, [2, 64, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00191611], 0, 0.748044, 1684282258], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 32], 1], ["SP", 2, 4, 512, [8, 1, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.00455463], 0, 2.93855, 1684282258], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 4, 2], 1], ["SP", 2, 4, 512, [8, 4, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00194207], 0, 0.94492, 1684282258], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 2], 1], ["SP", 2, 4, 512, [8, 4, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00120889], 0, 0.725608, 1684282258], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [1, 256, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[1e+10], 6, 15, 1684282258], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 16, 16], 1], ["SP", 2, 4, 512, [2, 1, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.00564531], 0, 0.591275, 1684282258], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 32, 2], 1], ["SP", 2, 4, 512, [256, 1, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.0207699], 0, 0.638854, 1684282258], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 1], 1], ["SP", 2, 4, 512, [16, 2, 2], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00136453], 0, 1.66774, 1684282259], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 32], 1], ["SP", 2, 4, 512, [1, 256, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.0161344], 0, 1.45282, 1684282259], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 2, 1], 1], ["SP", 2, 4, 512, [32, 1, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00129328], 0, 0.617287, 1684282259], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 8], 1], ["SP", 2, 4, 512, [4, 16, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000902716], 0, 1.15383, 1684282259], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000728201], 0, 0.588785, 1684282260], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 8], 1], ["SP", 2, 4, 512, [1, 1, 4], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000709321], 0, 0.506294, 1684282260], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 1, 64], 1], ["SP", 2, 4, 512, [1, 32, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00792847], 0, 0.402828, 1684282260], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 64], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000698103], 0, 0.387532, 1684282260], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 8], 1], ["SP", 2, 4, 512, [4, 2, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00137399], 0, 0.460161, 1684282260], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 1], 1], ["SP", 2, 4, 512, [32, 1, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000629806], 0, 0.366853, 1684282260], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 8], 1], ["SP", 2, 4, 512, [4, 32, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00197071], 0, 0.435323, 1684282261], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 1], 1], ["SP", 2, 4, 512, [32, 4, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00115327], 0, 0.618396, 1684282261], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 4, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[0.00225463], 0, 2.79909, 1684282261], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 8], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000564029], 0, 2.04543, 1684282261], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 64], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00248578], 0, 1.1112, 1684282261], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 16], 1], ["SP", 2, 4, 512, [8, 1, 64], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.00062132], 0, 0.495109, 1684282261], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [128, 1, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00247562], 0, 0.560418, 1684282262], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 4, 16], 1], ["SP", 2, 4, 512, [4, 1, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.0053496], 0, 8.67594, 1684282262], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 16], 1], ["SP", 2, 4, 512, [1, 8, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00228299], 0, 1.02932, 1684282262], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 32], 1], ["SP", 2, 4, 512, [64, 2, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00726435], 0, 0.901927, 1684282262], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [4, 32, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000671168], 0, 0.946552, 1684282262], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 1, 1], 1], ["SP", 2, 4, 512, [4, 8, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000735784], 0, 0.545245, 1684282263], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 2], 1], ["SP", 2, 4, 512, [1, 64, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[0.00197501], 0, 0.33792, 1684282263], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 8], 1], ["SP", 2, 4, 512, [128, 1, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000861244], 0, 1.12491, 1684282263], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 32, 2], 1], ["SP", 2, 4, 512, [8, 1, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00036461], 0, 0.302524, 1684282263], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 16], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000530351], 0, 0.728698, 1684282263], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000755308], 0, 0.546266, 1684282264], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 32], 1], ["SP", 2, 4, 512, [4, 16, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.0196719], 0, 0.791054, 1684282264], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 16], 1], ["SP", 2, 4, 512, [2, 2, 64], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00473582], 0, 2.79704, 1684282264], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 1], 1], ["SP", 2, 4, 512, [8, 2, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00145553], 0, 0.274181, 1684282264], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000356049], 0, 0.721704, 1684282264], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 32], 1], ["SP", 2, 4, 512, [4, 32, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00578006], 0, 0.668032, 1684282265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 32, 2], 1], ["SP", 2, 4, 512, [2, 1, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00446417], 0, 0.930743, 1684282265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000508175], 0, 0.630914, 1684282265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 1], 1], ["SP", 2, 4, 512, [1, 16, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000596073], 0, 0.60001, 1684282265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [1, 128, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.0105037], 0, 0.718429, 1684282266], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 2], 1], ["SP", 2, 4, 512, [1, 32, 4], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000640634], 0, 0.767899, 1684282266], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 1], 1], ["SP", 2, 4, 512, [1, 16, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00129685], 0, 0.475307, 1684282266], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 32], 1], ["SP", 2, 4, 512, [1, 8, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.0113981], 0, 0.471944, 1684282266], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 64], 1], ["SP", 2, 4, 512, [4, 8, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00100545], 0, 8.9467, 1684282266], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 8, 32], 1], ["SP", 2, 4, 512, [4, 2, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.0023096], 0, 0.782241, 1684282267], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 2], 1], ["SP", 2, 4, 512, [4, 16, 4], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.0020334], 0, 0.855738, 1684282267], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 32, 1], 1], ["SP", 2, 4, 512, [8, 2, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00112632], 0, 0.590066, 1684282267], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 1], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000547446], 0, 0.709927, 1684282267], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 32, 2], 1], ["SP", 2, 4, 512, [2, 4, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00353488], 0, 0.359561, 1684282267], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 2], 1], ["SP", 2, 4, 512, [1, 1, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00248464], 0, 0.342775, 1684282268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 8], 1], ["SP", 2, 4, 512, [8, 2, 32], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000807037], 0, 0.602693, 1684282268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 16], 1], ["SP", 2, 4, 512, [1, 4, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.0014991], 0, 0.606547, 1684282268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [1, 64, 2], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[0.000976443], 0, 0.775026, 1684282268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 1], 1], ["SP", 2, 4, 512, [64, 1, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00128044], 0, 1.46534, 1684282268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 8], 1], ["SP", 2, 4, 512, [16, 1, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.001723], 0, 0.451864, 1684282268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 1], 1], ["SP", 2, 4, 512, [4, 16, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00116965], 0, 0.58295, 1684282268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 8], 1], ["SP", 2, 4, 512, [8, 32, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00119668], 0, 0.438326, 1684282269], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 1], 1], ["SP", 2, 4, 512, [2, 2, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000695871], 0, 0.382942, 1684282269], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 128, 1], 1], ["SP", 2, 4, 512, [128, 2, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.0030176], 0, 0.287521, 1684282269], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 2, 16], 1], ["SP", 2, 4, 512, [1, 2, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[0.00698535], 0, 0.447891, 1684282269], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000406847], 0, 0.395856, 1684282269], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000550674], 0, 0.832642, 1684282284], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000409221], 0, 0.5455, 1684282284], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000537772], 0, 0.789896, 1684282284], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000641728], 0, 0.843451, 1684282284], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000362615], 0, 0.695457, 1684282285], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000413395], 0, 0.623319, 1684282285], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000347738], 0, 0.478565, 1684282285], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 2], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000464262], 0, 0.706029, 1684282285], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 16], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000616887], 0, 3.32982, 1684282285], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000588262], 0, 0.655803, 1684282286], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00041031], 0, 0.614519, 1684282286], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000372084], 0, 0.649713, 1684282286], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000367951], 0, 0.626814, 1684282286], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 8], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000874726], 0, 0.604234, 1684282286], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 16], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00123392], 0, 0.58945, 1684282287], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000344732], 0, 0.418952, 1684282287], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 8], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000531396], 0, 0.611957, 1684282287], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 8], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000555608], 0, 0.583848, 1684282287], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00032747], 0, 0.648118, 1684282287], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 8], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000839081], 0, 0.538878, 1684282288], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 8], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000714773], 0, 0.545008, 1684282288], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000364464], 0, 0.968262, 1684282288], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000311415], 0, 0.397518, 1684282288], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000504485], 0, 0.963377, 1684282288], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 2], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00044185], 0, 0.475584, 1684282288], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000242137], 0, 0.846201, 1684282288], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000400402], 0, 1.40439, 1684282289], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 16], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000739783], 0, 0.540496, 1684282289], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 2, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000507425], 0, 0.676938, 1684282289], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 16], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000788202], 0, 0.442789, 1684282289], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000454286], 0, 0.535373, 1684282289], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 2, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00053697], 0, 0.565663, 1684282289], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000293254], 0, 0.676726, 1684282290], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000369675], 0, 0.522242, 1684282290], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000339699], 0, 0.483693, 1684282290], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270261], 0, 0.701037, 1684282290], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000602499], 0, 0.725489, 1684282290], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000339448], 0, 0.470347, 1684282290], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000402288], 0, 0.501597, 1684282291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000420954], 0, 0.549585, 1684282291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000310313], 0, 0.468037, 1684282291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00058565], 0, 0.550644, 1684282291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.000740203], 0, 0.345681, 1684282291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [16, 16, 2], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.000541657], 0, 0.716395, 1684282291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000643056], 0, 0.50712, 1684282292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000781204], 0, 0.519825, 1684282292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000703028], 0, 0.657279, 1684282292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 2], 1], ["SP", 2, 4, 512, [2, 4, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000894579], 0, 0.855542, 1684282292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 8, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[0.000725629], 0, 2.16273, 1684282292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 8], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000478821], 0, 0.40858, 1684282292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000387235], 0, 0.468182, 1684282292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000472152], 0, 0.403544, 1684282293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000443159], 0, 0.372874, 1684282293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 8], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00056683], 0, 0.491857, 1684282293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000619832], 0, 0.494439, 1684282293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 8], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000483103], 0, 0.408046, 1684282293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000385731], 0, 0.415288, 1684282293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000738899], 0, 0.597884, 1684282293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000246281], 0, 1.31027, 1684282294], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000869373], 0, 0.528247, 1684282294], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 8], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000532327], 0, 0.491045, 1684282294], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 32, 16], 1], ["SP", 2, 4, 512, [32, 2, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.0624704], 0, 0.620544, 1684282294], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 2], 1], ["SP", 2, 4, 512, [1, 16, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00254413], 0, 0.633962, 1684282295], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 8], 1], ["SP", 2, 4, 512, [32, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000463834], 0, 2.86972, 1684282295], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270747], 0, 0.883428, 1684282309], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000248715], 0, 0.465976, 1684282309], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256821], 0, 0.664984, 1684282309], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000353631], 0, 1.69276, 1684282310], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000282444], 0, 1.76072, 1684282310], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000337362], 0, 0.801173, 1684282310], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000292441], 0, 1.20924, 1684282310], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000357237], 0, 1.50654, 1684282310], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027116], 0, 0.392389, 1684282310], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000277261], 0, 0.548569, 1684282311], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000340077], 0, 1.40517, 1684282311], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 16, 2], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000371084], 0, 0.470112, 1684282311], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256522], 0, 1.55318, 1684282311], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000255357], 0, 0.429203, 1684282311], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 64, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00029711], 0, 0.787593, 1684282311], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269535], 0, 0.684725, 1684282311], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000291359], 0, 2.14392, 1684282312], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000274298], 0, 0.630012, 1684282312], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000261901], 0, 0.329281, 1684282312], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000742985], 0, 0.694808, 1684282312], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000358226], 0, 0.489736, 1684282312], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000251384], 0, 0.473583, 1684282312], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000339379], 0, 0.653147, 1684282313], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00026016], 0, 0.511602, 1684282313], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00026114], 0, 0.581277, 1684282313], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000339453], 0, 0.668063, 1684282313], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000286854], 0, 0.47304, 1684282313], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 128, 2], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000351814], 0, 0.3985, 1684282313], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000385226], 0, 0.561211, 1684282314], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000313702], 0, 1.62517, 1684282314], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000264801], 0, 1.62123, 1684282314], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000301926], 0, 0.725236, 1684282314], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000316931], 0, 1.16834, 1684282314], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000306898], 0, 0.415794, 1684282315], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000389952], 0, 0.882654, 1684282315], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 64, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000300557], 0, 0.785906, 1684282315], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000366441], 0, 0.865443, 1684282315], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000328493], 0, 0.498259, 1684282315], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000316451], 0, 0.510838, 1684282316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000266572], 0, 0.442283, 1684282316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000334152], 0, 0.465509, 1684282316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000292392], 0, 0.340018, 1684282316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000293423], 0, 0.655574, 1684282316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000354121], 0, 0.46755, 1684282316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000394711], 0, 0.931912, 1684282316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025414], 0, 0.429445, 1684282317], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000481739], 0, 1.40247, 1684282317], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00036001], 0, 0.481912, 1684282317], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000384628], 0, 0.480264, 1684282317], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000393776], 0, 0.406682, 1684282317], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000423082], 0, 1.20043, 1684282318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000221854], 0, 0.490426, 1684282318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269392], 0, 0.531333, 1684282318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000495617], 0, 0.659131, 1684282318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000381642], 0, 1.17148, 1684282318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000391601], 0, 1.12617, 1684282318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000276805], 0, 0.494548, 1684282319], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000492945], 0, 0.964158, 1684282319], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 2], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000389502], 0, 0.641326, 1684282319], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000261572], 0, 0.436347, 1684282319], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000327307], 0, 0.464156, 1684282319], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 1], 1], ["SP", 2, 4, 512, [2, 8, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00418315], 0, 2.19181, 1684282320], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 1], 1], ["SP", 2, 4, 512, [1, 4, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.001124], 0, 0.543298, 1684282320], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [2, 256, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00875348], 0, 0.408133, 1684282320], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000413365], 0, 1.47208, 1684282336], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000493714], 0, 0.702511, 1684282336], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000245822], 0, 0.872603, 1684282336], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000319011], 0, 0.775838, 1684282337], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00024383], 0, 0.629433, 1684282337], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000244032], 0, 0.904179, 1684282337], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000236225], 0, 0.797915, 1684282337], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000326175], 0, 0.488873, 1684282338], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000265485], 0, 0.47308, 1684282338], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000260344], 0, 0.479283, 1684282338], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00025677], 0, 0.45445, 1684282338], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254515], 0, 0.682889, 1684282338], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000250655], 0, 0.547342, 1684282338], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000277555], 0, 0.554924, 1684282338], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000263741], 0, 0.445884, 1684282339], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000250533], 0, 0.451737, 1684282339], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000282566], 0, 0.729321, 1684282339], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000285828], 0, 0.569221, 1684282339], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272653], 0, 0.563031, 1684282339], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000240555], 0, 0.812544, 1684282339], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000267557], 0, 0.484761, 1684282340], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000250908], 0, 0.518623, 1684282340], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000320135], 0, 1.41306, 1684282340], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000233454], 0, 0.510107, 1684282340], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256324], 0, 0.577021, 1684282340], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00031864], 0, 1.52499, 1684282341], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257266], 0, 0.552729, 1684282341], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000273814], 0, 0.470129, 1684282341], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000414382], 0, 0.673326, 1684282341], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000321268], 0, 1.16794, 1684282341], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000305602], 0, 0.655261, 1684282342], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000301437], 0, 0.623793, 1684282342], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000241762], 0, 0.577685, 1684282342], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000242779], 0, 0.673351, 1684282342], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257254], 0, 0.547654, 1684282342], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027704], 0, 0.617502, 1684282342], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000289266], 0, 1.2817, 1684282343], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000273661], 0, 0.499911, 1684282343], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000348009], 0, 0.401462, 1684282343], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000350622], 0, 0.563359, 1684282343], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[0.000498031], 0, 0.561622, 1684282343], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000299613], 0, 0.54728, 1684282344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000306805], 0, 1.29693, 1684282344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000291872], 0, 4.11699, 1684282344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000282636], 0, 0.830425, 1684282344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000227996], 0, 0.504846, 1684282344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000299383], 0, 0.433891, 1684282344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000301254], 0, 0.453765, 1684282344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000352827], 0, 0.643969, 1684282345], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000226395], 0, 0.441605, 1684282345], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000277567], 0, 0.428363, 1684282345], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000356674], 0, 1.67113, 1684282345], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000296288], 0, 0.448212, 1684282345], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000360801], 0, 0.316272, 1684282346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000230631], 0, 0.431577, 1684282346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00030385], 0, 2.21824, 1684282346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000327069], 0, 0.403937, 1684282346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000214586], 0, 0.52592, 1684282346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000324598], 0, 0.427225, 1684282346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 2], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000323809], 0, 0.416025, 1684282347], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000263143], 0, 0.407175, 1684282347], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 16, 1], 1], ["SP", 2, 4, 512, [4, 8, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000442883], 0, 0.759271, 1684282347], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 1], 1], ["SP", 2, 4, 512, [1, 8, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000831475], 0, 0.66004, 1684282347], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [4, 2, 32], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000733553], 0, 0.508709, 1684282347], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000234415], 0, 0.930009, 1684282360], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000268553], 0, 0.969509, 1684282360], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000293759], 0, 0.71699, 1684282361], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025212], 0, 0.844059, 1684282361], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252632], 0, 0.806343, 1684282361], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000241189], 0, 0.501791, 1684282361], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257258], 0, 0.935927, 1684282361], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259649], 0, 0.768223, 1684282361], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257097], 0, 0.660133, 1684282362], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000257045], 0, 0.495336, 1684282362], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000256067], 0, 0.442588, 1684282362], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000245876], 0, 0.444759, 1684282362], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000246375], 0, 0.801623, 1684282362], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000276056], 0, 0.49767, 1684282362], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00029106], 0, 0.487689, 1684282363], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000249677], 0, 0.622952, 1684282363], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000286823], 0, 0.707493, 1684282363], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.0002477], 0, 0.410265, 1684282363], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258165], 0, 0.492362, 1684282363], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000261673], 0, 0.421932, 1684282363], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000241042], 0, 0.486842, 1684282363], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00028368], 0, 0.426355, 1684282364], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000281966], 0, 0.413017, 1684282364], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254577], 0, 0.603569, 1684282364], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000256836], 0, 0.474704, 1684282364], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256284], 0, 0.575188, 1684282364], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000251493], 0, 0.407628, 1684282364], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000249932], 0, 0.468909, 1684282364], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270338], 0, 0.524028, 1684282365], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000272753], 0, 0.462204, 1684282365], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252994], 0, 0.420123, 1684282365], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000258162], 0, 0.368497, 1684282365], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000353137], 0, 0.555981, 1684282365], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000242245], 0, 0.493181, 1684282365], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000267557], 0, 0.513637, 1684282366], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025608], 0, 0.398714, 1684282366], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000239067], 0, 0.697376, 1684282366], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000260113], 0, 0.377139, 1684282366], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000257905], 0, 0.382988, 1684282366], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000259766], 0, 0.336908, 1684282366], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000292968], 0, 0.422066, 1684282367], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000262356], 0, 0.462205, 1684282367], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00028421], 0, 0.64236, 1684282367], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000284102], 0, 0.536443, 1684282367], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000284697], 0, 0.334992, 1684282367], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025673], 0, 0.397158, 1684282368], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000309627], 0, 0.541426, 1684282368], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000261623], 0, 0.454108, 1684282368], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000255914], 0, 0.496977, 1684282368], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000226549], 0, 0.392362, 1684282368], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259068], 0, 0.341788, 1684282368], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000290772], 0, 0.525259, 1684282368], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000276147], 0, 0.410688, 1684282369], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272354], 0, 0.434283, 1684282369], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000224573], 0, 0.327515, 1684282369], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000284137], 0, 0.335802, 1684282369], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000376156], 0, 0.324924, 1684282369], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000280374], 0, 0.385992, 1684282369], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000262345], 0, 0.390872, 1684282370], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000260137], 0, 0.470984, 1684282370], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000228904], 0, 0.352864, 1684282370], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 1], 1], ["SP", 2, 4, 512, [1, 8, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000945676], 0, 0.26733, 1684282370], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 2, 64], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.00604736], 0, 0.310736, 1684282370], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 32, 1], 1], ["SP", 2, 4, 512, [2, 4, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00175615], 0, 0.39641, 1684282371], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000346398], 0, 0.888694, 1684282384], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000232592], 0, 0.839142, 1684282384], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000292193], 0, 0.623652, 1684282384], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000243287], 0, 0.923253, 1684282384], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000262061], 0, 0.79035, 1684282384], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000225196], 0, 0.626671, 1684282385], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000248615], 0, 0.608712, 1684282385], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000235902], 0, 0.468762, 1684282385], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000248091], 0, 0.565045, 1684282385], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000221108], 0, 0.529355, 1684282385], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000238669], 0, 0.489303, 1684282385], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265359], 0, 0.778129, 1684282385], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265646], 0, 0.618058, 1684282386], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000271794], 0, 0.632871, 1684282386], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254317], 0, 0.628596, 1684282386], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000282426], 0, 1.27382, 1684282386], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000264272], 0, 0.635527, 1684282386], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000243278], 0, 0.791675, 1684282387], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000261642], 0, 1.35356, 1684282387], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00025618], 0, 0.610054, 1684282387], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00022773], 0, 0.519983, 1684282387], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00024277], 0, 0.683668, 1684282387], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000223418], 0, 0.647653, 1684282388], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000254233], 0, 0.640169, 1684282388], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000228988], 0, 0.46489, 1684282388], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000226915], 0, 0.506866, 1684282388], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258693], 0, 0.469636, 1684282388], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000281121], 0, 0.665982, 1684282388], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000283029], 0, 0.414559, 1684282389], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000255182], 0, 0.493437, 1684282389], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000383424], 0, 0.514696, 1684282389], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257337], 0, 0.550046, 1684282389], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000255779], 0, 0.486723, 1684282389], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000295021], 0, 0.532968, 1684282389], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256045], 0, 0.850562, 1684282390], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000252363], 0, 0.317798, 1684282390], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000267102], 0, 0.470924, 1684282390], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256184], 0, 0.609122, 1684282390], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000256491], 0, 0.586518, 1684282390], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025614], 0, 0.595061, 1684282391], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000300516], 0, 0.509614, 1684282391], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000282981], 0, 0.547127, 1684282391], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000234739], 0, 0.460079, 1684282391], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000323091], 0, 0.353972, 1684282391], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258038], 0, 0.484594, 1684282392], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000267193], 0, 0.391274, 1684282392], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000325582], 0, 0.708594, 1684282392], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.0002583], 0, 0.545128, 1684282392], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000266227], 0, 0.510773, 1684282392], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259721], 0, 0.569803, 1684282392], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000271413], 0, 0.622903, 1684282393], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000264869], 0, 0.508159, 1684282393], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000364306], 0, 0.530368, 1684282393], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000266765], 0, 0.453503, 1684282393], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000228563], 0, 0.431589, 1684282393], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000225653], 0, 0.463402, 1684282393], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000287384], 0, 0.529827, 1684282394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00026021], 0, 0.421271, 1684282394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000232386], 0, 0.390624, 1684282394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000308363], 0, 0.389388, 1684282394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000262251], 0, 0.338507, 1684282394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 8], 1], ["SP", 2, 4, 512, [4, 8, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00183065], 0, 0.441385, 1684282394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 8], 1], ["SP", 2, 4, 512, [32, 8, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00167178], 0, 0.347133, 1684282394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [128, 2, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.0303515], 0, 0.464311, 1684282395], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000292606], 0, 0.780622, 1684282408], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000227956], 0, 0.720999, 1684282408], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000305476], 0, 0.669604, 1684282409], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000227196], 0, 0.525004, 1684282409], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000241733], 0, 0.448402, 1684282409], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000246595], 0, 0.657151, 1684282409], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000237012], 0, 0.502125, 1684282409], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000255145], 0, 0.720042, 1684282409], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000242056], 0, 0.668508, 1684282410], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000249625], 0, 0.484217, 1684282410], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000275317], 0, 0.367303, 1684282410], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000248845], 0, 0.4599, 1684282410], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000253017], 0, 0.599838, 1684282410], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000244805], 0, 0.655874, 1684282410], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025316], 0, 0.667564, 1684282411], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000244913], 0, 0.670491, 1684282411], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000257271], 0, 0.759682, 1684282411], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000247343], 0, 0.489974, 1684282411], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.0002685], 0, 0.438497, 1684282411], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000264427], 0, 0.626461, 1684282411], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265015], 0, 0.491141, 1684282412], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000264432], 0, 0.459023, 1684282412], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00022483], 0, 0.577018, 1684282412], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000251121], 0, 0.728871, 1684282412], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 1], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000336177], 0, 0.623061, 1684282412], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000211976], 0, 0.590645, 1684282412], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000259085], 0, 0.766998, 1684282413], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000286283], 0, 0.739435, 1684282413], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000234959], 0, 0.685722, 1684282413], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256396], 0, 0.517922, 1684282413], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000255353], 0, 0.64393, 1684282413], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000252524], 0, 0.44087, 1684282414], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 16, 1], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000318193], 0, 0.431159, 1684282414], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000262756], 0, 0.472654, 1684282414], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00022948], 0, 0.654781, 1684282414], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000330001], 0, 0.743312, 1684282414], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00032572], 0, 0.353102, 1684282414], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000314459], 0, 0.607133, 1684282415], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 16, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000302046], 0, 0.442018, 1684282415], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000246836], 0, 0.437191, 1684282415], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 1], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000594488], 0, 0.516978, 1684282415], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000261272], 0, 0.617844, 1684282415], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000300754], 0, 0.476284, 1684282416], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000339583], 0, 0.664832, 1684282416], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000252706], 0, 0.490095, 1684282416], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252549], 0, 0.431015, 1684282416], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000250646], 0, 0.395072, 1684282416], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000250109], 0, 0.398209, 1684282416], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256812], 0, 0.560099, 1684282417], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256578], 0, 0.51091, 1684282417], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256057], 0, 0.471309, 1684282417], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000263155], 0, 0.389422, 1684282417], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00025003], 0, 0.394625, 1684282417], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257933], 0, 0.542075, 1684282417], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000276364], 0, 0.531484, 1684282418], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000266675], 0, 0.520238, 1684282418], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00026697], 0, 0.428451, 1684282418], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259175], 0, 0.373097, 1684282418], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000281242], 0, 0.561421, 1684282418], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000256303], 0, 0.451616, 1684282418], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000261902], 0, 0.488213, 1684282419], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 32, 1], 1], ["SP", 2, 4, 512, [32, 2, 2], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00183299], 0, 0.61787, 1684282419], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 2], 1], ["SP", 2, 4, 512, [8, 8, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00207291], 0, 0.546556, 1684282419], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 8, 16], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00204395], 0, 0.50535, 1684282419], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000237469], 0, 1.13568, 1684282433], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000239955], 0, 1.00962, 1684282433], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025442], 0, 0.865343, 1684282433], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000330643], 0, 0.755003, 1684282434], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000258532], 0, 0.673607, 1684282434], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000225478], 0, 0.597082, 1684282434], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000250527], 0, 0.714682, 1684282434], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000219426], 0, 0.790779, 1684282434], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000251057], 0, 0.500329, 1684282434], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000218178], 0, 0.405791, 1684282434], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000211521], 0, 0.665426, 1684282435], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000286911], 0, 0.470466, 1684282435], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000255307], 0, 0.787038, 1684282435], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000254129], 0, 0.636673, 1684282435], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272822], 0, 0.680451, 1684282435], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000229176], 0, 0.647245, 1684282436], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000239486], 0, 0.441836, 1684282436], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000399881], 0, 0.900203, 1684282436], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000242725], 0, 0.679375, 1684282436], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000263957], 0, 0.451625, 1684282436], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254864], 0, 0.417394, 1684282436], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000288613], 0, 0.711264, 1684282437], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000230948], 0, 0.705508, 1684282437], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000306921], 0, 0.518278, 1684282437], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000254657], 0, 0.640518, 1684282437], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000276269], 0, 0.634627, 1684282437], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256174], 0, 0.607515, 1684282438], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000240378], 0, 0.614199, 1684282438], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000289208], 0, 0.594712, 1684282438], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000319404], 0, 0.395838, 1684282438], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000280594], 0, 0.623355, 1684282438], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257331], 0, 0.571584, 1684282438], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265538], 0, 0.672086, 1684282438], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000253155], 0, 0.432424, 1684282439], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000272265], 0, 0.579787, 1684282439], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256343], 0, 0.6688, 1684282439], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 2], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000328776], 0, 0.608941, 1684282439], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254729], 0, 0.826129, 1684282439], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000216524], 0, 0.659796, 1684282439], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000265422], 0, 0.474348, 1684282440], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000264757], 0, 0.397711, 1684282440], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000251278], 0, 0.488267, 1684282440], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259298], 0, 0.363186, 1684282440], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00026419], 0, 0.474848, 1684282440], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257286], 0, 0.404534, 1684282440], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270924], 0, 0.70137, 1684282441], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259536], 0, 0.420975, 1684282441], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000263102], 0, 0.466166, 1684282441], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000259582], 0, 0.464366, 1684282441], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000219562], 0, 0.537169, 1684282441], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000261347], 0, 0.469393, 1684282441], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000262523], 0, 0.377323, 1684282442], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00026918], 0, 0.366394, 1684282442], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252771], 0, 0.445234, 1684282442], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256953], 0, 0.393305, 1684282442], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000250845], 0, 0.399792, 1684282442], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000264291], 0, 0.328417, 1684282442], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000267173], 0, 0.438211, 1684282442], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027133], 0, 0.515382, 1684282443], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000217537], 0, 0.466388, 1684282443], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00026974], 0, 0.437918, 1684282443], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 8, 32], 1], ["SP", 2, 4, 512, [1, 64, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.0369013], 0, 0.307433, 1684282443], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 8], 1], ["SP", 2, 4, 512, [1, 8, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000469223], 0, 0.94695, 1684282444], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.000725177], 0, 0.27849, 1684282444], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000239408], 0, 1.21424, 1684282457], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000214663], 0, 0.834628, 1684282457], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000240313], 0, 1.02132, 1684282458], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000220333], 0, 1.03102, 1684282458], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000248479], 0, 0.66211, 1684282458], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.0002652], 0, 0.904395, 1684282458], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000314792], 0, 0.865529, 1684282458], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000219025], 0, 0.827356, 1684282458], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000212896], 0, 0.753999, 1684282459], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000247439], 0, 0.619643, 1684282459], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000296657], 0, 0.406949, 1684282459], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000454678], 0, 0.948663, 1684282459], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025507], 0, 0.543701, 1684282459], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00024405], 0, 0.663162, 1684282459], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 32, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000320923], 0, 0.541114, 1684282459], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000305434], 0, 0.605365, 1684282460], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000216648], 0, 0.778238, 1684282460], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000239294], 0, 0.660935, 1684282460], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000228579], 0, 0.478884, 1684282460], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000259576], 0, 0.699162, 1684282460], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000266498], 0, 0.581081, 1684282460], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256844], 0, 0.535549, 1684282460], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000258272], 0, 0.505036, 1684282461], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000296411], 0, 0.746851, 1684282461], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000295101], 0, 0.601898, 1684282461], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269352], 0, 0.722866, 1684282461], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000217471], 0, 0.566487, 1684282461], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000259285], 0, 0.688579, 1684282462], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000279889], 0, 0.656858, 1684282462], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000275347], 0, 0.67054, 1684282462], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00025628], 0, 0.70661, 1684282462], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000220337], 0, 0.508995, 1684282462], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000255183], 0, 0.576394, 1684282462], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00025833], 0, 0.633195, 1684282462], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000239298], 0, 0.542162, 1684282463], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000225211], 0, 0.586841, 1684282463], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259849], 0, 0.599055, 1684282463], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270398], 0, 0.630172, 1684282463], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000264206], 0, 0.598146, 1684282463], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.0002631], 0, 0.625244, 1684282463], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000255124], 0, 0.488097, 1684282463], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000271651], 0, 0.495756, 1684282464], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000280708], 0, 0.469537, 1684282464], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000257685], 0, 0.561157, 1684282464], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000280427], 0, 0.506618, 1684282464], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269217], 0, 0.450586, 1684282464], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269998], 0, 0.396142, 1684282464], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000284605], 0, 0.426444, 1684282465], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000302806], 0, 0.42983, 1684282465], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00031452], 0, 0.643091, 1684282465], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000305939], 0, 0.540147, 1684282465], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000231803], 0, 0.403712, 1684282466], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000280094], 0, 0.511153, 1684282466], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000266325], 0, 0.419437, 1684282466], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272198], 0, 0.443289, 1684282466], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000268082], 0, 0.360065, 1684282466], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000268385], 0, 0.330575, 1684282466], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000268835], 0, 0.372944, 1684282466], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000230081], 0, 0.492026, 1684282467], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000280647], 0, 0.330949, 1684282467], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000248632], 0, 0.419766, 1684282467], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 2], 1], ["SP", 2, 4, 512, [8, 4, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000492833], 0, 0.432, 1684282467], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 8], 1], ["SP", 2, 4, 512, [32, 1, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00045673], 0, 0.416894, 1684282467], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [16, 8, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00206372], 0, 0.453798, 1684282468], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000242604], 0, 1.21465, 1684282483], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000262229], 0, 0.98533, 1684282483], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00021695], 0, 1.00244, 1684282483], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000252059], 0, 0.716583, 1684282483], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000253211], 0, 0.947398, 1684282483], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00026663], 0, 0.711627, 1684282484], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000298391], 0, 0.790575, 1684282484], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000270633], 0, 0.632484, 1684282484], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000255887], 0, 0.689384, 1684282484], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000219117], 0, 0.468648, 1684282484], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000226959], 0, 0.446904, 1684282484], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000251967], 0, 0.467896, 1684282485], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000251188], 0, 0.552101, 1684282485], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000273209], 0, 0.71302, 1684282485], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00021542], 0, 0.927296, 1684282485], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000266373], 0, 0.441576, 1684282485], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000257858], 0, 0.50248, 1684282485], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000258183], 0, 0.532356, 1684282486], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000261325], 0, 0.645422, 1684282486], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000250502], 0, 0.474726, 1684282486], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 16, 2], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00035489], 0, 0.754887, 1684282486], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000259144], 0, 0.430039, 1684282486], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000240175], 0, 0.49208, 1684282486], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000257184], 0, 0.460275, 1684282487], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000262025], 0, 0.668314, 1684282487], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000250622], 0, 0.472842, 1684282487], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000262641], 0, 0.58106, 1684282487], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258467], 0, 0.568448, 1684282487], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000266307], 0, 0.533622, 1684282487], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000243093], 0, 0.504437, 1684282488], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000265441], 0, 0.480958, 1684282488], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000252376], 0, 0.503139, 1684282488], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000358664], 0, 0.486588, 1684282488], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000262062], 0, 0.411662, 1684282488], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00024531], 0, 0.475426, 1684282488], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000248475], 0, 0.326103, 1684282488], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00026212], 0, 0.460298, 1684282489], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000260557], 0, 0.431124, 1684282489], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 16, 2], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000351844], 0, 0.594471, 1684282489], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000251869], 0, 0.487767, 1684282489], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000213072], 0, 0.522382, 1684282489], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000253696], 0, 0.510086, 1684282489], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000249802], 0, 0.455281, 1684282489], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256499], 0, 0.543523, 1684282490], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270655], 0, 0.485872, 1684282490], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000255159], 0, 0.528538, 1684282490], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000247104], 0, 0.432436, 1684282490], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000253873], 0, 0.568042, 1684282491], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259246], 0, 0.348972, 1684282491], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000288563], 0, 0.496862, 1684282491], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259553], 0, 0.390262, 1684282491], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258101], 0, 0.471041, 1684282491], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000241039], 0, 0.401691, 1684282491], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000250645], 0, 0.455315, 1684282491], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000251981], 0, 0.389564, 1684282492], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265942], 0, 0.362788, 1684282492], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256886], 0, 0.361063, 1684282492], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258277], 0, 0.340048, 1684282492], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000266389], 0, 0.332179, 1684282492], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258107], 0, 0.48391, 1684282492], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000284265], 0, 0.330287, 1684282493], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 4, 32], 1], ["SP", 2, 4, 512, [512, 1, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.056186], 0, 1.30424, 1684282493], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [4, 64, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00113049], 0, 0.480558, 1684282493], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 128, 1], 1], ["SP", 2, 4, 512, [2, 2, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00193269], 0, 0.498443, 1684282493], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.0005331], 0, 0.922074, 1684282509], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000237659], 0, 0.891699, 1684282509], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000233077], 0, 0.842566, 1684282509], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 128, 2], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000315856], 0, 0.998538, 1684282509], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000222617], 0, 0.853558, 1684282510], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000307442], 0, 0.760348, 1684282510], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000247968], 0, 0.671558, 1684282510], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00032123], 0, 0.796136, 1684282510], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000254004], 0, 0.70496, 1684282510], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000243277], 0, 0.507842, 1684282510], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000302734], 0, 0.488248, 1684282510], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000254906], 0, 0.685498, 1684282511], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000242266], 0, 0.498606, 1684282511], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000256142], 0, 0.76574, 1684282511], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000238907], 0, 0.485023, 1684282511], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269385], 0, 0.7796, 1684282511], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000265188], 0, 0.55659, 1684282511], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000318609], 0, 0.58256, 1684282511], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000279262], 0, 0.503868, 1684282512], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272238], 0, 0.74032, 1684282512], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00024747], 0, 0.576811, 1684282512], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000301208], 0, 0.428282, 1684282512], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 2], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00033676], 0, 0.579035, 1684282512], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000253773], 0, 0.609889, 1684282512], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265053], 0, 0.695724, 1684282513], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000270627], 0, 0.392319, 1684282513], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000251024], 0, 0.476108, 1684282513], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000254828], 0, 0.459304, 1684282513], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000255313], 0, 0.465871, 1684282513], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270942], 0, 0.505329, 1684282513], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000362969], 0, 0.652061, 1684282513], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000266999], 0, 0.71426, 1684282514], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000251166], 0, 0.359304, 1684282514], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000252877], 0, 0.644048, 1684282514], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027618], 0, 0.450346, 1684282514], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269611], 0, 0.451774, 1684282514], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00033742], 0, 0.457447, 1684282514], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000255116], 0, 0.426077, 1684282515], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000275515], 0, 0.455976, 1684282515], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000303025], 0, 0.592239, 1684282515], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000260793], 0, 0.570398, 1684282515], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000254295], 0, 0.656935, 1684282515], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000257349], 0, 0.416499, 1684282515], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000230322], 0, 0.421096, 1684282516], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000253942], 0, 0.460499, 1684282516], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270852], 0, 0.554698, 1684282516], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000228449], 0, 0.520485, 1684282516], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000249919], 0, 0.512048, 1684282516], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000215307], 0, 0.476805, 1684282516], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000251731], 0, 0.423072, 1684282517], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000260969], 0, 0.40724, 1684282517], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000253777], 0, 0.488833, 1684282517], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269958], 0, 0.397098, 1684282517], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269642], 0, 0.425771, 1684282517], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000261975], 0, 0.370635, 1684282517], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00026138], 0, 0.319696, 1684282517], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000269703], 0, 0.305551, 1684282518], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000255489], 0, 0.429239, 1684282518], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00029014], 0, 0.455396, 1684282518], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256432], 0, 0.596118, 1684282518], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00025484], 0, 0.482959, 1684282518], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 64, 1], 1], ["SP", 2, 4, 512, [64, 2, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.010989], 0, 2.40589, 1684282519], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 1], 1], ["SP", 2, 4, 512, [1, 8, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000530836], 0, 0.544405, 1684282519], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 8], 1], ["SP", 2, 4, 512, [32, 1, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00283772], 0, 0.323754, 1684282519], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000213325], 0, 0.973679, 1684282533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256031], 0, 0.478895, 1684282533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000261292], 0, 0.733445, 1684282533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000218029], 0, 0.696451, 1684282533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000232969], 0, 0.806546, 1684282533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000273058], 0, 0.834433, 1684282533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00025196], 0, 0.864967, 1684282533], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000253668], 0, 0.773503, 1684282534], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000246078], 0, 0.505606, 1684282534], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000264194], 0, 0.678833, 1684282534], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00025351], 0, 0.670203, 1684282534], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000278968], 0, 0.48355, 1684282534], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000230812], 0, 0.575657, 1684282535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000235938], 0, 0.506129, 1684282535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000255893], 0, 0.42714, 1684282535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000253371], 0, 0.640194, 1684282535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000249919], 0, 0.418166, 1684282535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.0002585], 0, 0.581229, 1684282535], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000259383], 0, 0.724167, 1684282536], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025476], 0, 0.739122, 1684282536], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000240371], 0, 0.570237, 1684282536], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000263066], 0, 0.446082, 1684282536], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000255981], 0, 0.556893, 1684282536], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000255271], 0, 0.568983, 1684282536], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000262779], 0, 0.751709, 1684282537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00022479], 0, 0.704573, 1684282537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000299334], 0, 0.565356, 1684282537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000291644], 0, 0.485616, 1684282537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00026455], 0, 0.373953, 1684282537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000230316], 0, 0.553927, 1684282537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000274019], 0, 0.648869, 1684282537], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000220975], 0, 0.603077, 1684282538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000293361], 0, 0.592058, 1684282538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000297496], 0, 0.489227, 1684282538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000246187], 0, 0.66764, 1684282538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000259647], 0, 0.489414, 1684282538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000247769], 0, 0.615744, 1684282538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000252147], 0, 0.520638, 1684282538], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000264516], 0, 0.482363, 1684282539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000264263], 0, 0.594728, 1684282539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000239927], 0, 0.453938, 1684282539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000280846], 0, 0.490953, 1684282539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252714], 0, 0.461198, 1684282539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000253918], 0, 0.46727, 1684282539], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257897], 0, 0.624184, 1684282540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000211409], 0, 0.514676, 1684282540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000281733], 0, 0.421878, 1684282540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000251285], 0, 0.416877, 1684282540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000263708], 0, 0.741423, 1684282540], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000309547], 0, 0.432213, 1684282541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000262884], 0, 0.491229, 1684282541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000252651], 0, 0.391864, 1684282541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000263824], 0, 0.355768, 1684282541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000271525], 0, 0.381747, 1684282541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000257636], 0, 0.53451, 1684282541], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000255479], 0, 0.375068, 1684282542], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000262783], 0, 0.355281, 1684282542], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00026519], 0, 0.511956, 1684282542], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000247813], 0, 0.60678, 1684282542], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000294157], 0, 0.449873, 1684282542], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000267042], 0, 0.324452, 1684282543], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 16], 1], ["SP", 2, 4, 512, [8, 1, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00275758], 0, 0.265326, 1684282543], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00135374], 0, 0.375772, 1684282543], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [2, 2, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000619709], 0, 0.293281, 1684282543], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000458498], 0, 0.862498, 1684282557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00028536], 0, 1.02402, 1684282557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000227202], 0, 0.867553, 1684282558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000262608], 0, 0.878695, 1684282558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000248538], 0, 0.743749, 1684282558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000252275], 0, 0.611588, 1684282558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000252799], 0, 0.706321, 1684282558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000253692], 0, 0.405725, 1684282559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000253141], 0, 0.740688, 1684282559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000264436], 0, 0.556217, 1684282559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000274165], 0, 0.598795, 1684282559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000252679], 0, 0.540154, 1684282559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000245742], 0, 0.611058, 1684282559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000418322], 0, 0.520921, 1684282560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00033027], 0, 0.658819, 1684282560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000254893], 0, 0.481414, 1684282560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000283785], 0, 0.462236, 1684282560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256729], 0, 0.403079, 1684282560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00025223], 0, 0.443984, 1684282560], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000250039], 0, 0.421426, 1684282561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000268249], 0, 0.606741, 1684282561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000286338], 0, 0.529406, 1684282561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000262447], 0, 0.603533, 1684282561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000255522], 0, 0.632336, 1684282561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254508], 0, 0.466453, 1684282561], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000250292], 0, 0.53577, 1684282562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256892], 0, 0.459686, 1684282562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000270152], 0, 0.896702, 1684282562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000278149], 0, 0.709055, 1684282562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000249383], 0, 0.453587, 1684282562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000251402], 0, 1.48879, 1684282562], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000285577], 0, 0.484891, 1684282563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00025315], 0, 0.458103, 1684282563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00025035], 0, 0.539001, 1684282563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000229392], 0, 0.467195, 1684282563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000250544], 0, 0.473911, 1684282563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000229708], 0, 0.611617, 1684282563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000240406], 0, 0.474806, 1684282563], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252598], 0, 0.539759, 1684282564], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000282326], 0, 0.43473, 1684282564], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000218481], 0, 0.486893, 1684282564], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00027105], 0, 0.568857, 1684282564], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270606], 0, 0.478488, 1684282564], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000273393], 0, 0.560235, 1684282565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00025881], 0, 0.510544, 1684282565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000255746], 0, 0.537275, 1684282565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270562], 0, 0.524357, 1684282565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000250233], 0, 0.534034, 1684282565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000245737], 0, 0.524411, 1684282565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000268255], 0, 0.426088, 1684282565], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000247997], 0, 0.544101, 1684282566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000274234], 0, 0.437235, 1684282566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00026723], 0, 0.315358, 1684282566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256249], 0, 0.41115, 1684282566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000276778], 0, 0.479164, 1684282566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000271703], 0, 0.421826, 1684282566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000266168], 0, 0.424088, 1684282566], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000260214], 0, 0.505304, 1684282567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00028223], 0, 0.43645, 1684282567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000266272], 0, 0.453405, 1684282567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256905], 0, 0.637903, 1684282567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 1], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000844751], 0, 0.767549, 1684282567], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 8], 1], ["SP", 2, 4, 512, [2, 4, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00083417], 0, 1.26663, 1684282568], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 1], 1], ["SP", 2, 4, 512, [8, 16, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00326962], 0, 0.590967, 1684282568], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000301607], 0, 1.09837, 1684282585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000238735], 0, 0.785679, 1684282585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000257569], 0, 0.750142, 1684282585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000248463], 0, 0.569836, 1684282585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000247268], 0, 0.532872, 1684282585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000236932], 0, 0.722545, 1684282586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000245443], 0, 0.546549, 1684282586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000252842], 0, 0.775542, 1684282586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000222075], 0, 0.744896, 1684282586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256561], 0, 0.65344, 1684282586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252526], 0, 0.773286, 1684282586], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000247073], 0, 0.615185, 1684282587], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000259775], 0, 0.651171, 1684282587], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000249064], 0, 0.446586, 1684282587], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000329913], 0, 0.703511, 1684282587], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000310187], 0, 0.705971, 1684282587], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000328362], 0, 0.853794, 1684282588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000250633], 0, 0.428861, 1684282588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000260336], 0, 0.39677, 1684282588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00025031], 0, 0.649605, 1684282588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000248521], 0, 0.388467, 1684282588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000243999], 0, 0.658798, 1684282588], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000250262], 0, 0.536634, 1684282589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000251174], 0, 0.349678, 1684282589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000251037], 0, 0.536148, 1684282589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00025021], 0, 0.469308, 1684282589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000249184], 0, 0.490504, 1684282589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000247221], 0, 0.529022, 1684282589], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000250112], 0, 0.450888, 1684282590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000293886], 0, 0.596256, 1684282590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000245637], 0, 0.591977, 1684282590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000259933], 0, 0.533161, 1684282590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000253279], 0, 0.499004, 1684282590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000723885], 0, 0.802606, 1684282590], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000561573], 0, 0.927119, 1684282591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000622338], 0, 0.712567, 1684282591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000231167], 0, 0.52944, 1684282591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000266893], 0, 0.525397, 1684282591], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000264137], 0, 0.630622, 1684282592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270433], 0, 0.608448, 1684282592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000262377], 0, 0.365767, 1684282592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257356], 0, 0.605521, 1684282592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000271565], 0, 0.450655, 1684282592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000264672], 0, 0.536729, 1684282592], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000247914], 0, 0.464932, 1684282593], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259288], 0, 0.458749, 1684282593], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00025277], 0, 0.469928, 1684282593], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000268467], 0, 4.09442, 1684282593], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000251706], 0, 0.461604, 1684282593], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000269138], 0, 0.467977, 1684282593], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000233852], 0, 0.647681, 1684282594], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000224567], 0, 0.401304, 1684282594], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259259], 0, 0.479066, 1684282594], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000263513], 0, 0.481535, 1684282594], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00026605], 0, 0.339254, 1684282594], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000250292], 0, 0.469066, 1684282595], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256795], 0, 0.385731, 1684282595], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000253204], 0, 0.353123, 1684282595], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000285024], 0, 0.31325, 1684282595], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000288047], 0, 0.475049, 1684282595], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000287569], 0, 0.477165, 1684282596], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 8], 1], ["SP", 2, 4, 512, [2, 1, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00226365], 0, 0.299852, 1684282596], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [1, 32, 2], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000997822], 0, 0.292582, 1684282596], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 128, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00399393], 0, 0.287483, 1684282596], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00023816], 0, 1.00523, 1684282613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256256], 0, 0.666196, 1684282613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000248398], 0, 0.516263, 1684282613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000245095], 0, 0.858026, 1684282613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000266249], 0, 0.720325, 1684282613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256306], 0, 0.887701, 1684282613], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000301673], 0, 4.21065, 1684282614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00025587], 0, 0.578319, 1684282614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027418], 0, 0.567103, 1684282614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000263277], 0, 0.479391, 1684282614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000261501], 0, 0.46059, 1684282614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000276136], 0, 0.495948, 1684282614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000246755], 0, 0.478986, 1684282614], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000250602], 0, 0.45313, 1684282615], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000241305], 0, 0.687249, 1684282615], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00024877], 0, 0.425714, 1684282615], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000282425], 0, 0.433706, 1684282615], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.0002605], 0, 0.454237, 1684282615], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000261084], 0, 0.443701, 1684282615], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00026508], 0, 0.495982, 1684282616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000287753], 0, 0.34817, 1684282616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000272472], 0, 0.403695, 1684282616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000257197], 0, 0.411465, 1684282616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000261096], 0, 0.392115, 1684282616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000260653], 0, 0.540866, 1684282616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000267248], 0, 0.668124, 1684282616], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000280985], 0, 0.387795, 1684282617], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000225896], 0, 0.420653, 1684282617], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000230788], 0, 0.511448, 1684282617], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00024333], 0, 0.404627, 1684282617], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000271043], 0, 0.344877, 1684282617], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256877], 0, 0.377364, 1684282617], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000218691], 0, 0.469883, 1684282618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000255715], 0, 0.461191, 1684282618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000256011], 0, 0.426294, 1684282618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000261077], 0, 0.402063, 1684282618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000287877], 0, 0.421254, 1684282618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000257188], 0, 0.350286, 1684282618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256156], 0, 0.419429, 1684282618], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000277561], 0, 0.354646, 1684282619], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [1, 8, 64], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.00806849], 0, 1.57871, 1684346205], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 32, 8], 1], ["SP", 2, 4, 512, [16, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.0043638], 0, 0.970733, 1684346205], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 16], 1], ["SP", 2, 4, 512, [2, 256, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000807767], 0, 0.916049, 1684346205], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 64], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000862267], 0, 2.02765, 1684346205], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 32], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00152113], 0, 1.67857, 1684346205], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 8, 8], 1], ["SP", 2, 4, 512, [256, 1, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.0113414], 0, 0.537613, 1684346206], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 2], 1], ["SP", 2, 4, 512, [1, 256, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00482119], 0, 1.56103, 1684346206], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 1], 1], ["SP", 2, 4, 512, [1, 128, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000746852], 0, 0.556087, 1684346206], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 2], 1], ["SP", 2, 4, 512, [4, 16, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.0012675], 0, 0.720781, 1684346206], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [4, 2, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000570114], 0, 0.51635, 1684346206], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 4, 2], 1], ["SP", 2, 4, 512, [8, 16, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000594116], 0, 0.47998, 1684346206], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 8], 1], ["SP", 2, 4, 512, [4, 4, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.000759471], 0, 2.67007, 1684346207], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [64, 4, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.00228474], 0, 0.499603, 1684346207], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 512, 1], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00374706], 0, 0.694301, 1684346207], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 8, 32], 1], ["SP", 2, 4, 512, [2, 2, 64], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.00360428], 0, 0.549342, 1684346207], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 32], 1], ["SP", 2, 4, 512, [16, 1, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.0125471], 0, 0.638911, 1684346207], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 2, 1], 1], ["SP", 2, 4, 512, [8, 16, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00128426], 0, 1.04813, 1684346207], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[0.000307257], 0, 1.13388, 1684346208], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 32], 1], ["SP", 2, 4, 512, [32, 2, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.0136669], 0, 0.928179, 1684346208], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 8], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000696965], 0, 1.08202, 1684346208], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 8], 1], ["SP", 2, 4, 512, [2, 256, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00693271], 0, 0.82903, 1684346208], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 16], 1], ["SP", 2, 4, 512, [1, 4, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00088159], 0, 0.626503, 1684346208], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 1], 1], ["SP", 2, 4, 512, [16, 1, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000585971], 0, 0.601219, 1684346209], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 16], 1], ["SP", 2, 4, 512, [2, 4, 64], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.000718794], 0, 0.765161, 1684346209], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [128, 4, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.0158182], 0, 0.80849, 1684346209], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 16], 1], ["SP", 2, 4, 512, [1, 512, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00728097], 0, 2.45663, 1684346209], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 2], 1], ["SP", 2, 4, 512, [2, 1, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00466611], 0, 0.986467, 1684346210], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 2, 1], 1], ["SP", 2, 4, 512, [16, 16, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00302686], 0, 3.17108, 1684346210], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 2, 8], 1], ["SP", 2, 4, 512, [32, 4, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00183923], 0, 0.545212, 1684346210], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [64, 1, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00133654], 0, 0.296794, 1684346210], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 64, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000585999], 0, 0.462161, 1684346210], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 16, 1], 1], ["SP", 2, 4, 512, [4, 8, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00193588], 0, 0.583035, 1684346210], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [64, 1, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00157861], 0, 0.544118, 1684346211], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 2], 1], ["SP", 2, 4, 512, [128, 2, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.0024956], 0, 0.775807, 1684346211], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 16, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00192222], 0, 1.43638, 1684346211], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [1, 4, 64], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[0.00113403], 0, 0.82215, 1684346211], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 16, 32], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.00822597], 0, 0.771729, 1684346212], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 16], 1], ["SP", 2, 4, 512, [1, 8, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00210024], 0, 0.735968, 1684346212], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [16, 1, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00240019], 0, 0.391969, 1684346212], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000342564], 0, 0.433359, 1684346212], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 2], 1], ["SP", 2, 4, 512, [2, 1, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000678722], 0, 0.345322, 1684346212], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [8, 4, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000697269], 0, 0.868258, 1684346212], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000355355], 0, 0.719657, 1684346213], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 16], 1], ["SP", 2, 4, 512, [2, 2, 64], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00437384], 0, 0.806798, 1684346213], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 2], 1], ["SP", 2, 4, 512, [1, 4, 32], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000704621], 0, 0.383658, 1684346213], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 16, 1], 1], ["SP", 2, 4, 512, [1, 32, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[0.00379849], 0, 0.64543, 1684346213], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 2], 1], ["SP", 2, 4, 512, [4, 4, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000985224], 0, 0.949376, 1684346213], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 4, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.00528585], 0, 0.494381, 1684346214], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 16], 1], ["SP", 2, 4, 512, [4, 2, 64], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.00459306], 0, 1.41677, 1684346214], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 4, 1], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 7, 2]]]], "r": [[0.000805794], 0, 0.44098, 1684346214], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 2], 1], ["SP", 2, 4, 512, [1, 64, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.0016925], 0, 1.34025, 1684346214], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 2, 16], 1], ["SP", 2, 4, 512, [1, 8, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00153917], 0, 0.362922, 1684346214], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 8, 4], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.000733352], 0, 0.482027, 1684346214], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 2, 16], 1], ["SP", 2, 4, 512, [4, 1, 4], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 7, 2]]]], "r": [[0.00110681], 0, 0.393001, 1684346215], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 4], 1], ["SP", 2, 4, 512, [128, 2, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00230526], 0, 0.497744, 1684346215], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 4, 64], 1], ["SP", 2, 4, 512, [4, 1, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 8, 2]]]], "r": [[0.0563343], 0, 0.472771, 1684346215], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[0.000811303], 0, 0.346523, 1684346215], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 8], 1], ["SP", 2, 4, 512, [2, 8, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00201139], 0, 0.601086, 1684346215], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [16, 32, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000525561], 0, 0.561203, 1684346216], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 2, 8], 1], ["SP", 2, 4, 512, [64, 8, 1], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.000723494], 0, 0.423844, 1684346216], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 8, 2], 1], ["SP", 2, 4, 512, [2, 32, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00318114], 0, 0.476772, 1684346216], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 1], 1], ["SP", 2, 4, 512, [1, 128, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00326608], 0, 0.46423, 1684346216], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 1], 1], ["SP", 2, 4, 512, [1, 32, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000744397], 0, 0.522656, 1684346216], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 8], 1], ["SP", 2, 4, 512, [128, 4, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00198917], 0, 0.487569, 1684346216], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 64], 1], ["SP", 2, 4, 512, [16, 1, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00473426], 0, 0.651991, 1684346231], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 2], 1], ["SP", 2, 4, 512, [8, 32, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00119426], 0, 0.508202, 1684346231], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[0.000308139], 0, 0.312436, 1684346231], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 64, 1], 1], ["SP", 2, 4, 512, [2, 1, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00043388], 0, 0.90884, 1684346232], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 64], 1], ["SP", 2, 4, 512, [8, 4, 8], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00279659], 0, 1.31963, 1684346232], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 1], 1], ["SP", 2, 4, 512, [16, 2, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00130167], 0, 0.632296, 1684346232], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 2], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000516359], 0, 1.16125, 1684346232], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 1], 1], ["SP", 2, 4, 512, [128, 1, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00526037], 0, 0.532124, 1684346233], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 1], 1], ["SP", 2, 4, 512, [1, 32, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00122845], 0, 0.385606, 1684346233], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [2, 64, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000579578], 0, 0.612078, 1684346233], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 2, 1], 1], ["SP", 2, 4, 512, [16, 16, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00530084], 0, 1.78308, 1684346233], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 16], 1], ["SP", 2, 4, 512, [512, 1, 1], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00753863], 0, 0.44515, 1684346233], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 1], 1], ["SP", 2, 4, 512, [2, 32, 8], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000962835], 0, 0.47385, 1684346233], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000309539], 0, 0.598557, 1684346234], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 1, 2], 1], ["SP", 2, 4, 512, [4, 32, 4], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.00070905], 0, 0.42872, 1684346234], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [64, 4, 2], 1], ["SP", 2, 4, 512, [8, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00106757], 0, 0.379715, 1684346234], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 1], 1], ["SP", 2, 4, 512, [2, 64, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00160231], 0, 0.534135, 1684346234], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 8, 1], 1], ["SP", 2, 4, 512, [1, 2, 64], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 8, 2]]]], "r": [[0.000556529], 0, 0.428461, 1684346234], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 1], 1], ["SP", 2, 4, 512, [1, 16, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00139403], 0, 0.898216, 1684346234], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 8, 8], 1], ["SP", 2, 4, 512, [8, 16, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000961899], 0, 1.02166, 1684346235], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 2], 1], ["SP", 2, 4, 512, [32, 1, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00075795], 0, 0.420647, 1684346235], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [1, 16, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00343161], 0, 2.78155, 1684346235], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 1], 1], ["SP", 2, 4, 512, [1, 8, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.0029326], 0, 0.828215, 1684346235], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 1], 1], ["SP", 2, 4, 512, [1, 16, 32], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.00097766], 0, 0.66737, 1684346235], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 128, 1], 1], ["SP", 2, 4, 512, [2, 2, 8], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00123297], 0, 0.455245, 1684346236], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 32], 1], ["SP", 2, 4, 512, [1, 64, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.0109789], 0, 0.972208, 1684346236], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 8], 1], ["SP", 2, 4, 512, [2, 1, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.000795943], 0, 1.05627, 1684346236], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 16], 1], ["SP", 2, 4, 512, [1, 8, 4], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000669193], 0, 1.43487, 1684346236], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 8], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00116652], 0, 0.691103, 1684346236], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 2, 2], 1], ["SP", 2, 4, 512, [16, 2, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[0.00063919], 0, 1.53386, 1684346236], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 16], 1], ["SP", 2, 4, 512, [2, 8, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000642992], 0, 1.53134, 1684346236], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 2], 1], ["SP", 2, 4, 512, [2, 4, 64], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000768744], 0, 0.631403, 1684346237], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 8], 1], ["SP", 2, 4, 512, [2, 128, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00178461], 0, 1.11588, 1684346237], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 8], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00274745], 0, 0.999155, 1684346237], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 16], 1], ["SP", 2, 4, 512, [512, 1, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.0109975], 0, 0.430551, 1684346237], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 8, 2], 1], ["SP", 2, 4, 512, [32, 1, 4], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.000800324], 0, 0.381216, 1684346237], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 64], 1], ["SP", 2, 4, 512, [1, 128, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.0327874], 0, 0.969418, 1684346238], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 1], 1], ["SP", 2, 4, 512, [1, 4, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 5, 2]]]], "r": [[0.00666705], 0, 0.510824, 1684346238], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 64, 2], 1], ["SP", 2, 4, 512, [512, 1, 1], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.980536], 0, 5.33215, 1684346242], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 2], 1], ["SP", 2, 4, 512, [4, 16, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000804415], 0, 1.04715, 1684346242], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 1], 1], ["SP", 2, 4, 512, [2, 1, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.00249552], 0, 0.517793, 1684346242], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 16, 8], 1], ["SP", 2, 4, 512, [4, 4, 4], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00119033], 0, 1.43129, 1684346243], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 8, 32], 1], ["SP", 2, 4, 512, [1, 1, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.0298226], 0, 0.690788, 1684346243], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000271726], 0, 0.706653, 1684346243], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 8], 1], ["SP", 2, 4, 512, [8, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000334053], 0, 1.44665, 1684346243], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 8, 1], 1], ["SP", 2, 4, 512, [4, 8, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 7, 2]]]], "r": [[0.00293525], 0, 0.521196, 1684346243], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 8, 16], 1], ["SP", 2, 4, 512, [8, 16, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00129058], 0, 0.662664, 1684346244], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 1, 32], 1], ["SP", 2, 4, 512, [128, 2, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.0420671], 0, 0.673246, 1684346244], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 64, 2], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.000614606], 0, 1.03662, 1684346244], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 2], 1], ["SP", 2, 4, 512, [2, 16, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000675143], 0, 0.771525, 1684346244], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 64], 1], ["SP", 2, 4, 512, [4, 8, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00481718], 0, 1.04851, 1684346244], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 8], 1], ["SP", 2, 4, 512, [1, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000365374], 0, 0.612309, 1684346244], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 2, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 8, 2]]]], "r": [[0.000484908], 0, 0.518194, 1684346245], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 32], 1], ["SP", 2, 4, 512, [4, 4, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00333583], 0, 0.71049, 1684346245], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 8], 1], ["SP", 2, 4, 512, [1, 4, 64], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.000813368], 0, 0.950198, 1684346245], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 512, 1], 1], ["SP", 2, 4, 512, [2, 2, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.00307605], 0, 1.36037, 1684346245], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 1], 1], ["SP", 2, 4, 512, [2, 32, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00161402], 0, 2.95155, 1684346245], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 32], 1], ["SP", 2, 4, 512, [16, 32, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.0131423], 0, 0.681073, 1684346246], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 2], 1], ["SP", 2, 4, 512, [1, 16, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.0032514], 0, 1.60793, 1684346246], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 16, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00118112], 0, 0.482254, 1684346246], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 8], 1], ["SP", 2, 4, 512, [2, 16, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.000701633], 0, 0.535328, 1684346246], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 4, 64], 1], ["SP", 2, 4, 512, [4, 4, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.00904798], 0, 0.862752, 1684346246], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 32], 1], ["SP", 2, 4, 512, [64, 4, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.0117032], 0, 0.667215, 1684346247], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 8], 1], ["SP", 2, 4, 512, [1, 256, 1], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00056374], 0, 0.41987, 1684346247], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000414814], 0, 2.73316, 1684346263], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257809], 0, 2.33547, 1684346263], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000417252], 0, 2.57771, 1684346264], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000357597], 0, 2.5354, 1684346264], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000405839], 0, 5.85467, 1684346264], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000289701], 0, 1.91841, 1684346264], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000286267], 0, 1.45397, 1684346264], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000461619], 0, 2.9405, 1684346265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000297894], 0, 0.660248, 1684346265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000311739], 0, 0.644543, 1684346265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000304055], 0, 0.607018, 1684346265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000279334], 0, 1.12084, 1684346265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 4], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000430996], 0, 0.926296, 1684346265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000290063], 0, 1.15102, 1684346265], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000292907], 0, 1.82132, 1684346266], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000266592], 0, 1.59425, 1684346266], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [2, 16, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000488946], 0, 1.99956, 1684346266], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000309885], 0, 1.03205, 1684346266], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000489887], 0, 1.13141, 1684346267], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000315767], 0, 0.82258, 1684346267], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000334029], 0, 0.792101, 1684346267], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000494298], 0, 2.18813, 1684346267], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00042673], 0, 1.72089, 1684346267], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000422195], 0, 1.99432, 1684346268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000263554], 0, 2.17272, 1684346268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00029125], 0, 1.32553, 1684346268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00029101], 0, 0.680428, 1684346268], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000278158], 0, 0.738907, 1684346269], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000387273], 0, 2.83308, 1684346269], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000401437], 0, 1.24187, 1684346269], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000309106], 0, 1.1936, 1684346269], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000236394], 0, 0.801717, 1684346269], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000245965], 0, 0.521803, 1684346270], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000319445], 0, 0.540597, 1684346270], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000238699], 0, 0.953898, 1684346270], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00023687], 0, 0.820431, 1684346270], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00037414], 0, 0.867206, 1684346270], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000372172], 0, 0.761831, 1684346270], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000333888], 0, 0.917099, 1684346271], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000333714], 0, 0.513393, 1684346271], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000241989], 0, 0.94792, 1684346271], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000443396], 0, 0.707843, 1684346271], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00033608], 0, 0.869689, 1684346271], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [2, 16, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00096662], 0, 1.09327, 1684346272], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000404126], 0, 1.27878, 1684346272], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000401331], 0, 1.06378, 1684346272], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000872588], 0, 1.12062, 1684346272], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000849967], 0, 1.28242, 1684346272], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 128, 2], 1], ["SP", 2, 4, 512, [4, 4, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000518697], 0, 1.05768, 1684346272], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [2, 16, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000900883], 0, 1.105, 1684346273], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [2, 16, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000897892], 0, 0.951356, 1684346273], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [2, 16, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000439747], 0, 1.35808, 1684346273], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00029978], 0, 0.721483, 1684346273], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000321972], 0, 1.19678, 1684346273], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 2], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000722865], 0, 1.5221, 1684346273], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000287536], 0, 0.660851, 1684346274], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000340022], 0, 0.875242, 1684346274], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[0.000402201], 0, 1.84091, 1684346274], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 4, 2], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[0.000585064], 0, 1.86083, 1684346274], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 7, 2]]]], "r": [[0.000411667], 0, 1.07415, 1684346274], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 8, 2], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 8, 2]]]], "r": [[0.000502335], 0, 1.83644, 1684346274], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 1], 1], ["SP", 2, 4, 512, [1, 8, 64], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"]]]], "r": [[0.00136243], 0, 0.419857, 1684346275], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [64, 4, 2], 1], ["SP", 2, 4, 512, [16, 2, 8], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00038385], 0, 1.12121, 1684346275], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 16], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000673165], 0, 0.511976, 1684346275], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000245101], 0, 0.94394, 1684346289], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000284112], 0, 0.972015, 1684346289], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000233889], 0, 0.663956, 1684346290], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000235656], 0, 0.642543, 1684346290], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000263645], 0, 0.464916, 1684346290], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000257776], 0, 0.685858, 1684346290], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000295071], 0, 0.687028, 1684346291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000342807], 0, 0.567847, 1684346291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000282513], 0, 0.451194, 1684346291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000274906], 0, 0.511529, 1684346291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000243381], 0, 1.2205, 1684346291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000227103], 0, 0.752584, 1684346291], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000259087], 0, 1.59599, 1684346292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000218037], 0, 0.890533, 1684346292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000699925], 0, 0.937044, 1684346292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000673233], 0, 0.881856, 1684346292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000569326], 0, 0.500466, 1684346292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000238601], 0, 0.417293, 1684346292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.0002412], 0, 1.06803, 1684346292], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000228919], 0, 0.526744, 1684346293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000353634], 0, 0.827568, 1684346293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000494031], 0, 0.653233, 1684346293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000907029], 0, 0.659345, 1684346293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000397157], 0, 0.853117, 1684346293], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [2, 4, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000609969], 0, 0.735235, 1684346294], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000416574], 0, 1.40382, 1684346294], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000285934], 0, 0.504253, 1684346294], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000333764], 0, 0.48373, 1684346294], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000354921], 0, 0.731, 1684346294], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000307347], 0, 0.705807, 1684346294], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00023248], 0, 0.605771, 1684346295], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000260736], 0, 0.799183, 1684346295], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000284008], 0, 0.671909, 1684346295], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000256009], 0, 0.496966, 1684346295], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 2], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000462195], 0, 0.520715, 1684346295], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000288679], 0, 0.594941, 1684346295], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000252304], 0, 0.698644, 1684346296], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000271082], 0, 0.717156, 1684346296], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000267883], 0, 0.68188, 1684346296], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [4, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000375428], 0, 0.783723, 1684346296], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00026852], 0, 1.7589, 1684346296], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000278565], 0, 0.491827, 1684346296], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 8], 1], ["SP", 2, 4, 512, [1, 64, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000493661], 0, 1.52432, 1684346297], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000283814], 0, 0.574377, 1684346297], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000348645], 0, 0.815148, 1684346297], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000307576], 0, 0.585213, 1684346297], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257308], 0, 0.426101, 1684346297], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 2, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000433942], 0, 0.75356, 1684346298], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00034706], 0, 0.516411, 1684346298], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000298379], 0, 0.515867, 1684346298], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 1, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000418134], 0, 0.680383, 1684346298], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000400144], 0, 2.16063, 1684346298], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000227272], 0, 0.560801, 1684346299], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000264715], 0, 0.641628, 1684346299], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000280475], 0, 0.310305, 1684346299], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000363918], 0, 0.495993, 1684346299], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 1, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000500992], 0, 0.79316, 1684346299], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000271805], 0, 0.67955, 1684346299], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000971144], 0, 0.435987, 1684346300], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000312156], 0, 0.527771, 1684346300], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000332565], 0, 0.480709, 1684346300], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 16], 1], ["SP", 2, 4, 512, [1, 8, 64], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"]]]], "r": [[0.00464509], 0, 1.1476, 1684346300], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 1], 1], ["SP", 2, 4, 512, [1, 16, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00091532], 0, 0.394537, 1684346300], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 32], 1], ["SP", 2, 4, 512, [2, 4, 32], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.00246478], 0, 0.814344, 1684346300], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000420664], 0, 1.0169, 1684346315], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000229882], 0, 0.776597, 1684346315], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000328625], 0, 0.78567, 1684346315], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000228559], 0, 1.07331, 1684346315], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000447446], 0, 0.829579, 1684346315], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000366831], 0, 0.759587, 1684346316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000845872], 0, 1.72412, 1684346316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000230542], 0, 0.491282, 1684346316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000237353], 0, 0.633252, 1684346316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000450528], 0, 0.697742, 1684346316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000243227], 0, 0.556454, 1684346316], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00023475], 0, 0.884173, 1684346317], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00025081], 0, 0.686706, 1684346317], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000639196], 0, 0.78431, 1684346317], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000445522], 0, 1.09649, 1684346317], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00022401], 0, 0.684544, 1684346317], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000244824], 0, 0.512836, 1684346318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000234518], 0, 0.715268, 1684346318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000234853], 0, 0.849469, 1684346318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00024715], 0, 0.412205, 1684346318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000324614], 0, 0.747898, 1684346318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000234978], 0, 0.651284, 1684346318], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00037625], 0, 1.57915, 1684346319], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000295787], 0, 1.79941, 1684346319], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000229382], 0, 1.32251, 1684346319], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000251196], 0, 1.31244, 1684346319], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000245444], 0, 0.49389, 1684346320], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000294673], 0, 0.585691, 1684346320], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000302923], 0, 0.665342, 1684346320], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000256879], 0, 1.09383, 1684346320], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00030423], 0, 2.11785, 1684346320], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000382865], 0, 1.53338, 1684346320], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000264399], 0, 2.02667, 1684346321], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000246863], 0, 0.797367, 1684346321], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000240882], 0, 0.461748, 1684346321], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000303745], 0, 0.605238, 1684346321], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000236502], 0, 0.363754, 1684346321], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000280945], 0, 0.95306, 1684346322], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000315917], 0, 0.661651, 1684346322], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000427856], 0, 0.970969, 1684346322], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000439061], 0, 0.495533, 1684346322], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000465394], 0, 1.81836, 1684346322], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000272861], 0, 0.653373, 1684346322], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000236279], 0, 0.675868, 1684346323], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000241356], 0, 0.532489, 1684346323], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000276096], 0, 1.50635, 1684346323], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00025697], 0, 0.765079, 1684346323], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000284983], 0, 1.31378, 1684346324], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000288619], 0, 0.741632, 1684346324], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000230678], 0, 0.3797, 1684346324], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000242536], 0, 0.618763, 1684346324], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000236227], 0, 0.600556, 1684346324], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000286365], 0, 0.589944, 1684346324], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000252135], 0, 1.38624, 1684346325], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000266501], 0, 1.34785, 1684346325], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000240485], 0, 0.627727, 1684346325], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000246677], 0, 0.552132, 1684346325], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000296471], 0, 0.333477, 1684346325], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000311095], 0, 0.53125, 1684346325], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000290251], 0, 0.511822, 1684346326], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.0002802], 0, 0.618676, 1684346326], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 32], 1], ["SP", 2, 4, 512, [4, 2, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00594486], 0, 0.453408, 1684346326], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [32, 4, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00146528], 0, 0.533127, 1684346326], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [4, 4, 2], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00160729], 0, 0.398112, 1684346326], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000318079], 0, 0.910089, 1684346343], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000779678], 0, 0.824319, 1684346343], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000281769], 0, 0.746833, 1684346343], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000230308], 0, 0.366675, 1684346343], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00023568], 0, 0.829077, 1684346344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000234754], 0, 0.737516, 1684346344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000234033], 0, 0.45407, 1684346344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000233281], 0, 0.460445, 1684346344], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00023452], 0, 0.541722, 1684346345], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000236706], 0, 0.514173, 1684346345], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000240951], 0, 0.49777, 1684346345], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000236338], 0, 0.471854, 1684346345], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000861491], 0, 1.34599, 1684346345], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000248337], 0, 0.611563, 1684346346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000234168], 0, 0.439929, 1684346346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000244483], 0, 0.530456, 1684346346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000407715], 0, 1.42287, 1684346346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000236391], 0, 0.478219, 1684346346], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00024612], 0, 0.602953, 1684346347], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000239269], 0, 0.59422, 1684346347], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000262305], 0, 1.47642, 1684346347], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000278822], 0, 0.789117, 1684346347], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00022909], 0, 0.801209, 1684346347], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000430437], 0, 0.707962, 1684346348], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000315644], 0, 0.600547, 1684346348], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259918], 0, 1.1069, 1684346348], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000366531], 0, 1.04654, 1684346348], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000266164], 0, 0.440644, 1684346348], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00023556], 0, 0.603659, 1684346349], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027118], 0, 1.47424, 1684346349], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000260973], 0, 1.5017, 1684346349], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000310651], 0, 2.39343, 1684346349], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000436414], 0, 0.452992, 1684346349], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000240663], 0, 0.486918, 1684346350], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000333334], 0, 0.691812, 1684346350], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000361082], 0, 0.673267, 1684346350], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000247408], 0, 0.762334, 1684346350], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000453309], 0, 0.579974, 1684346351], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000309911], 0, 0.658946, 1684346351], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000249126], 0, 1.16597, 1684346351], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027847], 0, 0.536192, 1684346351], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000228213], 0, 0.447446, 1684346351], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000279235], 0, 0.513142, 1684346351], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000238398], 0, 0.525651, 1684346352], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00061852], 0, 0.68172, 1684346352], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000265666], 0, 0.561011, 1684346352], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000423318], 0, 0.503065, 1684346352], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000305604], 0, 0.584925, 1684346352], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000255134], 0, 0.701221, 1684346352], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00034622], 0, 0.72731, 1684346353], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000801535], 0, 0.529547, 1684346353], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000247551], 0, 0.584438, 1684346353], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000265486], 0, 0.67494, 1684346353], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000316678], 0, 1.18196, 1684346353], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000339737], 0, 1.84844, 1684346354], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000360527], 0, 3.89562, 1684346354], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000340176], 0, 1.73823, 1684346354], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000618528], 0, 0.518337, 1684346354], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000329631], 0, 1.15534, 1684346354], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00035063], 0, 0.60267, 1684346354], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000363483], 0, 0.465561, 1684346355], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 8], 1], ["SP", 2, 4, 512, [1, 4, 4], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000555361], 0, 0.488499, 1684346355], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 2], 1], ["SP", 2, 4, 512, [2, 128, 2], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00103577], 0, 0.376242, 1684346355], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [4, 2, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 7, 2]]]], "r": [[0.00166805], 0, 0.44762, 1684346355], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000222939], 0, 0.585979, 1684346369], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 1], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000349575], 0, 1.61859, 1684346369], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000229175], 0, 0.452162, 1684346370], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000223796], 0, 0.735667, 1684346370], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000225956], 0, 0.566263, 1684346370], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000282446], 0, 0.751809, 1684346370], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000230863], 0, 0.71173, 1684346370], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000224357], 0, 0.352777, 1684346371], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000224676], 0, 0.651076, 1684346371], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000228366], 0, 0.578396, 1684346371], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000346651], 0, 1.52823, 1684346371], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000771558], 0, 0.95102, 1684346371], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000238839], 0, 0.507315, 1684346371], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00021937], 0, 0.78307, 1684346372], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000223897], 0, 0.837653, 1684346372], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000249319], 0, 1.16481, 1684346372], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000339927], 0, 1.33757, 1684346372], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000265213], 0, 0.618793, 1684346372], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000774567], 0, 0.501176, 1684346372], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00023789], 0, 0.769638, 1684346373], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000258509], 0, 1.06824, 1684346373], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000426986], 0, 0.5936, 1684346373], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000222252], 0, 0.454446, 1684346373], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000256621], 0, 0.650874, 1684346373], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259081], 0, 0.612622, 1684346373], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000266647], 0, 0.458159, 1684346373], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000251814], 0, 0.718489, 1684346374], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000842426], 0, 1.06171, 1684346374], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000367671], 0, 0.514078, 1684346374], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000328119], 0, 1.46363, 1684346374], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000244738], 0, 0.58222, 1684346374], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000254172], 0, 0.5777, 1684346374], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000253212], 0, 0.497822, 1684346375], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000435924], 0, 0.397619, 1684346375], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000251844], 0, 0.535074, 1684346375], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000458222], 0, 0.936492, 1684346375], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000325344], 0, 0.622866, 1684346375], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259212], 0, 1.16452, 1684346375], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000348735], 0, 1.11778, 1684346376], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000240618], 0, 0.668679, 1684346376], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00028442], 0, 0.668687, 1684346376], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.0002504], 0, 0.595273, 1684346376], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000274496], 0, 0.565601, 1684346376], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 64, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000376728], 0, 0.387178, 1684346376], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000249568], 0, 0.682559, 1684346377], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000285016], 0, 0.503875, 1684346377], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00023172], 0, 0.435226, 1684346377], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000272046], 0, 0.487509, 1684346377], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000267988], 0, 0.463149, 1684346377], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000287036], 0, 0.48789, 1684346377], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00043617], 0, 0.514246, 1684346377], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000267241], 0, 0.388458, 1684346378], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000490189], 0, 1.80433, 1684346378], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000279593], 0, 0.407088, 1684346378], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000266427], 0, 0.469459, 1684346378], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000262744], 0, 0.409041, 1684346378], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00026361], 0, 0.451072, 1684346378], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000399048], 0, 0.575294, 1684346378], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000261065], 0, 0.671966, 1684346379], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000266318], 0, 0.496709, 1684346379], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000243654], 0, 0.522645, 1684346379], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 4, 8], 1], ["SP", 2, 4, 512, [1, 16, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00269196], 0, 0.456228, 1684346379], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [512, 1, 1], 1], ["SP", 2, 4, 512, [1, 1, 32], 1], ["SP", 2, 8, 512, [4], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.000436705], 0, 0.488144, 1684346379], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 16], 1], ["SP", 2, 4, 512, [8, 2, 8], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00127218], 0, 0.497493, 1684346380], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000241361], 0, 0.648873, 1684346393], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000259739], 0, 0.559314, 1684346393], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000241227], 0, 0.689649, 1684346393], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000363815], 0, 0.604823, 1684346394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000255906], 0, 0.549551, 1684346394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027348], 0, 0.741113, 1684346394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000252213], 0, 0.799761, 1684346394], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000279914], 0, 0.423619, 1684346395], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000356309], 0, 1.24381, 1684346395], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000234303], 0, 0.964409, 1684346395], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000241167], 0, 0.655951, 1684346395], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000236949], 0, 0.631762, 1684346395], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000254452], 0, 0.497777, 1684346396], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000242423], 0, 0.656449, 1684346396], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00024234], 0, 0.567443, 1684346396], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000322125], 0, 0.745621, 1684346396], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000316231], 0, 0.453371, 1684346396], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000424886], 0, 1.32682, 1684346397], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00025927], 0, 0.594724, 1684346397], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000230233], 0, 0.453003, 1684346397], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000432107], 0, 1.346, 1684346397], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000225084], 0, 0.51493, 1684346397], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000269682], 0, 0.487931, 1684346398], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000411411], 0, 1.15495, 1684346398], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270883], 0, 0.517995, 1684346398], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000269604], 0, 0.583695, 1684346398], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000281216], 0, 0.579802, 1684346399], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000233953], 0, 0.526217, 1684346399], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000285222], 0, 0.410915, 1684346399], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000235419], 0, 0.722606, 1684346399], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00074078], 0, 0.518558, 1684346399], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000310176], 0, 0.505552, 1684346399], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000451183], 0, 0.710761, 1684346400], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000313477], 0, 0.46411, 1684346400], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00030377], 0, 0.60344, 1684346400], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00027387], 0, 0.422227, 1684346400], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000394054], 0, 1.07295, 1684346400], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000273763], 0, 0.780885, 1684346401], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000236842], 0, 0.413214, 1684346401], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000289555], 0, 0.540089, 1684346401], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00023747], 0, 0.47144, 1684346401], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000294207], 0, 0.712226, 1684346401], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000251907], 0, 0.561624, 1684346401], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000253665], 0, 0.482225, 1684346401], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000291661], 0, 0.386872, 1684346402], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000255182], 0, 0.608178, 1684346402], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000365028], 0, 1.38636, 1684346402], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000351309], 0, 0.350658, 1684346402], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000252161], 0, 0.427111, 1684346402], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000267466], 0, 0.619073, 1684346402], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000429953], 0, 0.436582, 1684346403], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000436225], 0, 0.551034, 1684346403], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000379106], 0, 0.552798, 1684346403], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000258379], 0, 0.552414, 1684346403], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000272861], 0, 0.506053, 1684346403], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00045951], 0, 0.751955, 1684346404], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000300635], 0, 0.426485, 1684346404], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000276563], 0, 0.588035, 1684346404], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000252955], 0, 0.681339, 1684346404], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000252941], 0, 0.402407, 1684346405], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000265804], 0, 0.712167, 1684346405], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 8], 1], ["SP", 2, 4, 512, [8, 8, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00099683], 0, 0.524984, 1684346405], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [16, 32, 1], 1], ["SP", 2, 4, 512, [1, 64, 4], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00610083], 0, 1.07762, 1684346405], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [64, 1, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00286252], 0, 1.43508, 1684346405], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000358361], 0, 0.580473, 1684346419], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000233599], 0, 0.555597, 1684346419], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000225605], 0, 0.507779, 1684346419], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000220296], 0, 0.661546, 1684346419], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000895023], 0, 0.526594, 1684346419], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000219741], 0, 1.01629, 1684346420], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000230464], 0, 0.553953, 1684346420], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00022819], 0, 0.747958, 1684346420], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000233788], 0, 0.776827, 1684346420], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000226919], 0, 0.532892, 1684346420], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000225913], 0, 0.418754, 1684346420], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258369], 0, 0.517587, 1684346421], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000255953], 0, 0.678474, 1684346421], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000232818], 0, 0.733506, 1684346421], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000290515], 0, 0.467052, 1684346421], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000233665], 0, 0.406064, 1684346421], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000252421], 0, 0.549749, 1684346421], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [2, 16, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000443875], 0, 0.80221, 1684346422], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000238101], 0, 0.862747, 1684346422], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000285765], 0, 0.56433, 1684346422], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000248357], 0, 0.560797, 1684346422], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000271257], 0, 0.347875, 1684346422], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 2], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000843991], 0, 0.386175, 1684346422], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000227977], 0, 0.648268, 1684346423], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000476521], 0, 0.991849, 1684346423], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000480646], 0, 1.05928, 1684346423], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000248175], 0, 0.489114, 1684346423], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000224957], 0, 0.513396, 1684346423], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000860048], 0, 0.473808, 1684346423], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000863149], 0, 0.418941, 1684346424], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000234656], 0, 0.345175, 1684346424], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000265983], 0, 0.538163, 1684346424], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000232688], 0, 1.01273, 1684346424], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000263578], 0, 1.0726, 1684346424], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000269394], 0, 0.502723, 1684346424], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000270309], 0, 0.519025, 1684346425], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000265739], 0, 0.62478, 1684346425], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000293517], 0, 0.74466, 1684346425], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000277727], 0, 0.62571, 1684346425], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272429], 0, 0.448419, 1684346425], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000392801], 0, 0.60878, 1684346425], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000262266], 0, 0.5391, 1684346426], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000280408], 0, 0.545504, 1684346426], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 16, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000268756], 0, 0.485084, 1684346426], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000221837], 0, 0.620255, 1684346426], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000284471], 0, 0.634794, 1684346426], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000271162], 0, 0.374495, 1684346427], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000318384], 0, 0.994725, 1684346427], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000361019], 0, 0.951895, 1684346427], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000291321], 0, 0.418446, 1684346427], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000256035], 0, 1.14128, 1684346427], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272171], 0, 0.547765, 1684346427], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000285868], 0, 1.32543, 1684346428], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000342266], 0, 1.13533, 1684346428], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000830186], 0, 0.425501, 1684346428], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000304787], 0, 0.358253, 1684346428], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000449699], 0, 1.40469, 1684346428], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000420526], 0, 1.22977, 1684346428], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000310222], 0, 0.412021, 1684346429], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000268381], 0, 0.530468, 1684346429], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000830518], 0, 0.474275, 1684346429], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [16, 1, 8], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.000569127], 0, 0.558006, 1684346429], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 2, 4], 1], ["SP", 2, 4, 512, [16, 16, 2], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00109119], 0, 0.397444, 1684346429], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 4, 2], 1], ["SP", 2, 4, 512, [32, 2, 2], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00176531], 0, 0.360605, 1684346429], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000373175], 0, 1.06811, 1684346443], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000376257], 0, 0.780042, 1684346443], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000231629], 0, 0.63441, 1684346443], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000221475], 0, 0.390919, 1684346443], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000233856], 0, 0.413485, 1684346443], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000266179], 0, 0.811734, 1684346444], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000390924], 0, 1.32818, 1684346444], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000229925], 0, 0.359377, 1684346444], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000220805], 0, 0.988677, 1684346444], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000233519], 0, 0.531847, 1684346444], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000240758], 0, 1.09815, 1684346445], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000277527], 0, 0.286151, 1684346445], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000230508], 0, 0.367518, 1684346445], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000224026], 0, 0.457563, 1684346445], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000273549], 0, 0.4667, 1684346445], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00023831], 0, 0.580791, 1684346445], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000284011], 0, 0.765541, 1684346446], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00026165], 0, 0.823176, 1684346446], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000230491], 0, 0.401488, 1684346446], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000229346], 0, 0.522305, 1684346446], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000228185], 0, 0.456684, 1684346446], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000260104], 0, 0.450844, 1684346447], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000234421], 0, 0.542773, 1684346447], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000284876], 0, 0.932033, 1684346447], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000287481], 0, 0.457557, 1684346447], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000232294], 0, 0.579779, 1684346447], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000228581], 0, 0.601702, 1684346447], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000273187], 0, 0.557156, 1684346447], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000260457], 0, 0.370793, 1684346448], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270164], 0, 0.500582, 1684346448], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000264538], 0, 0.313224, 1684346448], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000265785], 0, 0.511193, 1684346448], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000225849], 0, 0.576339, 1684346448], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000247653], 0, 0.834479, 1684346448], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000239418], 0, 1.11355, 1684346449], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000326403], 0, 0.637739, 1684346449], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000287688], 0, 0.851442, 1684346449], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000251012], 0, 0.577228, 1684346449], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000229459], 0, 0.719364, 1684346449], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 2], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000355872], 0, 0.432028, 1684346449], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000257067], 0, 0.599385, 1684346450], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 2, 2], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000350649], 0, 0.817081, 1684346450], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000376717], 0, 0.535714, 1684346450], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000287604], 0, 0.451065, 1684346450], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000313447], 0, 0.546395, 1684346450], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000273934], 0, 0.654787, 1684346451], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000408175], 0, 0.751014, 1684346451], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000252661], 0, 0.572903, 1684346451], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000288377], 0, 0.501449, 1684346451], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000450585], 0, 0.659492, 1684346451], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000259626], 0, 0.589773, 1684346452], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [4, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000365857], 0, 0.636818, 1684346452], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [2, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000414827], 0, 0.669489, 1684346452], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000279539], 0, 1.34842, 1684346452], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000276302], 0, 0.39167, 1684346453], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000350524], 0, 0.495187, 1684346453], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00025003], 0, 0.513114, 1684346453], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000239353], 0, 0.491398, 1684346453], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000263531], 0, 0.380151, 1684346453], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000267122], 0, 0.352002, 1684346453], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000227902], 0, 0.259057, 1684346454], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 4, 2], 1], ["SP", 2, 4, 512, [16, 4, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000913185], 0, 0.6676, 1684346454], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 1, 16], 1], ["SP", 2, 4, 512, [1, 4, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 7, 2]]]], "r": [[0.000415023], 0, 0.362313, 1684346454], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 4], 1], ["SP", 2, 4, 512, [128, 1, 2], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00117374], 0, 0.245665, 1684346454], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000381095], 0, 0.591466, 1684346467], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000379145], 0, 0.53366, 1684346468], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000286206], 0, 0.508934, 1684346468], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000279044], 0, 0.650236, 1684346468], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000308032], 0, 0.918544, 1684346468], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000263962], 0, 0.692671, 1684346468], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00022668], 0, 0.65656, 1684346469], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000281576], 0, 0.627377, 1684346469], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000286676], 0, 0.65905, 1684346469], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000300875], 0, 0.581549, 1684346469], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000310935], 0, 1.04738, 1684346469], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00039574], 0, 0.623795, 1684346470], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00029418], 0, 0.60214, 1684346470], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000341712], 0, 0.413705, 1684346470], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000380217], 0, 0.614397, 1684346470], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00028121], 0, 0.87477, 1684346471], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000402262], 0, 0.527877, 1684346471], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000291398], 0, 0.968918, 1684346471], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000359278], 0, 0.931452, 1684346471], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000336142], 0, 0.747068, 1684346472], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000319668], 0, 0.625945, 1684346472], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00029098], 0, 1.87499, 1684346472], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000273029], 0, 0.661516, 1684346472], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000263743], 0, 0.643708, 1684346473], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000285228], 0, 0.344347, 1684346473], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027815], 0, 0.459131, 1684346473], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000281279], 0, 0.454525, 1684346473], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272204], 0, 0.596121, 1684346473], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000270728], 0, 0.555087, 1684346474], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000315022], 0, 0.783927, 1684346474], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000385961], 0, 1.05975, 1684346474], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000312029], 0, 0.621453, 1684346474], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000430156], 0, 1.06587, 1684346475], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000344269], 0, 0.798066, 1684346475], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000363432], 0, 0.966968, 1684346475], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000325366], 0, 0.663791, 1684346475], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000305296], 0, 0.855023, 1684346476], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000253551], 0, 0.750876, 1684346476], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000235318], 0, 0.525605, 1684346476], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000229888], 0, 0.499099, 1684346476], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000334535], 0, 1.01702, 1684346476], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000227048], 0, 0.572167, 1684346476], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000325147], 0, 0.741389, 1684346477], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000338737], 0, 0.551948, 1684346477], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000311925], 0, 0.746341, 1684346477], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000560732], 0, 0.543063, 1684346478], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000275805], 0, 0.553771, 1684346478], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000299727], 0, 0.534784, 1684346478], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000847053], 0, 0.379285, 1684346478], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 4], 1], ["SP", 2, 4, 512, [1, 32, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000481623], 0, 0.878268, 1684346478], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000270618], 0, 0.424276, 1684346478], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000231972], 0, 0.41439, 1684346478], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000287341], 0, 0.434118, 1684346479], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000261162], 0, 0.476388, 1684346479], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 2, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000304138], 0, 0.429709, 1684346479], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00035635], 0, 0.608507, 1684346479], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000285911], 0, 0.514154, 1684346479], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000286863], 0, 0.436885, 1684346480], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000297949], 0, 0.383578, 1684346480], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 8, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000328434], 0, 0.421384, 1684346480], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00029229], 0, 0.339437, 1684346480], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 4, 2], 1], ["SP", 2, 4, 512, [4, 8, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.00076311], 0, 1.08069, 1684346480], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 1], 1], ["SP", 2, 4, 512, [8, 2, 1], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00246781], 0, 0.323765, 1684346480], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 8, 1], 1], ["SP", 2, 4, 512, [2, 16, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000739564], 0, 0.592114, 1684346481], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00031323], 0, 0.711888, 1684346493], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000224661], 0, 0.536674, 1684346494], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000225435], 0, 0.531157, 1684346494], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000236021], 0, 0.751084, 1684346494], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000245884], 0, 0.910205, 1684346494], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000227464], 0, 0.627383, 1684346494], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000249598], 0, 0.511743, 1684346494], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000220961], 0, 0.616415, 1684346495], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000231447], 0, 0.634321, 1684346495], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000229564], 0, 0.716323, 1684346495], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000352628], 0, 0.409967, 1684346495], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000235173], 0, 0.543199, 1684346496], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000353001], 0, 0.421026, 1684346496], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000248807], 0, 0.82521, 1684346496], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000347563], 0, 1.24607, 1684346496], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000254977], 0, 0.457231, 1684346496], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000224238], 0, 0.473272, 1684346496], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000236493], 0, 1.01193, 1684346496], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258267], 0, 0.70731, 1684346497], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000260991], 0, 0.800042, 1684346497], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000313023], 0, 0.583148, 1684346497], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000289243], 0, 0.800688, 1684346497], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272611], 0, 0.495309, 1684346497], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000245381], 0, 0.988008, 1684346498], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 8], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00089052], 0, 0.467846, 1684346498], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000239103], 0, 0.441261, 1684346498], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.00027041], 0, 0.422015, 1684346498], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000266484], 0, 1.10901, 1684346498], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000269607], 0, 0.42599, 1684346499], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254014], 0, 0.621082, 1684346499], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252983], 0, 0.890111, 1684346499], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 4, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000327111], 0, 0.653808, 1684346499], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000325937], 0, 0.322632, 1684346499], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000347482], 0, 0.447224, 1684346499], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 16], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000682969], 0, 0.518906, 1684346500], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 8], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000891901], 0, 0.50615, 1684346500], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00041634], 0, 0.493792, 1684346500], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000249486], 0, 0.410657, 1684346500], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000258671], 0, 0.681511, 1684346500], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000284134], 0, 0.384933, 1684346500], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257466], 0, 0.406392, 1684346501], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 4, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000329688], 0, 1.00185, 1684346501], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 8], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000359793], 0, 1.03572, 1684346501], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 8], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000354349], 0, 1.00793, 1684346501], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 8], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000923232], 0, 0.624998, 1684346501], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000287378], 0, 0.645747, 1684346501], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00028417], 0, 0.460044, 1684346501], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000245042], 0, 0.611963, 1684346502], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 1, 4], 1], ["SP", 2, 4, 512, [8, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000347102], 0, 0.712978, 1684346502], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [16, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258869], 0, 0.584558, 1684346502], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000288107], 0, 0.402887, 1684346502], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000277111], 0, 0.556544, 1684346502], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000283522], 0, 0.474304, 1684346502], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [4, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00031383], 0, 0.60311, 1684346503], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 16, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000425057], 0, 0.466047, 1684346503], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000244565], 0, 0.628216, 1684346503], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269223], 0, 0.475477, 1684346503], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000255764], 0, 0.541527, 1684346503], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000250729], 0, 0.544396, 1684346503], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 8], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000864594], 0, 0.413293, 1684346504], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 256, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000278668], 0, 0.454008, 1684346504], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [64, 1, 8], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.000500957], 0, 0.647816, 1684346504], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [2, 4, 32], 1], ["SP", 2, 4, 512, [1, 64, 2], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 6, 2]]]], "r": [[0.00635315], 0, 0.460983, 1684346504], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 2], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00134702], 0, 0.694816, 1684346504], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000209389], 0, 0.566182, 1684346519], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000219633], 0, 0.65088, 1684346519], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00023734], 0, 0.83948, 1684346520], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000268772], 0, 0.901, 1684346520], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000255793], 0, 1.13898, 1684346520], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000240203], 0, 1.21177, 1684346520], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000233099], 0, 0.96632, 1684346521], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00023433], 0, 0.645872, 1684346521], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000282886], 0, 0.345811, 1684346521], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000270907], 0, 0.669793, 1684346521], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254045], 0, 0.589743, 1684346521], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000238805], 0, 0.866635, 1684346521], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000224681], 0, 0.484268, 1684346522], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000256516], 0, 0.564827, 1684346522], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000233831], 0, 0.582466, 1684346522], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000406384], 0, 0.561415, 1684346522], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000228601], 0, 0.677508, 1684346522], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000266564], 0, 0.864223, 1684346522], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000249411], 0, 1.12235, 1684346523], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000272162], 0, 0.562127, 1684346523], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000236522], 0, 0.595686, 1684346523], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000281226], 0, 0.819203, 1684346523], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000227263], 0, 0.727837, 1684346523], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272656], 0, 0.650506, 1684346523], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000271682], 0, 0.481942, 1684346524], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000315228], 0, 0.617227, 1684346524], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000262759], 0, 0.523802, 1684346524], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00038683], 0, 0.848335, 1684346524], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00024948], 0, 0.691646, 1684346525], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00287766], 0, 0.347551, 1684346525], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000292375], 0, 0.616565, 1684346525], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00036486], 0, 0.758096, 1684346525], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000353344], 0, 0.63326, 1684346526], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00042447], 0, 1.51248, 1684346526], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000317654], 0, 0.776459, 1684346526], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000312054], 0, 0.33557, 1684346526], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000295715], 0, 2.03523, 1684346526], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000309183], 0, 0.924227, 1684346527], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000357811], 0, 0.434847, 1684346527], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000318465], 0, 0.968073, 1684346527], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000342175], 0, 0.760675, 1684346527], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000309463], 0, 0.63675, 1684346528], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000332129], 0, 0.499293, 1684346528], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000286363], 0, 0.752088, 1684346528], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000392871], 0, 0.832225, 1684346528], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000268861], 0, 0.492476, 1684346528], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000263943], 0, 0.612586, 1684346529], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000282199], 0, 0.646698, 1684346529], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000267859], 0, 0.610522, 1684346529], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000250522], 0, 0.601784, 1684346529], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000287224], 0, 0.521079, 1684346529], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000271604], 0, 0.510504, 1684346530], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000260232], 0, 0.31356, 1684346530], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000275312], 0, 1.5918, 1684346530], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000223808], 0, 0.535894, 1684346530], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000262941], 0, 0.541073, 1684346530], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000270891], 0, 0.521805, 1684346530], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000267499], 0, 0.404094, 1684346531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000292219], 0, 0.365059, 1684346531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00027398], 0, 0.375895, 1684346531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00033401], 0, 0.397801, 1684346531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 16, 16], 1], ["SP", 2, 4, 512, [4, 2, 1], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00294694], 0, 2.37401, 1684346531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [8, 2, 8], 1], ["SP", 2, 4, 512, [512, 1, 1], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 6, 2]]]], "r": [[0.00456232], 0, 0.718002, 1684346531], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 2], 1], ["SP", 2, 4, 512, [2, 32, 2], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.0031344], 0, 0.945751, 1684346532], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00023113], 0, 0.617443, 1684346548], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000233121], 0, 0.888495, 1684346548], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000225262], 0, 0.468868, 1684346548], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 4, 1], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00022194], 0, 0.548344, 1684346548], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000228697], 0, 0.955512, 1684346548], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000235755], 0, 0.675471, 1684346549], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000268999], 0, 0.809369, 1684346549], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000236293], 0, 0.531206, 1684346549], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000332456], 0, 0.587023, 1684346549], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000244258], 0, 0.750147, 1684346549], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000282616], 0, 1.64851, 1684346549], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000215954], 0, 0.8679, 1684346550], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000269955], 0, 1.65046, 1684346550], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 1, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000352143], 0, 1.14255, 1684346550], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000296277], 0, 0.78706, 1684346550], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258651], 0, 0.47741, 1684346550], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000271695], 0, 0.633566, 1684346551], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000247322], 0, 0.672493, 1684346551], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000236302], 0, 0.414199, 1684346551], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000298588], 0, 0.608355, 1684346551], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000253077], 0, 0.737982, 1684346551], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000238198], 0, 0.57046, 1684346551], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000306878], 0, 0.936666, 1684346552], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00026758], 0, 0.532889, 1684346552], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000251546], 0, 0.518164, 1684346552], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000284058], 0, 0.506704, 1684346552], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000264259], 0, 0.360969, 1684346552], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000251886], 0, 0.656326, 1684346552], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000228745], 0, 0.853066, 1684346553], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000273243], 0, 0.547918, 1684346553], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000270976], 0, 0.391949, 1684346553], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.00028012], 0, 1.60517, 1684346553], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000268483], 0, 1.25107, 1684346553], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000231631], 0, 0.559406, 1684346554], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000283035], 0, 0.509195, 1684346554], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000266535], 0, 0.40638, 1684346554], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000258295], 0, 0.471076, 1684346554], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000276484], 0, 0.667962, 1684346554], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000308651], 0, 0.709508, 1684346554], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00025216], 0, 0.705805, 1684346555], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 4, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.00028587], 0, 0.702621, 1684346555], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000250362], 0, 0.881232, 1684346555], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.00024851], 0, 0.814583, 1684346555], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [1, 8, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000383528], 0, 0.517826, 1684346555], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000217241], 0, 0.661939, 1684346556], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000268676], 0, 0.873889, 1684346556], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000260515], 0, 0.768463, 1684346556], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000254562], 0, 0.60274, 1684346556], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000271509], 0, 0.565522, 1684346557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000299605], 0, 0.459397, 1684346557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000278354], 0, 0.530557, 1684346557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [16, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000285374], 0, 0.532896, 1684346557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00028892], 0, 0.431517, 1684346557], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000268364], 0, 0.376248, 1684346558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 8, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000265901], 0, 0.380651, 1684346558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000281297], 0, 0.38061, 1684346558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000260091], 0, 0.50985, 1684346558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000261899], 0, 0.37916, 1684346558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000262001], 0, 0.5122, 1684346558], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000279616], 0, 1.43351, 1684346559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00028645], 0, 3.65741, 1684346559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 4, 32], 1], ["SP", 2, 4, 512, [8, 2, 32], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"]]]], "r": [[0.00160554], 0, 0.401668, 1684346559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 128, 1], 1], ["SP", 2, 4, 512, [32, 4, 4], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.00255342], 0, 0.236015, 1684346559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 1], 1], ["SP", 2, 4, 512, [2, 8, 32], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"]]]], "r": [[0.00101878], 0, 0.70689, 1684346559], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000392719], 0, 0.680035, 1684346574], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000380736], 0, 0.362338, 1684346574], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000237977], 0, 1.02297, 1684346574], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000458249], 0, 1.40077, 1684346574], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000471065], 0, 1.21517, 1684346574], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000458454], 0, 1.24315, 1684346575], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000567754], 0, 1.02817, 1684346575], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000235055], 0, 0.633678, 1684346575], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000226352], 0, 0.698506, 1684346575], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000227247], 0, 0.737913, 1684346575], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000261847], 0, 0.766448, 1684346575], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00024654], 0, 0.810806, 1684346576], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000239293], 0, 0.736757, 1684346576], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000275237], 0, 0.705596, 1684346576], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 2, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000224204], 0, 0.440618, 1684346576], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000273332], 0, 0.51885, 1684346576], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00028652], 0, 0.492339, 1684346577], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000232746], 0, 0.857891, 1684346577], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000277881], 0, 0.957972, 1684346577], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000264509], 0, 0.502339, 1684346577], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000258648], 0, 0.434297, 1684346577], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000261437], 0, 0.702168, 1684346577], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272324], 0, 0.344599, 1684346578], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000274244], 0, 0.623619, 1684346578], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000269657], 0, 0.573187, 1684346578], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000266199], 0, 0.474066, 1684346578], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000290306], 0, 0.542622, 1684346578], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000253972], 0, 0.350318, 1684346579], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000250297], 0, 0.686097, 1684346579], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000268987], 0, 0.629656, 1684346579], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [2, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000248973], 0, 0.901737, 1684346579], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252513], 0, 0.525368, 1684346579], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272248], 0, 0.880146, 1684346580], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000279749], 0, 0.662917, 1684346580], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000255185], 0, 0.396059, 1684346580], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000274362], 0, 0.465763, 1684346580], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000262907], 0, 1.38291, 1684346580], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000259514], 0, 0.621062, 1684346580], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000270868], 0, 0.808736, 1684346581], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000285404], 0, 0.676306, 1684346581], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2]]]], "r": [[0.000249193], 0, 1.30476, 1684346581], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000280098], 0, 1.61111, 1684346581], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 8, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000258919], 0, 0.612608, 1684346581], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000279627], 0, 0.575291, 1684346581], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000277388], 0, 0.76023, 1684346582], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000294887], 0, 0.627176, 1684346582], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000236448], 0, 0.475818, 1684346582], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000272946], 0, 0.457744, 1684346582], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000253228], 0, 0.433658, 1684346582], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000290925], 0, 0.45075, 1684346583], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000263086], 0, 0.58974, 1684346583], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000261068], 0, 0.764803, 1684346583], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000333212], 0, 2.15675, 1684346583], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000259523], 0, 0.509822, 1684346583], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000268916], 0, 0.538321, 1684346584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000274718], 0, 0.350126, 1684346584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000283312], 0, 0.393282, 1684346584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000269647], 0, 0.418559, 1684346584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 128, 2], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000333581], 0, 0.405057, 1684346584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257986], 0, 1.17154, 1684346584], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 1, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000276591], 0, 0.391379, 1684346585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [1, 32, 1], 1], ["SP", 2, 4, 512, [16, 2, 4], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 6, 2]]]], "r": [[0.00140918], 0, 0.466957, 1684346585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 8, 4], 1], ["SP", 2, 4, 512, [4, 128, 1], 1], ["SP", 2, 8, 512, [2], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000455317], 0, 0.416796, 1684346585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 2, 0, 512, [4, 32, 2], 1], ["SP", 2, 4, 512, [2, 16, 1], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FU", 2, [0, 1, 2, 3]], ["AN", 2, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 6, 2]]]], "r": [[0.0127565], 0, 0.315783, 1684346585], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000244125], 0, 1.44108, 1684346599], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000438486], 0, 1.09034, 1684346599], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000216301], 0, 0.990745, 1684346599], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000257846], 0, 1.50348, 1684346599], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [8, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000252325], 0, 0.524187, 1684346599], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [1], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000262183], 0, 0.551425, 1684346600], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00022796], 0, 0.565661, 1684346600], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000262205], 0, 0.542035, 1684346600], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.00028374], 0, 0.804291, 1684346600], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000247499], 0, 1.27083, 1684346600], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000273854], 0, 0.709677, 1684346600], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.00022827], 0, 0.502186, 1684346601], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000237049], 0, 0.469682, 1684346601], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000232194], 0, 1.82919, 1684346601], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000265573], 0, 0.496691, 1684346601], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [64, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000272969], 0, 0.842571, 1684346601], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000456888], 0, 0.921778, 1684346602], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2]]]], "r": [[0.000216559], 0, 0.761718, 1684346602], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 8, 4], 1], ["SP", 2, 4, 512, [32, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000304076], 0, 0.537482, 1684346602], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000276071], 0, 0.48683, 1684346602], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000263081], 0, 0.554852, 1684346602], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000268396], 0, 0.548937, 1684346602], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000268731], 0, 0.491336, 1684346603], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [8, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000274743], 0, 0.507368, 1684346603], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000285751], 0, 0.554556, 1684346603], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000353941], 0, 0.449132, 1684346603], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [256, 1, 2], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [8], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000353117], 0, 0.476635, 1684346603], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [4, 32, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2]]]], "r": [[0.000227774], 0, 0.522304, 1684346603], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 2, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000264881], 0, 0.467013, 1684346604], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [32, 4, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000234152], 0, 0.490922, 1684346604], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [4, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$0"], ["AN", 2, 9, 2], ["AN", 3, 3, 2]]]], "r": [[0.000251328], 0, 0.468649, 1684346604], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [1, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000285588], 0, 0.534951, 1684346604], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 32, 4], 1], ["SP", 2, 4, 512, [4, 4, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000288596], 0, 0.532212, 1684346604], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 128, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 4, 2]]]], "r": [[0.000251953], 0, 1.29062, 1684346605], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 2, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000267421], 0, 0.633467, 1684346605], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [8, 16, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000254182], 0, 0.554234, 1684346605], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [16, 8, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000262438], 0, 0.666197, 1684346605], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [2, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [16], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$64"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000267364], 0, 0.417635, 1684346605], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [1, 64, 4], 1], ["SP", 2, 4, 512, [1, 1, 16], 1], ["SP", 2, 8, 512, [32], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 2], ["FSP", 3, 3, 2, 2], ["RE", 3, [0, 3, 1, 4, 2, 5]], ["CA", 2, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$16"], ["AN", 2, 9, 2]]]], "r": [[0.000287548], 0, 0.315021, 1684346606], "v": "v0.6"}
{"i": [["[\"matmul_ansor\", 512, 512, 512, \"float32\"]", "llvm -keys=cpu -mcpu=core-avx2", [16, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 2, "local"], ["SP", 2, 0, 512, [128, 1, 4], 1], ["SP", 2, 4, 512, [2, 1, 16], 1], ["SP", 2, 8, 512, [64], 1], ["RE", 2, [0, 4, 1, 5, 8, 2, 6, 9, 3, 7]], ["FSP", 3, 0, 1, 1], ["FSP", 3, 2, 2, 1], ["RE", 3, [0, 2, 1, 3]], ["CA", 2, 3, 1], ["FU", 3, [0, 1]], ["AN", 3, 0, 3], ["PR", 2, 0, "auto_unroll_max_step$512"], ["AN", 2, 9, 2], ["AN", 3, 2, 2]]]], "r": [[0.000311527], 0, 1.00052, 1684346606], "v": "v0.6"}
