Altera Corp. 2000. MAX 700B, Programmable Logic Device Family. San Jose, CA. Web site: www.altera.com.
Altera Corp. 2001. APEX II, Programmable Logic Device Family. San Jose, CA. Web site: www. altera.com.
Jason Helge Anderson , Stephen Dean Brown, Technology mapping for large complex PLDs, Proceedings of the 35th annual Design Automation Conference, p.698-703, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277220]
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984
Deming Chen , Jason Cong , Milos D. Ercegovac , Zhijun Huang, Performance-driven mapping for CPLD architectures, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.39-47, February 2001, Monterey, California, USA[doi>10.1145/360276.360296]
Cong, J. and Ding, Y. 1994. An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 13, 1, 1--12.
Jason Cong , Yuzheng Ding, Combinational logic synthesis for LUT based field programmable gate arrays, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.2, p.145-204, April 1996[doi>10.1145/233539.233540]
Jason Cong , Hui Huang , Xin Yuan, Technology mapping fork/m-macrocell based FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.51-59, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329179]
Jason Cong , Yean-Yow Hwang, Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA design, Proceedings of the 33rd annual Design Automation Conference, p.726-729, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240656]
Jason Cong , John Peck , Yuzheng Ding, RASP: a general logic synthesis system for SRAM-based FPGAs, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.137-143, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228390]
Jason Cong , Chang Wu , Yuzheng Ding, Cut ranking and pruning: enabling a general and efficient FPGA mapping solution, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.29-35, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296425]
Cypress Semiconductor Corp. 2000. The Cypress Data Book. San Jose, CA. Web site: www. cypress.com.
Robert Francis , Jonathan Rose , Zvonko Vranesic, Chortle-crf: Fast technology mapping for lookup table-based FPGAs, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.227-233, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127670]
Robert Francis , Jonathan Rose , Zvonko Vranesic, Chortle-crf: Fast technology mapping for lookup table-based FPGAs, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.227-233, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127670]
Zafar Hasan , David Harrison , Maciej Ciesielski, A Fast Partitioning Method for PLA-Based FPGAs, IEEE Design & Test, v.9 n.4, p.34-39, October 1992[doi>10.1109/54.173331]
Alireza Kaviani , Stephen Brown, The Hybrid Field-Programmable Architecture, IEEE Design & Test, v.16 n.2, p.74-83, April 1999[doi>10.1109/54.765206]
Kaviani, A. S. 1999. Novel architecture and synthesis methods for high capacity field programmable devices. Ph.D. dissertation. University of Toronto, Toronto, Ont., Canada.
Kouloheris, J. L. 1993. Empirical study of the effect of cell granularity on FPGA density and performance. Ph.D. dissertation. Stanford University, Stanford, CA.
Kouloheris, J. L. and Gamal, A. E. 1992. PLA-based FPGA area versus cell granularity. In Proceedings of the IEEE Custom Integrated Circuits Conference. 4.3/1--4.
S. Krishnamoorthy , R. Tessier, Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.5, p.545-559, November 2006[doi>10.1109/TCAD.2003.810743]
Lattice Semiconductor Corp. 2000. The Lattice Data Book. Hillsboro, OR. Web site: www. latticesemi.com.
Rose, J., Francis, R. J., Lewis, D., and Chow, P. Ct. 1990. Architecture of field programmable gate arrays: The effect of logic block functionality on area efficiency. IEEE J. Solid State Circ. 25, 5, 1217--1225.
Xilinx Inc. 2001. Virtex-II Field-Programmable Gate Arrays. San Jose, CA. Web site: www.xilinx. com.
