// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Fri Apr 18 09:42:47 2025
// Host        : ZBL_Thinkbook running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ aurora_64b66b_rx_0_sim_netlist.v
// Design      : aurora_64b66b_rx_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu49dr-ffvf1760-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "aurora_64b66b_v12_0_3, Coregen v14.3_ip3, Number of lanes = 4, Line rate is double25.0Gbps, Reference Clock is double156.25MHz, Interface is Streaming, Flow Control is None and is operating in DUPLEX configuration" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (m_axi_rx_tdata,
    m_axi_rx_tvalid,
    rxp,
    rxn,
    gt_refclk1_p,
    gt_refclk1_n,
    gt_refclk1_out,
    rx_hard_err,
    rx_soft_err,
    rx_channel_up,
    rx_lane_up,
    user_clk_out,
    mmcm_not_locked_out,
    reset2fc,
    reset_pb,
    gt_rxcdrovrden_in,
    power_down,
    pma_init,
    gt_pll_lock,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_awaddr_lane1,
    s_axi_awvalid_lane1,
    s_axi_awready_lane1,
    s_axi_awaddr_lane2,
    s_axi_awvalid_lane2,
    s_axi_awready_lane2,
    s_axi_awaddr_lane3,
    s_axi_awvalid_lane3,
    s_axi_awready_lane3,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_wdata_lane1,
    s_axi_wstrb_lane1,
    s_axi_wvalid_lane1,
    s_axi_wready_lane1,
    s_axi_bvalid_lane1,
    s_axi_bresp_lane1,
    s_axi_bready_lane1,
    s_axi_wdata_lane2,
    s_axi_wstrb_lane2,
    s_axi_wvalid_lane2,
    s_axi_wready_lane2,
    s_axi_bvalid_lane2,
    s_axi_bresp_lane2,
    s_axi_bready_lane2,
    s_axi_wdata_lane3,
    s_axi_wstrb_lane3,
    s_axi_wvalid_lane3,
    s_axi_wready_lane3,
    s_axi_bvalid_lane3,
    s_axi_bresp_lane3,
    s_axi_bready_lane3,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_araddr_lane1,
    s_axi_arvalid_lane1,
    s_axi_arready_lane1,
    s_axi_araddr_lane2,
    s_axi_arvalid_lane2,
    s_axi_arready_lane2,
    s_axi_araddr_lane3,
    s_axi_arvalid_lane3,
    s_axi_arready_lane3,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_rresp,
    s_axi_rready,
    s_axi_rdata_lane1,
    s_axi_rvalid_lane1,
    s_axi_rresp_lane1,
    s_axi_rready_lane1,
    s_axi_rdata_lane2,
    s_axi_rvalid_lane2,
    s_axi_rresp_lane2,
    s_axi_rready_lane2,
    s_axi_rdata_lane3,
    s_axi_rvalid_lane3,
    s_axi_rresp_lane3,
    s_axi_rready_lane3,
    init_clk,
    link_reset_out,
    gt_powergood,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qplllock_quad1_out,
    gt_qpllrefclklost_quad1_out,
    sys_reset_out,
    gt_reset_out,
    tx_out_clk);
  output [0:255]m_axi_rx_tdata;
  output m_axi_rx_tvalid;
  input [0:3]rxp;
  input [0:3]rxn;
  input gt_refclk1_p;
  input gt_refclk1_n;
  output gt_refclk1_out;
  output rx_hard_err;
  output rx_soft_err;
  output rx_channel_up;
  output [0:3]rx_lane_up;
  output user_clk_out;
  output mmcm_not_locked_out;
  output reset2fc;
  input reset_pb;
  input gt_rxcdrovrden_in;
  input power_down;
  input pma_init;
  output gt_pll_lock;
  input [31:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_awaddr_lane1;
  input s_axi_awvalid_lane1;
  output s_axi_awready_lane1;
  input [31:0]s_axi_awaddr_lane2;
  input s_axi_awvalid_lane2;
  output s_axi_awready_lane2;
  input [31:0]s_axi_awaddr_lane3;
  input s_axi_awvalid_lane3;
  output s_axi_awready_lane3;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input [31:0]s_axi_wdata_lane1;
  input [3:0]s_axi_wstrb_lane1;
  input s_axi_wvalid_lane1;
  output s_axi_wready_lane1;
  output s_axi_bvalid_lane1;
  output [1:0]s_axi_bresp_lane1;
  input s_axi_bready_lane1;
  input [31:0]s_axi_wdata_lane2;
  input [3:0]s_axi_wstrb_lane2;
  input s_axi_wvalid_lane2;
  output s_axi_wready_lane2;
  output s_axi_bvalid_lane2;
  output [1:0]s_axi_bresp_lane2;
  input s_axi_bready_lane2;
  input [31:0]s_axi_wdata_lane3;
  input [3:0]s_axi_wstrb_lane3;
  input s_axi_wvalid_lane3;
  output s_axi_wready_lane3;
  output s_axi_bvalid_lane3;
  output [1:0]s_axi_bresp_lane3;
  input s_axi_bready_lane3;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  input [31:0]s_axi_araddr_lane1;
  input s_axi_arvalid_lane1;
  output s_axi_arready_lane1;
  input [31:0]s_axi_araddr_lane2;
  input s_axi_arvalid_lane2;
  output s_axi_arready_lane2;
  input [31:0]s_axi_araddr_lane3;
  input s_axi_arvalid_lane3;
  output s_axi_arready_lane3;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  output [31:0]s_axi_rdata_lane1;
  output s_axi_rvalid_lane1;
  output [1:0]s_axi_rresp_lane1;
  input s_axi_rready_lane1;
  output [31:0]s_axi_rdata_lane2;
  output s_axi_rvalid_lane2;
  output [1:0]s_axi_rresp_lane2;
  input s_axi_rready_lane2;
  output [31:0]s_axi_rdata_lane3;
  output s_axi_rvalid_lane3;
  output [1:0]s_axi_rresp_lane3;
  input s_axi_rready_lane3;
  input init_clk;
  output link_reset_out;
  output [3:0]gt_powergood;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qplllock_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  output sys_reset_out;
  output gt_reset_out;
  output tx_out_clk;

  wire \<const0> ;
  wire gt_pll_lock;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_n;
  wire gt_refclk1_out;
  wire gt_refclk1_p;
  wire gt_reset_out;
  wire gt_rxcdrovrden_in;
  wire init_clk;
  wire link_reset_out;
  wire [0:255]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire mmcm_not_locked_out;
  wire pma_init;
  wire power_down;
  wire reset2fc;
  wire reset_pb;
  wire rx_channel_up;
  wire rx_hard_err;
  wire [0:3]rx_lane_up;
  wire rx_soft_err;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [31:0]s_axi_araddr;
  wire [31:0]s_axi_araddr_lane1;
  wire [31:0]s_axi_araddr_lane2;
  wire [31:0]s_axi_araddr_lane3;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane3;
  wire [31:0]s_axi_awaddr;
  wire [31:0]s_axi_awaddr_lane1;
  wire [31:0]s_axi_awaddr_lane2;
  wire [31:0]s_axi_awaddr_lane3;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane3;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane3;
  wire [15:0]\^s_axi_rdata ;
  wire [15:0]\^s_axi_rdata_lane1 ;
  wire [15:0]\^s_axi_rdata_lane2 ;
  wire [15:0]\^s_axi_rdata_lane3 ;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane3;
  wire [31:0]s_axi_wdata;
  wire [31:0]s_axi_wdata_lane1;
  wire [31:0]s_axi_wdata_lane2;
  wire [31:0]s_axi_wdata_lane3;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane3;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire sys_reset_out;
  wire tx_out_clk;
  wire user_clk_out;
  wire NLW_inst_mmcm_not_locked_out_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane1_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane2_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_lane3_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane1_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane2_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_lane3_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane1_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane2_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_lane3_UNCONNECTED;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bresp_lane1[1] = \<const0> ;
  assign s_axi_bresp_lane1[0] = \<const0> ;
  assign s_axi_bresp_lane2[1] = \<const0> ;
  assign s_axi_bresp_lane2[0] = \<const0> ;
  assign s_axi_bresp_lane3[1] = \<const0> ;
  assign s_axi_bresp_lane3[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rdata_lane1[31] = \<const0> ;
  assign s_axi_rdata_lane1[30] = \<const0> ;
  assign s_axi_rdata_lane1[29] = \<const0> ;
  assign s_axi_rdata_lane1[28] = \<const0> ;
  assign s_axi_rdata_lane1[27] = \<const0> ;
  assign s_axi_rdata_lane1[26] = \<const0> ;
  assign s_axi_rdata_lane1[25] = \<const0> ;
  assign s_axi_rdata_lane1[24] = \<const0> ;
  assign s_axi_rdata_lane1[23] = \<const0> ;
  assign s_axi_rdata_lane1[22] = \<const0> ;
  assign s_axi_rdata_lane1[21] = \<const0> ;
  assign s_axi_rdata_lane1[20] = \<const0> ;
  assign s_axi_rdata_lane1[19] = \<const0> ;
  assign s_axi_rdata_lane1[18] = \<const0> ;
  assign s_axi_rdata_lane1[17] = \<const0> ;
  assign s_axi_rdata_lane1[16] = \<const0> ;
  assign s_axi_rdata_lane1[15:0] = \^s_axi_rdata_lane1 [15:0];
  assign s_axi_rdata_lane2[31] = \<const0> ;
  assign s_axi_rdata_lane2[30] = \<const0> ;
  assign s_axi_rdata_lane2[29] = \<const0> ;
  assign s_axi_rdata_lane2[28] = \<const0> ;
  assign s_axi_rdata_lane2[27] = \<const0> ;
  assign s_axi_rdata_lane2[26] = \<const0> ;
  assign s_axi_rdata_lane2[25] = \<const0> ;
  assign s_axi_rdata_lane2[24] = \<const0> ;
  assign s_axi_rdata_lane2[23] = \<const0> ;
  assign s_axi_rdata_lane2[22] = \<const0> ;
  assign s_axi_rdata_lane2[21] = \<const0> ;
  assign s_axi_rdata_lane2[20] = \<const0> ;
  assign s_axi_rdata_lane2[19] = \<const0> ;
  assign s_axi_rdata_lane2[18] = \<const0> ;
  assign s_axi_rdata_lane2[17] = \<const0> ;
  assign s_axi_rdata_lane2[16] = \<const0> ;
  assign s_axi_rdata_lane2[15:0] = \^s_axi_rdata_lane2 [15:0];
  assign s_axi_rdata_lane3[31] = \<const0> ;
  assign s_axi_rdata_lane3[30] = \<const0> ;
  assign s_axi_rdata_lane3[29] = \<const0> ;
  assign s_axi_rdata_lane3[28] = \<const0> ;
  assign s_axi_rdata_lane3[27] = \<const0> ;
  assign s_axi_rdata_lane3[26] = \<const0> ;
  assign s_axi_rdata_lane3[25] = \<const0> ;
  assign s_axi_rdata_lane3[24] = \<const0> ;
  assign s_axi_rdata_lane3[23] = \<const0> ;
  assign s_axi_rdata_lane3[22] = \<const0> ;
  assign s_axi_rdata_lane3[21] = \<const0> ;
  assign s_axi_rdata_lane3[20] = \<const0> ;
  assign s_axi_rdata_lane3[19] = \<const0> ;
  assign s_axi_rdata_lane3[18] = \<const0> ;
  assign s_axi_rdata_lane3[17] = \<const0> ;
  assign s_axi_rdata_lane3[16] = \<const0> ;
  assign s_axi_rdata_lane3[15:0] = \^s_axi_rdata_lane3 [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rresp_lane1[1] = \<const0> ;
  assign s_axi_rresp_lane1[0] = \<const0> ;
  assign s_axi_rresp_lane2[1] = \<const0> ;
  assign s_axi_rresp_lane2[0] = \<const0> ;
  assign s_axi_rresp_lane3[1] = \<const0> ;
  assign s_axi_rresp_lane3[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_support inst
       (.gt_pll_lock(gt_pll_lock),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_n(gt_refclk1_n),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_refclk1_p(gt_refclk1_p),
        .gt_reset_out(gt_reset_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .init_clk(init_clk),
        .link_reset_out(link_reset_out),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .mmcm_not_locked_out(NLW_inst_mmcm_not_locked_out_UNCONNECTED),
        .mmcm_not_locked_out2(mmcm_not_locked_out),
        .pma_init(pma_init),
        .power_down(power_down),
        .reset2fc(reset2fc),
        .reset_pb(reset_pb),
        .rx_channel_up(rx_channel_up),
        .rx_hard_err(rx_hard_err),
        .rx_lane_up(rx_lane_up),
        .rx_soft_err(rx_soft_err),
        .rxn(rxn),
        .rxp(rxp),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr[11:2],1'b0,1'b0}),
        .s_axi_araddr_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane1[11:2],1'b0,1'b0}),
        .s_axi_araddr_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane2[11:2],1'b0,1'b0}),
        .s_axi_araddr_lane3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr_lane3[11:2],1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arready_lane3(s_axi_arready_lane3),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_arvalid_lane3(s_axi_arvalid_lane3),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr[11:2],1'b0,1'b0}),
        .s_axi_awaddr_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane1[11:2],1'b0,1'b0}),
        .s_axi_awaddr_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane2[11:2],1'b0,1'b0}),
        .s_axi_awaddr_lane3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr_lane3[11:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awready_lane3(s_axi_awready_lane3),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_awvalid_lane3(s_axi_awvalid_lane3),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bready_lane3(s_axi_bready_lane3),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bresp_lane1(NLW_inst_s_axi_bresp_lane1_UNCONNECTED[1:0]),
        .s_axi_bresp_lane2(NLW_inst_s_axi_bresp_lane2_UNCONNECTED[1:0]),
        .s_axi_bresp_lane3(NLW_inst_s_axi_bresp_lane3_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_bvalid_lane3(s_axi_bvalid_lane3),
        .s_axi_rdata({NLW_inst_s_axi_rdata_UNCONNECTED[31:16],\^s_axi_rdata }),
        .s_axi_rdata_lane1({NLW_inst_s_axi_rdata_lane1_UNCONNECTED[31:16],\^s_axi_rdata_lane1 }),
        .s_axi_rdata_lane2({NLW_inst_s_axi_rdata_lane2_UNCONNECTED[31:16],\^s_axi_rdata_lane2 }),
        .s_axi_rdata_lane3({NLW_inst_s_axi_rdata_lane3_UNCONNECTED[31:16],\^s_axi_rdata_lane3 }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rready_lane3(s_axi_rready_lane3),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rresp_lane1(NLW_inst_s_axi_rresp_lane1_UNCONNECTED[1:0]),
        .s_axi_rresp_lane2(NLW_inst_s_axi_rresp_lane2_UNCONNECTED[1:0]),
        .s_axi_rresp_lane3(NLW_inst_s_axi_rresp_lane3_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_rvalid_lane3(s_axi_rvalid_lane3),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[15:0]}),
        .s_axi_wdata_lane1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane1[15:0]}),
        .s_axi_wdata_lane2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane2[15:0]}),
        .s_axi_wdata_lane3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata_lane3[15:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wready_lane3(s_axi_wready_lane3),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane1({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane2({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wstrb_lane3({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2),
        .s_axi_wvalid_lane3(s_axi_wvalid_lane3),
        .sys_reset_out(sys_reset_out),
        .tx_out_clk(tx_out_clk),
        .user_clk_out(user_clk_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_AXI_TO_DRP
   (s_axi_wready,
    s_axi_wready_lane1,
    s_axi_wready_lane2,
    s_axi_wready_lane3,
    drpen_in,
    drpwe_in,
    s_axi_bvalid,
    s_axi_rvalid,
    s_axi_bvalid_lane1,
    s_axi_rvalid_lane1,
    s_axi_bvalid_lane2,
    s_axi_rvalid_lane2,
    s_axi_bvalid_lane3,
    s_axi_rvalid_lane3,
    s_axi_rdata,
    s_axi_rdata_lane1,
    s_axi_rdata_lane2,
    s_axi_rdata_lane3,
    drpaddr_in,
    drpdi_in,
    s_axi_awready,
    s_axi_arready,
    s_axi_awready_lane1,
    s_axi_arready_lane1,
    s_axi_awready_lane2,
    s_axi_arready_lane2,
    s_axi_awready_lane3,
    s_axi_arready_lane3,
    in0,
    init_clk,
    s_axi_arvalid,
    drprdy_out,
    s_axi_arvalid_lane1,
    s_axi_arvalid_lane2,
    s_axi_arvalid_lane3,
    \drpdo_out_lane3_reg[15]_0 ,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_awvalid_lane1,
    s_axi_awaddr_lane1,
    s_axi_araddr_lane1,
    s_axi_wvalid_lane1,
    s_axi_wdata_lane1,
    s_axi_awvalid_lane2,
    s_axi_awaddr_lane2,
    s_axi_araddr_lane2,
    s_axi_wvalid_lane2,
    s_axi_wdata_lane2,
    s_axi_awvalid_lane3,
    s_axi_awaddr_lane3,
    s_axi_araddr_lane3,
    s_axi_wvalid_lane3,
    s_axi_wdata_lane3,
    s_axi_rready,
    s_axi_bready,
    s_axi_bready_lane1,
    s_axi_rready_lane1,
    s_axi_bready_lane2,
    s_axi_rready_lane2,
    s_axi_bready_lane3,
    s_axi_rready_lane3);
  output s_axi_wready;
  output s_axi_wready_lane1;
  output s_axi_wready_lane2;
  output s_axi_wready_lane3;
  output [3:0]drpen_in;
  output [3:0]drpwe_in;
  output s_axi_bvalid;
  output s_axi_rvalid;
  output s_axi_bvalid_lane1;
  output s_axi_rvalid_lane1;
  output s_axi_bvalid_lane2;
  output s_axi_rvalid_lane2;
  output s_axi_bvalid_lane3;
  output s_axi_rvalid_lane3;
  output [15:0]s_axi_rdata;
  output [15:0]s_axi_rdata_lane1;
  output [15:0]s_axi_rdata_lane2;
  output [15:0]s_axi_rdata_lane3;
  output [39:0]drpaddr_in;
  output [63:0]drpdi_in;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_awready_lane1;
  output s_axi_arready_lane1;
  output s_axi_awready_lane2;
  output s_axi_arready_lane2;
  output s_axi_awready_lane3;
  output s_axi_arready_lane3;
  input in0;
  input init_clk;
  input s_axi_arvalid;
  input [3:0]drprdy_out;
  input s_axi_arvalid_lane1;
  input s_axi_arvalid_lane2;
  input s_axi_arvalid_lane3;
  input [63:0]\drpdo_out_lane3_reg[15]_0 ;
  input s_axi_awvalid;
  input [9:0]s_axi_awaddr;
  input [9:0]s_axi_araddr;
  input s_axi_wvalid;
  input [15:0]s_axi_wdata;
  input s_axi_awvalid_lane1;
  input [9:0]s_axi_awaddr_lane1;
  input [9:0]s_axi_araddr_lane1;
  input s_axi_wvalid_lane1;
  input [15:0]s_axi_wdata_lane1;
  input s_axi_awvalid_lane2;
  input [9:0]s_axi_awaddr_lane2;
  input [9:0]s_axi_araddr_lane2;
  input s_axi_wvalid_lane2;
  input [15:0]s_axi_wdata_lane2;
  input s_axi_awvalid_lane3;
  input [9:0]s_axi_awaddr_lane3;
  input [9:0]s_axi_araddr_lane3;
  input s_axi_wvalid_lane3;
  input [15:0]s_axi_wdata_lane3;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_bready_lane1;
  input s_axi_rready_lane1;
  input s_axi_bready_lane2;
  input s_axi_rready_lane2;
  input s_axi_bready_lane3;
  input s_axi_rready_lane3;

  wire \FSM_onehot_AXI_STATE[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ;
  wire \FSM_onehot_AXI_STATE_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_reg_n_0_[3] ;
  wire [39:0]drpaddr_in;
  wire \drpaddr_in[9]_i_2_n_0 ;
  wire [9:0]drpaddr_in_18;
  wire [9:0]drpaddr_in_lane1;
  wire \drpaddr_in_lane1[9]_i_2_n_0 ;
  wire [9:0]drpaddr_in_lane2;
  wire \drpaddr_in_lane2[9]_i_2_n_0 ;
  wire [9:0]drpaddr_in_lane3;
  wire \drpaddr_in_lane3[9]_i_2_n_0 ;
  wire [63:0]drpdi_in;
  wire drpdi_in_17;
  wire drpdi_in_lane1;
  wire drpdi_in_lane2;
  wire drpdi_in_lane3;
  wire [15:0]drpdo_out;
  wire [15:0]drpdo_out_lane1;
  wire [15:0]drpdo_out_lane2;
  wire [15:0]drpdo_out_lane3;
  wire [63:0]\drpdo_out_lane3_reg[15]_0 ;
  wire [3:0]drpen_in;
  wire drpen_in_i_1_n_0;
  wire drpen_in_lane1_i_1_n_0;
  wire drpen_in_lane2_i_1_n_0;
  wire drpen_in_lane3_i_1_n_0;
  wire [3:0]drprdy_out;
  wire drprdy_out_1;
  wire drprdy_out_lane1;
  wire drprdy_out_lane2;
  wire drprdy_out_lane3;
  wire [3:0]drpwe_in;
  wire drpwe_in_i_1_n_0;
  wire drpwe_in_lane1_i_1_n_0;
  wire drpwe_in_lane2_i_1_n_0;
  wire drpwe_in_lane3_i_1_n_0;
  wire in0;
  wire [9:0]in10;
  wire [9:0]in9;
  wire init_clk;
  wire p_0_in13_in;
  wire p_0_in17_in;
  wire p_0_in21_in;
  wire p_0_in25_in;
  wire rd_req;
  wire rd_req0;
  wire rd_req_i_1_n_0;
  wire rd_req_lane1;
  wire rd_req_lane10;
  wire rd_req_lane1_i_1_n_0;
  wire rd_req_lane2;
  wire rd_req_lane20;
  wire rd_req_lane2_i_1_n_0;
  wire rd_req_lane3;
  wire rd_req_lane30;
  wire rd_req_lane3_i_1_n_0;
  wire ready_det__1;
  wire ready_det_r_reg_n_0;
  wire reset;
  wire [9:0]s_axi_araddr;
  wire [9:0]s_axi_araddr_lane1;
  wire \s_axi_araddr_lane1_reg_n_0_[10] ;
  wire \s_axi_araddr_lane1_reg_n_0_[11] ;
  wire \s_axi_araddr_lane1_reg_n_0_[2] ;
  wire \s_axi_araddr_lane1_reg_n_0_[3] ;
  wire \s_axi_araddr_lane1_reg_n_0_[4] ;
  wire \s_axi_araddr_lane1_reg_n_0_[5] ;
  wire \s_axi_araddr_lane1_reg_n_0_[6] ;
  wire \s_axi_araddr_lane1_reg_n_0_[7] ;
  wire \s_axi_araddr_lane1_reg_n_0_[8] ;
  wire \s_axi_araddr_lane1_reg_n_0_[9] ;
  wire [9:0]s_axi_araddr_lane2;
  wire \s_axi_araddr_lane2_reg_n_0_[10] ;
  wire \s_axi_araddr_lane2_reg_n_0_[11] ;
  wire \s_axi_araddr_lane2_reg_n_0_[2] ;
  wire \s_axi_araddr_lane2_reg_n_0_[3] ;
  wire \s_axi_araddr_lane2_reg_n_0_[4] ;
  wire \s_axi_araddr_lane2_reg_n_0_[5] ;
  wire \s_axi_araddr_lane2_reg_n_0_[6] ;
  wire \s_axi_araddr_lane2_reg_n_0_[7] ;
  wire \s_axi_araddr_lane2_reg_n_0_[8] ;
  wire \s_axi_araddr_lane2_reg_n_0_[9] ;
  wire [9:0]s_axi_araddr_lane3;
  wire \s_axi_araddr_lane3_reg_n_0_[10] ;
  wire \s_axi_araddr_lane3_reg_n_0_[11] ;
  wire \s_axi_araddr_lane3_reg_n_0_[2] ;
  wire \s_axi_araddr_lane3_reg_n_0_[3] ;
  wire \s_axi_araddr_lane3_reg_n_0_[4] ;
  wire \s_axi_araddr_lane3_reg_n_0_[5] ;
  wire \s_axi_araddr_lane3_reg_n_0_[6] ;
  wire \s_axi_araddr_lane3_reg_n_0_[7] ;
  wire \s_axi_araddr_lane3_reg_n_0_[8] ;
  wire \s_axi_araddr_lane3_reg_n_0_[9] ;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_0;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane1_2;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane2_3;
  wire s_axi_arvalid_lane3;
  wire s_axi_arvalid_lane3_4;
  wire [9:0]s_axi_awaddr;
  wire [9:0]s_axi_awaddr_lane1;
  wire \s_axi_awaddr_lane1_reg_n_0_[10] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[11] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[2] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[3] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[4] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[5] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[6] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[7] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[8] ;
  wire \s_axi_awaddr_lane1_reg_n_0_[9] ;
  wire [9:0]s_axi_awaddr_lane2;
  wire \s_axi_awaddr_lane2_reg_n_0_[10] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[11] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[2] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[3] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[4] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[5] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[6] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[7] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[8] ;
  wire \s_axi_awaddr_lane2_reg_n_0_[9] ;
  wire [9:0]s_axi_awaddr_lane3;
  wire \s_axi_awaddr_lane3_reg_n_0_[10] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[11] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[2] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[3] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[4] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[5] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[6] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[7] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[8] ;
  wire \s_axi_awaddr_lane3_reg_n_0_[9] ;
  wire s_axi_awready;
  wire s_axi_awready_i_1_n_0;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane1_i_1_n_0;
  wire s_axi_awready_lane1_reg_n_0;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane2_i_1_n_0;
  wire s_axi_awready_lane2_reg_n_0;
  wire s_axi_awready_lane3;
  wire s_axi_awready_lane3_i_1_n_0;
  wire s_axi_awready_lane3_reg_n_0;
  wire s_axi_awready_reg_n_0;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_9;
  wire s_axi_bvalid_i_1_n_0;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane1_10;
  wire s_axi_bvalid_lane1_i_1_n_0;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane2_11;
  wire s_axi_bvalid_lane2_i_1_n_0;
  wire s_axi_bvalid_lane3;
  wire s_axi_bvalid_lane3_12;
  wire s_axi_bvalid_lane3_i_1_n_0;
  wire [15:0]s_axi_rdata;
  wire s_axi_rdata0;
  wire [15:0]s_axi_rdata_lane1;
  wire s_axi_rdata_lane10;
  wire [15:0]s_axi_rdata_lane2;
  wire s_axi_rdata_lane20;
  wire [15:0]s_axi_rdata_lane3;
  wire s_axi_rdata_lane30;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_13;
  wire s_axi_rvalid_i_1_n_0;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane1_14;
  wire s_axi_rvalid_lane1_i_1_n_0;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane2_15;
  wire s_axi_rvalid_lane2_i_1_n_0;
  wire s_axi_rvalid_lane3;
  wire s_axi_rvalid_lane3_16;
  wire s_axi_rvalid_lane3_i_1_n_0;
  wire [15:0]s_axi_wdata;
  wire [15:0]s_axi_wdata_lane1;
  wire \s_axi_wdata_lane1_reg_n_0_[0] ;
  wire \s_axi_wdata_lane1_reg_n_0_[10] ;
  wire \s_axi_wdata_lane1_reg_n_0_[11] ;
  wire \s_axi_wdata_lane1_reg_n_0_[12] ;
  wire \s_axi_wdata_lane1_reg_n_0_[13] ;
  wire \s_axi_wdata_lane1_reg_n_0_[14] ;
  wire \s_axi_wdata_lane1_reg_n_0_[15] ;
  wire \s_axi_wdata_lane1_reg_n_0_[1] ;
  wire \s_axi_wdata_lane1_reg_n_0_[2] ;
  wire \s_axi_wdata_lane1_reg_n_0_[3] ;
  wire \s_axi_wdata_lane1_reg_n_0_[4] ;
  wire \s_axi_wdata_lane1_reg_n_0_[5] ;
  wire \s_axi_wdata_lane1_reg_n_0_[6] ;
  wire \s_axi_wdata_lane1_reg_n_0_[7] ;
  wire \s_axi_wdata_lane1_reg_n_0_[8] ;
  wire \s_axi_wdata_lane1_reg_n_0_[9] ;
  wire [15:0]s_axi_wdata_lane2;
  wire \s_axi_wdata_lane2_reg_n_0_[0] ;
  wire \s_axi_wdata_lane2_reg_n_0_[10] ;
  wire \s_axi_wdata_lane2_reg_n_0_[11] ;
  wire \s_axi_wdata_lane2_reg_n_0_[12] ;
  wire \s_axi_wdata_lane2_reg_n_0_[13] ;
  wire \s_axi_wdata_lane2_reg_n_0_[14] ;
  wire \s_axi_wdata_lane2_reg_n_0_[15] ;
  wire \s_axi_wdata_lane2_reg_n_0_[1] ;
  wire \s_axi_wdata_lane2_reg_n_0_[2] ;
  wire \s_axi_wdata_lane2_reg_n_0_[3] ;
  wire \s_axi_wdata_lane2_reg_n_0_[4] ;
  wire \s_axi_wdata_lane2_reg_n_0_[5] ;
  wire \s_axi_wdata_lane2_reg_n_0_[6] ;
  wire \s_axi_wdata_lane2_reg_n_0_[7] ;
  wire \s_axi_wdata_lane2_reg_n_0_[8] ;
  wire \s_axi_wdata_lane2_reg_n_0_[9] ;
  wire [15:0]s_axi_wdata_lane3;
  wire \s_axi_wdata_lane3_reg_n_0_[0] ;
  wire \s_axi_wdata_lane3_reg_n_0_[10] ;
  wire \s_axi_wdata_lane3_reg_n_0_[11] ;
  wire \s_axi_wdata_lane3_reg_n_0_[12] ;
  wire \s_axi_wdata_lane3_reg_n_0_[13] ;
  wire \s_axi_wdata_lane3_reg_n_0_[14] ;
  wire \s_axi_wdata_lane3_reg_n_0_[15] ;
  wire \s_axi_wdata_lane3_reg_n_0_[1] ;
  wire \s_axi_wdata_lane3_reg_n_0_[2] ;
  wire \s_axi_wdata_lane3_reg_n_0_[3] ;
  wire \s_axi_wdata_lane3_reg_n_0_[4] ;
  wire \s_axi_wdata_lane3_reg_n_0_[5] ;
  wire \s_axi_wdata_lane3_reg_n_0_[6] ;
  wire \s_axi_wdata_lane3_reg_n_0_[7] ;
  wire \s_axi_wdata_lane3_reg_n_0_[8] ;
  wire \s_axi_wdata_lane3_reg_n_0_[9] ;
  wire \s_axi_wdata_reg_n_0_[0] ;
  wire \s_axi_wdata_reg_n_0_[10] ;
  wire \s_axi_wdata_reg_n_0_[11] ;
  wire \s_axi_wdata_reg_n_0_[12] ;
  wire \s_axi_wdata_reg_n_0_[13] ;
  wire \s_axi_wdata_reg_n_0_[14] ;
  wire \s_axi_wdata_reg_n_0_[15] ;
  wire \s_axi_wdata_reg_n_0_[1] ;
  wire \s_axi_wdata_reg_n_0_[2] ;
  wire \s_axi_wdata_reg_n_0_[3] ;
  wire \s_axi_wdata_reg_n_0_[4] ;
  wire \s_axi_wdata_reg_n_0_[5] ;
  wire \s_axi_wdata_reg_n_0_[6] ;
  wire \s_axi_wdata_reg_n_0_[7] ;
  wire \s_axi_wdata_reg_n_0_[8] ;
  wire \s_axi_wdata_reg_n_0_[9] ;
  wire s_axi_wready;
  wire s_axi_wready_5;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane1_6;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane2_7;
  wire s_axi_wready_lane3;
  wire s_axi_wready_lane3_8;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire tx_done;
  wire tx_done_i_1_n_0;
  wire tx_done_lane1;
  wire tx_done_lane1_i_1_n_0;
  wire tx_done_lane1_i_2_n_0;
  wire tx_done_lane1_r;
  wire tx_done_lane2;
  wire tx_done_lane2_i_1_n_0;
  wire tx_done_lane2_i_2_n_0;
  wire tx_done_lane2_r;
  wire tx_done_lane3;
  wire tx_done_lane3_i_1_n_0;
  wire tx_done_lane3_i_2_n_0;
  wire tx_done_lane3_r;
  wire tx_done_r;
  wire u_rst_sync_RESET_n_1;
  wire u_rst_sync_RESET_n_2;
  wire u_rst_sync_RESET_n_3;
  wire u_rst_sync_RESET_n_4;
  wire u_rst_sync_RESET_n_5;
  wire u_rst_sync_RESET_n_6;
  wire u_rst_sync_RESET_n_7;
  wire u_rst_sync_RESET_n_8;
  wire u_rst_sync_RESET_n_9;
  wire wr_req;
  wire wr_req0;
  wire wr_req_i_1_n_0;
  wire wr_req_lane1;
  wire wr_req_lane10;
  wire wr_req_lane1_i_1_n_0;
  wire wr_req_lane1_reg_n_0;
  wire wr_req_lane2;
  wire wr_req_lane20;
  wire wr_req_lane2_i_1_n_0;
  wire wr_req_lane2_reg_n_0;
  wire wr_req_lane3;
  wire wr_req_lane30;
  wire wr_req_lane3_i_1_n_0;
  wire wr_req_lane3_reg_n_0;
  wire wr_req_reg_n_0;

  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(wr_req),
        .I3(tx_done_r),
        .I4(tx_done),
        .I5(p_0_in25_in),
        .O(\FSM_onehot_AXI_STATE[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(p_0_in25_in),
        .I2(tx_done),
        .I3(tx_done_r),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE[2]_i_1 
       (.I0(wr_req),
        .I1(s_axi_arvalid),
        .O(\FSM_onehot_AXI_STATE[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE[3]_i_1 
       (.I0(s_axi_wready_5),
        .I1(s_axi_wvalid),
        .O(\FSM_onehot_AXI_STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE[4]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(wr_req),
        .I3(s_axi_wvalid),
        .I4(s_axi_wready_5),
        .O(\FSM_onehot_AXI_STATE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane1[0]_i_1 
       (.I0(s_axi_arvalid_lane1),
        .I1(s_axi_awvalid_lane1),
        .I2(wr_req_lane1),
        .I3(tx_done_lane1_r),
        .I4(tx_done_lane1),
        .I5(p_0_in21_in),
        .O(\FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane1[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(p_0_in21_in),
        .I2(tx_done_lane1),
        .I3(tx_done_lane1_r),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane1[2]_i_1 
       (.I0(wr_req_lane1),
        .I1(s_axi_arvalid_lane1),
        .O(\FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane1[3]_i_1 
       (.I0(s_axi_wready_lane1_6),
        .I1(s_axi_wvalid_lane1),
        .O(\FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane1[4]_i_1 
       (.I0(s_axi_awvalid_lane1),
        .I1(s_axi_arvalid_lane1),
        .I2(wr_req_lane1),
        .I3(s_axi_wvalid_lane1),
        .I4(s_axi_wready_lane1_6),
        .O(\FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane1_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0 ),
        .Q(wr_req_lane1),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0 ),
        .Q(p_0_in21_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane1_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane1_6),
        .R(reset));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane2[0]_i_1 
       (.I0(s_axi_arvalid_lane2),
        .I1(s_axi_awvalid_lane2),
        .I2(wr_req_lane2),
        .I3(tx_done_lane2_r),
        .I4(tx_done_lane2),
        .I5(p_0_in17_in),
        .O(\FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane2[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(p_0_in17_in),
        .I2(tx_done_lane2),
        .I3(tx_done_lane2_r),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane2[2]_i_1 
       (.I0(wr_req_lane2),
        .I1(s_axi_arvalid_lane2),
        .O(\FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane2[3]_i_1 
       (.I0(s_axi_wready_lane2_7),
        .I1(s_axi_wvalid_lane2),
        .O(\FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane2[4]_i_1 
       (.I0(s_axi_awvalid_lane2),
        .I1(s_axi_arvalid_lane2),
        .I2(wr_req_lane2),
        .I3(s_axi_wvalid_lane2),
        .I4(s_axi_wready_lane2_7),
        .O(\FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane2_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0 ),
        .Q(wr_req_lane2),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0 ),
        .Q(p_0_in17_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane2_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane2_7),
        .R(reset));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE_lane3[0]_i_1 
       (.I0(s_axi_arvalid_lane3),
        .I1(s_axi_awvalid_lane3),
        .I2(wr_req_lane3),
        .I3(tx_done_lane3_r),
        .I4(tx_done_lane3),
        .I5(p_0_in13_in),
        .O(\FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE_lane3[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I1(p_0_in13_in),
        .I2(tx_done_lane3),
        .I3(tx_done_lane3_r),
        .I4(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane3[2]_i_1 
       (.I0(wr_req_lane3),
        .I1(s_axi_arvalid_lane3),
        .O(\FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE_lane3[3]_i_1 
       (.I0(s_axi_wready_lane3_8),
        .I1(s_axi_wvalid_lane3),
        .O(\FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE_lane3[4]_i_1 
       (.I0(s_axi_awvalid_lane3),
        .I1(s_axi_arvalid_lane3),
        .I2(wr_req_lane3),
        .I3(s_axi_wvalid_lane3),
        .I4(s_axi_wready_lane3_8),
        .O(\FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_lane3_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[0]_i_1_n_0 ),
        .Q(wr_req_lane3),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[1]_i_1_n_0 ),
        .Q(p_0_in13_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_lane3_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE_lane3[4]_i_1_n_0 ),
        .Q(s_axi_wready_lane3_8),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[0]_i_1_n_0 ),
        .Q(wr_req),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[1]_i_1_n_0 ),
        .Q(p_0_in25_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[4]_i_1_n_0 ),
        .Q(s_axi_wready_5),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[0]_i_1 
       (.I0(in9[0]),
        .I1(s_axi_wready_5),
        .I2(in10[0]),
        .O(drpaddr_in_18[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[1]_i_1 
       (.I0(in9[1]),
        .I1(s_axi_wready_5),
        .I2(in10[1]),
        .O(drpaddr_in_18[1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[2]_i_1 
       (.I0(in9[2]),
        .I1(s_axi_wready_5),
        .I2(in10[2]),
        .O(drpaddr_in_18[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[3]_i_1 
       (.I0(in9[3]),
        .I1(s_axi_wready_5),
        .I2(in10[3]),
        .O(drpaddr_in_18[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[4]_i_1 
       (.I0(in9[4]),
        .I1(s_axi_wready_5),
        .I2(in10[4]),
        .O(drpaddr_in_18[4]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[5]_i_1 
       (.I0(in9[5]),
        .I1(s_axi_wready_5),
        .I2(in10[5]),
        .O(drpaddr_in_18[5]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[6]_i_1 
       (.I0(in9[6]),
        .I1(s_axi_wready_5),
        .I2(in10[6]),
        .O(drpaddr_in_18[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[7]_i_1 
       (.I0(in9[7]),
        .I1(s_axi_wready_5),
        .I2(in10[7]),
        .O(drpaddr_in_18[7]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[8]_i_1 
       (.I0(in9[8]),
        .I1(s_axi_wready_5),
        .I2(in10[8]),
        .O(drpaddr_in_18[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_5),
        .O(\drpaddr_in[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[9]_i_3 
       (.I0(in9[9]),
        .I1(s_axi_wready_5),
        .I2(in10[9]),
        .O(drpaddr_in_18[9]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[0]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[2] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[2] ),
        .O(drpaddr_in_lane1[0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[1]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[3] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[3] ),
        .O(drpaddr_in_lane1[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[2]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[4] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[4] ),
        .O(drpaddr_in_lane1[2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[3]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[5] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[5] ),
        .O(drpaddr_in_lane1[3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[4]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[6] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[6] ),
        .O(drpaddr_in_lane1[4]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[5]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[7] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[7] ),
        .O(drpaddr_in_lane1[5]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[6]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[8] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[8] ),
        .O(drpaddr_in_lane1[6]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[7]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[9] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[9] ),
        .O(drpaddr_in_lane1[7]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[8]_i_1 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[10] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[10] ),
        .O(drpaddr_in_lane1[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane1[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I1(s_axi_wready_lane1_6),
        .O(\drpaddr_in_lane1[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane1[9]_i_3 
       (.I0(\s_axi_awaddr_lane1_reg_n_0_[11] ),
        .I1(s_axi_wready_lane1_6),
        .I2(\s_axi_araddr_lane1_reg_n_0_[11] ),
        .O(drpaddr_in_lane1[9]));
  FDRE \drpaddr_in_lane1_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[0]),
        .Q(drpaddr_in[10]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[1]),
        .Q(drpaddr_in[11]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[2]),
        .Q(drpaddr_in[12]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[3]),
        .Q(drpaddr_in[13]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[4]),
        .Q(drpaddr_in[14]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[5]),
        .Q(drpaddr_in[15]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[6]),
        .Q(drpaddr_in[16]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[7]),
        .Q(drpaddr_in[17]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[8]),
        .Q(drpaddr_in[18]),
        .R(u_rst_sync_RESET_n_4));
  FDRE \drpaddr_in_lane1_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane1[9]_i_2_n_0 ),
        .D(drpaddr_in_lane1[9]),
        .Q(drpaddr_in[19]),
        .R(u_rst_sync_RESET_n_4));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[0]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[2] ),
        .O(drpaddr_in_lane2[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[1]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[3] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[3] ),
        .O(drpaddr_in_lane2[1]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[2]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[4] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[4] ),
        .O(drpaddr_in_lane2[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[3]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[5] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[5] ),
        .O(drpaddr_in_lane2[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[4]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[6] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[6] ),
        .O(drpaddr_in_lane2[4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[5]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[7] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[7] ),
        .O(drpaddr_in_lane2[5]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[6]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[8] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[8] ),
        .O(drpaddr_in_lane2[6]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[7]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[9] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[9] ),
        .O(drpaddr_in_lane2[7]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[8]_i_1 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[10] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[10] ),
        .O(drpaddr_in_lane2[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane2[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_7),
        .O(\drpaddr_in_lane2[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane2[9]_i_3 
       (.I0(\s_axi_awaddr_lane2_reg_n_0_[11] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\s_axi_araddr_lane2_reg_n_0_[11] ),
        .O(drpaddr_in_lane2[9]));
  FDRE \drpaddr_in_lane2_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[0]),
        .Q(drpaddr_in[20]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[1]),
        .Q(drpaddr_in[21]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[2]),
        .Q(drpaddr_in[22]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[3]),
        .Q(drpaddr_in[23]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[4]),
        .Q(drpaddr_in[24]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[5]),
        .Q(drpaddr_in[25]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[6]),
        .Q(drpaddr_in[26]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[7]),
        .Q(drpaddr_in[27]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[8]),
        .Q(drpaddr_in[28]),
        .R(u_rst_sync_RESET_n_6));
  FDRE \drpaddr_in_lane2_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane2[9]_i_2_n_0 ),
        .D(drpaddr_in_lane2[9]),
        .Q(drpaddr_in[29]),
        .R(u_rst_sync_RESET_n_6));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[0]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[2] ),
        .O(drpaddr_in_lane3[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[1]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[3] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[3] ),
        .O(drpaddr_in_lane3[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[2]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[4] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[4] ),
        .O(drpaddr_in_lane3[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[3]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[5] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[5] ),
        .O(drpaddr_in_lane3[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[4]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[6] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[6] ),
        .O(drpaddr_in_lane3[4]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[5]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[7] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[7] ),
        .O(drpaddr_in_lane3[5]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[6]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[8] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[8] ),
        .O(drpaddr_in_lane3[6]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[7]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[9] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[9] ),
        .O(drpaddr_in_lane3[7]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[8]_i_1 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[10] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[10] ),
        .O(drpaddr_in_lane3[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in_lane3[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_8),
        .O(\drpaddr_in_lane3[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in_lane3[9]_i_3 
       (.I0(\s_axi_awaddr_lane3_reg_n_0_[11] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\s_axi_araddr_lane3_reg_n_0_[11] ),
        .O(drpaddr_in_lane3[9]));
  FDRE \drpaddr_in_lane3_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[0]),
        .Q(drpaddr_in[30]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[1]),
        .Q(drpaddr_in[31]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[2]),
        .Q(drpaddr_in[32]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[3]),
        .Q(drpaddr_in[33]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[4]),
        .Q(drpaddr_in[34]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[5]),
        .Q(drpaddr_in[35]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[6]),
        .Q(drpaddr_in[36]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[7]),
        .Q(drpaddr_in[37]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[8]),
        .Q(drpaddr_in[38]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_lane3_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in_lane3[9]_i_2_n_0 ),
        .D(drpaddr_in_lane3[9]),
        .Q(drpaddr_in[39]),
        .R(u_rst_sync_RESET_n_8));
  FDRE \drpaddr_in_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[0]),
        .Q(drpaddr_in[0]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[1]),
        .Q(drpaddr_in[1]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[2]),
        .Q(drpaddr_in[2]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[3]),
        .Q(drpaddr_in[3]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[4]),
        .Q(drpaddr_in[4]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[5]),
        .Q(drpaddr_in[5]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[6]),
        .Q(drpaddr_in[6]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[7]),
        .Q(drpaddr_in[7]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[8]),
        .Q(drpaddr_in[8]),
        .R(u_rst_sync_RESET_n_2));
  FDRE \drpaddr_in_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in_18[9]),
        .Q(drpaddr_in[9]),
        .R(u_rst_sync_RESET_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(s_axi_wready_5),
        .O(drpdi_in_17));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane1[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(s_axi_wready_lane1_6),
        .O(drpdi_in_lane1));
  FDRE \drpdi_in_lane1_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[0] ),
        .Q(drpdi_in[16]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[10] ),
        .Q(drpdi_in[26]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[11] ),
        .Q(drpdi_in[27]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[12] ),
        .Q(drpdi_in[28]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[13] ),
        .Q(drpdi_in[29]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[14] ),
        .Q(drpdi_in[30]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[15] ),
        .Q(drpdi_in[31]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[1] ),
        .Q(drpdi_in[17]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[2] ),
        .Q(drpdi_in[18]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[3] ),
        .Q(drpdi_in[19]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[4] ),
        .Q(drpdi_in[20]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[5] ),
        .Q(drpdi_in[21]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[6] ),
        .Q(drpdi_in[22]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[7] ),
        .Q(drpdi_in[23]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[8] ),
        .Q(drpdi_in[24]),
        .R(reset));
  FDRE \drpdi_in_lane1_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_lane1),
        .D(\s_axi_wdata_lane1_reg_n_0_[9] ),
        .Q(drpdi_in[25]),
        .R(reset));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane2[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(s_axi_wready_lane2_7),
        .O(drpdi_in_lane2));
  FDRE \drpdi_in_lane2_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[0] ),
        .Q(drpdi_in[32]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[10] ),
        .Q(drpdi_in[42]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[11] ),
        .Q(drpdi_in[43]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[12] ),
        .Q(drpdi_in[44]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[13] ),
        .Q(drpdi_in[45]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[14] ),
        .Q(drpdi_in[46]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[15] ),
        .Q(drpdi_in[47]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[1] ),
        .Q(drpdi_in[33]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[2] ),
        .Q(drpdi_in[34]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[3] ),
        .Q(drpdi_in[35]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[4] ),
        .Q(drpdi_in[36]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[5] ),
        .Q(drpdi_in[37]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[6] ),
        .Q(drpdi_in[38]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[7] ),
        .Q(drpdi_in[39]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[8] ),
        .Q(drpdi_in[40]),
        .R(reset));
  FDRE \drpdi_in_lane2_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_lane2),
        .D(\s_axi_wdata_lane2_reg_n_0_[9] ),
        .Q(drpdi_in[41]),
        .R(reset));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in_lane3[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I1(s_axi_wready_lane3_8),
        .O(drpdi_in_lane3));
  FDRE \drpdi_in_lane3_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[0] ),
        .Q(drpdi_in[48]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[10] ),
        .Q(drpdi_in[58]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[11] ),
        .Q(drpdi_in[59]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[12] ),
        .Q(drpdi_in[60]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[13] ),
        .Q(drpdi_in[61]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[14] ),
        .Q(drpdi_in[62]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[15] ),
        .Q(drpdi_in[63]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[1] ),
        .Q(drpdi_in[49]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[2] ),
        .Q(drpdi_in[50]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[3] ),
        .Q(drpdi_in[51]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[4] ),
        .Q(drpdi_in[52]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[5] ),
        .Q(drpdi_in[53]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[6] ),
        .Q(drpdi_in[54]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[7] ),
        .Q(drpdi_in[55]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[8] ),
        .Q(drpdi_in[56]),
        .R(reset));
  FDRE \drpdi_in_lane3_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_lane3),
        .D(\s_axi_wdata_lane3_reg_n_0_[9] ),
        .Q(drpdi_in[57]),
        .R(reset));
  FDRE \drpdi_in_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[0] ),
        .Q(drpdi_in[0]),
        .R(reset));
  FDRE \drpdi_in_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[10] ),
        .Q(drpdi_in[10]),
        .R(reset));
  FDRE \drpdi_in_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[11] ),
        .Q(drpdi_in[11]),
        .R(reset));
  FDRE \drpdi_in_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[12] ),
        .Q(drpdi_in[12]),
        .R(reset));
  FDRE \drpdi_in_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[13] ),
        .Q(drpdi_in[13]),
        .R(reset));
  FDRE \drpdi_in_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[14] ),
        .Q(drpdi_in[14]),
        .R(reset));
  FDRE \drpdi_in_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[15] ),
        .Q(drpdi_in[15]),
        .R(reset));
  FDRE \drpdi_in_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[1] ),
        .Q(drpdi_in[1]),
        .R(reset));
  FDRE \drpdi_in_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[2] ),
        .Q(drpdi_in[2]),
        .R(reset));
  FDRE \drpdi_in_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[3] ),
        .Q(drpdi_in[3]),
        .R(reset));
  FDRE \drpdi_in_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[4] ),
        .Q(drpdi_in[4]),
        .R(reset));
  FDRE \drpdi_in_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[5] ),
        .Q(drpdi_in[5]),
        .R(reset));
  FDRE \drpdi_in_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[6] ),
        .Q(drpdi_in[6]),
        .R(reset));
  FDRE \drpdi_in_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[7] ),
        .Q(drpdi_in[7]),
        .R(reset));
  FDRE \drpdi_in_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[8] ),
        .Q(drpdi_in[8]),
        .R(reset));
  FDRE \drpdi_in_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in_17),
        .D(\s_axi_wdata_reg_n_0_[9] ),
        .Q(drpdi_in[9]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [16]),
        .Q(drpdo_out_lane1[0]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [26]),
        .Q(drpdo_out_lane1[10]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [27]),
        .Q(drpdo_out_lane1[11]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [28]),
        .Q(drpdo_out_lane1[12]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [29]),
        .Q(drpdo_out_lane1[13]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [30]),
        .Q(drpdo_out_lane1[14]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [31]),
        .Q(drpdo_out_lane1[15]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [17]),
        .Q(drpdo_out_lane1[1]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [18]),
        .Q(drpdo_out_lane1[2]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [19]),
        .Q(drpdo_out_lane1[3]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [20]),
        .Q(drpdo_out_lane1[4]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [21]),
        .Q(drpdo_out_lane1[5]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [22]),
        .Q(drpdo_out_lane1[6]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [23]),
        .Q(drpdo_out_lane1[7]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [24]),
        .Q(drpdo_out_lane1[8]),
        .R(reset));
  FDRE \drpdo_out_lane1_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [25]),
        .Q(drpdo_out_lane1[9]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [32]),
        .Q(drpdo_out_lane2[0]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [42]),
        .Q(drpdo_out_lane2[10]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [43]),
        .Q(drpdo_out_lane2[11]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [44]),
        .Q(drpdo_out_lane2[12]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [45]),
        .Q(drpdo_out_lane2[13]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [46]),
        .Q(drpdo_out_lane2[14]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [47]),
        .Q(drpdo_out_lane2[15]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [33]),
        .Q(drpdo_out_lane2[1]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [34]),
        .Q(drpdo_out_lane2[2]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [35]),
        .Q(drpdo_out_lane2[3]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [36]),
        .Q(drpdo_out_lane2[4]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [37]),
        .Q(drpdo_out_lane2[5]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [38]),
        .Q(drpdo_out_lane2[6]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [39]),
        .Q(drpdo_out_lane2[7]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [40]),
        .Q(drpdo_out_lane2[8]),
        .R(reset));
  FDRE \drpdo_out_lane2_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [41]),
        .Q(drpdo_out_lane2[9]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [48]),
        .Q(drpdo_out_lane3[0]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [58]),
        .Q(drpdo_out_lane3[10]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [59]),
        .Q(drpdo_out_lane3[11]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [60]),
        .Q(drpdo_out_lane3[12]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [61]),
        .Q(drpdo_out_lane3[13]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [62]),
        .Q(drpdo_out_lane3[14]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [63]),
        .Q(drpdo_out_lane3[15]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [49]),
        .Q(drpdo_out_lane3[1]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [50]),
        .Q(drpdo_out_lane3[2]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [51]),
        .Q(drpdo_out_lane3[3]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [52]),
        .Q(drpdo_out_lane3[4]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [53]),
        .Q(drpdo_out_lane3[5]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [54]),
        .Q(drpdo_out_lane3[6]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [55]),
        .Q(drpdo_out_lane3[7]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [56]),
        .Q(drpdo_out_lane3[8]),
        .R(reset));
  FDRE \drpdo_out_lane3_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [57]),
        .Q(drpdo_out_lane3[9]),
        .R(reset));
  FDRE \drpdo_out_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [0]),
        .Q(drpdo_out[0]),
        .R(reset));
  FDRE \drpdo_out_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [10]),
        .Q(drpdo_out[10]),
        .R(reset));
  FDRE \drpdo_out_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [11]),
        .Q(drpdo_out[11]),
        .R(reset));
  FDRE \drpdo_out_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [12]),
        .Q(drpdo_out[12]),
        .R(reset));
  FDRE \drpdo_out_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [13]),
        .Q(drpdo_out[13]),
        .R(reset));
  FDRE \drpdo_out_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [14]),
        .Q(drpdo_out[14]),
        .R(reset));
  FDRE \drpdo_out_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [15]),
        .Q(drpdo_out[15]),
        .R(reset));
  FDRE \drpdo_out_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [1]),
        .Q(drpdo_out[1]),
        .R(reset));
  FDRE \drpdo_out_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [2]),
        .Q(drpdo_out[2]),
        .R(reset));
  FDRE \drpdo_out_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [3]),
        .Q(drpdo_out[3]),
        .R(reset));
  FDRE \drpdo_out_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [4]),
        .Q(drpdo_out[4]),
        .R(reset));
  FDRE \drpdo_out_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [5]),
        .Q(drpdo_out[5]),
        .R(reset));
  FDRE \drpdo_out_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [6]),
        .Q(drpdo_out[6]),
        .R(reset));
  FDRE \drpdo_out_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [7]),
        .Q(drpdo_out[7]),
        .R(reset));
  FDRE \drpdo_out_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [8]),
        .Q(drpdo_out[8]),
        .R(reset));
  FDRE \drpdo_out_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\drpdo_out_lane3_reg[15]_0 [9]),
        .Q(drpdo_out[9]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_i_1
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_5),
        .I2(tx_done),
        .I3(p_0_in25_in),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I5(drpen_in[0]),
        .O(drpen_in_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane1_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I1(s_axi_wready_lane1_6),
        .I2(tx_done_lane1),
        .I3(p_0_in21_in),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I5(drpen_in[1]),
        .O(drpen_in_lane1_i_1_n_0));
  FDRE drpen_in_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_lane1_i_1_n_0),
        .Q(drpen_in[1]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane2_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_7),
        .I2(tx_done_lane2),
        .I3(p_0_in17_in),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I5(drpen_in[2]),
        .O(drpen_in_lane2_i_1_n_0));
  FDRE drpen_in_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_lane2_i_1_n_0),
        .Q(drpen_in[2]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_lane3_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_8),
        .I2(tx_done_lane3),
        .I3(p_0_in13_in),
        .I4(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I5(drpen_in[3]),
        .O(drpen_in_lane3_i_1_n_0));
  FDRE drpen_in_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_lane3_i_1_n_0),
        .Q(drpen_in[3]),
        .R(reset));
  FDRE drpen_in_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_i_1_n_0),
        .Q(drpen_in[0]),
        .R(reset));
  FDRE drprdy_out_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[1]),
        .Q(drprdy_out_lane1),
        .R(reset));
  FDRE drprdy_out_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[2]),
        .Q(drprdy_out_lane2),
        .R(reset));
  FDRE drprdy_out_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[3]),
        .Q(drprdy_out_lane3),
        .R(reset));
  FDRE drprdy_out_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drprdy_out[0]),
        .Q(drprdy_out_1),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_i_1
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(s_axi_wready_5),
        .I2(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I3(p_0_in25_in),
        .I4(tx_done),
        .I5(drpwe_in[0]),
        .O(drpwe_in_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane1_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_wready_lane1_6),
        .I3(p_0_in21_in),
        .I4(tx_done_lane1),
        .I5(drpwe_in[1]),
        .O(drpwe_in_lane1_i_1_n_0));
  FDRE drpwe_in_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_lane1_i_1_n_0),
        .Q(drpwe_in[1]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane2_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ),
        .I1(s_axi_wready_lane2_7),
        .I2(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I3(p_0_in17_in),
        .I4(tx_done_lane2),
        .I5(drpwe_in[2]),
        .O(drpwe_in_lane2_i_1_n_0));
  FDRE drpwe_in_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_lane2_i_1_n_0),
        .Q(drpwe_in[2]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_lane3_i_1
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ),
        .I1(s_axi_wready_lane3_8),
        .I2(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I3(p_0_in13_in),
        .I4(tx_done_lane3),
        .I5(drpwe_in[3]),
        .O(drpwe_in_lane3_i_1_n_0));
  FDRE drpwe_in_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_lane3_i_1_n_0),
        .Q(drpwe_in[3]),
        .R(reset));
  FDRE drpwe_in_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_i_1_n_0),
        .Q(drpwe_in[0]),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_i_1
       (.I0(rd_req0),
        .I1(wr_req),
        .I2(rd_req),
        .O(rd_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_i_2
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_5),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid_0),
        .I4(s_axi_awready_reg_n_0),
        .I5(s_axi_arvalid),
        .O(rd_req0));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane1_i_1
       (.I0(rd_req_lane10),
        .I1(wr_req_lane1),
        .I2(rd_req_lane1),
        .O(rd_req_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane1_i_2
       (.I0(s_axi_wready_lane1_6),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_awvalid_lane1),
        .I3(s_axi_arvalid_lane1_2),
        .I4(s_axi_awready_lane1_reg_n_0),
        .I5(s_axi_arvalid_lane1),
        .O(rd_req_lane10));
  FDRE rd_req_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_lane1_i_1_n_0),
        .Q(rd_req_lane1),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane2_i_1
       (.I0(rd_req_lane20),
        .I1(wr_req_lane2),
        .I2(rd_req_lane2),
        .O(rd_req_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane2_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_7),
        .I2(s_axi_awvalid_lane2),
        .I3(s_axi_arvalid_lane2_3),
        .I4(s_axi_awready_lane2_reg_n_0),
        .I5(s_axi_arvalid_lane2),
        .O(rd_req_lane20));
  FDRE rd_req_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_lane2_i_1_n_0),
        .Q(rd_req_lane2),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_lane3_i_1
       (.I0(rd_req_lane30),
        .I1(wr_req_lane3),
        .I2(rd_req_lane3),
        .O(rd_req_lane3_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_lane3_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_8),
        .I2(s_axi_awvalid_lane3),
        .I3(s_axi_arvalid_lane3_4),
        .I4(s_axi_awready_lane3_reg_n_0),
        .I5(s_axi_arvalid_lane3),
        .O(rd_req_lane30));
  FDRE rd_req_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_lane3_i_1_n_0),
        .Q(rd_req_lane3),
        .R(reset));
  FDRE rd_req_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_i_1_n_0),
        .Q(rd_req),
        .R(reset));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ready_det_r_i_2
       (.I0(s_axi_rready),
        .I1(rd_req),
        .I2(s_axi_bready),
        .I3(wr_req_reg_n_0),
        .I4(ready_det_r_reg_n_0),
        .O(ready_det__1));
  FDRE ready_det_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_RESET_n_1),
        .Q(ready_det_r_reg_n_0),
        .R(1'b0));
  FDRE \s_axi_araddr_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[8]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[9]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[0]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[1]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[2]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[3]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[4]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[5]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[6]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_araddr_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane1),
        .D(s_axi_araddr_lane1[7]),
        .Q(\s_axi_araddr_lane1_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[8]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[9]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[0]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[1]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[2]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[3]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[4]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[5]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[6]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_araddr_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane2),
        .D(s_axi_araddr_lane2[7]),
        .Q(\s_axi_araddr_lane2_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[8]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[9]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[0]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[1]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[2]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[3]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[4]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[5]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[6]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_araddr_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid_lane3),
        .D(s_axi_araddr_lane3[7]),
        .Q(\s_axi_araddr_lane3_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_araddr_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[8]),
        .Q(in10[8]),
        .R(reset));
  FDRE \s_axi_araddr_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[9]),
        .Q(in10[9]),
        .R(reset));
  FDRE \s_axi_araddr_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[0]),
        .Q(in10[0]),
        .R(reset));
  FDRE \s_axi_araddr_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[1]),
        .Q(in10[1]),
        .R(reset));
  FDRE \s_axi_araddr_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[2]),
        .Q(in10[2]),
        .R(reset));
  FDRE \s_axi_araddr_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[3]),
        .Q(in10[3]),
        .R(reset));
  FDRE \s_axi_araddr_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[4]),
        .Q(in10[4]),
        .R(reset));
  FDRE \s_axi_araddr_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[5]),
        .Q(in10[5]),
        .R(reset));
  FDRE \s_axi_araddr_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[6]),
        .Q(in10[6]),
        .R(reset));
  FDRE \s_axi_araddr_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[7]),
        .Q(in10[7]),
        .R(reset));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_INST_0
       (.I0(s_axi_awready_reg_n_0),
        .I1(s_axi_arvalid_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(s_axi_wready_5),
        .I5(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(s_axi_arready));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane1_INST_0
       (.I0(s_axi_awready_lane1_reg_n_0),
        .I1(s_axi_arvalid_lane1_2),
        .I2(s_axi_arvalid_lane1),
        .I3(s_axi_awvalid_lane1),
        .I4(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I5(s_axi_wready_lane1_6),
        .O(s_axi_arready_lane1));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane2_INST_0
       (.I0(s_axi_awready_lane2_reg_n_0),
        .I1(s_axi_arvalid_lane2_3),
        .I2(s_axi_arvalid_lane2),
        .I3(s_axi_awvalid_lane2),
        .I4(s_axi_wready_lane2_7),
        .I5(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(s_axi_arready_lane2));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_lane3_INST_0
       (.I0(s_axi_awready_lane3_reg_n_0),
        .I1(s_axi_arvalid_lane3_4),
        .I2(s_axi_arvalid_lane3),
        .I3(s_axi_awvalid_lane3),
        .I4(s_axi_wready_lane3_8),
        .I5(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .O(s_axi_arready_lane3));
  FDRE s_axi_arvalid_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid_lane1),
        .Q(s_axi_arvalid_lane1_2),
        .R(reset));
  FDRE s_axi_arvalid_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid_lane2),
        .Q(s_axi_arvalid_lane2_3),
        .R(reset));
  FDRE s_axi_arvalid_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid_lane3),
        .Q(s_axi_arvalid_lane3_4),
        .R(reset));
  FDRE s_axi_arvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid),
        .Q(s_axi_arvalid_0),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[8]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[9]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[0]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[1]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[2]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[3]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[4]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[5]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[6]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane1),
        .D(s_axi_awaddr_lane1[7]),
        .Q(\s_axi_awaddr_lane1_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[8]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[9]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[0]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[1]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[2]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[3]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[4]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[5]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[6]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane2),
        .D(s_axi_awaddr_lane2[7]),
        .Q(\s_axi_awaddr_lane2_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[8]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[9]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[0]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[1]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[2]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[3]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[4]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[5]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[6]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_awaddr_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid_lane3),
        .D(s_axi_awaddr_lane3[7]),
        .Q(\s_axi_awaddr_lane3_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_awaddr_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[8]),
        .Q(in9[8]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[9]),
        .Q(in9[9]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[0]),
        .Q(in9[0]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[1]),
        .Q(in9[1]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[2]),
        .Q(in9[2]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[3]),
        .Q(in9[3]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[4]),
        .Q(in9[4]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[5]),
        .Q(in9[5]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[6]),
        .Q(in9[6]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[7]),
        .Q(in9[7]),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_INST_0
       (.I0(s_axi_awready_reg_n_0),
        .I1(s_axi_arvalid_0),
        .I2(s_axi_arvalid),
        .I3(s_axi_wready_5),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(s_axi_awready));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_i_1
       (.I0(wr_req_reg_n_0),
        .I1(rd_req),
        .I2(wr_req),
        .I3(s_axi_awready_reg_n_0),
        .O(s_axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane1_INST_0
       (.I0(s_axi_awready_lane1_reg_n_0),
        .I1(s_axi_arvalid_lane1),
        .I2(s_axi_arvalid_lane1_2),
        .I3(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I4(s_axi_wready_lane1_6),
        .O(s_axi_awready_lane1));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane1_i_1
       (.I0(wr_req_lane1_reg_n_0),
        .I1(rd_req_lane1),
        .I2(wr_req_lane1),
        .I3(s_axi_awready_lane1_reg_n_0),
        .O(s_axi_awready_lane1_i_1_n_0));
  FDRE s_axi_awready_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_lane1_i_1_n_0),
        .Q(s_axi_awready_lane1_reg_n_0),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane2_INST_0
       (.I0(s_axi_awready_lane2_reg_n_0),
        .I1(s_axi_arvalid_lane2),
        .I2(s_axi_arvalid_lane2_3),
        .I3(s_axi_wready_lane2_7),
        .I4(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .O(s_axi_awready_lane2));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane2_i_1
       (.I0(wr_req_lane2_reg_n_0),
        .I1(rd_req_lane2),
        .I2(wr_req_lane2),
        .I3(s_axi_awready_lane2_reg_n_0),
        .O(s_axi_awready_lane2_i_1_n_0));
  FDRE s_axi_awready_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_lane2_i_1_n_0),
        .Q(s_axi_awready_lane2_reg_n_0),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_lane3_INST_0
       (.I0(s_axi_awready_lane3_reg_n_0),
        .I1(s_axi_arvalid_lane3_4),
        .I2(s_axi_arvalid_lane3),
        .I3(s_axi_wready_lane3_8),
        .I4(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .O(s_axi_awready_lane3));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_lane3_i_1
       (.I0(wr_req_lane3_reg_n_0),
        .I1(rd_req_lane3),
        .I2(wr_req_lane3),
        .I3(s_axi_awready_lane3_reg_n_0),
        .O(s_axi_awready_lane3_i_1_n_0));
  FDRE s_axi_awready_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_lane3_i_1_n_0),
        .Q(s_axi_awready_lane3_reg_n_0),
        .R(reset));
  FDRE s_axi_awready_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_i_1_n_0),
        .Q(s_axi_awready_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_INST_0
       (.I0(s_axi_bvalid_9),
        .I1(tx_done),
        .I2(tx_done_r),
        .O(s_axi_bvalid));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_i_1
       (.I0(tx_done_r),
        .I1(tx_done),
        .I2(s_axi_bvalid_9),
        .I3(wr_req_reg_n_0),
        .I4(drprdy_out_1),
        .O(s_axi_bvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane1_INST_0
       (.I0(s_axi_bvalid_lane1_10),
        .I1(tx_done_lane1),
        .I2(tx_done_lane1_r),
        .O(s_axi_bvalid_lane1));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane1_i_1
       (.I0(tx_done_lane1_r),
        .I1(tx_done_lane1),
        .I2(s_axi_bvalid_lane1_10),
        .I3(wr_req_lane1_reg_n_0),
        .I4(drprdy_out_lane1),
        .O(s_axi_bvalid_lane1_i_1_n_0));
  FDRE s_axi_bvalid_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_lane1_i_1_n_0),
        .Q(s_axi_bvalid_lane1_10),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane2_INST_0
       (.I0(s_axi_bvalid_lane2_11),
        .I1(tx_done_lane2),
        .I2(tx_done_lane2_r),
        .O(s_axi_bvalid_lane2));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane2_i_1
       (.I0(tx_done_lane2_r),
        .I1(tx_done_lane2),
        .I2(s_axi_bvalid_lane2_11),
        .I3(wr_req_lane2_reg_n_0),
        .I4(drprdy_out_lane2),
        .O(s_axi_bvalid_lane2_i_1_n_0));
  FDRE s_axi_bvalid_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_lane2_i_1_n_0),
        .Q(s_axi_bvalid_lane2_11),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_lane3_INST_0
       (.I0(s_axi_bvalid_lane3_12),
        .I1(tx_done_lane3),
        .I2(tx_done_lane3_r),
        .O(s_axi_bvalid_lane3));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_lane3_i_1
       (.I0(tx_done_lane3_r),
        .I1(tx_done_lane3),
        .I2(s_axi_bvalid_lane3_12),
        .I3(wr_req_lane3_reg_n_0),
        .I4(drprdy_out_lane3),
        .O(s_axi_bvalid_lane3_i_1_n_0));
  FDRE s_axi_bvalid_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_lane3_i_1_n_0),
        .Q(s_axi_bvalid_lane3_12),
        .R(reset));
  FDRE s_axi_bvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_1_n_0),
        .Q(s_axi_bvalid_9),
        .R(reset));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata[15]_i_2 
       (.I0(drprdy_out_1),
        .I1(s_axi_rvalid_13),
        .O(s_axi_rdata0));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane1[15]_i_2 
       (.I0(drprdy_out_lane1),
        .I1(s_axi_rvalid_lane1_14),
        .O(s_axi_rdata_lane10));
  FDRE \s_axi_rdata_lane1_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[0]),
        .Q(s_axi_rdata_lane1[0]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[10]),
        .Q(s_axi_rdata_lane1[10]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[11]),
        .Q(s_axi_rdata_lane1[11]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[12]),
        .Q(s_axi_rdata_lane1[12]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[13]),
        .Q(s_axi_rdata_lane1[13]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[14]),
        .Q(s_axi_rdata_lane1[14]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[15]),
        .Q(s_axi_rdata_lane1[15]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[1]),
        .Q(s_axi_rdata_lane1[1]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[2]),
        .Q(s_axi_rdata_lane1[2]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[3]),
        .Q(s_axi_rdata_lane1[3]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[4]),
        .Q(s_axi_rdata_lane1[4]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[5]),
        .Q(s_axi_rdata_lane1[5]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[6]),
        .Q(s_axi_rdata_lane1[6]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[7]),
        .Q(s_axi_rdata_lane1[7]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[8]),
        .Q(s_axi_rdata_lane1[8]),
        .R(u_rst_sync_RESET_n_5));
  FDRE \s_axi_rdata_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane10),
        .D(drpdo_out_lane1[9]),
        .Q(s_axi_rdata_lane1[9]),
        .R(u_rst_sync_RESET_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane2[15]_i_2 
       (.I0(drprdy_out_lane2),
        .I1(s_axi_rvalid_lane2_15),
        .O(s_axi_rdata_lane20));
  FDRE \s_axi_rdata_lane2_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[0]),
        .Q(s_axi_rdata_lane2[0]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[10]),
        .Q(s_axi_rdata_lane2[10]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[11]),
        .Q(s_axi_rdata_lane2[11]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[12]),
        .Q(s_axi_rdata_lane2[12]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[13]),
        .Q(s_axi_rdata_lane2[13]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[14]),
        .Q(s_axi_rdata_lane2[14]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[15]),
        .Q(s_axi_rdata_lane2[15]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[1]),
        .Q(s_axi_rdata_lane2[1]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[2]),
        .Q(s_axi_rdata_lane2[2]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[3]),
        .Q(s_axi_rdata_lane2[3]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[4]),
        .Q(s_axi_rdata_lane2[4]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[5]),
        .Q(s_axi_rdata_lane2[5]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[6]),
        .Q(s_axi_rdata_lane2[6]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[7]),
        .Q(s_axi_rdata_lane2[7]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[8]),
        .Q(s_axi_rdata_lane2[8]),
        .R(u_rst_sync_RESET_n_7));
  FDRE \s_axi_rdata_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane20),
        .D(drpdo_out_lane2[9]),
        .Q(s_axi_rdata_lane2[9]),
        .R(u_rst_sync_RESET_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_lane3[15]_i_2 
       (.I0(drprdy_out_lane3),
        .I1(s_axi_rvalid_lane3_16),
        .O(s_axi_rdata_lane30));
  FDRE \s_axi_rdata_lane3_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[0]),
        .Q(s_axi_rdata_lane3[0]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[10]),
        .Q(s_axi_rdata_lane3[10]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[11]),
        .Q(s_axi_rdata_lane3[11]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[12]),
        .Q(s_axi_rdata_lane3[12]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[13]),
        .Q(s_axi_rdata_lane3[13]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[14]),
        .Q(s_axi_rdata_lane3[14]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[15]),
        .Q(s_axi_rdata_lane3[15]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[1]),
        .Q(s_axi_rdata_lane3[1]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[2]),
        .Q(s_axi_rdata_lane3[2]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[3]),
        .Q(s_axi_rdata_lane3[3]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[4]),
        .Q(s_axi_rdata_lane3[4]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[5]),
        .Q(s_axi_rdata_lane3[5]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[6]),
        .Q(s_axi_rdata_lane3[6]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[7]),
        .Q(s_axi_rdata_lane3[7]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[8]),
        .Q(s_axi_rdata_lane3[8]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata_lane30),
        .D(drpdo_out_lane3[9]),
        .Q(s_axi_rdata_lane3[9]),
        .R(u_rst_sync_RESET_n_9));
  FDRE \s_axi_rdata_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[0]),
        .Q(s_axi_rdata[0]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[10]),
        .Q(s_axi_rdata[10]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[11]),
        .Q(s_axi_rdata[11]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[12]),
        .Q(s_axi_rdata[12]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[13]),
        .Q(s_axi_rdata[13]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[14]),
        .Q(s_axi_rdata[14]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[15]),
        .Q(s_axi_rdata[15]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[1]),
        .Q(s_axi_rdata[1]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[2]),
        .Q(s_axi_rdata[2]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[3]),
        .Q(s_axi_rdata[3]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[4]),
        .Q(s_axi_rdata[4]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[5]),
        .Q(s_axi_rdata[5]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[6]),
        .Q(s_axi_rdata[6]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[7]),
        .Q(s_axi_rdata[7]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[8]),
        .Q(s_axi_rdata[8]),
        .R(u_rst_sync_RESET_n_3));
  FDRE \s_axi_rdata_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[9]),
        .Q(s_axi_rdata[9]),
        .R(u_rst_sync_RESET_n_3));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_INST_0
       (.I0(s_axi_rvalid_13),
        .I1(tx_done),
        .I2(tx_done_r),
        .O(s_axi_rvalid));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_i_1
       (.I0(tx_done_r),
        .I1(tx_done),
        .I2(s_axi_rvalid_13),
        .I3(rd_req),
        .I4(drprdy_out_1),
        .O(s_axi_rvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane1_INST_0
       (.I0(s_axi_rvalid_lane1_14),
        .I1(tx_done_lane1),
        .I2(tx_done_lane1_r),
        .O(s_axi_rvalid_lane1));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane1_i_1
       (.I0(tx_done_lane1_r),
        .I1(tx_done_lane1),
        .I2(s_axi_rvalid_lane1_14),
        .I3(rd_req_lane1),
        .I4(drprdy_out_lane1),
        .O(s_axi_rvalid_lane1_i_1_n_0));
  FDRE s_axi_rvalid_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_lane1_i_1_n_0),
        .Q(s_axi_rvalid_lane1_14),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane2_INST_0
       (.I0(s_axi_rvalid_lane2_15),
        .I1(tx_done_lane2),
        .I2(tx_done_lane2_r),
        .O(s_axi_rvalid_lane2));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane2_i_1
       (.I0(tx_done_lane2_r),
        .I1(tx_done_lane2),
        .I2(s_axi_rvalid_lane2_15),
        .I3(rd_req_lane2),
        .I4(drprdy_out_lane2),
        .O(s_axi_rvalid_lane2_i_1_n_0));
  FDRE s_axi_rvalid_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_lane2_i_1_n_0),
        .Q(s_axi_rvalid_lane2_15),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_lane3_INST_0
       (.I0(s_axi_rvalid_lane3_16),
        .I1(tx_done_lane3),
        .I2(tx_done_lane3_r),
        .O(s_axi_rvalid_lane3));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_lane3_i_1
       (.I0(tx_done_lane3_r),
        .I1(tx_done_lane3),
        .I2(s_axi_rvalid_lane3_16),
        .I3(rd_req_lane3),
        .I4(drprdy_out_lane3),
        .O(s_axi_rvalid_lane3_i_1_n_0));
  FDRE s_axi_rvalid_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_lane3_i_1_n_0),
        .Q(s_axi_rvalid_lane3_16),
        .R(reset));
  FDRE s_axi_rvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_1_n_0),
        .Q(s_axi_rvalid_13),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[0]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[10]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[11]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[12]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[13]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[14]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[15]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[1]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[2]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[3]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[4]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[5]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[6]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[7]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[8]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane1_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane1),
        .D(s_axi_wdata_lane1[9]),
        .Q(\s_axi_wdata_lane1_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[0]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[10]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[11]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[12]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[13]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[14]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[15]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[1]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[2]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[3]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[4]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[5]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[6]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[7]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[8]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane2_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane2),
        .D(s_axi_wdata_lane2[9]),
        .Q(\s_axi_wdata_lane2_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[0]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[10]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[11]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[12]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[13]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[14]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[15]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[1]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[2]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[3]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[4]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[5]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[6]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[7]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[8]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_lane3_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid_lane3),
        .D(s_axi_wdata_lane3[9]),
        .Q(\s_axi_wdata_lane3_reg_n_0_[9] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[0]),
        .Q(\s_axi_wdata_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[10]),
        .Q(\s_axi_wdata_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[11]),
        .Q(\s_axi_wdata_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[12]),
        .Q(\s_axi_wdata_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[13]),
        .Q(\s_axi_wdata_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[14]),
        .Q(\s_axi_wdata_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[15]),
        .Q(\s_axi_wdata_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[1]),
        .Q(\s_axi_wdata_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[2]),
        .Q(\s_axi_wdata_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[3]),
        .Q(\s_axi_wdata_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[4]),
        .Q(\s_axi_wdata_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[5]),
        .Q(\s_axi_wdata_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[6]),
        .Q(\s_axi_wdata_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[7]),
        .Q(\s_axi_wdata_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[8]),
        .Q(\s_axi_wdata_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[9]),
        .Q(\s_axi_wdata_reg_n_0_[9] ),
        .R(reset));
  FDRE s_axi_wready_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_lane1_6),
        .Q(s_axi_wready_lane1),
        .R(reset));
  FDRE s_axi_wready_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_lane2_7),
        .Q(s_axi_wready_lane2),
        .R(reset));
  FDRE s_axi_wready_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_lane3_8),
        .Q(s_axi_wready_lane3),
        .R(reset));
  FDRE s_axi_wready_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_5),
        .Q(s_axi_wready),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    tx_done_i_1
       (.I0(drprdy_out_1),
        .I1(ready_det__1),
        .I2(tx_done),
        .O(tx_done_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane1_i_1
       (.I0(drprdy_out_lane1),
        .I1(tx_done_lane1_i_2_n_0),
        .I2(tx_done_lane1),
        .O(tx_done_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane1_i_2
       (.I0(drprdy_out_lane1),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane1_reg_n_0),
        .I3(s_axi_bready_lane1),
        .I4(rd_req_lane1),
        .I5(s_axi_rready_lane1),
        .O(tx_done_lane1_i_2_n_0));
  FDRE tx_done_lane1_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane1),
        .Q(tx_done_lane1_r),
        .R(1'b0));
  FDRE tx_done_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane1_i_1_n_0),
        .Q(tx_done_lane1),
        .R(reset));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane2_i_1
       (.I0(drprdy_out_lane2),
        .I1(tx_done_lane2_i_2_n_0),
        .I2(tx_done_lane2),
        .O(tx_done_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane2_i_2
       (.I0(drprdy_out_lane2),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane2_reg_n_0),
        .I3(s_axi_bready_lane2),
        .I4(rd_req_lane2),
        .I5(s_axi_rready_lane2),
        .O(tx_done_lane2_i_2_n_0));
  FDRE tx_done_lane2_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane2),
        .Q(tx_done_lane2_r),
        .R(1'b0));
  FDRE tx_done_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane2_i_1_n_0),
        .Q(tx_done_lane2),
        .R(reset));
  LUT3 #(
    .INIT(8'hB8)) 
    tx_done_lane3_i_1
       (.I0(drprdy_out_lane3),
        .I1(tx_done_lane3_i_2_n_0),
        .I2(tx_done_lane3),
        .O(tx_done_lane3_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    tx_done_lane3_i_2
       (.I0(drprdy_out_lane3),
        .I1(ready_det_r_reg_n_0),
        .I2(wr_req_lane3_reg_n_0),
        .I3(s_axi_bready_lane3),
        .I4(rd_req_lane3),
        .I5(s_axi_rready_lane3),
        .O(tx_done_lane3_i_2_n_0));
  FDRE tx_done_lane3_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane3),
        .Q(tx_done_lane3_r),
        .R(1'b0));
  FDRE tx_done_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_lane3_i_1_n_0),
        .Q(tx_done_lane3),
        .R(reset));
  FDRE tx_done_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done),
        .Q(tx_done_r),
        .R(1'b0));
  FDRE tx_done_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_i_1_n_0),
        .Q(tx_done),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_24 u_rst_sync_RESET
       (.Q({s_axi_wready_5,\FSM_onehot_AXI_STATE_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_reg_n_0_[2] ,p_0_in25_in,wr_req}),
        .SR(u_rst_sync_RESET_n_2),
        .\drpaddr_in_lane1_reg[0] ({s_axi_wready_lane1_6,\FSM_onehot_AXI_STATE_lane1_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ,p_0_in21_in}),
        .\drpaddr_in_lane2_reg[0] ({s_axi_wready_lane2_7,\FSM_onehot_AXI_STATE_lane2_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ,p_0_in17_in}),
        .\drpaddr_in_lane3_reg[0] ({s_axi_wready_lane3_8,\FSM_onehot_AXI_STATE_lane3_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ,p_0_in13_in}),
        .drprdy_out_1(drprdy_out_1),
        .drprdy_out_lane1(drprdy_out_lane1),
        .drprdy_out_lane2(drprdy_out_lane2),
        .drprdy_out_lane3(drprdy_out_lane3),
        .in0(in0),
        .init_clk(init_clk),
        .ready_det__1(ready_det__1),
        .ready_det_r_reg(ready_det_r_reg_n_0),
        .reset(reset),
        .\s_axi_rdata_lane1_reg[15] (s_axi_rvalid_lane1_14),
        .\s_axi_rdata_lane2_reg[15] (s_axi_rvalid_lane2_15),
        .\s_axi_rdata_lane3_reg[15] (s_axi_rvalid_lane3_16),
        .\s_axi_rdata_reg[15] (s_axi_rvalid_13),
        .stg5_reg_0(u_rst_sync_RESET_n_1),
        .stg5_reg_1(u_rst_sync_RESET_n_3),
        .stg5_reg_2(u_rst_sync_RESET_n_4),
        .stg5_reg_3(u_rst_sync_RESET_n_5),
        .stg5_reg_4(u_rst_sync_RESET_n_6),
        .stg5_reg_5(u_rst_sync_RESET_n_7),
        .stg5_reg_6(u_rst_sync_RESET_n_8),
        .stg5_reg_7(u_rst_sync_RESET_n_9),
        .tx_done(tx_done),
        .tx_done_lane1(tx_done_lane1),
        .tx_done_lane1_r(tx_done_lane1_r),
        .tx_done_lane2(tx_done_lane2),
        .tx_done_lane2_r(tx_done_lane2_r),
        .tx_done_lane3(tx_done_lane3),
        .tx_done_lane3_r(tx_done_lane3_r),
        .tx_done_r(tx_done_r));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_i_1
       (.I0(wr_req0),
        .I1(wr_req),
        .I2(wr_req_reg_n_0),
        .O(wr_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_i_2
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_5),
        .I2(s_axi_arvalid),
        .I3(s_axi_arvalid_0),
        .I4(s_axi_awready_reg_n_0),
        .I5(s_axi_awvalid),
        .O(wr_req0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane1_i_1
       (.I0(wr_req_lane10),
        .I1(wr_req_lane1),
        .I2(wr_req_lane1_reg_n_0),
        .O(wr_req_lane1_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane1_i_2
       (.I0(s_axi_wready_lane1_6),
        .I1(\FSM_onehot_AXI_STATE_lane1_reg_n_0_[2] ),
        .I2(s_axi_arvalid_lane1_2),
        .I3(s_axi_arvalid_lane1),
        .I4(s_axi_awready_lane1_reg_n_0),
        .I5(s_axi_awvalid_lane1),
        .O(wr_req_lane10));
  FDRE wr_req_lane1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_lane1_i_1_n_0),
        .Q(wr_req_lane1_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane2_i_1
       (.I0(wr_req_lane20),
        .I1(wr_req_lane2),
        .I2(wr_req_lane2_reg_n_0),
        .O(wr_req_lane2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane2_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane2_reg_n_0_[2] ),
        .I1(s_axi_wready_lane2_7),
        .I2(s_axi_arvalid_lane2_3),
        .I3(s_axi_arvalid_lane2),
        .I4(s_axi_awready_lane2_reg_n_0),
        .I5(s_axi_awvalid_lane2),
        .O(wr_req_lane20));
  FDRE wr_req_lane2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_lane2_i_1_n_0),
        .Q(wr_req_lane2_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_lane3_i_1
       (.I0(wr_req_lane30),
        .I1(wr_req_lane3),
        .I2(wr_req_lane3_reg_n_0),
        .O(wr_req_lane3_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_lane3_i_2
       (.I0(\FSM_onehot_AXI_STATE_lane3_reg_n_0_[2] ),
        .I1(s_axi_wready_lane3_8),
        .I2(s_axi_arvalid_lane3),
        .I3(s_axi_arvalid_lane3_4),
        .I4(s_axi_awready_lane3_reg_n_0),
        .I5(s_axi_awvalid_lane3),
        .O(wr_req_lane30));
  FDRE wr_req_lane3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_lane3_i_1_n_0),
        .Q(wr_req_lane3_reg_n_0),
        .R(reset));
  FDRE wr_req_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_i_1_n_0),
        .Q(wr_req_reg_n_0),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM
   (D,
    blocksync_out_i,
    BLOCKSYNC_OUT_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    system_reset_r2,
    Q,
    rxheadervalid_i);
  output [0:0]D;
  output blocksync_out_i;
  output BLOCKSYNC_OUT_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input system_reset_r2;
  input [1:0]Q;
  input rxheadervalid_i;

  wire BLOCKSYNC_OUT_i_1_n_0;
  wire BLOCKSYNC_OUT_reg_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1_n_0;
  wire RXGEARBOXSLIP_OUT_i_2__2_n_0;
  wire RXGEARBOXSLIP_OUT_i_3_n_0;
  wire begin_r;
  wire begin_r_i_2__0_n_0;
  wire begin_r_i_3_n_0;
  wire begin_r_i_4_n_0;
  wire blocksync_out_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire [15:0]p_0_in__1;
  wire [9:0]p_0_in__2;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_i;
  wire sh_invalid_r_i_2_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2_n_0;
  wire sync_done_r_i_3_n_0;
  wire sync_done_r_i_4_n_0;
  wire sync_done_r_i_5_n_0;
  wire sync_done_r_i_6_n_0;
  wire sync_done_r_i_7_n_0;
  wire sync_done_r_i_8_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1
       (.I0(p_1_in[1]),
        .I1(sync_done_r),
        .I2(blocksync_out_i),
        .I3(system_reset_r2),
        .O(BLOCKSYNC_OUT_i_1_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1_n_0),
        .Q(blocksync_out_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__2
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4_n_0),
        .I4(begin_r_i_3_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAEAAA)) 
    begin_r_i_1
       (.I0(begin_r_i_2__0_n_0),
        .I1(begin_r_i_3_n_0),
        .I2(sync_done_r_i_4_n_0),
        .I3(p_1_in[2]),
        .I4(sync_done_r_i_2_n_0),
        .I5(p_1_in[3]),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_2__0
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    begin_r_i_3
       (.I0(blocksync_out_i),
        .I1(begin_r_i_4_n_0),
        .I2(sync_done_r_i_5_n_0),
        .O(begin_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    begin_r_i_4
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[4]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(begin_r_i_4_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1
       (.I0(blocksync_out_i),
        .O(BLOCKSYNC_OUT_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h09)) 
    sh_invalid_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2_n_0),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    sh_invalid_r_i_2
       (.I0(sync_done_r),
        .I1(rxheadervalid_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h06)) 
    sh_valid_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2_n_0),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1
       (.I0(sync_done_r_i_2_n_0),
        .I1(sync_done_r_i_3_n_0),
        .I2(sync_done_r_i_4_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2
       (.I0(sync_done_r_i_5_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4
       (.I0(sync_done_r_i_6_n_0),
        .I1(sync_header_count_i_reg[10]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_header_count_i_reg[3]),
        .I5(sync_done_r_i_7_n_0),
        .O(sync_done_r_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[8]),
        .I3(sync_header_invalid_count_i_reg[9]),
        .I4(sync_header_invalid_count_i_reg[6]),
        .O(sync_done_r_i_5_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    sync_done_r_i_6
       (.I0(sync_header_count_i_reg[14]),
        .I1(sync_header_count_i_reg[7]),
        .I2(sync_header_count_i_reg[5]),
        .I3(sync_header_count_i_reg[13]),
        .O(sync_done_r_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7
       (.I0(sync_header_count_i_reg[1]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[15]),
        .I4(sync_done_r_i_8_n_0),
        .O(sync_done_r_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_8
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[0]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[2]),
        .O(sync_done_r_i_8_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__1[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__1[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__1[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__2[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__2[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2__2_n_0),
        .I1(begin_r_i_3_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4_n_0),
        .I5(test_sh_r_i_2_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2
       (.I0(test_sh_r),
        .I1(rxheadervalid_i),
        .I2(begin_r),
        .O(test_sh_r_i_2_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_BLOCK_SYNC_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_25
   (D,
    blocksync_out_lane1_i,
    BLOCKSYNC_OUT_reg_0,
    blocksync_all_lanes_inrxclk,
    gtwiz_userclk_rx_usrclk_out,
    system_reset_r2,
    Q,
    rxheadervalid_lane1_i,
    blocksync_out_i,
    blocksync_out_lane3_i,
    blocksync_out_lane2_i);
  output [0:0]D;
  output blocksync_out_lane1_i;
  output BLOCKSYNC_OUT_reg_0;
  output blocksync_all_lanes_inrxclk;
  input gtwiz_userclk_rx_usrclk_out;
  input system_reset_r2;
  input [1:0]Q;
  input rxheadervalid_lane1_i;
  input blocksync_out_i;
  input blocksync_out_lane3_i;
  input blocksync_out_lane2_i;

  wire BLOCKSYNC_OUT_i_1__0_n_0;
  wire BLOCKSYNC_OUT_reg_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_2__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__0_n_0;
  wire begin_r;
  wire begin_r_i_2_n_0;
  wire begin_r_i_3__2_n_0;
  wire begin_r_i_4__0_n_0;
  wire blocksync_all_lanes_inrxclk;
  wire blocksync_out_i;
  wire blocksync_out_lane1_i;
  wire blocksync_out_lane2_i;
  wire blocksync_out_lane3_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire [15:0]p_0_in__5;
  wire [9:0]p_0_in__6;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane1_i;
  wire sh_invalid_r_i_2__0_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2__0_n_0;
  wire sync_done_r_i_3__0_n_0;
  wire sync_done_r_i_4__0_n_0;
  wire sync_done_r_i_5__0_n_0;
  wire sync_done_r_i_6__0_n_0;
  wire sync_done_r_i_7__0_n_0;
  wire sync_done_r_i_8__0_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2__0_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__0_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1__0
       (.I0(system_reset_r2),
        .I1(sync_done_r),
        .I2(blocksync_out_lane1_i),
        .I3(p_1_in[1]),
        .O(BLOCKSYNC_OUT_i_1__0_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__0_n_0),
        .Q(blocksync_out_lane1_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1__0
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3__0_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__1
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3__0
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2__0_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4__0_n_0),
        .I4(begin_r_i_2_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3__0_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1__0_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80888080)) 
    begin_r_i_1__0
       (.I0(begin_r_i_2_n_0),
        .I1(sync_done_r_i_4__0_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_2__0_n_0),
        .I4(p_1_in[3]),
        .I5(begin_r_i_3__2_n_0),
        .O(next_begin_c));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    begin_r_i_2
       (.I0(blocksync_out_lane1_i),
        .I1(begin_r_i_4__0_n_0),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_done_r_i_5__0_n_0),
        .O(begin_r_i_2_n_0));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_3__2
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    begin_r_i_4__0
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(begin_r_i_4__0_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  LUT4 #(
    .INIT(16'h8000)) 
    blocksync_all_lanes_inrxclk_q_i_1
       (.I0(blocksync_out_lane1_i),
        .I1(blocksync_out_i),
        .I2(blocksync_out_lane3_i),
        .I3(blocksync_out_lane2_i),
        .O(blocksync_all_lanes_inrxclk));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1__0
       (.I0(blocksync_out_lane1_i),
        .O(BLOCKSYNC_OUT_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h09)) 
    sh_invalid_r_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2__0_n_0),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    sh_invalid_r_i_2__0
       (.I0(sync_done_r),
        .I1(rxheadervalid_lane1_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2__0_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h06)) 
    sh_valid_r_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_invalid_r_i_2__0_n_0),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__0 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1__0
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3__0_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__0
       (.I0(sync_done_r_i_2__0_n_0),
        .I1(sync_done_r_i_3__0_n_0),
        .I2(sync_done_r_i_4__0_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2__0
       (.I0(sync_done_r_i_5__0_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3__0
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4__0
       (.I0(sync_done_r_i_6__0_n_0),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[15]),
        .I3(sync_header_count_i_reg[14]),
        .I4(sync_header_count_i_reg[7]),
        .I5(sync_done_r_i_7__0_n_0),
        .O(sync_done_r_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5__0
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[8]),
        .I2(sync_header_invalid_count_i_reg[5]),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[7]),
        .O(sync_done_r_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_6__0
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[2]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[4]),
        .O(sync_done_r_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7__0
       (.I0(sync_header_count_i_reg[0]),
        .I1(sync_header_count_i_reg[3]),
        .I2(sync_header_count_i_reg[10]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_done_r_i_8__0_n_0),
        .O(sync_done_r_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    sync_done_r_i_8__0
       (.I0(sync_header_count_i_reg[5]),
        .I1(sync_header_count_i_reg[13]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[1]),
        .O(sync_done_r_i_8__0_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__5[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__5[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1__0 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__5[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1__0 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__5[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__6[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .O(p_0_in__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__6[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__6[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1__0 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2__0_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__6[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2__0 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2__0_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__6[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1__0
       (.I0(RXGEARBOXSLIP_OUT_i_2__1_n_0),
        .I1(begin_r_i_2_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4__0_n_0),
        .I5(test_sh_r_i_2__0_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2__0
       (.I0(test_sh_r),
        .I1(rxheadervalid_lane1_i),
        .I2(begin_r),
        .O(test_sh_r_i_2__0_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_BLOCK_SYNC_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_26
   (D,
    system_reset_r2,
    blocksync_out_lane2_i,
    BLOCKSYNC_OUT_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    SR,
    Q,
    rxheadervalid_lane2_i);
  output [0:0]D;
  output system_reset_r2;
  output blocksync_out_lane2_i;
  output BLOCKSYNC_OUT_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]SR;
  input [1:0]Q;
  input rxheadervalid_lane2_i;

  wire BLOCKSYNC_OUT_i_1__1_n_0;
  wire BLOCKSYNC_OUT_reg_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1__1_n_0;
  wire RXGEARBOXSLIP_OUT_i_2_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__1_n_0;
  wire [0:0]SR;
  wire begin_r;
  wire begin_r_i_2__1_n_0;
  wire begin_r_i_3__0_n_0;
  wire begin_r_i_4__1_n_0;
  wire blocksync_out_lane2_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire [9:0]p_0_in__10;
  wire [15:0]p_0_in__9;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane2_i;
  wire sh_invalid_r_i_2__1_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2__1_n_0;
  wire sync_done_r_i_3__1_n_0;
  wire sync_done_r_i_4__1_n_0;
  wire sync_done_r_i_5__1_n_0;
  wire sync_done_r_i_6__1_n_0;
  wire sync_done_r_i_7__1_n_0;
  wire sync_done_r_i_8__1_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2__1_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__1_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1__1
       (.I0(system_reset_r2),
        .I1(sync_done_r),
        .I2(blocksync_out_lane2_i),
        .I3(p_1_in[1]),
        .O(BLOCKSYNC_OUT_i_1__1_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__1_n_0),
        .Q(blocksync_out_lane2_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1__1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3__1_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3__1
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2__1_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4__1_n_0),
        .I4(begin_r_i_3__0_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3__1_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1__1_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAEAAA)) 
    begin_r_i_1__1
       (.I0(begin_r_i_2__1_n_0),
        .I1(begin_r_i_3__0_n_0),
        .I2(sync_done_r_i_4__1_n_0),
        .I3(p_1_in[2]),
        .I4(sync_done_r_i_2__1_n_0),
        .I5(p_1_in[3]),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_2__1
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    begin_r_i_3__0
       (.I0(blocksync_out_lane2_i),
        .I1(begin_r_i_4__1_n_0),
        .I2(sync_done_r_i_5__1_n_0),
        .O(begin_r_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    begin_r_i_4__1
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[4]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(begin_r_i_4__1_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1__1
       (.I0(blocksync_out_lane2_i),
        .O(BLOCKSYNC_OUT_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h82)) 
    sh_invalid_r_i_1__1
       (.I0(sh_invalid_r_i_2__1_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    sh_invalid_r_i_2__1
       (.I0(sync_done_r),
        .I1(rxheadervalid_lane2_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2__1_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h28)) 
    sh_valid_r_i_1__1
       (.I0(sh_invalid_r_i_2__1_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__1 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1__1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3__1_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__1
       (.I0(sync_done_r_i_2__1_n_0),
        .I1(sync_done_r_i_3__1_n_0),
        .I2(sync_done_r_i_4__1_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2__1
       (.I0(sync_done_r_i_5__1_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3__1
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4__1
       (.I0(sync_done_r_i_6__1_n_0),
        .I1(sync_header_count_i_reg[10]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_header_count_i_reg[3]),
        .I5(sync_done_r_i_7__1_n_0),
        .O(sync_done_r_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5__1
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[8]),
        .I3(sync_header_invalid_count_i_reg[9]),
        .I4(sync_header_invalid_count_i_reg[6]),
        .O(sync_done_r_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    sync_done_r_i_6__1
       (.I0(sync_header_count_i_reg[14]),
        .I1(sync_header_count_i_reg[7]),
        .I2(sync_header_count_i_reg[5]),
        .I3(sync_header_count_i_reg[13]),
        .O(sync_done_r_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7__1
       (.I0(sync_header_count_i_reg[1]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[15]),
        .I4(sync_done_r_i_8__1_n_0),
        .O(sync_done_r_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_8__1
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[0]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[2]),
        .O(sync_done_r_i_8__1_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__9[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__9[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1__1 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__9[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1__1 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__9[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__10[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .O(p_0_in__10[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__10[7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__10[8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1__1 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2__1_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__10[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2__1 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2__1_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__10[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  FDRE system_reset_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(system_reset_r),
        .Q(system_reset_r2),
        .R(1'b0));
  FDRE system_reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(SR),
        .Q(system_reset_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1__1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(begin_r_i_3__0_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4__1_n_0),
        .I5(test_sh_r_i_2__1_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2__1
       (.I0(test_sh_r),
        .I1(rxheadervalid_lane2_i),
        .I2(begin_r),
        .O(test_sh_r_i_2__1_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_BLOCK_SYNC_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_27
   (D,
    blocksync_out_lane3_i,
    BLOCKSYNC_OUT_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    system_reset_r2,
    Q,
    rxheadervalid_lane3_i);
  output [0:0]D;
  output blocksync_out_lane3_i;
  output BLOCKSYNC_OUT_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input system_reset_r2;
  input [1:0]Q;
  input rxheadervalid_lane3_i;

  wire BLOCKSYNC_OUT_i_1__2_n_0;
  wire BLOCKSYNC_OUT_reg_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_1__2_n_0;
  wire RXGEARBOXSLIP_OUT_i_2__0_n_0;
  wire RXGEARBOXSLIP_OUT_i_3__2_n_0;
  wire begin_r;
  wire begin_r_i_2__2_n_0;
  wire begin_r_i_3__1_n_0;
  wire begin_r_i_4__2_n_0;
  wire blocksync_out_lane3_i;
  wire data2;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire p_0_in;
  wire [15:0]p_0_in__13;
  wire [9:0]p_0_in__14;
  wire [3:1]p_1_in;
  wire [15:1]p_1_in__0;
  wire rxheadervalid_lane3_i;
  wire sh_invalid_r_i_2__2_n_0;
  wire sync_done_r;
  wire sync_done_r_i_2__2_n_0;
  wire sync_done_r_i_3__2_n_0;
  wire sync_done_r_i_4__2_n_0;
  wire sync_done_r_i_5__2_n_0;
  wire sync_done_r_i_6__2_n_0;
  wire sync_done_r_i_7__2_n_0;
  wire sync_done_r_i_8__2_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2__2_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2__2_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    BLOCKSYNC_OUT_i_1__2
       (.I0(system_reset_r2),
        .I1(sync_done_r),
        .I2(blocksync_out_lane3_i),
        .I3(p_1_in[1]),
        .O(BLOCKSYNC_OUT_i_1__2_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1__2_n_0),
        .Q(blocksync_out_lane3_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    RXGEARBOXSLIP_OUT_i_1__2
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_3__2_n_0),
        .O(RXGEARBOXSLIP_OUT_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2__0
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0000F2F0)) 
    RXGEARBOXSLIP_OUT_i_3__2
       (.I0(p_1_in[3]),
        .I1(sync_done_r_i_2__2_n_0),
        .I2(p_1_in[2]),
        .I3(sync_done_r_i_4__2_n_0),
        .I4(begin_r_i_3__1_n_0),
        .O(RXGEARBOXSLIP_OUT_i_3__2_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(RXGEARBOXSLIP_OUT_i_1__2_n_0),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAEAAA)) 
    begin_r_i_1__2
       (.I0(begin_r_i_2__2_n_0),
        .I1(begin_r_i_3__1_n_0),
        .I2(sync_done_r_i_4__2_n_0),
        .I3(p_1_in[2]),
        .I4(sync_done_r_i_2__2_n_0),
        .I5(p_1_in[3]),
        .O(next_begin_c));
  LUT4 #(
    .INIT(16'hFF8F)) 
    begin_r_i_2__2
       (.I0(data2),
        .I1(p_1_in[1]),
        .I2(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I3(sync_done_r),
        .O(begin_r_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    begin_r_i_3__1
       (.I0(blocksync_out_lane3_i),
        .I1(begin_r_i_4__2_n_0),
        .I2(sync_done_r_i_5__2_n_0),
        .O(begin_r_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    begin_r_i_4__2
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[4]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .O(begin_r_i_4__2_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT1 #(
    .INIT(2'h1)) 
    reset_r_i_1__2
       (.I0(blocksync_out_lane3_i),
        .O(BLOCKSYNC_OUT_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h82)) 
    sh_invalid_r_i_1__2
       (.I0(sh_invalid_r_i_2__2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_invalid_c));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    sh_invalid_r_i_2__2
       (.I0(sync_done_r),
        .I1(rxheadervalid_lane3_i),
        .I2(p_1_in[1]),
        .I3(begin_r),
        .I4(test_sh_r),
        .I5(sync_header_count_i0),
        .O(sh_invalid_r_i_2__2_n_0));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h28)) 
    sh_valid_r_i_1__2
       (.I0(sh_invalid_r_i_2__2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(next_sh_valid_c));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1__2 
       (.I0(p_1_in[1]),
        .O(p_0_in));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(p_1_in__0[1]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(p_1_in__0[11]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(p_1_in__0[12]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(p_1_in__0[13]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(p_1_in__0[14]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(p_1_in__0[15]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(data2),
        .R(p_0_in));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(p_1_in__0[2]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(p_1_in__0[3]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(p_1_in__0[4]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(p_1_in__0[5]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(p_1_in__0[6]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(p_1_in__0[7]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(p_1_in__0[8]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(p_1_in__0[9]),
        .R(p_0_in));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(p_1_in__0[10]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hAA08)) 
    slip_r_i_1__2
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(p_1_in[1]),
        .I2(data2),
        .I3(RXGEARBOXSLIP_OUT_i_3__2_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1__2
       (.I0(sync_done_r_i_2__2_n_0),
        .I1(sync_done_r_i_3__2_n_0),
        .I2(sync_done_r_i_4__2_n_0),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_2__2
       (.I0(sync_done_r_i_5__2_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[1]),
        .I5(sync_header_invalid_count_i_reg[0]),
        .O(sync_done_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    sync_done_r_i_3__2
       (.I0(p_1_in[1]),
        .I1(begin_r),
        .I2(p_1_in[2]),
        .I3(test_sh_r),
        .I4(p_1_in[3]),
        .I5(sync_done_r),
        .O(sync_done_r_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sync_done_r_i_4__2
       (.I0(sync_done_r_i_6__2_n_0),
        .I1(sync_header_count_i_reg[10]),
        .I2(sync_header_count_i_reg[9]),
        .I3(sync_header_count_i_reg[11]),
        .I4(sync_header_count_i_reg[3]),
        .I5(sync_done_r_i_7__2_n_0),
        .O(sync_done_r_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_5__2
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(sync_header_invalid_count_i_reg[5]),
        .I2(sync_header_invalid_count_i_reg[8]),
        .I3(sync_header_invalid_count_i_reg[9]),
        .I4(sync_header_invalid_count_i_reg[6]),
        .O(sync_done_r_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    sync_done_r_i_6__2
       (.I0(sync_header_count_i_reg[14]),
        .I1(sync_header_count_i_reg[7]),
        .I2(sync_header_count_i_reg[5]),
        .I3(sync_header_count_i_reg[13]),
        .O(sync_done_r_i_6__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sync_done_r_i_7__2
       (.I0(sync_header_count_i_reg[1]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[15]),
        .I4(sync_done_r_i_8__2_n_0),
        .O(sync_done_r_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    sync_done_r_i_8__2
       (.I0(sync_header_count_i_reg[8]),
        .I1(sync_header_count_i_reg[0]),
        .I2(sync_header_count_i_reg[6]),
        .I3(sync_header_count_i_reg[2]),
        .O(sync_done_r_i_8__2_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__13[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__13[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1__2 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__13[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1__2 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__13[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__14[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__14[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[2]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__14[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[3]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__14[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[4]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[4]),
        .I1(sync_header_invalid_count_i_reg[2]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__14[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sync_header_invalid_count_i[5]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__14[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .O(p_0_in__14[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sync_header_invalid_count_i[7]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__14[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sync_header_invalid_count_i[8]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[8]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__14[8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sync_header_invalid_count_i[9]_i_1__2 
       (.I0(sync_header_invalid_count_i_reg[9]),
        .I1(sync_header_invalid_count_i_reg[7]),
        .I2(\sync_header_invalid_count_i[9]_i_2__2_n_0 ),
        .I3(sync_header_invalid_count_i_reg[6]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__14[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2__2 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[1]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2__2_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__14[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  LUT6 #(
    .INIT(64'h0000AA80AAAAAAAA)) 
    test_sh_r_i_1__2
       (.I0(RXGEARBOXSLIP_OUT_i_2__0_n_0),
        .I1(begin_r_i_3__1_n_0),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(sync_done_r_i_4__2_n_0),
        .I5(test_sh_r_i_2__2_n_0),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'h0D)) 
    test_sh_r_i_2__2
       (.I0(test_sh_r),
        .I1(rxheadervalid_lane3_i),
        .I2(begin_r),
        .O(test_sh_r_i_2__2_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_MASTER
   (hold_rd_ptr_i_6,
    rxchanisaligned,
    alignment_done_r,
    Q,
    D,
    alignment_done_r_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    rxchanisaligned1_out,
    alignment_done_r_reg_1,
    \cb_rxdatavalid_cnt_reg[1]_0 ,
    master_do_rd_en,
    \CHBONDO_reg[1] ,
    CB_align_ver,
    CB_flag_flopped);
  output hold_rd_ptr_i_6;
  output rxchanisaligned;
  output alignment_done_r;
  output [2:0]Q;
  output [1:0]D;
  input alignment_done_r_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input rxchanisaligned1_out;
  input alignment_done_r_reg_1;
  input \cb_rxdatavalid_cnt_reg[1]_0 ;
  input master_do_rd_en;
  input [3:0]\CHBONDO_reg[1] ;
  input CB_align_ver;
  input CB_flag_flopped;

  wire CB_align_ver;
  wire CB_flag_flopped;
  wire [3:0]\CHBONDO_reg[1] ;
  wire [1:0]D;
  wire [2:0]Q;
  wire alignment_done_r;
  wire alignment_done_r_reg_0;
  wire alignment_done_r_reg_1;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3__1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_4_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2__1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__1_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__1_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[1]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire \count_maxskew_load[0]_i_1_n_0 ;
  wire \count_maxskew_load[1]_i_1_n_0 ;
  wire \count_maxskew_load[2]_i_1_n_0 ;
  wire \count_maxskew_load[2]_i_2_n_0 ;
  wire hold_rd_ptr_i_1__1_n_0;
  wire hold_rd_ptr_i_6;
  wire master_do_rd_en;
  wire rxchanisaligned;
  wire rxchanisaligned1_out;

  LUT5 #(
    .INIT(32'h10FF1010)) 
    \CHBONDO[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(CB_align_ver),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \CHBONDO[1]_i_1 
       (.I0(alignment_done_r),
        .I1(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  FDCE alignment_done_r_reg
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(alignment_done_r_reg_1),
        .Q(alignment_done_r));
  LUT6 #(
    .INIT(64'h00000000FE0E0E0E)) 
    \cb_rxdatavalid_cnt[0]_i_1__1 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__1_n_0 ),
        .I1(\cb_rxdatavalid_cnt[0]_i_3__1_n_0 ),
        .I2(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I3(\CHBONDO_reg[1] [0]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt[0]_i_4_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h54B0B0B0)) 
    \cb_rxdatavalid_cnt[0]_i_2__1 
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(\CHBONDO_reg[1] [1]),
        .I4(master_do_rd_en),
        .O(\cb_rxdatavalid_cnt[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h70000000)) 
    \cb_rxdatavalid_cnt[0]_i_3__1 
       (.I0(\CHBONDO_reg[1] [0]),
        .I1(master_do_rd_en),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \cb_rxdatavalid_cnt[0]_i_4 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(master_do_rd_en),
        .I2(\CHBONDO_reg[1] [2]),
        .I3(\CHBONDO_reg[1] [1]),
        .O(\cb_rxdatavalid_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0080)) 
    \cb_rxdatavalid_cnt[1]_i_1__1 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(master_do_rd_en),
        .I2(\CHBONDO_reg[1] [2]),
        .I3(\CHBONDO_reg[1] [1]),
        .I4(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ),
        .I5(\cb_rxdatavalid_cnt[1]_i_3__0_n_0 ),
        .O(\cb_rxdatavalid_cnt[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h80888080)) 
    \cb_rxdatavalid_cnt[1]_i_2__1 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(master_do_rd_en),
        .I2(\CHBONDO_reg[1] [3]),
        .I3(CB_flag_flopped),
        .I4(\CHBONDO_reg[1] [2]),
        .O(\cb_rxdatavalid_cnt[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9830303018303030)) 
    \cb_rxdatavalid_cnt[1]_i_3__0 
       (.I0(\CHBONDO_reg[1] [1]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(cb_rxdatavalid_cnt[0]),
        .I4(master_do_rd_en),
        .I5(\CHBONDO_reg[1] [0]),
        .O(\cb_rxdatavalid_cnt[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008000)) 
    \cb_rxdatavalid_cnt[2]_i_1__1 
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(master_do_rd_en),
        .I2(\CHBONDO_reg[1] [1]),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[1]),
        .I5(\cb_rxdatavalid_cnt[2]_i_2__1_n_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFCC000000000000)) 
    \cb_rxdatavalid_cnt[2]_i_2__1 
       (.I0(CB_flag_flopped),
        .I1(\CHBONDO_reg[1] [3]),
        .I2(\CHBONDO_reg[1] [1]),
        .I3(\CHBONDO_reg[1] [2]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_2__1_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__1_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \count_maxskew_load[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_maxskew_load[2]_i_2_n_0 ),
        .O(\count_maxskew_load[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0098)) 
    \count_maxskew_load[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\count_maxskew_load[2]_i_2_n_0 ),
        .O(\count_maxskew_load[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \count_maxskew_load[2]_i_1 
       (.I0(\count_maxskew_load[2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_maxskew_load[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \count_maxskew_load[2]_i_2 
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(cb_rxdatavalid_cnt[1]),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(alignment_done_r),
        .O(\count_maxskew_load[2]_i_2_n_0 ));
  FDCE \count_maxskew_load_reg[0] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \count_maxskew_load_reg[1] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \count_maxskew_load_reg[2] 
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\count_maxskew_load[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hABFE)) 
    hold_rd_ptr_i_1__1
       (.I0(\count_maxskew_load[2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(hold_rd_ptr_i_1__1_n_0));
  FDCE hold_rd_ptr_reg
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__1_n_0),
        .Q(hold_rd_ptr_i_6));
  FDCE rxchanisaligned_reg
       (.C(alignment_done_r_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned1_out),
        .Q(rxchanisaligned));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE
   (hold_rd_ptr_i_9,
    CB_av_s_r_10,
    master_stop_next_cb_r_15,
    master_stop_prev_cb_r_16,
    rxchanisaligned_12,
    \master_ack_cnt_reg[1]_0 ,
    do_rd_en_reg,
    rxchanisaligned_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    master_stop_next_cb_r_reg_0,
    master_stop_prev_cb_r_reg_0,
    rxchanisaligned_reg_1,
    \master_ack_cnt_reg[0]_0 ,
    Q,
    master_do_rd_en,
    \cb_rxdatavalid_cnt_reg[2]_0 ,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_lane3_i_inferred_i_1_0);
  output hold_rd_ptr_i_9;
  output CB_av_s_r_10;
  output master_stop_next_cb_r_15;
  output master_stop_prev_cb_r_16;
  output rxchanisaligned_12;
  output [1:0]\master_ack_cnt_reg[1]_0 ;
  output do_rd_en_reg;
  input rxchanisaligned_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input master_stop_next_cb_r_reg_0;
  input master_stop_prev_cb_r_reg_0;
  input rxchanisaligned_reg_1;
  input \master_ack_cnt_reg[0]_0 ;
  input [3:0]Q;
  input master_do_rd_en;
  input \cb_rxdatavalid_cnt_reg[2]_0 ;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_lane3_i_inferred_i_1_0;

  wire CB_align_ver;
  wire CB_av_s_r0;
  wire CB_av_s_r_10;
  wire CB_flag_flopped;
  wire [3:0]Q;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__2_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__2_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_3__0_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[2]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_lane3_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire hold_rd_ptr_i_1__2_n_0;
  wire hold_rd_ptr_i_9;
  wire \master_ack_cnt[0]_i_1__1_n_0 ;
  wire \master_ack_cnt[1]_i_1__1_n_0 ;
  wire \master_ack_cnt[1]_i_2__1_n_0 ;
  wire \master_ack_cnt[1]_i_3__1_n_0 ;
  wire \master_ack_cnt_reg[0]_0 ;
  wire [1:0]\master_ack_cnt_reg[1]_0 ;
  wire master_do_rd_en;
  wire master_stop_next_cb_r_15;
  wire master_stop_next_cb_r_reg_0;
  wire master_stop_prev_cb_r_16;
  wire master_stop_prev_cb_r_reg_0;
  wire rxchanisaligned_12;
  wire rxchanisaligned_reg_0;
  wire rxchanisaligned_reg_1;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1__1_n_0;
  wire slave_stop_cb_r_i_2__1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1__1
       (.I0(CB_align_ver),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r_10));
  LUT6 #(
    .INIT(64'h00000000FE0E0E0E)) 
    \cb_rxdatavalid_cnt[0]_i_1__2 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .I2(\master_ack_cnt[1]_i_3__1_n_0 ),
        .I3(Q[0]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt[0]_i_3__0_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h32D0D0D0)) 
    \cb_rxdatavalid_cnt[0]_i_2__2 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[0]_i_3__0 
       (.I0(Q[1]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[2]),
        .I3(master_do_rd_en),
        .O(\cb_rxdatavalid_cnt[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABABBABAAAA)) 
    \cb_rxdatavalid_cnt[1]_i_1__2 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(\cb_rxdatavalid_cnt_reg[2]_0 ),
        .I4(cb_rxdatavalid_cnt[2]),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEEEEEEEEE)) 
    \cb_rxdatavalid_cnt[2]_i_1__2 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ),
        .I2(cb_rxdatavalid_cnt[1]),
        .I3(\cb_rxdatavalid_cnt_reg[2]_0 ),
        .I4(cb_rxdatavalid_cnt[0]),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(\cb_rxdatavalid_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hD0C0D0C0F0C0D0C0)) 
    \cb_rxdatavalid_cnt[2]_i_2__0 
       (.I0(CB_flag_flopped),
        .I1(Q[3]),
        .I2(master_do_rd_en),
        .I3(Q[2]),
        .I4(\master_ack_cnt_reg[0]_0 ),
        .I5(Q[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00808080)) 
    \cb_rxdatavalid_cnt[2]_i_3__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[0]),
        .O(\cb_rxdatavalid_cnt[2]_i_3__0_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__2_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__2_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__2_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane3_i_inferred_i_1
       (.I0(do_rd_en_lane3_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i_9),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF04FF04FF040000)) 
    hold_rd_ptr_i_1__2
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(slave_stop_cb_r_i_2__1_n_0),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r_16),
        .I5(master_stop_next_cb_r_15),
        .O(hold_rd_ptr_i_1__2_n_0));
  FDCE hold_rd_ptr_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__2_n_0),
        .Q(hold_rd_ptr_i_9));
  LUT6 #(
    .INIT(64'h1555155511551555)) 
    \master_ack_cnt[0]_i_1__1 
       (.I0(\master_ack_cnt_reg[1]_0 [0]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[3]),
        .I3(master_do_rd_en),
        .I4(Q[2]),
        .I5(CB_flag_flopped),
        .O(\master_ack_cnt[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \master_ack_cnt[1]_i_1__1 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt_reg[0]_0 ),
        .I3(\master_ack_cnt[1]_i_3__1_n_0 ),
        .O(\master_ack_cnt[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \master_ack_cnt[1]_i_2__1 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt_reg[0]_0 ),
        .I3(\master_ack_cnt[1]_i_3__1_n_0 ),
        .O(\master_ack_cnt[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_3__1 
       (.I0(Q[3]),
        .I1(master_do_rd_en),
        .I2(Q[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_3__1_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(\master_ack_cnt[1]_i_1__1_n_0 ),
        .D(\master_ack_cnt[0]_i_1__1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [0]));
  FDPE \master_ack_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(\master_ack_cnt[1]_i_1__1_n_0 ),
        .D(\master_ack_cnt[1]_i_2__1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [1]));
  FDCE master_stop_next_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_reg_0),
        .Q(master_stop_next_cb_r_15));
  FDCE master_stop_prev_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_reg_0),
        .Q(master_stop_prev_cb_r_16));
  FDCE rxchanisaligned_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_reg_1),
        .Q(rxchanisaligned_12));
  LUT6 #(
    .INIT(64'hE0E0E0EE00000000)) 
    slave_stop_cb_r_i_1__1
       (.I0(master_stop_next_cb_r_15),
        .I1(master_stop_prev_cb_r_16),
        .I2(slave_stop_cb_r),
        .I3(slave_stop_cb_r_i_2__1_n_0),
        .I4(cb_rxdatavalid_cnt[2]),
        .I5(\master_ack_cnt_reg[0]_0 ),
        .O(slave_stop_cb_r_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    slave_stop_cb_r_i_2__1
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2__1_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1__1_n_0),
        .Q(slave_stop_cb_r));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CH_BOND_SLAVE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_69
   (hold_rd_ptr_i_1,
    CB_av_s_r_2,
    master_stop_next_cb_r_13,
    master_stop_prev_cb_r_14,
    rxchanisaligned_4,
    \master_ack_cnt_reg[1]_0 ,
    do_rd_en_reg,
    hold_rd_ptr_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    master_stop_next_cb_r_reg_0,
    master_stop_prev_cb_r_reg_0,
    rxchanisaligned_reg_0,
    \master_ack_cnt_reg[0]_0 ,
    Q,
    master_do_rd_en,
    \cb_rxdatavalid_cnt_reg[1]_0 ,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_lane1_i_inferred_i_1_0);
  output hold_rd_ptr_i_1;
  output CB_av_s_r_2;
  output master_stop_next_cb_r_13;
  output master_stop_prev_cb_r_14;
  output rxchanisaligned_4;
  output [1:0]\master_ack_cnt_reg[1]_0 ;
  output do_rd_en_reg;
  input hold_rd_ptr_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input master_stop_next_cb_r_reg_0;
  input master_stop_prev_cb_r_reg_0;
  input rxchanisaligned_reg_0;
  input \master_ack_cnt_reg[0]_0 ;
  input [3:0]Q;
  input master_do_rd_en;
  input \cb_rxdatavalid_cnt_reg[1]_0 ;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_lane1_i_inferred_i_1_0;

  wire CB_align_ver;
  wire CB_av_s_r0;
  wire CB_av_s_r_2;
  wire CB_flag_flopped;
  wire [3:0]Q;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_3_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1__0_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[1]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_lane1_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire hold_rd_ptr_i_1;
  wire hold_rd_ptr_i_1__0__0_n_0;
  wire hold_rd_ptr_reg_0;
  wire \master_ack_cnt[0]_i_1__0_n_0 ;
  wire \master_ack_cnt[1]_i_1__0_n_0 ;
  wire \master_ack_cnt[1]_i_2__0_n_0 ;
  wire \master_ack_cnt[1]_i_3__0_n_0 ;
  wire \master_ack_cnt_reg[0]_0 ;
  wire [1:0]\master_ack_cnt_reg[1]_0 ;
  wire master_do_rd_en;
  wire master_stop_next_cb_r_13;
  wire master_stop_next_cb_r_reg_0;
  wire master_stop_prev_cb_r_14;
  wire master_stop_prev_cb_r_reg_0;
  wire rxchanisaligned_4;
  wire rxchanisaligned_reg_0;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1__0_n_0;
  wire slave_stop_cb_r_i_2__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1__0
       (.I0(CB_align_ver),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r_2));
  LUT6 #(
    .INIT(64'h00000000FE0E0E0E)) 
    \cb_rxdatavalid_cnt[0]_i_1__0 
       (.I0(\cb_rxdatavalid_cnt[0]_i_2__0_n_0 ),
        .I1(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ),
        .I2(\master_ack_cnt[1]_i_3__0_n_0 ),
        .I3(Q[0]),
        .I4(master_do_rd_en),
        .I5(\cb_rxdatavalid_cnt[0]_i_3_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h32D0D0D0)) 
    \cb_rxdatavalid_cnt[0]_i_2__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[1]),
        .O(\cb_rxdatavalid_cnt[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[0]_i_3 
       (.I0(Q[1]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[2]),
        .I3(master_do_rd_en),
        .O(\cb_rxdatavalid_cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAABABBABAABAAAAA)) 
    \cb_rxdatavalid_cnt[1]_i_1__0 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ),
        .I2(cb_rxdatavalid_cnt[0]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(cb_rxdatavalid_cnt[1]),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(\cb_rxdatavalid_cnt[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00808080)) 
    \cb_rxdatavalid_cnt[1]_i_2__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en),
        .I4(Q[0]),
        .O(\cb_rxdatavalid_cnt[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAA0000)) 
    \cb_rxdatavalid_cnt[2]_i_1__0 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(master_do_rd_en),
        .I2(Q[1]),
        .I3(cb_rxdatavalid_cnt[0]),
        .I4(cb_rxdatavalid_cnt[2]),
        .I5(\cb_rxdatavalid_cnt[2]_i_2_n_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0C0D0C0F0C0D0C0)) 
    \cb_rxdatavalid_cnt[2]_i_2 
       (.I0(CB_flag_flopped),
        .I1(Q[3]),
        .I2(master_do_rd_en),
        .I3(Q[2]),
        .I4(\master_ack_cnt_reg[0]_0 ),
        .I5(Q[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2_n_0 ));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1__0_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane1_i_inferred_i_1
       (.I0(do_rd_en_lane1_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i_1),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF08FF08FF080000)) 
    hold_rd_ptr_i_1__0__0
       (.I0(slave_stop_cb_r_i_2__0_n_0),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r_14),
        .I5(master_stop_next_cb_r_13),
        .O(hold_rd_ptr_i_1__0__0_n_0));
  FDCE hold_rd_ptr_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__0__0_n_0),
        .Q(hold_rd_ptr_i_1));
  LUT6 #(
    .INIT(64'h1555155511551555)) 
    \master_ack_cnt[0]_i_1__0 
       (.I0(\master_ack_cnt_reg[1]_0 [0]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[3]),
        .I3(master_do_rd_en),
        .I4(Q[2]),
        .I5(CB_flag_flopped),
        .O(\master_ack_cnt[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \master_ack_cnt[1]_i_1__0 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt_reg[0]_0 ),
        .I3(\master_ack_cnt[1]_i_3__0_n_0 ),
        .O(\master_ack_cnt[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \master_ack_cnt[1]_i_2__0 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt_reg[0]_0 ),
        .I3(\master_ack_cnt[1]_i_3__0_n_0 ),
        .O(\master_ack_cnt[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_3__0 
       (.I0(Q[3]),
        .I1(master_do_rd_en),
        .I2(Q[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_3__0_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(hold_rd_ptr_reg_0),
        .CE(\master_ack_cnt[1]_i_1__0_n_0 ),
        .D(\master_ack_cnt[0]_i_1__0_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [0]));
  FDPE \master_ack_cnt_reg[1] 
       (.C(hold_rd_ptr_reg_0),
        .CE(\master_ack_cnt[1]_i_1__0_n_0 ),
        .D(\master_ack_cnt[1]_i_2__0_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [1]));
  FDCE master_stop_next_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_reg_0),
        .Q(master_stop_next_cb_r_13));
  FDCE master_stop_prev_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_reg_0),
        .Q(master_stop_prev_cb_r_14));
  FDCE rxchanisaligned_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_reg_0),
        .Q(rxchanisaligned_4));
  LUT6 #(
    .INIT(64'hE0EEE0E000000000)) 
    slave_stop_cb_r_i_1__0
       (.I0(master_stop_next_cb_r_13),
        .I1(master_stop_prev_cb_r_14),
        .I2(slave_stop_cb_r),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(slave_stop_cb_r_i_2__0_n_0),
        .I5(\master_ack_cnt_reg[0]_0 ),
        .O(slave_stop_cb_r_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    slave_stop_cb_r_i_2__0
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2__0_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(hold_rd_ptr_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1__0_n_0),
        .Q(slave_stop_cb_r));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CH_BOND_SLAVE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_81
   (hold_rd_ptr_i,
    CB_av_s_r,
    master_stop_next_cb_r,
    master_stop_prev_cb_r,
    rxchanisaligned,
    master_do_rd_en_reg,
    \master_ack_cnt_reg[1]_0 ,
    do_rd_en_reg,
    master_do_rd_en_reg_0,
    master_do_rd_en_reg_1,
    rxchanisaligned_reg_0,
    cbcc_reset_cbstg2_rd_clk,
    master_stop_next_cb_r_reg_0,
    master_stop_prev_cb_r_reg_0,
    rxchanisaligned_reg_1,
    Q,
    \cb_rxdatavalid_cnt_reg[1]_0 ,
    \master_ack_cnt_reg[0]_0 ,
    CB_flag_flopped,
    CB_align_ver,
    do_rd_en_i_inferred_i_1_0,
    \cb_rxdatavalid_cnt_reg[1]_1 ,
    \cb_rxdatavalid_cnt_reg[2]_0 );
  output hold_rd_ptr_i;
  output CB_av_s_r;
  output master_stop_next_cb_r;
  output master_stop_prev_cb_r;
  output rxchanisaligned;
  output master_do_rd_en_reg;
  output [1:0]\master_ack_cnt_reg[1]_0 ;
  output do_rd_en_reg;
  output master_do_rd_en_reg_0;
  output master_do_rd_en_reg_1;
  input rxchanisaligned_reg_0;
  input cbcc_reset_cbstg2_rd_clk;
  input master_stop_next_cb_r_reg_0;
  input master_stop_prev_cb_r_reg_0;
  input rxchanisaligned_reg_1;
  input [3:0]Q;
  input \cb_rxdatavalid_cnt_reg[1]_0 ;
  input \master_ack_cnt_reg[0]_0 ;
  input CB_flag_flopped;
  input CB_align_ver;
  input do_rd_en_i_inferred_i_1_0;
  input [0:0]\cb_rxdatavalid_cnt_reg[1]_1 ;
  input [0:0]\cb_rxdatavalid_cnt_reg[2]_0 ;

  wire CB_align_ver;
  wire CB_av_s_r;
  wire CB_av_s_r0;
  wire CB_flag_flopped;
  wire [3:0]Q;
  wire [2:0]cb_rxdatavalid_cnt;
  wire \cb_rxdatavalid_cnt[0]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[0]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[1]_i_2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_1_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_2__2_n_0 ;
  wire \cb_rxdatavalid_cnt[2]_i_3_n_0 ;
  wire \cb_rxdatavalid_cnt_reg[1]_0 ;
  wire [0:0]\cb_rxdatavalid_cnt_reg[1]_1 ;
  wire [0:0]\cb_rxdatavalid_cnt_reg[2]_0 ;
  wire cbcc_reset_cbstg2_rd_clk;
  wire do_rd_en_i_inferred_i_1_0;
  wire do_rd_en_reg;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1__0_n_0;
  wire \master_ack_cnt[0]_i_1_n_0 ;
  wire \master_ack_cnt[1]_i_1_n_0 ;
  wire \master_ack_cnt[1]_i_2_n_0 ;
  wire \master_ack_cnt[1]_i_3_n_0 ;
  wire \master_ack_cnt_reg[0]_0 ;
  wire [1:0]\master_ack_cnt_reg[1]_0 ;
  wire master_do_rd_en_reg;
  wire master_do_rd_en_reg_0;
  wire master_do_rd_en_reg_1;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_reg_0;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_reg_0;
  wire rxchanisaligned;
  wire rxchanisaligned_reg_0;
  wire rxchanisaligned_reg_1;
  wire slave_stop_cb_r;
  wire slave_stop_cb_r_i_1_n_0;
  wire slave_stop_cb_r_i_2_n_0;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CB_av_s_r_i_1
       (.I0(CB_align_ver),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .O(CB_av_s_r0));
  FDCE CB_av_s_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(CB_av_s_r0),
        .Q(CB_av_s_r));
  LUT6 #(
    .INIT(64'h00000000FFFFD032)) 
    \cb_rxdatavalid_cnt[0]_i_1 
       (.I0(cb_rxdatavalid_cnt[1]),
        .I1(cb_rxdatavalid_cnt[0]),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(master_do_rd_en_reg),
        .I4(\cb_rxdatavalid_cnt[2]_i_2__2_n_0 ),
        .I5(\cb_rxdatavalid_cnt[0]_i_2_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08FFFFFF08000800)) 
    \cb_rxdatavalid_cnt[0]_i_2 
       (.I0(Q[2]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(Q[0]),
        .I5(\master_ack_cnt[1]_i_3_n_0 ),
        .O(\cb_rxdatavalid_cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4000)) 
    \cb_rxdatavalid_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[2]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(\master_ack_cnt[1]_i_3_n_0 ),
        .I5(\cb_rxdatavalid_cnt[1]_i_2_n_0 ),
        .O(\cb_rxdatavalid_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB00C0C0C0C0C0C0C)) 
    \cb_rxdatavalid_cnt[1]_i_2 
       (.I0(Q[0]),
        .I1(cb_rxdatavalid_cnt[2]),
        .I2(cb_rxdatavalid_cnt[1]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I4(Q[1]),
        .I5(cb_rxdatavalid_cnt[0]),
        .O(\cb_rxdatavalid_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cb_rxdatavalid_cnt[1]_i_3 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(\cb_rxdatavalid_cnt_reg[1]_1 ),
        .O(master_do_rd_en_reg_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEEEEEFEEE)) 
    \cb_rxdatavalid_cnt[2]_i_1 
       (.I0(\cb_rxdatavalid_cnt[2]_i_2__2_n_0 ),
        .I1(\cb_rxdatavalid_cnt[2]_i_3_n_0 ),
        .I2(cb_rxdatavalid_cnt[2]),
        .I3(cb_rxdatavalid_cnt[0]),
        .I4(master_do_rd_en_reg),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAAAAAAAAAAA)) 
    \cb_rxdatavalid_cnt[2]_i_2__2 
       (.I0(\master_ack_cnt[1]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I3(cb_rxdatavalid_cnt[2]),
        .I4(cb_rxdatavalid_cnt[0]),
        .I5(cb_rxdatavalid_cnt[1]),
        .O(\cb_rxdatavalid_cnt[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \cb_rxdatavalid_cnt[2]_i_3 
       (.I0(Q[1]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(Q[2]),
        .I3(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .O(\cb_rxdatavalid_cnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cb_rxdatavalid_cnt[2]_i_4 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .O(master_do_rd_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cb_rxdatavalid_cnt[2]_i_4__0 
       (.I0(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I1(\cb_rxdatavalid_cnt_reg[2]_0 ),
        .O(master_do_rd_en_reg_1));
  FDCE \cb_rxdatavalid_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[0]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[0]));
  FDCE \cb_rxdatavalid_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[1]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[1]));
  FDCE \cb_rxdatavalid_cnt_reg[2] 
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(\cb_rxdatavalid_cnt[2]_i_1_n_0 ),
        .Q(cb_rxdatavalid_cnt[2]));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_i_inferred_i_1
       (.I0(do_rd_en_i_inferred_i_1_0),
        .I1(hold_rd_ptr_i),
        .O(do_rd_en_reg));
  LUT6 #(
    .INIT(64'hFF04FF04FF040000)) 
    hold_rd_ptr_i_1__0
       (.I0(cb_rxdatavalid_cnt[2]),
        .I1(\master_ack_cnt_reg[0]_0 ),
        .I2(slave_stop_cb_r_i_2_n_0),
        .I3(slave_stop_cb_r),
        .I4(master_stop_prev_cb_r),
        .I5(master_stop_next_cb_r),
        .O(hold_rd_ptr_i_1__0_n_0));
  FDCE hold_rd_ptr_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(hold_rd_ptr_i_1__0_n_0),
        .Q(hold_rd_ptr_i));
  LUT6 #(
    .INIT(64'h1515051555555555)) 
    \master_ack_cnt[0]_i_1 
       (.I0(\master_ack_cnt_reg[1]_0 [0]),
        .I1(Q[3]),
        .I2(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I3(Q[2]),
        .I4(CB_flag_flopped),
        .I5(\master_ack_cnt_reg[0]_0 ),
        .O(\master_ack_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF777)) 
    \master_ack_cnt[1]_i_1 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt[1]_i_3_n_0 ),
        .I3(\master_ack_cnt_reg[0]_0 ),
        .O(\master_ack_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0666)) 
    \master_ack_cnt[1]_i_2 
       (.I0(\master_ack_cnt_reg[1]_0 [1]),
        .I1(\master_ack_cnt_reg[1]_0 [0]),
        .I2(\master_ack_cnt[1]_i_3_n_0 ),
        .I3(\master_ack_cnt_reg[0]_0 ),
        .O(\master_ack_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h88C8)) 
    \master_ack_cnt[1]_i_3 
       (.I0(Q[3]),
        .I1(\cb_rxdatavalid_cnt_reg[1]_0 ),
        .I2(Q[2]),
        .I3(CB_flag_flopped),
        .O(\master_ack_cnt[1]_i_3_n_0 ));
  FDPE \master_ack_cnt_reg[0] 
       (.C(rxchanisaligned_reg_0),
        .CE(\master_ack_cnt[1]_i_1_n_0 ),
        .D(\master_ack_cnt[0]_i_1_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [0]));
  FDPE \master_ack_cnt_reg[1] 
       (.C(rxchanisaligned_reg_0),
        .CE(\master_ack_cnt[1]_i_1_n_0 ),
        .D(\master_ack_cnt[1]_i_2_n_0 ),
        .PRE(cbcc_reset_cbstg2_rd_clk),
        .Q(\master_ack_cnt_reg[1]_0 [1]));
  FDCE master_stop_next_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_next_cb_r_reg_0),
        .Q(master_stop_next_cb_r));
  FDCE master_stop_prev_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(master_stop_prev_cb_r_reg_0),
        .Q(master_stop_prev_cb_r));
  FDCE rxchanisaligned_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(rxchanisaligned_reg_1),
        .Q(rxchanisaligned));
  LUT6 #(
    .INIT(64'hE0E00000E0EE0000)) 
    slave_stop_cb_r_i_1
       (.I0(master_stop_next_cb_r),
        .I1(master_stop_prev_cb_r),
        .I2(slave_stop_cb_r),
        .I3(slave_stop_cb_r_i_2_n_0),
        .I4(\master_ack_cnt_reg[0]_0 ),
        .I5(cb_rxdatavalid_cnt[2]),
        .O(slave_stop_cb_r_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    slave_stop_cb_r_i_2
       (.I0(cb_rxdatavalid_cnt[0]),
        .I1(cb_rxdatavalid_cnt[1]),
        .O(slave_stop_cb_r_i_2_n_0));
  FDCE slave_stop_cb_r_reg
       (.C(rxchanisaligned_reg_0),
        .CE(1'b1),
        .CLR(cbcc_reset_cbstg2_rd_clk),
        .D(slave_stop_cb_r_i_1_n_0),
        .Q(slave_stop_cb_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING
   (valid_btf_detect_dlyd1,
    master_do_rd_en_out_reg,
    s_level_out_d5_reg,
    en_chan_sync_flop_i,
    hold_rd_ptr_i_9,
    CB_av_s_r_10,
    hold_reg_r_reg_0,
    rxbuferr_out_lane3_i,
    rx_header_err_i_0,
    rx_lossofsync_i_0,
    ch_bond_done_i,
    rxchanisaligned_12,
    CC_detect_dlyd1,
    in0,
    link_reset_3_c,
    master_stop_next_cb_r_15,
    master_stop_prev_cb_r_16,
    any_vld_btf_lane3_i,
    bit_err_chan_bond_lane3_i,
    Q,
    \master_ack_cnt_reg[1] ,
    rx_header_1_i_0,
    \fifo_dout_reg[64]_0 ,
    do_rd_en_lane3_i,
    rxdatavalid_to_fifo_lane3_i_reg,
    rxfsm_reset_i,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d6_reg,
    out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg,
    en_chan_sync_rx,
    D,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_RXLOSSOFSYNC_OUT_reg_0,
    CC_detect_pulse_i,
    \wait_for_wr_en_reg[0]_0 ,
    p_14_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    CB_flag_direct,
    master_stop_next_cb_r_reg,
    master_stop_prev_cb_r_reg,
    rxchanisaligned_reg,
    \count_for_reset_r_reg[23]_0 ,
    master_do_rd_en,
    do_wr_en_reg_0,
    \cb_rxdatavalid_cnt_reg[2] ,
    hard_err_rst_int,
    \count_for_reset_r_reg[23]_1 ,
    \count_for_reset_r_reg[23]_2 ,
    link_reset_0_c,
    link_reset_1_c,
    link_reset_2_c,
    \valid_btf_detect_extend_r_reg[0]_0 );
  output valid_btf_detect_dlyd1;
  output master_do_rd_en_out_reg;
  output s_level_out_d5_reg;
  output en_chan_sync_flop_i;
  output hold_rd_ptr_i_9;
  output CB_av_s_r_10;
  output hold_reg_r_reg_0;
  output [1:0]rxbuferr_out_lane3_i;
  output rx_header_err_i_0;
  output rx_lossofsync_i_0;
  output [0:0]ch_bond_done_i;
  output rxchanisaligned_12;
  output CC_detect_dlyd1;
  output in0;
  output link_reset_3_c;
  output master_stop_next_cb_r_15;
  output master_stop_prev_cb_r_16;
  output any_vld_btf_lane3_i;
  output bit_err_chan_bond_lane3_i;
  output [65:0]Q;
  output [1:0]\master_ack_cnt_reg[1] ;
  output rx_header_1_i_0;
  output \fifo_dout_reg[64]_0 ;
  output do_rd_en_lane3_i;
  output rxdatavalid_to_fifo_lane3_i_reg;
  output rxfsm_reset_i;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d6_reg;
  input out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  input en_chan_sync_rx;
  input [66:0]D;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_RXLOSSOFSYNC_OUT_reg_0;
  input CC_detect_pulse_i;
  input \wait_for_wr_en_reg[0]_0 ;
  input p_14_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input CB_flag_direct;
  input master_stop_next_cb_r_reg;
  input master_stop_prev_cb_r_reg;
  input rxchanisaligned_reg;
  input \count_for_reset_r_reg[23]_0 ;
  input master_do_rd_en;
  input do_wr_en_reg_0;
  input \cb_rxdatavalid_cnt_reg[2] ;
  input hard_err_rst_int;
  input \count_for_reset_r_reg[23]_1 ;
  input \count_for_reset_r_reg[23]_2 ;
  input link_reset_0_c;
  input link_reset_1_c;
  input link_reset_2_c;
  input [0:0]\valid_btf_detect_extend_r_reg[0]_0 ;

  wire ANY_VLD_BTF_FLAG_i_1__2_n_0;
  wire ANY_VLD_BTF_FLAG_i_2__2_n_0;
  wire ANY_VLD_BTF_FLAG_i_3__2_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__2_n_0;
  wire CB_align_ver_i_3__2_n_0;
  wire CB_align_ver_i_4__2_n_0;
  wire CB_align_ver_i_5__1_n_0;
  wire CB_av_s_r_10;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_RXLOSSOFSYNC_OUT_reg_0;
  wire CC_RX_HEADER_OUT_ERR_i_1__2_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire [66:0]D;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__2_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_3__1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_4__1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_5__1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_6__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__2_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__2_n_0;
  wire \LINK_RESET[0]_i_2__2_n_0 ;
  wire \LINK_RESET[0]_i_3__2_n_0 ;
  wire \LINK_RESET[0]_i_4__2_n_0 ;
  wire \LINK_RESET[0]_i_5__2_n_0 ;
  wire \LINK_RESET[0]_i_6__2_n_0 ;
  wire [65:0]Q;
  wire any_vld_btf_lane3_i;
  wire bit_err_chan_bond_lane3_i;
  wire buffer_too_empty_c;
  wire \cb_rxdatavalid_cnt_reg[2] ;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3__2_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__2_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2__2_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1__2_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[23]_1 ;
  wire \count_for_reset_r_reg[23]_2 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1__2_n_9 ;
  wire do_rd_en;
  wire do_rd_en_lane3_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1__2_n_0;
  wire do_wr_en_reg_0;
  wire en_chan_sync_flop_i;
  wire en_chan_sync_rx;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1__2_n_0 ;
  wire [70:0]fifo_dout_i;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire flag_mask_CB_r_i_1__2_n_0;
  wire flag_mask_CB_r_i_3__2_n_0;
  wire flag_mask_CB_r_i_4__2_n_0;
  wire flag_mask_CB_r_i_5__2_n_0;
  wire flag_mask_CB_r_i_6__2_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hard_err_rst_int;
  wire hold_rd_ptr_i_9;
  wire hold_reg;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire link_reset_3_c;
  wire [1:0]\master_ack_cnt_reg[1] ;
  wire master_do_rd_en;
  wire master_do_rd_en_out_reg;
  wire master_stop_next_cb_r_15;
  wire master_stop_next_cb_r_reg;
  wire master_stop_prev_cb_r_16;
  wire master_stop_prev_cb_r_reg;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__2_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in10_in;
  wire p_0_in17_in;
  wire p_0_in18_in;
  wire [5:0]p_0_in__15;
  wire [4:0]p_0_in__16;
  wire p_14_in;
  wire p_16_in;
  wire [2:0]p_1_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rx_header_1_i_0;
  wire rx_header_err_i_0;
  wire rx_lossofsync_i_0;
  wire [1:0]rxbuferr_out_lane3_i;
  wire rxchanisaligned_12;
  wire rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane3_i_reg;
  wire rxfsm_reset_i;
  wire rxfsm_reset_i_inferred_i_2_n_0;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  wire s_level_out_d5_reg;
  wire s_level_out_d6_reg;
  wire sel;
  wire srst;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire [0:0]\valid_btf_detect_extend_r_reg[0]_0 ;
  wire valid_btf_detect_r;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[2]_i_1__2_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_reg[0]_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_slave_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1__2
       (.I0(any_vld_btf_lane3_i),
        .I1(p_16_in),
        .I2(ANY_VLD_BTF_FLAG_i_2__2_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2__2
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3__2_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3__2
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(\wait_for_wr_en_reg[0]_0 ),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__2_n_0),
        .Q(any_vld_btf_lane3_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CB_align_ver_i_1__2
       (.I0(CB_align_ver_i_2__2_n_0),
        .I1(CB_align_ver_i_3__2_n_0),
        .I2(master_do_rd_en),
        .I3(Q[55]),
        .I4(Q[54]),
        .I5(CB_align_ver_i_4__2_n_0),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2__2
       (.I0(Q[58]),
        .I1(Q[50]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(CB_align_ver_i_5__1_n_0),
        .O(CB_align_ver_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    CB_align_ver_i_3__2
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(Q[60]),
        .I3(Q[61]),
        .O(CB_align_ver_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CB_align_ver_i_4__2
       (.I0(Q[62]),
        .I1(Q[51]),
        .I2(Q[59]),
        .I3(Q[53]),
        .O(CB_align_ver_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5__1
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[52]),
        .I3(Q[63]),
        .O(CB_align_ver_i_5__1_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT3 #(
    .INIT(8'h08)) 
    CB_detect_dlyd0p5_i_2__1
       (.I0(D[66]),
        .I1(D[65]),
        .I2(D[64]),
        .O(rxdatavalid_to_fifo_lane3_i_reg));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__2
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CC_RXLOSSOFSYNC_OUT_reg_0),
        .Q(rx_lossofsync_i_0),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1__2
       (.I0(Q[64]),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r_reg_0),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1__2_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1__2_n_0),
        .Q(rx_header_err_i_0),
        .R(1'b0));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_14_in),
        .Q(CC_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__2
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    FINAL_GATER_FOR_FIFO_DIN_i_2__1
       (.I0(FINAL_GATER_FOR_FIFO_DIN_i_3__1_n_0),
        .I1(FINAL_GATER_FOR_FIFO_DIN_i_4__1_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    FINAL_GATER_FOR_FIFO_DIN_i_3__1
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_5__1_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_4__1
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in10_in),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_6__1_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_5__1
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    FINAL_GATER_FOR_FIFO_DIN_i_6__1
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_6__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__2_n_0),
        .Q(in0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__2
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2__2_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__2
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_lane3_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3__2_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__2
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__2_n_0),
        .Q(bit_err_chan_bond_lane3_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABA8000000000000)) 
    \LINK_RESET[0]_i_1__2 
       (.I0(\LINK_RESET[0]_i_2__2_n_0 ),
        .I1(count_for_reset_r_reg[1]),
        .I2(count_for_reset_r_reg[2]),
        .I3(\LINK_RESET[0]_i_3__2_n_0 ),
        .I4(\LINK_RESET[0]_i_4__2_n_0 ),
        .I5(\LINK_RESET[0]_i_5__2_n_0 ),
        .O(link_reset_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \LINK_RESET[0]_i_2__2 
       (.I0(count_for_reset_r_reg[3]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[7]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[4]),
        .O(\LINK_RESET[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__2 
       (.I0(count_for_reset_r_reg[6]),
        .I1(count_for_reset_r_reg[7]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[3]),
        .I5(count_for_reset_r_reg[0]),
        .O(\LINK_RESET[0]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__2 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_6__2_n_0 ),
        .O(\LINK_RESET[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__2 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_6__2 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_6__2_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_3_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rxchanisaligned_12),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1__2
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r_reg_0),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1__2
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r_reg_0),
        .O(rx_header_1_i_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(en_chan_sync_rx),
        .Q(en_chan_sync_flop_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(D[66]),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__2 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__2_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__2_n_0 ,\count_for_reset_r_reg[0]_i_2__2_n_1 ,\count_for_reset_r_reg[0]_i_2__2_n_2 ,\count_for_reset_r_reg[0]_i_2__2_n_3 ,\count_for_reset_r_reg[0]_i_2__2_n_4 ,\count_for_reset_r_reg[0]_i_2__2_n_5 ,\count_for_reset_r_reg[0]_i_2__2_n_6 ,\count_for_reset_r_reg[0]_i_2__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__2_n_8 ,\count_for_reset_r_reg[0]_i_2__2_n_9 ,\count_for_reset_r_reg[0]_i_2__2_n_10 ,\count_for_reset_r_reg[0]_i_2__2_n_11 ,\count_for_reset_r_reg[0]_i_2__2_n_12 ,\count_for_reset_r_reg[0]_i_2__2_n_13 ,\count_for_reset_r_reg[0]_i_2__2_n_14 ,\count_for_reset_r_reg[0]_i_2__2_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3__2_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1__2 
       (.CI(\count_for_reset_r_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1__2_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1__2_n_1 ,\count_for_reset_r_reg[16]_i_1__2_n_2 ,\count_for_reset_r_reg[16]_i_1__2_n_3 ,\count_for_reset_r_reg[16]_i_1__2_n_4 ,\count_for_reset_r_reg[16]_i_1__2_n_5 ,\count_for_reset_r_reg[16]_i_1__2_n_6 ,\count_for_reset_r_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__2_n_8 ,\count_for_reset_r_reg[16]_i_1__2_n_9 ,\count_for_reset_r_reg[16]_i_1__2_n_10 ,\count_for_reset_r_reg[16]_i_1__2_n_11 ,\count_for_reset_r_reg[16]_i_1__2_n_12 ,\count_for_reset_r_reg[16]_i_1__2_n_13 ,\count_for_reset_r_reg[16]_i_1__2_n_14 ,\count_for_reset_r_reg[16]_i_1__2_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__2_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__2_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1__2 
       (.CI(\count_for_reset_r_reg[0]_i_2__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1__2_n_0 ,\count_for_reset_r_reg[8]_i_1__2_n_1 ,\count_for_reset_r_reg[8]_i_1__2_n_2 ,\count_for_reset_r_reg[8]_i_1__2_n_3 ,\count_for_reset_r_reg[8]_i_1__2_n_4 ,\count_for_reset_r_reg[8]_i_1__2_n_5 ,\count_for_reset_r_reg[8]_i_1__2_n_6 ,\count_for_reset_r_reg[8]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__2_n_8 ,\count_for_reset_r_reg[8]_i_1__2_n_9 ,\count_for_reset_r_reg[8]_i_1__2_n_10 ,\count_for_reset_r_reg[8]_i_1__2_n_11 ,\count_for_reset_r_reg[8]_i_1__2_n_12 ,\count_for_reset_r_reg[8]_i_1__2_n_13 ,\count_for_reset_r_reg[8]_i_1__2_n_14 ,\count_for_reset_r_reg[8]_i_1__2_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__2_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__2
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1__2
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2__2_n_0),
        .O(do_wr_en_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1__2_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_din_i_reg[70]_i_1__0 
       (.I0(CB_detect_dlyd0p5),
        .I1(CB_detect0),
        .O(CB_detect));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1__2 
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1__2_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in17_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in18_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1__2
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3__2_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    flag_mask_CB_r_i_2__2
       (.I0(flag_mask_CB_r_i_4__2_n_0),
        .I1(flag_mask_CB_r_i_5__2_n_0),
        .I2(flag_mask_CB_r_i_6__2_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[53]),
        .I5(fifo_din_i_reg[52]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3__2
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    flag_mask_CB_r_i_4__2
       (.I0(fifo_din_i_reg[55]),
        .I1(fifo_din_i_reg[62]),
        .I2(fifo_din_i_reg[58]),
        .I3(fifo_din_i_reg[61]),
        .I4(fifo_din_i_reg[51]),
        .I5(fifo_din_i_reg[50]),
        .O(flag_mask_CB_r_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    flag_mask_CB_r_i_5__2
       (.I0(fifo_din_i_reg[54]),
        .I1(fifo_din_i_reg[59]),
        .I2(fifo_din_i_reg[63]),
        .I3(fifo_din_i_reg[57]),
        .O(flag_mask_CB_r_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    flag_mask_CB_r_i_6__2
       (.I0(fifo_din_i_reg[60]),
        .I1(fifo_din_i_reg[49]),
        .I2(fifo_din_i_reg[68]),
        .I3(fifo_din_i_reg[56]),
        .O(flag_mask_CB_r_i_6__2_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1__2_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(hold_reg),
        .Q(hold_reg_r_reg_0),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(do_rd_en_reg_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1__2
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2__2_n_0),
        .O(new_do_wr_en_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__2_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__1
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(master_do_rd_en_out_reg),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[64]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[65]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[66]),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane3_i[0]),
        .R(do_rd_en));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxfsm_reset_i_inferred_i_1
       (.I0(rxfsm_reset_i_inferred_i_2_n_0),
        .I1(hard_err_rst_int),
        .I2(\count_for_reset_r_reg[23]_1 ),
        .I3(\count_for_reset_r_reg[23]_2 ),
        .O(rxfsm_reset_i));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxfsm_reset_i_inferred_i_2
       (.I0(link_reset_3_c),
        .I1(link_reset_0_c),
        .I2(link_reset_1_c),
        .I3(link_reset_2_c),
        .O(rxfsm_reset_i_inferred_i_2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_av_s_r_10(CB_av_s_r_10),
        .CB_flag_flopped(CB_flag_flopped),
        .Q({Q[65],p_0_in18_in,Q[64],p_0_in17_in}),
        .\cb_rxdatavalid_cnt_reg[2]_0 (\cb_rxdatavalid_cnt_reg[2] ),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_lane3_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_lane3_i),
        .hold_rd_ptr_i_9(hold_rd_ptr_i_9),
        .\master_ack_cnt_reg[0]_0 (en_chan_sync_flop_i),
        .\master_ack_cnt_reg[1]_0 (\master_ack_cnt_reg[1] ),
        .master_do_rd_en(master_do_rd_en),
        .master_stop_next_cb_r_15(master_stop_next_cb_r_15),
        .master_stop_next_cb_r_reg_0(master_stop_next_cb_r_reg),
        .master_stop_prev_cb_r_16(master_stop_prev_cb_r_16),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_reg),
        .rxchanisaligned_12(rxchanisaligned_12),
        .rxchanisaligned_reg_0(s_level_out_d6_reg),
        .rxchanisaligned_reg_1(rxchanisaligned_reg));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave \slave_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_slave_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(master_do_rd_en_out_reg),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d6_reg),
        .rd_en(out),
        .rd_rst_busy(\NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .full(overflow_flag_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_60 u_cdc_rxlossofsync_in
       (.s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg),
        .s_level_out_d5_reg_0(s_level_out_d5_reg),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_61 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_62 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_63 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__1
       (.I0(buffer_too_empty_c),
        .I1(master_do_rd_en_out_reg),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    valid_btf_detect_r_i_1__1
       (.I0(CB_align_ver_i_2__2_n_0),
        .I1(CB_align_ver_i_3__2_n_0),
        .I2(Q[54]),
        .I3(Q[55]),
        .I4(\cb_rxdatavalid_cnt_reg[2] ),
        .I5(CB_align_ver_i_4__2_n_0),
        .O(valid_btf_detect_c));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(p_1_in[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1__2 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__2_n_0 ),
        .D(p_1_in[0]),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__2_n_0 ),
        .D(p_1_in[1]),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1__2_n_0 ),
        .D(p_1_in[2]),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1__2 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__15[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1__2 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__15[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1__2 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__15[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1__2 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__15[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1__2 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__15[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1__2 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2__2 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__15[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__15[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane3_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__2 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__16[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__2 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__16[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1__2 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__16[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1__2 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__16[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1__2 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2__2 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__16[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__16[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0
   (valid_btf_detect_dlyd1,
    s_level_out_d5_reg,
    en_chan_sync_flop_i,
    hold_rd_ptr_i_6,
    do_rd_en_reg_0,
    hold_reg_r_reg_0,
    rx_header_err_i_1,
    rx_lossofsync_i_1,
    ch_bond_done_i,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    start_cb_writes_lane2_i,
    in0,
    link_reset_2_c,
    alignment_done_r,
    any_vld_btf_lane2_i,
    bit_err_chan_bond_lane2_i,
    Q,
    rd_err_q_reg_0,
    \count_maxskew_load_reg[2] ,
    rx_header_1_i_1,
    \fifo_dout_reg[64]_0 ,
    wr_err_rd_clk_sync_reg_0,
    LINK_RESET_OUT0,
    SR,
    \CHBONDO_reg[1]_0 ,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d5_reg_0,
    out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg,
    en_chan_sync_rx,
    rxdatavalid_to_fifo_lane2_i,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_RXLOSSOFSYNC_OUT_reg_0,
    CC_detect_pulse_i,
    \wait_for_wr_en_reg[0]_0 ,
    p_17_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    CB_flag_direct,
    alignment_done_r_reg,
    \count_for_reset_r_reg[23]_0 ,
    master_do_rd_en,
    RX_HARD_ERR_reg,
    rxbuferr_out_lane3_i,
    RX_HARD_ERR_reg_0,
    do_wr_en_reg_0,
    rxbuferr_out_lane1_i,
    link_reset_1_c,
    link_reset_0_c,
    link_reset_3_c,
    LINK_RESET_OUT_reg,
    allow_block_sync_propagation_reg,
    hard_err_rst_int,
    \raw_data_r_reg[65]_0 ,
    \raw_data_r_reg[63]_0 ,
    start_cb_writes_mastr_reg_0,
    CB_detect,
    \valid_btf_detect_extend_r_reg[0]_0 );
  output valid_btf_detect_dlyd1;
  output s_level_out_d5_reg;
  output en_chan_sync_flop_i;
  output hold_rd_ptr_i_6;
  output do_rd_en_reg_0;
  output hold_reg_r_reg_0;
  output rx_header_err_i_1;
  output rx_lossofsync_i_1;
  output [0:0]ch_bond_done_i;
  output CC_detect_dlyd1;
  output CB_detect_dlyd0p5;
  output start_cb_writes_lane2_i;
  output in0;
  output link_reset_2_c;
  output alignment_done_r;
  output any_vld_btf_lane2_i;
  output bit_err_chan_bond_lane2_i;
  output [65:0]Q;
  output rd_err_q_reg_0;
  output [2:0]\count_maxskew_load_reg[2] ;
  output rx_header_1_i_1;
  output \fifo_dout_reg[64]_0 ;
  output wr_err_rd_clk_sync_reg_0;
  output LINK_RESET_OUT0;
  output [0:0]SR;
  output [1:0]\CHBONDO_reg[1]_0 ;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d5_reg_0;
  input out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  input en_chan_sync_rx;
  input rxdatavalid_to_fifo_lane2_i;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_RXLOSSOFSYNC_OUT_reg_0;
  input CC_detect_pulse_i;
  input \wait_for_wr_en_reg[0]_0 ;
  input p_17_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input CB_flag_direct;
  input alignment_done_r_reg;
  input \count_for_reset_r_reg[23]_0 ;
  input master_do_rd_en;
  input RX_HARD_ERR_reg;
  input [1:0]rxbuferr_out_lane3_i;
  input RX_HARD_ERR_reg_0;
  input do_wr_en_reg_0;
  input [0:0]rxbuferr_out_lane1_i;
  input link_reset_1_c;
  input link_reset_0_c;
  input link_reset_3_c;
  input LINK_RESET_OUT_reg;
  input allow_block_sync_propagation_reg;
  input hard_err_rst_int;
  input [1:0]\raw_data_r_reg[65]_0 ;
  input [63:0]\raw_data_r_reg[63]_0 ;
  input start_cb_writes_mastr_reg_0;
  input CB_detect;
  input [0:0]\valid_btf_detect_extend_r_reg[0]_0 ;

  wire ANY_VLD_BTF_FLAG_i_1__1_n_0;
  wire ANY_VLD_BTF_FLAG_i_2__1_n_0;
  wire ANY_VLD_BTF_FLAG_i_3__1_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__1_n_0;
  wire CB_align_ver_i_3__1_n_0;
  wire CB_align_ver_i_4__1_n_0;
  wire CB_align_ver_i_5__2_n_0;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_RXLOSSOFSYNC_OUT_reg_0;
  wire CC_RX_HEADER_OUT_ERR_i_1__1_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire [1:0]\CHBONDO_reg[1]_0 ;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0;
  wire \LINK_RESET[0]_i_2__1_n_0 ;
  wire \LINK_RESET[0]_i_3__1_n_0 ;
  wire \LINK_RESET[0]_i_4__1_n_0 ;
  wire \LINK_RESET[0]_i_5__1_n_0 ;
  wire \LINK_RESET[0]_i_6__1_n_0 ;
  wire LINK_RESET_OUT0;
  wire LINK_RESET_OUT_reg;
  wire [65:0]Q;
  wire RX_HARD_ERR_reg;
  wire RX_HARD_ERR_reg_0;
  wire [0:0]SR;
  wire alignment_done_r;
  wire alignment_done_r_reg;
  wire allow_block_sync_propagation_reg;
  wire any_vld_btf_lane2_i;
  wire bit_err_chan_bond_lane2_i;
  wire buffer_too_empty_c;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire [1:0]ch_bond_m;
  wire \count_for_reset_r[0]_i_3__1_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__1_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2__1_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1__1_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1__1_n_9 ;
  wire [2:0]\count_maxskew_load_reg[2] ;
  wire do_rd_en;
  wire do_rd_en_reg_0;
  wire do_wr_en;
  wire do_wr_en_i_1__1_n_0;
  wire do_wr_en_reg_0;
  wire en_chan_sync_flop_i;
  wire en_chan_sync_rx;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1__1_n_0 ;
  wire [70:0]fifo_dout_i;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire flag_mask_CB_r_i_1__1_n_0;
  wire flag_mask_CB_r_i_3__1_n_0;
  wire flag_mask_CB_r_i_4__1_n_0;
  wire flag_mask_CB_r_i_5__1_n_0;
  wire flag_mask_CB_r_i_6__1_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hard_err_rst_int;
  wire hold_rd_ptr_i_6;
  wire hold_reg;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire link_reset_3_c;
  wire master_do_rd_en;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__1_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in11_in;
  wire p_0_in19_in;
  wire p_0_in20_in;
  wire [5:0]p_0_in__11;
  wire [4:0]p_0_in__12;
  wire p_15_in;
  wire p_17_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire [63:0]\raw_data_r_reg[63]_0 ;
  wire [1:0]\raw_data_r_reg[65]_0 ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rd_err_q_reg_0;
  wire rx_header_1_i_1;
  wire rx_header_err_i_1;
  wire rx_lossofsync_i_1;
  wire [0:0]rxbuferr_out_lane1_i;
  wire [1:0]rxbuferr_out_lane2_i;
  wire [1:0]rxbuferr_out_lane3_i;
  wire rxchanisaligned;
  wire rxchanisaligned1_out;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane2_i;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  wire s_level_out_d5_reg;
  wire s_level_out_d5_reg_0;
  wire sel;
  wire srst;
  wire start_cb_writes_lane2_i;
  wire start_cb_writes_mastr;
  wire start_cb_writes_mastr_i_1_n_0;
  wire start_cb_writes_mastr_i_3_n_0;
  wire start_cb_writes_mastr_i_4_n_0;
  wire start_cb_writes_mastr_i_5_n_0;
  wire start_cb_writes_mastr_i_6_n_0;
  wire start_cb_writes_mastr_reg_0;
  wire start_cb_writes_stg1;
  wire start_cb_writes_stg2;
  wire start_cb_writes_stg3;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_c;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire [0:0]\valid_btf_detect_extend_r_reg[0]_0 ;
  wire valid_btf_detect_r;
  wire valid_btf_detect_r_i_2_n_0;
  wire valid_btf_detect_r_i_3_n_0;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[0]_i_1_n_0 ;
  wire \wait_for_rd_en[1]_i_1_n_0 ;
  wire \wait_for_rd_en[2]_i_1__1_n_0 ;
  wire \wait_for_rd_en[2]_i_2_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_reg[0]_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_err_rd_clk_sync_reg_0;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_master_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1__1
       (.I0(any_vld_btf_lane2_i),
        .I1(p_15_in),
        .I2(ANY_VLD_BTF_FLAG_i_2__1_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2__1
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3__1_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3__1
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(\wait_for_wr_en_reg[0]_0 ),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__1_n_0),
        .Q(any_vld_btf_lane2_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    CB_align_ver_i_1__1
       (.I0(CB_align_ver_i_2__1_n_0),
        .I1(CB_align_ver_i_3__1_n_0),
        .I2(Q[61]),
        .I3(Q[53]),
        .I4(Q[62]),
        .I5(Q[60]),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2__1
       (.I0(Q[57]),
        .I1(Q[50]),
        .I2(Q[48]),
        .I3(Q[52]),
        .I4(CB_align_ver_i_4__1_n_0),
        .O(CB_align_ver_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    CB_align_ver_i_3__1
       (.I0(CB_align_ver_i_5__2_n_0),
        .I1(Q[55]),
        .I2(Q[54]),
        .I3(Q[51]),
        .I4(Q[59]),
        .O(CB_align_ver_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_4__1
       (.I0(Q[63]),
        .I1(Q[56]),
        .I2(Q[49]),
        .I3(Q[58]),
        .O(CB_align_ver_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    CB_align_ver_i_5__2
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(master_do_rd_en),
        .O(CB_align_ver_i_5__2_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__1
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CC_RXLOSSOFSYNC_OUT_reg_0),
        .Q(rx_lossofsync_i_1),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1__1
       (.I0(Q[64]),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r_reg_0),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1__1_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1__1_n_0),
        .Q(rx_header_err_i_1),
        .R(1'b0));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_17_in),
        .Q(CC_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  FDRE \CHBONDO_reg[0] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(ch_bond_m[0]),
        .Q(\CHBONDO_reg[1]_0 [0]),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE \CHBONDO_reg[1] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(ch_bond_m[1]),
        .Q(\CHBONDO_reg[1]_0 [1]),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__1
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(in0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0),
        .Q(in0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__1
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_lane2_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3__1_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__1
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0),
        .Q(bit_err_chan_bond_lane2_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_1 
       (.I0(allow_block_sync_propagation_reg),
        .I1(hard_err_rst_int),
        .I2(link_reset_2_c),
        .I3(link_reset_1_c),
        .I4(link_reset_0_c),
        .I5(link_reset_3_c),
        .O(SR));
  LUT6 #(
    .INIT(64'hABA8000000000000)) 
    \LINK_RESET[0]_i_1__1 
       (.I0(\LINK_RESET[0]_i_2__1_n_0 ),
        .I1(count_for_reset_r_reg[1]),
        .I2(count_for_reset_r_reg[2]),
        .I3(\LINK_RESET[0]_i_3__1_n_0 ),
        .I4(\LINK_RESET[0]_i_4__1_n_0 ),
        .I5(\LINK_RESET[0]_i_5__1_n_0 ),
        .O(link_reset_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \LINK_RESET[0]_i_2__1 
       (.I0(count_for_reset_r_reg[3]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[7]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[4]),
        .O(\LINK_RESET[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__1 
       (.I0(count_for_reset_r_reg[6]),
        .I1(count_for_reset_r_reg[7]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[3]),
        .I5(count_for_reset_r_reg[0]),
        .O(\LINK_RESET[0]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__1 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_6__1_n_0 ),
        .O(\LINK_RESET[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__1 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_6__1 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    LINK_RESET_OUT_i_1
       (.I0(link_reset_2_c),
        .I1(link_reset_1_c),
        .I2(link_reset_0_c),
        .I3(link_reset_3_c),
        .I4(LINK_RESET_OUT_reg),
        .O(LINK_RESET_OUT0));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_2_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    RX_HARD_ERR_i_1
       (.I0(rxbuferr_out_lane2_i[0]),
        .I1(RX_HARD_ERR_reg),
        .I2(rxbuferr_out_lane2_i[1]),
        .I3(rxbuferr_out_lane3_i[1]),
        .I4(rxbuferr_out_lane3_i[0]),
        .I5(RX_HARD_ERR_reg_0),
        .O(rd_err_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1__1
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r_reg_0),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1__1
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r_reg_0),
        .O(rx_header_1_i_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d5_reg_0),
        .D(en_chan_sync_rx),
        .Q(en_chan_sync_flop_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(rxdatavalid_to_fifo_lane2_i),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    START_CB_WRITES_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_stg3),
        .Q(start_cb_writes_lane2_i),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__1 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__1_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__1_n_0 ,\count_for_reset_r_reg[0]_i_2__1_n_1 ,\count_for_reset_r_reg[0]_i_2__1_n_2 ,\count_for_reset_r_reg[0]_i_2__1_n_3 ,\count_for_reset_r_reg[0]_i_2__1_n_4 ,\count_for_reset_r_reg[0]_i_2__1_n_5 ,\count_for_reset_r_reg[0]_i_2__1_n_6 ,\count_for_reset_r_reg[0]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__1_n_8 ,\count_for_reset_r_reg[0]_i_2__1_n_9 ,\count_for_reset_r_reg[0]_i_2__1_n_10 ,\count_for_reset_r_reg[0]_i_2__1_n_11 ,\count_for_reset_r_reg[0]_i_2__1_n_12 ,\count_for_reset_r_reg[0]_i_2__1_n_13 ,\count_for_reset_r_reg[0]_i_2__1_n_14 ,\count_for_reset_r_reg[0]_i_2__1_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3__1_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1__1 
       (.CI(\count_for_reset_r_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1__1_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1__1_n_1 ,\count_for_reset_r_reg[16]_i_1__1_n_2 ,\count_for_reset_r_reg[16]_i_1__1_n_3 ,\count_for_reset_r_reg[16]_i_1__1_n_4 ,\count_for_reset_r_reg[16]_i_1__1_n_5 ,\count_for_reset_r_reg[16]_i_1__1_n_6 ,\count_for_reset_r_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__1_n_8 ,\count_for_reset_r_reg[16]_i_1__1_n_9 ,\count_for_reset_r_reg[16]_i_1__1_n_10 ,\count_for_reset_r_reg[16]_i_1__1_n_11 ,\count_for_reset_r_reg[16]_i_1__1_n_12 ,\count_for_reset_r_reg[16]_i_1__1_n_13 ,\count_for_reset_r_reg[16]_i_1__1_n_14 ,\count_for_reset_r_reg[16]_i_1__1_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__1_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__1_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1__1 
       (.CI(\count_for_reset_r_reg[0]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1__1_n_0 ,\count_for_reset_r_reg[8]_i_1__1_n_1 ,\count_for_reset_r_reg[8]_i_1__1_n_2 ,\count_for_reset_r_reg[8]_i_1__1_n_3 ,\count_for_reset_r_reg[8]_i_1__1_n_4 ,\count_for_reset_r_reg[8]_i_1__1_n_5 ,\count_for_reset_r_reg[8]_i_1__1_n_6 ,\count_for_reset_r_reg[8]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__1_n_8 ,\count_for_reset_r_reg[8]_i_1__1_n_9 ,\count_for_reset_r_reg[8]_i_1__1_n_10 ,\count_for_reset_r_reg[8]_i_1__1_n_11 ,\count_for_reset_r_reg[8]_i_1__1_n_12 ,\count_for_reset_r_reg[8]_i_1__1_n_13 ,\count_for_reset_r_reg[8]_i_1__1_n_14 ,\count_for_reset_r_reg[8]_i_1__1_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__1_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__1
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1__1
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(in0),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2__1_n_0),
        .O(do_wr_en_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1__1_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1__1 
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in11_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1__1_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in19_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in20_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1__1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3__1_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    flag_mask_CB_r_i_2__1
       (.I0(flag_mask_CB_r_i_4__1_n_0),
        .I1(flag_mask_CB_r_i_5__1_n_0),
        .I2(flag_mask_CB_r_i_6__1_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[60]),
        .I5(fifo_din_i_reg[49]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3__1
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    flag_mask_CB_r_i_4__1
       (.I0(fifo_din_i_reg[56]),
        .I1(fifo_din_i_reg[68]),
        .I2(fifo_din_i_reg[57]),
        .I3(fifo_din_i_reg[63]),
        .I4(fifo_din_i_reg[59]),
        .I5(fifo_din_i_reg[54]),
        .O(flag_mask_CB_r_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_5__1
       (.I0(fifo_din_i_reg[50]),
        .I1(fifo_din_i_reg[51]),
        .I2(fifo_din_i_reg[61]),
        .I3(fifo_din_i_reg[58]),
        .O(flag_mask_CB_r_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_6__1
       (.I0(fifo_din_i_reg[53]),
        .I1(fifo_din_i_reg[52]),
        .I2(fifo_din_i_reg[62]),
        .I3(fifo_din_i_reg[55]),
        .O(flag_mask_CB_r_i_6__1_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1__1_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    hard_err_usr_i_2
       (.I0(rxbuferr_out_lane2_i[1]),
        .I1(rxbuferr_out_lane3_i[0]),
        .I2(RX_HARD_ERR_reg),
        .I3(rxbuferr_out_lane3_i[1]),
        .I4(rxbuferr_out_lane2_i[0]),
        .I5(rxbuferr_out_lane1_i),
        .O(wr_err_rd_clk_sync_reg_0));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d5_reg_0),
        .CE(do_rd_en_reg_0),
        .D(hold_reg),
        .Q(hold_reg_r_reg_0),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d5_reg_0),
        .CE(do_rd_en_reg_0),
        .D(do_rd_en_reg_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_MASTER \master.master 
       (.CB_align_ver(CB_align_ver),
        .CB_flag_flopped(CB_flag_flopped),
        .\CHBONDO_reg[1] ({Q[65],p_0_in20_in,Q[64],p_0_in19_in}),
        .D(ch_bond_m),
        .Q(\count_maxskew_load_reg[2] ),
        .alignment_done_r(alignment_done_r),
        .alignment_done_r_reg_0(s_level_out_d5_reg_0),
        .alignment_done_r_reg_1(alignment_done_r_reg),
        .\cb_rxdatavalid_cnt_reg[1]_0 (en_chan_sync_flop_i),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .hold_rd_ptr_i_6(hold_rd_ptr_i_6),
        .master_do_rd_en(master_do_rd_en),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned1_out(rxchanisaligned1_out));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_master,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_master \master_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_master_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(underflow_flag_c),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_master_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d5_reg_0),
        .rd_en(out),
        .rd_rst_busy(\NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1__1
       (.I0(do_wr_en_reg_0),
        .I1(p_15_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2__1_n_0),
        .O(new_do_wr_en_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__1_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__2
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(underflow_flag_c),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in11_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [0]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [1]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_to_fifo_lane2_i),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane2_i[0]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    start_cb_writes_mastr_i_1
       (.I0(p_15_in),
        .I1(start_cb_writes_mastr_reg_0),
        .I2(start_cb_writes_mastr),
        .O(start_cb_writes_mastr_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    start_cb_writes_mastr_i_2
       (.I0(start_cb_writes_mastr_i_3_n_0),
        .I1(start_cb_writes_mastr_i_4_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_15_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    start_cb_writes_mastr_i_3
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(start_cb_writes_mastr_i_5_n_0),
        .O(start_cb_writes_mastr_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    start_cb_writes_mastr_i_4
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in11_in),
        .I4(start_cb_writes_mastr_i_6_n_0),
        .O(start_cb_writes_mastr_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    start_cb_writes_mastr_i_5
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(start_cb_writes_mastr_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    start_cb_writes_mastr_i_6
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(start_cb_writes_mastr_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_mastr_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_mastr_i_1_n_0),
        .Q(start_cb_writes_mastr),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_mastr),
        .Q(start_cb_writes_stg1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_stg1),
        .Q(start_cb_writes_stg2),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    start_cb_writes_stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(start_cb_writes_stg2),
        .Q(start_cb_writes_stg3),
        .R(\wait_for_wr_en_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_64 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .empty(underflow_flag_c),
        .full(overflow_flag_c),
        .rxchanisaligned1_out(rxchanisaligned1_out),
        .s_level_out_d5_reg_0(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_65 u_cdc_rxlossofsync_in
       (.s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg),
        .s_level_out_d5_reg_0(s_level_out_d5_reg),
        .s_level_out_d5_reg_1(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_66 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_67 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d5_reg_0(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_68 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__2
       (.I0(underflow_flag_c),
        .I1(buffer_too_empty_c),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(\valid_btf_detect_extend_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    valid_btf_detect_r_i_1__2
       (.I0(CB_align_ver_i_2__1_n_0),
        .I1(valid_btf_detect_r_i_2_n_0),
        .I2(master_do_rd_en),
        .I3(\fifo_dout_reg_n_0_[64] ),
        .I4(\fifo_dout_reg_n_0_[65] ),
        .I5(valid_btf_detect_r_i_3_n_0),
        .O(valid_btf_detect_c));
  LUT4 #(
    .INIT(16'hDFFF)) 
    valid_btf_detect_r_i_2
       (.I0(Q[61]),
        .I1(Q[53]),
        .I2(Q[62]),
        .I3(Q[60]),
        .O(valid_btf_detect_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    valid_btf_detect_r_i_3
       (.I0(Q[59]),
        .I1(Q[51]),
        .I2(Q[64]),
        .I3(Q[55]),
        .I4(Q[54]),
        .O(valid_btf_detect_r_i_3_n_0));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(\wait_for_rd_en[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(\wait_for_rd_en[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1__1 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__1_n_0 ),
        .D(\wait_for_rd_en[0]_i_1_n_0 ),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__1_n_0 ),
        .D(\wait_for_rd_en[1]_i_1_n_0 ),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__1_n_0 ),
        .D(\wait_for_rd_en[2]_i_2_n_0 ),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1__1 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1__1 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1__1 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1__1 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1__1 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__11[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1__1 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2__1 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__11[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__11[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane2_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__1 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__12[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1__1 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__12[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1__1 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__12[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1__1 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2__1 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__12[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__12[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__1
   (valid_btf_detect_dlyd1,
    empty,
    s_level_out_d5_reg,
    en_chan_sync_flop_i,
    hold_rd_ptr_i,
    CB_av_s_r,
    hold_reg_r_reg_0,
    rxbuferr_out_i,
    rx_header_err_i_3,
    rx_lossofsync_i_3,
    ch_bond_done_i,
    rxchanisaligned,
    CC_detect_dlyd1,
    in0,
    link_reset_0_c,
    master_do_rd_en,
    master_stop_next_cb_r,
    master_stop_prev_cb_r,
    any_vld_btf_i,
    bit_err_chan_bond_i,
    rxdatavalid_to_lanes_i,
    \master_ack_cnt_reg[1] ,
    \fifo_dout_reg[63]_0 ,
    rx_header_1_i_3,
    \fifo_dout_reg[64]_0 ,
    do_rd_en_i,
    CB_flag_direct,
    master_do_rd_en_reg_0,
    CB_flag_direct_0,
    CB_flag_direct_1,
    master_do_rd_en_reg_1,
    hard_err_usr0,
    rxdatavalid_to_fifo_i_reg,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d6_reg,
    out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg,
    en_chan_sync_rx,
    D,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_RXLOSSOFSYNC_OUT_reg_0,
    CC_detect_pulse_i,
    \wait_for_wr_en_reg[0]_0 ,
    p_14_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    master_stop_next_cb_r_reg,
    master_stop_prev_cb_r_reg,
    rxchanisaligned_reg,
    \count_for_reset_r_reg[23]_0 ,
    do_wr_en_reg_0,
    Q,
    CB_flag_flopped_reg_0,
    CB_flag_flopped_reg_1,
    rxbuferr_out_lane1_i,
    hard_err_usr_reg,
    hard_err_usr_reg_0,
    SR);
  output valid_btf_detect_dlyd1;
  output empty;
  output s_level_out_d5_reg;
  output en_chan_sync_flop_i;
  output hold_rd_ptr_i;
  output CB_av_s_r;
  output hold_reg_r_reg_0;
  output [1:0]rxbuferr_out_i;
  output rx_header_err_i_3;
  output rx_lossofsync_i_3;
  output [0:0]ch_bond_done_i;
  output rxchanisaligned;
  output CC_detect_dlyd1;
  output in0;
  output link_reset_0_c;
  output master_do_rd_en;
  output master_stop_next_cb_r;
  output master_stop_prev_cb_r;
  output any_vld_btf_i;
  output bit_err_chan_bond_i;
  output rxdatavalid_to_lanes_i;
  output [1:0]\master_ack_cnt_reg[1] ;
  output [63:0]\fifo_dout_reg[63]_0 ;
  output rx_header_1_i_3;
  output \fifo_dout_reg[64]_0 ;
  output do_rd_en_i;
  output CB_flag_direct;
  output master_do_rd_en_reg_0;
  output CB_flag_direct_0;
  output CB_flag_direct_1;
  output master_do_rd_en_reg_1;
  output hard_err_usr0;
  output rxdatavalid_to_fifo_i_reg;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d6_reg;
  input out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  input en_chan_sync_rx;
  input [66:0]D;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_RXLOSSOFSYNC_OUT_reg_0;
  input CC_detect_pulse_i;
  input \wait_for_wr_en_reg[0]_0 ;
  input p_14_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input master_stop_next_cb_r_reg;
  input master_stop_prev_cb_r_reg;
  input rxchanisaligned_reg;
  input \count_for_reset_r_reg[23]_0 ;
  input do_wr_en_reg_0;
  input [1:0]Q;
  input [1:0]CB_flag_flopped_reg_0;
  input [1:0]CB_flag_flopped_reg_1;
  input [0:0]rxbuferr_out_lane1_i;
  input hard_err_usr_reg;
  input hard_err_usr_reg_0;
  input [0:0]SR;

  wire ANY_VLD_BTF_FLAG_i_1_n_0;
  wire ANY_VLD_BTF_FLAG_i_2_n_0;
  wire ANY_VLD_BTF_FLAG_i_3_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2_n_0;
  wire CB_align_ver_i_3_n_0;
  wire CB_align_ver_i_4_n_0;
  wire CB_align_ver_i_5_n_0;
  wire CB_av_s_r;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_direct_0;
  wire CB_flag_direct_1;
  wire CB_flag_direct_2;
  wire CB_flag_flopped;
  wire [1:0]CB_flag_flopped_reg_0;
  wire [1:0]CB_flag_flopped_reg_1;
  wire CC_RXLOSSOFSYNC_OUT_reg_0;
  wire CC_RX_HEADER_OUT_ERR_i_1_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire [66:0]D;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_3_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_4_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_5_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_6_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0;
  wire \LINK_RESET[0]_i_2_n_0 ;
  wire \LINK_RESET[0]_i_3_n_0 ;
  wire \LINK_RESET[0]_i_4_n_0 ;
  wire \LINK_RESET[0]_i_5_n_0 ;
  wire \LINK_RESET[0]_i_6_n_0 ;
  wire \LINK_RESET[0]_i_7_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire any_vld_btf_i;
  wire bit_err_chan_bond_i;
  wire buffer_too_empty_c;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[8]_i_1_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1_n_9 ;
  wire do_rd_en;
  wire do_rd_en_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1_n_0;
  wire do_wr_en_reg_0;
  wire empty;
  wire en_chan_sync_flop_i;
  wire en_chan_sync_rx;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1_n_0 ;
  wire [70:0]fifo_dout_i;
  wire [63:0]\fifo_dout_reg[63]_0 ;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire flag_mask_CB_r_i_1_n_0;
  wire flag_mask_CB_r_i_3_n_0;
  wire flag_mask_CB_r_i_4_n_0;
  wire flag_mask_CB_r_i_5_n_0;
  wire flag_mask_CB_r_i_6_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hard_err_usr0;
  wire hard_err_usr_reg;
  wire hard_err_usr_reg_0;
  wire hold_rd_ptr_i;
  wire hold_reg;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire [1:0]\master_ack_cnt_reg[1] ;
  wire master_do_rd_en;
  wire master_do_rd_en_q;
  wire master_do_rd_en_reg_0;
  wire master_do_rd_en_reg_1;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_reg;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_reg;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in10_in;
  wire p_0_in17_in;
  wire p_0_in18_in;
  wire p_0_in19_in;
  wire [5:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire p_14_in;
  wire p_16_in;
  wire [2:0]p_1_in;
  wire p_1_in12_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rx_header_1_i_3;
  wire rx_header_err_i_3;
  wire rx_lossofsync_i_3;
  wire [1:0]rxbuferr_out_i;
  wire [0:0]rxbuferr_out_lane1_i;
  wire rxchanisaligned;
  wire rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_i_reg;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  wire s_level_out_d5_reg;
  wire s_level_out_d6_reg;
  wire sel;
  wire \slave.slave_n_5 ;
  wire srst;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire valid_btf_detect_r;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[2]_i_1_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_reg[0]_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_slave_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1
       (.I0(any_vld_btf_i),
        .I1(p_16_in),
        .I2(ANY_VLD_BTF_FLAG_i_2_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(\wait_for_wr_en_reg[0]_0 ),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1_n_0),
        .Q(any_vld_btf_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CB_align_ver_i_1
       (.I0(CB_align_ver_i_2_n_0),
        .I1(CB_align_ver_i_3_n_0),
        .I2(master_do_rd_en),
        .I3(\fifo_dout_reg[63]_0 [55]),
        .I4(\fifo_dout_reg[63]_0 [54]),
        .I5(CB_align_ver_i_4_n_0),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2
       (.I0(\fifo_dout_reg[63]_0 [57]),
        .I1(\fifo_dout_reg[63]_0 [50]),
        .I2(\fifo_dout_reg[63]_0 [48]),
        .I3(\fifo_dout_reg[63]_0 [52]),
        .I4(CB_align_ver_i_5_n_0),
        .O(CB_align_ver_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    CB_align_ver_i_3
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(\fifo_dout_reg[63]_0 [60]),
        .I3(\fifo_dout_reg[63]_0 [61]),
        .O(CB_align_ver_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CB_align_ver_i_4
       (.I0(\fifo_dout_reg[63]_0 [62]),
        .I1(\fifo_dout_reg[63]_0 [51]),
        .I2(\fifo_dout_reg[63]_0 [59]),
        .I3(\fifo_dout_reg[63]_0 [53]),
        .O(CB_align_ver_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5
       (.I0(\fifo_dout_reg[63]_0 [63]),
        .I1(\fifo_dout_reg[63]_0 [56]),
        .I2(\fifo_dout_reg[63]_0 [49]),
        .I3(\fifo_dout_reg[63]_0 [58]),
        .O(CB_align_ver_i_5_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1
       (.I0(master_do_rd_en),
        .I1(p_0_in19_in),
        .O(CB_flag_direct_2));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__0
       (.I0(master_do_rd_en),
        .I1(CB_flag_flopped_reg_1[1]),
        .O(CB_flag_direct));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__1
       (.I0(master_do_rd_en),
        .I1(Q[1]),
        .O(CB_flag_direct_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    CB_flag_flopped_i_1__2
       (.I0(master_do_rd_en),
        .I1(CB_flag_flopped_reg_0[1]),
        .O(CB_flag_direct_1));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CB_flag_direct_2),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CC_RXLOSSOFSYNC_OUT_reg_0),
        .Q(rx_lossofsync_i_3),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1
       (.I0(p_1_in12_in),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r_reg_0),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1_n_0),
        .Q(rx_header_err_i_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    CC_detect_dlyd1_i_3
       (.I0(D[66]),
        .I1(D[65]),
        .I2(D[64]),
        .O(rxdatavalid_to_fifo_i_reg));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_14_in),
        .Q(CC_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    FINAL_GATER_FOR_FIFO_DIN_i_2
       (.I0(FINAL_GATER_FOR_FIFO_DIN_i_3_n_0),
        .I1(FINAL_GATER_FOR_FIFO_DIN_i_4_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    FINAL_GATER_FOR_FIFO_DIN_i_3
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_5_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_4
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in10_in),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_6_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_5
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    FINAL_GATER_FOR_FIFO_DIN_i_6
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0),
        .Q(in0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0),
        .Q(bit_err_chan_bond_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \LINK_RESET[0]_i_1 
       (.I0(\LINK_RESET[0]_i_2_n_0 ),
        .I1(count_for_reset_r_reg[7]),
        .I2(\LINK_RESET[0]_i_3_n_0 ),
        .I3(\LINK_RESET[0]_i_4_n_0 ),
        .I4(\LINK_RESET[0]_i_5_n_0 ),
        .O(link_reset_0));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \LINK_RESET[0]_i_2 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .I2(count_for_reset_r_reg[5]),
        .I3(count_for_reset_r_reg[6]),
        .I4(count_for_reset_r_reg[4]),
        .I5(count_for_reset_r_reg[3]),
        .O(\LINK_RESET[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3 
       (.I0(count_for_reset_r_reg[5]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[3]),
        .I3(count_for_reset_r_reg[4]),
        .I4(count_for_reset_r_reg[0]),
        .I5(\LINK_RESET[0]_i_6_n_0 ),
        .O(\LINK_RESET[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_7_n_0 ),
        .O(\LINK_RESET[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LINK_RESET[0]_i_6 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .O(\LINK_RESET[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_7 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_7_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_0_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rxchanisaligned),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    RXDATAVALID_IN_REG_i_1
       (.I0(Q[0]),
        .I1(CB_flag_flopped_reg_0[0]),
        .I2(master_do_rd_en),
        .I3(p_1_in12_in),
        .I4(CB_flag_flopped_reg_1[0]),
        .O(rxdatavalid_to_lanes_i));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r_reg_0),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r_reg_0),
        .O(rx_header_1_i_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(en_chan_sync_rx),
        .Q(en_chan_sync_flop_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(D[66]),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2_n_0 ,\count_for_reset_r_reg[0]_i_2_n_1 ,\count_for_reset_r_reg[0]_i_2_n_2 ,\count_for_reset_r_reg[0]_i_2_n_3 ,\count_for_reset_r_reg[0]_i_2_n_4 ,\count_for_reset_r_reg[0]_i_2_n_5 ,\count_for_reset_r_reg[0]_i_2_n_6 ,\count_for_reset_r_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2_n_8 ,\count_for_reset_r_reg[0]_i_2_n_9 ,\count_for_reset_r_reg[0]_i_2_n_10 ,\count_for_reset_r_reg[0]_i_2_n_11 ,\count_for_reset_r_reg[0]_i_2_n_12 ,\count_for_reset_r_reg[0]_i_2_n_13 ,\count_for_reset_r_reg[0]_i_2_n_14 ,\count_for_reset_r_reg[0]_i_2_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1 
       (.CI(\count_for_reset_r_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1_n_1 ,\count_for_reset_r_reg[16]_i_1_n_2 ,\count_for_reset_r_reg[16]_i_1_n_3 ,\count_for_reset_r_reg[16]_i_1_n_4 ,\count_for_reset_r_reg[16]_i_1_n_5 ,\count_for_reset_r_reg[16]_i_1_n_6 ,\count_for_reset_r_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1_n_8 ,\count_for_reset_r_reg[16]_i_1_n_9 ,\count_for_reset_r_reg[16]_i_1_n_10 ,\count_for_reset_r_reg[16]_i_1_n_11 ,\count_for_reset_r_reg[16]_i_1_n_12 ,\count_for_reset_r_reg[16]_i_1_n_13 ,\count_for_reset_r_reg[16]_i_1_n_14 ,\count_for_reset_r_reg[16]_i_1_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1 
       (.CI(\count_for_reset_r_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1_n_0 ,\count_for_reset_r_reg[8]_i_1_n_1 ,\count_for_reset_r_reg[8]_i_1_n_2 ,\count_for_reset_r_reg[8]_i_1_n_3 ,\count_for_reset_r_reg[8]_i_1_n_4 ,\count_for_reset_r_reg[8]_i_1_n_5 ,\count_for_reset_r_reg[8]_i_1_n_6 ,\count_for_reset_r_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1_n_8 ,\count_for_reset_r_reg[8]_i_1_n_9 ,\count_for_reset_r_reg[8]_i_1_n_10 ,\count_for_reset_r_reg[8]_i_1_n_11 ,\count_for_reset_r_reg[8]_i_1_n_12 ,\count_for_reset_r_reg[8]_i_1_n_13 ,\count_for_reset_r_reg[8]_i_1_n_14 ,\count_for_reset_r_reg[8]_i_1_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2_n_0),
        .O(do_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_din_i_reg[70]_i_1 
       (.I0(CB_detect_dlyd0p5),
        .I1(CB_detect0),
        .O(CB_detect));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1 
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(\fifo_dout_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(\fifo_dout_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(\fifo_dout_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(\fifo_dout_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(\fifo_dout_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(\fifo_dout_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(\fifo_dout_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(\fifo_dout_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(\fifo_dout_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(\fifo_dout_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(\fifo_dout_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(\fifo_dout_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(\fifo_dout_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(\fifo_dout_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(\fifo_dout_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(\fifo_dout_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(\fifo_dout_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(\fifo_dout_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(\fifo_dout_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(\fifo_dout_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(\fifo_dout_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(\fifo_dout_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(\fifo_dout_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(\fifo_dout_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(\fifo_dout_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(\fifo_dout_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(\fifo_dout_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(\fifo_dout_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(\fifo_dout_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(\fifo_dout_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(\fifo_dout_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(\fifo_dout_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(\fifo_dout_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(\fifo_dout_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(\fifo_dout_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(\fifo_dout_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(\fifo_dout_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(\fifo_dout_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(\fifo_dout_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(\fifo_dout_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(\fifo_dout_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(\fifo_dout_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(\fifo_dout_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(\fifo_dout_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(\fifo_dout_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(\fifo_dout_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(\fifo_dout_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(\fifo_dout_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(\fifo_dout_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(\fifo_dout_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(\fifo_dout_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(\fifo_dout_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(\fifo_dout_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(\fifo_dout_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(\fifo_dout_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(\fifo_dout_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(\fifo_dout_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(\fifo_dout_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(\fifo_dout_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(\fifo_dout_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in17_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(p_1_in12_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in18_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(\fifo_dout_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(p_0_in19_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(\fifo_dout_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(\fifo_dout_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(\fifo_dout_reg[63]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    flag_mask_CB_r_i_2
       (.I0(flag_mask_CB_r_i_4_n_0),
        .I1(flag_mask_CB_r_i_5_n_0),
        .I2(flag_mask_CB_r_i_6_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[60]),
        .I5(fifo_din_i_reg[49]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    flag_mask_CB_r_i_4
       (.I0(fifo_din_i_reg[56]),
        .I1(fifo_din_i_reg[68]),
        .I2(fifo_din_i_reg[57]),
        .I3(fifo_din_i_reg[63]),
        .I4(fifo_din_i_reg[59]),
        .I5(fifo_din_i_reg[54]),
        .O(flag_mask_CB_r_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_5
       (.I0(fifo_din_i_reg[50]),
        .I1(fifo_din_i_reg[51]),
        .I2(fifo_din_i_reg[61]),
        .I3(fifo_din_i_reg[58]),
        .O(flag_mask_CB_r_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    flag_mask_CB_r_i_6
       (.I0(fifo_din_i_reg[53]),
        .I1(fifo_din_i_reg[52]),
        .I2(fifo_din_i_reg[62]),
        .I3(fifo_din_i_reg[55]),
        .O(flag_mask_CB_r_i_6_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    hard_err_usr_i_1
       (.I0(rxbuferr_out_i[0]),
        .I1(rxbuferr_out_lane1_i),
        .I2(hard_err_usr_reg),
        .I3(rxbuferr_out_i[1]),
        .I4(hard_err_usr_reg_0),
        .O(hard_err_usr0));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(hold_reg),
        .Q(hold_reg_r_reg_0),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d6_reg),
        .CE(do_rd_en_reg_n_0),
        .D(do_rd_en_reg_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE master_do_rd_en_q_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(out),
        .Q(master_do_rd_en_q),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE master_do_rd_en_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(master_do_rd_en_q),
        .Q(master_do_rd_en),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2_n_0),
        .O(new_do_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(empty),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[64]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[65]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[66]),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D[9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_i[0]),
        .R(do_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_81 \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_av_s_r(CB_av_s_r),
        .CB_flag_flopped(CB_flag_flopped),
        .Q({p_0_in19_in,p_0_in18_in,p_1_in12_in,p_0_in17_in}),
        .\cb_rxdatavalid_cnt_reg[1]_0 (master_do_rd_en),
        .\cb_rxdatavalid_cnt_reg[1]_1 (CB_flag_flopped_reg_1[0]),
        .\cb_rxdatavalid_cnt_reg[2]_0 (CB_flag_flopped_reg_0[0]),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_i),
        .hold_rd_ptr_i(hold_rd_ptr_i),
        .\master_ack_cnt_reg[0]_0 (en_chan_sync_flop_i),
        .\master_ack_cnt_reg[1]_0 (\master_ack_cnt_reg[1] ),
        .master_do_rd_en_reg(\slave.slave_n_5 ),
        .master_do_rd_en_reg_0(master_do_rd_en_reg_0),
        .master_do_rd_en_reg_1(master_do_rd_en_reg_1),
        .master_stop_next_cb_r(master_stop_next_cb_r),
        .master_stop_next_cb_r_reg_0(master_stop_next_cb_r_reg),
        .master_stop_prev_cb_r(master_stop_prev_cb_r),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_reg),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned_reg_0(s_level_out_d6_reg),
        .rxchanisaligned_reg_1(rxchanisaligned_reg));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__1 \slave_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_slave_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(empty),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d6_reg),
        .rd_en(out),
        .rd_rst_busy(\NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_82 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .full(overflow_flag_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_83 u_cdc_rxlossofsync_in
       (.s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg),
        .s_level_out_d5_reg_0(s_level_out_d5_reg),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_84 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_85 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_86 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1
       (.I0(buffer_too_empty_c),
        .I1(empty),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    valid_btf_detect_r_i_1
       (.I0(CB_align_ver_i_2_n_0),
        .I1(CB_align_ver_i_3_n_0),
        .I2(\fifo_dout_reg[63]_0 [54]),
        .I3(\fifo_dout_reg[63]_0 [55]),
        .I4(\slave.slave_n_5 ),
        .I5(CB_align_ver_i_4_n_0),
        .O(valid_btf_detect_c));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(p_1_in[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__3[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__3[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__4[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__4[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__4[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__2
   (valid_btf_detect_dlyd1,
    master_do_rd_en_out_reg,
    s_level_out_d5_reg,
    en_chan_sync_flop_i,
    hold_rd_ptr_i_1,
    CB_av_s_r_2,
    hold_reg_r_reg_0,
    rxbuferr_out_lane1_i,
    rx_header_err_i_2,
    rx_lossofsync_i_2,
    ch_bond_done_i,
    rxchanisaligned_4,
    CC_detect_dlyd1,
    CB_detect_dlyd0p5,
    in0,
    link_reset_1_c,
    master_stop_next_cb_r_13,
    master_stop_prev_cb_r_14,
    any_vld_btf_lane1_i,
    bit_err_chan_bond_lane1_i,
    start_cb_writes_lane1_i,
    START_CB_WRITES_OUT_reg_0,
    Q,
    wr_err_rd_clk_sync_reg_0,
    \master_ack_cnt_reg[1] ,
    rx_header_1_i_2,
    \fifo_dout_reg[64]_0 ,
    do_rd_en_lane1_i,
    gtwiz_userclk_rx_usrclk_out,
    init_clk,
    srst,
    s_level_out_d5_reg_0,
    out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg,
    en_chan_sync_rx,
    rxdatavalid_to_fifo_lane1_i,
    cbcc_reset_cbstg2_rd_clk,
    cbcc_fifo_reset_rd_clk,
    cbcc_only_reset_rd_clk,
    CC_RXLOSSOFSYNC_OUT_reg_0,
    CC_detect_pulse_i,
    \wait_for_wr_en_reg[0]_0 ,
    p_14_in,
    CB_detect0,
    cbcc_fifo_reset_to_fifo_wr_clk,
    CB_flag_direct,
    master_stop_next_cb_r_reg,
    master_stop_prev_cb_r_reg,
    rxchanisaligned_reg,
    START_CB_WRITES_OUT_reg_1,
    \count_for_reset_r_reg[23]_0 ,
    start_cb_writes_lane2_i,
    master_do_rd_en,
    do_wr_en_reg_0,
    rxbuferr_out_i,
    RX_HARD_ERR_reg,
    \cb_rxdatavalid_cnt_reg[1] ,
    \raw_data_r_reg[65]_0 ,
    \raw_data_r_reg[63]_0 ,
    CB_detect,
    SR);
  output valid_btf_detect_dlyd1;
  output master_do_rd_en_out_reg;
  output s_level_out_d5_reg;
  output en_chan_sync_flop_i;
  output hold_rd_ptr_i_1;
  output CB_av_s_r_2;
  output hold_reg_r_reg_0;
  output [1:0]rxbuferr_out_lane1_i;
  output rx_header_err_i_2;
  output rx_lossofsync_i_2;
  output [0:0]ch_bond_done_i;
  output rxchanisaligned_4;
  output CC_detect_dlyd1;
  output CB_detect_dlyd0p5;
  output in0;
  output link_reset_1_c;
  output master_stop_next_cb_r_13;
  output master_stop_prev_cb_r_14;
  output any_vld_btf_lane1_i;
  output bit_err_chan_bond_lane1_i;
  output start_cb_writes_lane1_i;
  output START_CB_WRITES_OUT_reg_0;
  output [65:0]Q;
  output wr_err_rd_clk_sync_reg_0;
  output [1:0]\master_ack_cnt_reg[1] ;
  output rx_header_1_i_2;
  output \fifo_dout_reg[64]_0 ;
  output do_rd_en_lane1_i;
  input gtwiz_userclk_rx_usrclk_out;
  input init_clk;
  input srst;
  input s_level_out_d5_reg_0;
  input out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  input en_chan_sync_rx;
  input rxdatavalid_to_fifo_lane1_i;
  input cbcc_reset_cbstg2_rd_clk;
  input cbcc_fifo_reset_rd_clk;
  input cbcc_only_reset_rd_clk;
  input CC_RXLOSSOFSYNC_OUT_reg_0;
  input CC_detect_pulse_i;
  input \wait_for_wr_en_reg[0]_0 ;
  input p_14_in;
  input CB_detect0;
  input cbcc_fifo_reset_to_fifo_wr_clk;
  input CB_flag_direct;
  input master_stop_next_cb_r_reg;
  input master_stop_prev_cb_r_reg;
  input rxchanisaligned_reg;
  input START_CB_WRITES_OUT_reg_1;
  input \count_for_reset_r_reg[23]_0 ;
  input start_cb_writes_lane2_i;
  input master_do_rd_en;
  input do_wr_en_reg_0;
  input [1:0]rxbuferr_out_i;
  input RX_HARD_ERR_reg;
  input \cb_rxdatavalid_cnt_reg[1] ;
  input [1:0]\raw_data_r_reg[65]_0 ;
  input [63:0]\raw_data_r_reg[63]_0 ;
  input CB_detect;
  input [0:0]SR;

  wire ANY_VLD_BTF_FLAG_i_1__0_n_0;
  wire ANY_VLD_BTF_FLAG_i_2__0_n_0;
  wire ANY_VLD_BTF_FLAG_i_3__0_n_0;
  wire CB_align_ver;
  wire CB_align_ver0;
  wire CB_align_ver_i_2__0_n_0;
  wire CB_align_ver_i_3__0_n_0;
  wire CB_align_ver_i_4__0_n_0;
  wire CB_align_ver_i_5__0_n_0;
  wire CB_av_s_r_2;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CB_flag_direct;
  wire CB_flag_flopped;
  wire CC_RXLOSSOFSYNC_OUT_reg_0;
  wire CC_RX_HEADER_OUT_ERR_i_1__0_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_r;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_3__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_4__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_5__0_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_6__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT0;
  wire FIRST_CB_BITERR_CB_RESET_OUT2_out;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0;
  wire \LINK_RESET[0]_i_2__0_n_0 ;
  wire \LINK_RESET[0]_i_3__0_n_0 ;
  wire \LINK_RESET[0]_i_4__0_n_0 ;
  wire \LINK_RESET[0]_i_5__0_n_0 ;
  wire \LINK_RESET[0]_i_6__0_n_0 ;
  wire \LINK_RESET[0]_i_7__0_n_0 ;
  wire [65:0]Q;
  wire RX_HARD_ERR_reg;
  wire [0:0]SR;
  wire START_CB_WRITES_OUT_reg_0;
  wire START_CB_WRITES_OUT_reg_1;
  wire any_vld_btf_lane1_i;
  wire bit_err_chan_bond_lane1_i;
  wire buffer_too_empty_c;
  wire \cb_rxdatavalid_cnt_reg[1] ;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [0:0]ch_bond_done_i;
  wire \count_for_reset_r[0]_i_3__0_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2__0_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2__0_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1__0_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1__0_n_9 ;
  wire do_rd_en;
  wire do_rd_en_lane1_i;
  wire do_rd_en_reg_n_0;
  wire do_wr_en;
  wire do_wr_en_i_1__0_n_0;
  wire do_wr_en_reg_0;
  wire en_chan_sync_flop_i;
  wire en_chan_sync_rx;
  wire [71:0]fifo_din_i_reg;
  wire \fifo_din_i_reg[71]_i_1__0_n_0 ;
  wire [70:0]fifo_dout_i;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg_n_0_[64] ;
  wire \fifo_dout_reg_n_0_[65] ;
  wire flag_mask_CB_r_i_1__0_n_0;
  wire flag_mask_CB_r_i_3__0_n_0;
  wire flag_mask_CB_r_i_4__0_n_0;
  wire flag_mask_CB_r_i_5__0_n_0;
  wire flag_mask_CB_r_i_6__0_n_0;
  wire flag_mask_CB_r_reg_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hold_rd_ptr_i_1;
  wire hold_reg;
  wire hold_reg_r_reg_0;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_1_c;
  wire [1:0]\master_ack_cnt_reg[1] ;
  wire master_do_rd_en;
  wire master_do_rd_en_out_reg;
  wire master_stop_next_cb_r_13;
  wire master_stop_next_cb_r_reg;
  wire master_stop_prev_cb_r_14;
  wire master_stop_prev_cb_r_reg;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1__0_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in10_in;
  wire p_0_in17_in;
  wire p_0_in18_in;
  wire [5:0]p_0_in__7;
  wire [4:0]p_0_in__8;
  wire p_14_in;
  wire p_16_in;
  wire [2:0]p_1_in;
  wire [66:0]raw_data_r;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[34] ;
  wire \raw_data_r_r_reg_n_0_[35] ;
  wire \raw_data_r_r_reg_n_0_[36] ;
  wire \raw_data_r_r_reg_n_0_[37] ;
  wire \raw_data_r_r_reg_n_0_[38] ;
  wire \raw_data_r_r_reg_n_0_[39] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[40] ;
  wire \raw_data_r_r_reg_n_0_[41] ;
  wire \raw_data_r_r_reg_n_0_[42] ;
  wire \raw_data_r_r_reg_n_0_[43] ;
  wire \raw_data_r_r_reg_n_0_[44] ;
  wire \raw_data_r_r_reg_n_0_[45] ;
  wire \raw_data_r_r_reg_n_0_[46] ;
  wire \raw_data_r_r_reg_n_0_[47] ;
  wire \raw_data_r_r_reg_n_0_[48] ;
  wire \raw_data_r_r_reg_n_0_[49] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[50] ;
  wire \raw_data_r_r_reg_n_0_[51] ;
  wire \raw_data_r_r_reg_n_0_[52] ;
  wire \raw_data_r_r_reg_n_0_[53] ;
  wire \raw_data_r_r_reg_n_0_[54] ;
  wire \raw_data_r_r_reg_n_0_[55] ;
  wire \raw_data_r_r_reg_n_0_[56] ;
  wire \raw_data_r_r_reg_n_0_[57] ;
  wire \raw_data_r_r_reg_n_0_[58] ;
  wire \raw_data_r_r_reg_n_0_[59] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[60] ;
  wire \raw_data_r_r_reg_n_0_[61] ;
  wire \raw_data_r_r_reg_n_0_[62] ;
  wire \raw_data_r_r_reg_n_0_[63] ;
  wire \raw_data_r_r_reg_n_0_[64] ;
  wire \raw_data_r_r_reg_n_0_[65] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire [63:0]\raw_data_r_reg[63]_0 ;
  wire [1:0]\raw_data_r_reg[65]_0 ;
  wire rd_err_c;
  wire rd_err_pre;
  wire rx_header_1_i_2;
  wire rx_header_err_i_2;
  wire rx_lossofsync_i_2;
  wire [1:0]rxbuferr_out_i;
  wire [1:0]rxbuferr_out_lane1_i;
  wire rxchanisaligned_4;
  wire rxchanisaligned_reg;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_lane1_i;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  wire s_level_out_d5_reg;
  wire s_level_out_d5_reg_0;
  wire sel;
  wire srst;
  wire start_cb_writes_lane1_i;
  wire start_cb_writes_lane2_i;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_c1;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire valid_btf_detect_r;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[2]_i_1__0_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_reg[0]_0 ;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_err_rd_clk_sync_reg_0;
  wire wr_monitor_flag;
  wire [4:0]wr_monitor_flag_reg;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:67]\NLW_slave_fifo.data_fifo_dout_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ANY_VLD_BTF_FLAG_i_1__0
       (.I0(any_vld_btf_lane1_i),
        .I1(p_16_in),
        .I2(ANY_VLD_BTF_FLAG_i_2__0_n_0),
        .O(ANY_VLD_BTF_FLAG_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ANY_VLD_BTF_FLAG_i_2__0
       (.I0(wait_for_wr_en_wr4[4]),
        .I1(wait_for_wr_en_wr4[0]),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(ANY_VLD_BTF_FLAG_i_3__0_n_0),
        .O(ANY_VLD_BTF_FLAG_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ANY_VLD_BTF_FLAG_i_3__0
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(\wait_for_wr_en_reg[0]_0 ),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(ANY_VLD_BTF_FLAG_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1__0_n_0),
        .Q(any_vld_btf_lane1_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    CB_align_ver_i_1__0
       (.I0(CB_align_ver_i_2__0_n_0),
        .I1(CB_align_ver_i_3__0_n_0),
        .I2(master_do_rd_en),
        .I3(Q[54]),
        .I4(Q[55]),
        .I5(CB_align_ver_i_4__0_n_0),
        .O(CB_align_ver0));
  LUT5 #(
    .INIT(32'h00000001)) 
    CB_align_ver_i_2__0
       (.I0(Q[58]),
        .I1(Q[52]),
        .I2(Q[48]),
        .I3(Q[63]),
        .I4(CB_align_ver_i_5__0_n_0),
        .O(CB_align_ver_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    CB_align_ver_i_3__0
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(\fifo_dout_reg_n_0_[64] ),
        .I2(Q[60]),
        .I3(Q[61]),
        .O(CB_align_ver_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    CB_align_ver_i_4__0
       (.I0(Q[62]),
        .I1(Q[51]),
        .I2(Q[59]),
        .I3(Q[53]),
        .O(CB_align_ver_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_align_ver_i_5__0
       (.I0(Q[50]),
        .I1(Q[57]),
        .I2(Q[49]),
        .I3(Q[56]),
        .O(CB_align_ver_i_5__0_n_0));
  FDRE CB_align_ver_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CB_align_ver0),
        .Q(CB_align_ver),
        .R(cbcc_reset_cbstg2_rd_clk));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1__0
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CB_flag_flopped_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CB_flag_direct),
        .Q(CB_flag_flopped),
        .R(1'b0));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CC_RXLOSSOFSYNC_OUT_reg_0),
        .Q(rx_lossofsync_i_2),
        .S(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h80880888)) 
    CC_RX_HEADER_OUT_ERR_i_1__0
       (.I0(Q[64]),
        .I1(master_do_rd_en),
        .I2(\fifo_dout_reg_n_0_[65] ),
        .I3(hold_reg_r_reg_0),
        .I4(\fifo_dout_reg_n_0_[64] ),
        .O(CC_RX_HEADER_OUT_ERR_i_1__0_n_0));
  FDRE CC_RX_HEADER_OUT_ERR_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(CC_RX_HEADER_OUT_ERR_i_1__0_n_0),
        .Q(rx_header_err_i_2),
        .R(1'b0));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_14_in),
        .Q(CC_detect_dlyd1),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1__0
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    FINAL_GATER_FOR_FIFO_DIN_i_2__0
       (.I0(FINAL_GATER_FOR_FIFO_DIN_i_3__0_n_0),
        .I1(FINAL_GATER_FOR_FIFO_DIN_i_4__0_n_0),
        .I2(\raw_data_r_r_reg_n_0_[57] ),
        .I3(\raw_data_r_r_reg_n_0_[60] ),
        .I4(\raw_data_r_r_reg_n_0_[51] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    FINAL_GATER_FOR_FIFO_DIN_i_3__0
       (.I0(\raw_data_r_r_reg_n_0_[56] ),
        .I1(\raw_data_r_r_reg_n_0_[54] ),
        .I2(\raw_data_r_r_reg_n_0_[59] ),
        .I3(\raw_data_r_r_reg_n_0_[55] ),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_5__0_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_4__0
       (.I0(\raw_data_r_r_reg_n_0_[48] ),
        .I1(\raw_data_r_r_reg_n_0_[53] ),
        .I2(\raw_data_r_r_reg_n_0_[63] ),
        .I3(p_0_in10_in),
        .I4(FINAL_GATER_FOR_FIFO_DIN_i_6__0_n_0),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    FINAL_GATER_FOR_FIFO_DIN_i_5__0
       (.I0(\raw_data_r_r_reg_n_0_[65] ),
        .I1(\raw_data_r_r_reg_n_0_[50] ),
        .I2(\raw_data_r_r_reg_n_0_[61] ),
        .I3(\raw_data_r_r_reg_n_0_[58] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    FINAL_GATER_FOR_FIFO_DIN_i_6__0
       (.I0(\raw_data_r_r_reg_n_0_[62] ),
        .I1(\raw_data_r_r_reg_n_0_[64] ),
        .I2(\raw_data_r_r_reg_n_0_[52] ),
        .I3(\raw_data_r_r_reg_n_0_[49] ),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_6__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0),
        .Q(in0),
        .R(\wait_for_wr_en_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000555555554)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1__0
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .I4(wr_monitor_flag_reg[2]),
        .I5(wr_monitor_flag_reg[4]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAABABABAFABABAB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2__0
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk),
        .I1(bit_err_chan_bond_lane1_i),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT2_out),
        .I3(new_do_wr_en),
        .I4(flag_mask_CB_r_i_3__0_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3__0
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[4]),
        .I4(flag_mask_CB_r_reg_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT2_out));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0),
        .Q(bit_err_chan_bond_lane1_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \LINK_RESET[0]_i_1__0 
       (.I0(\LINK_RESET[0]_i_2__0_n_0 ),
        .I1(count_for_reset_r_reg[7]),
        .I2(\LINK_RESET[0]_i_3__0_n_0 ),
        .I3(\LINK_RESET[0]_i_4__0_n_0 ),
        .I4(\LINK_RESET[0]_i_5__0_n_0 ),
        .O(link_reset_0));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \LINK_RESET[0]_i_2__0 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .I2(count_for_reset_r_reg[5]),
        .I3(count_for_reset_r_reg[6]),
        .I4(count_for_reset_r_reg[4]),
        .I5(count_for_reset_r_reg[3]),
        .O(\LINK_RESET[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3__0 
       (.I0(count_for_reset_r_reg[5]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[3]),
        .I3(count_for_reset_r_reg[4]),
        .I4(count_for_reset_r_reg[0]),
        .I5(\LINK_RESET[0]_i_6__0_n_0 ),
        .O(\LINK_RESET[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4__0 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_7__0_n_0 ),
        .O(\LINK_RESET[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5__0 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LINK_RESET[0]_i_6__0 
       (.I0(count_for_reset_r_reg[1]),
        .I1(count_for_reset_r_reg[2]),
        .O(\LINK_RESET[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_7__0 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_7__0_n_0 ));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_1_c),
        .R(1'b0));
  FDRE RXCHANISALIGNED_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rxchanisaligned_4),
        .Q(ch_bond_done_i),
        .R(cbcc_reset_cbstg2_rd_clk));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    RX_HARD_ERR_i_2
       (.I0(rxbuferr_out_lane1_i[1]),
        .I1(rxbuferr_out_lane1_i[0]),
        .I2(rxbuferr_out_i[0]),
        .I3(RX_HARD_ERR_reg),
        .I4(rxbuferr_out_i[1]),
        .O(wr_err_rd_clk_sync_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1__0
       (.I0(\fifo_dout_reg_n_0_[64] ),
        .I1(hold_reg_r_reg_0),
        .O(\fifo_dout_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1__0
       (.I0(\fifo_dout_reg_n_0_[65] ),
        .I1(hold_reg_r_reg_0),
        .O(rx_header_1_i_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d5_reg_0),
        .D(en_chan_sync_rx),
        .Q(en_chan_sync_flop_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(rxdatavalid_to_fifo_lane1_i),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    START_CB_WRITES_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(START_CB_WRITES_OUT_reg_1),
        .Q(start_cb_writes_lane1_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    all_start_cb_writes_out_i_1
       (.I0(start_cb_writes_lane1_i),
        .I1(start_cb_writes_lane2_i),
        .O(START_CB_WRITES_OUT_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3__0 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3__0_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2__0_n_0 ,\count_for_reset_r_reg[0]_i_2__0_n_1 ,\count_for_reset_r_reg[0]_i_2__0_n_2 ,\count_for_reset_r_reg[0]_i_2__0_n_3 ,\count_for_reset_r_reg[0]_i_2__0_n_4 ,\count_for_reset_r_reg[0]_i_2__0_n_5 ,\count_for_reset_r_reg[0]_i_2__0_n_6 ,\count_for_reset_r_reg[0]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2__0_n_8 ,\count_for_reset_r_reg[0]_i_2__0_n_9 ,\count_for_reset_r_reg[0]_i_2__0_n_10 ,\count_for_reset_r_reg[0]_i_2__0_n_11 ,\count_for_reset_r_reg[0]_i_2__0_n_12 ,\count_for_reset_r_reg[0]_i_2__0_n_13 ,\count_for_reset_r_reg[0]_i_2__0_n_14 ,\count_for_reset_r_reg[0]_i_2__0_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3__0_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1__0 
       (.CI(\count_for_reset_r_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1__0_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1__0_n_1 ,\count_for_reset_r_reg[16]_i_1__0_n_2 ,\count_for_reset_r_reg[16]_i_1__0_n_3 ,\count_for_reset_r_reg[16]_i_1__0_n_4 ,\count_for_reset_r_reg[16]_i_1__0_n_5 ,\count_for_reset_r_reg[16]_i_1__0_n_6 ,\count_for_reset_r_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1__0_n_8 ,\count_for_reset_r_reg[16]_i_1__0_n_9 ,\count_for_reset_r_reg[16]_i_1__0_n_10 ,\count_for_reset_r_reg[16]_i_1__0_n_11 ,\count_for_reset_r_reg[16]_i_1__0_n_12 ,\count_for_reset_r_reg[16]_i_1__0_n_13 ,\count_for_reset_r_reg[16]_i_1__0_n_14 ,\count_for_reset_r_reg[16]_i_1__0_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1__0_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2__0_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1__0 
       (.CI(\count_for_reset_r_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1__0_n_0 ,\count_for_reset_r_reg[8]_i_1__0_n_1 ,\count_for_reset_r_reg[8]_i_1__0_n_2 ,\count_for_reset_r_reg[8]_i_1__0_n_3 ,\count_for_reset_r_reg[8]_i_1__0_n_4 ,\count_for_reset_r_reg[8]_i_1__0_n_5 ,\count_for_reset_r_reg[8]_i_1__0_n_6 ,\count_for_reset_r_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1__0_n_8 ,\count_for_reset_r_reg[8]_i_1__0_n_9 ,\count_for_reset_r_reg[8]_i_1__0_n_10 ,\count_for_reset_r_reg[8]_i_1__0_n_11 ,\count_for_reset_r_reg[8]_i_1__0_n_12 ,\count_for_reset_r_reg[8]_i_1__0_n_13 ,\count_for_reset_r_reg[8]_i_1__0_n_14 ,\count_for_reset_r_reg[8]_i_1__0_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1__0_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1__0
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_reg_n_0),
        .R(do_rd_en));
  LUT6 #(
    .INIT(64'h0000000000F80000)) 
    do_wr_en_i_1__0
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(in0),
        .I3(overflow_flag_c),
        .I4(raw_data_r[66]),
        .I5(ANY_VLD_BTF_FLAG_i_2__0_n_0),
        .O(do_wr_en_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1__0_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \fifo_din_i_reg[71]_i_1__0 
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .O(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(fifo_din_i_reg[0]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(fifo_din_i_reg[10]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(fifo_din_i_reg[11]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(fifo_din_i_reg[12]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(fifo_din_i_reg[13]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(fifo_din_i_reg[14]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(fifo_din_i_reg[15]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(fifo_din_i_reg[16]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(fifo_din_i_reg[17]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(fifo_din_i_reg[18]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(fifo_din_i_reg[19]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(fifo_din_i_reg[1]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(fifo_din_i_reg[20]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(fifo_din_i_reg[21]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(fifo_din_i_reg[22]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(fifo_din_i_reg[23]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(fifo_din_i_reg[24]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(fifo_din_i_reg[25]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(fifo_din_i_reg[26]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(fifo_din_i_reg[27]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(fifo_din_i_reg[28]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(fifo_din_i_reg[29]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(fifo_din_i_reg[2]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(fifo_din_i_reg[30]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(fifo_din_i_reg[31]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(fifo_din_i_reg[32]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(fifo_din_i_reg[33]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[34] ),
        .Q(fifo_din_i_reg[34]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[35] ),
        .Q(fifo_din_i_reg[35]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[36] ),
        .Q(fifo_din_i_reg[36]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[37] ),
        .Q(fifo_din_i_reg[37]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[38] ),
        .Q(fifo_din_i_reg[38]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[39] ),
        .Q(fifo_din_i_reg[39]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(fifo_din_i_reg[3]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[40] ),
        .Q(fifo_din_i_reg[40]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[41] ),
        .Q(fifo_din_i_reg[41]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[42] ),
        .Q(fifo_din_i_reg[42]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[43] ),
        .Q(fifo_din_i_reg[43]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[44] ),
        .Q(fifo_din_i_reg[44]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[45] ),
        .Q(fifo_din_i_reg[45]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[46] ),
        .Q(fifo_din_i_reg[46]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[47] ),
        .Q(fifo_din_i_reg[47]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[48] ),
        .Q(fifo_din_i_reg[48]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[49] ),
        .Q(fifo_din_i_reg[49]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(fifo_din_i_reg[4]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[50] ),
        .Q(fifo_din_i_reg[50]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[51] ),
        .Q(fifo_din_i_reg[51]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[52] ),
        .Q(fifo_din_i_reg[52]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[53] ),
        .Q(fifo_din_i_reg[53]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[54] ),
        .Q(fifo_din_i_reg[54]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[55] ),
        .Q(fifo_din_i_reg[55]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[56] ),
        .Q(fifo_din_i_reg[56]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[57] ),
        .Q(fifo_din_i_reg[57]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[58] ),
        .Q(fifo_din_i_reg[58]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[59] ),
        .Q(fifo_din_i_reg[59]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(fifo_din_i_reg[5]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[60] ),
        .Q(fifo_din_i_reg[60]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[61] ),
        .Q(fifo_din_i_reg[61]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[62] ),
        .Q(fifo_din_i_reg[62]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[63] ),
        .Q(fifo_din_i_reg[63]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[64] ),
        .Q(fifo_din_i_reg[64]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[65] ),
        .Q(fifo_din_i_reg[65]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lookahead_i),
        .Q(fifo_din_i_reg[66]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[67] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_r),
        .Q(fifo_din_i_reg[67]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[68] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_0_in10_in),
        .Q(fifo_din_i_reg[68]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[69] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd1),
        .Q(fifo_din_i_reg[69]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(fifo_din_i_reg[6]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[70] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect),
        .Q(fifo_din_i_reg[70]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[71] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CC_detect_pulse_i),
        .Q(fifo_din_i_reg[71]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(fifo_din_i_reg[7]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(fifo_din_i_reg[8]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_din_i_reg_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(fifo_din_i_reg[9]),
        .R(\fifo_din_i_reg[71]_i_1__0_n_0 ));
  FDRE \fifo_dout_reg[0] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \fifo_dout_reg[10] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \fifo_dout_reg[11] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \fifo_dout_reg[12] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \fifo_dout_reg[13] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \fifo_dout_reg[14] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \fifo_dout_reg[15] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \fifo_dout_reg[16] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \fifo_dout_reg[17] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \fifo_dout_reg[18] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \fifo_dout_reg[19] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \fifo_dout_reg[1] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \fifo_dout_reg[20] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \fifo_dout_reg[21] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \fifo_dout_reg[22] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \fifo_dout_reg[23] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \fifo_dout_reg[24] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \fifo_dout_reg[25] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \fifo_dout_reg[26] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \fifo_dout_reg[27] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \fifo_dout_reg[28] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \fifo_dout_reg[29] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \fifo_dout_reg[2] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \fifo_dout_reg[30] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \fifo_dout_reg[31] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \fifo_dout_reg[32] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \fifo_dout_reg[33] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \fifo_dout_reg[34] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \fifo_dout_reg[35] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \fifo_dout_reg[36] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \fifo_dout_reg[37] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \fifo_dout_reg[38] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \fifo_dout_reg[39] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \fifo_dout_reg[3] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \fifo_dout_reg[40] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \fifo_dout_reg[41] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \fifo_dout_reg[42] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \fifo_dout_reg[43] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \fifo_dout_reg[44] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \fifo_dout_reg[45] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \fifo_dout_reg[46] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \fifo_dout_reg[47] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \fifo_dout_reg[48] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \fifo_dout_reg[49] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \fifo_dout_reg[4] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \fifo_dout_reg[50] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \fifo_dout_reg[51] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \fifo_dout_reg[52] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \fifo_dout_reg[53] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \fifo_dout_reg[54] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \fifo_dout_reg[55] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \fifo_dout_reg[56] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \fifo_dout_reg[57] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \fifo_dout_reg[58] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \fifo_dout_reg[59] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \fifo_dout_reg[5] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \fifo_dout_reg[60] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \fifo_dout_reg[61] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \fifo_dout_reg[62] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \fifo_dout_reg[63] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \fifo_dout_reg[64] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[64]),
        .Q(\fifo_dout_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[65] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[65]),
        .Q(\fifo_dout_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \fifo_dout_reg[66] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[66]),
        .Q(p_0_in17_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[68] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[68]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \fifo_dout_reg[69] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[69]),
        .Q(p_0_in18_in),
        .R(1'b0));
  FDRE \fifo_dout_reg[6] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \fifo_dout_reg[70] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[70]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \fifo_dout_reg[7] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \fifo_dout_reg[8] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \fifo_dout_reg[9] 
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(fifo_dout_i[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF08)) 
    flag_mask_CB_r_i_1__0
       (.I0(FIRST_CB_BITERR_CB_RESET_OUT0),
        .I1(wr_monitor_flag),
        .I2(flag_mask_CB_r_i_3__0_n_0),
        .I3(flag_mask_CB_r_reg_n_0),
        .O(flag_mask_CB_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    flag_mask_CB_r_i_2__0
       (.I0(flag_mask_CB_r_i_4__0_n_0),
        .I1(flag_mask_CB_r_i_5__0_n_0),
        .I2(flag_mask_CB_r_i_6__0_n_0),
        .I3(fifo_din_i_reg[48]),
        .I4(fifo_din_i_reg[53]),
        .I5(fifo_din_i_reg[52]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    flag_mask_CB_r_i_3__0
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(flag_mask_CB_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    flag_mask_CB_r_i_4__0
       (.I0(fifo_din_i_reg[55]),
        .I1(fifo_din_i_reg[62]),
        .I2(fifo_din_i_reg[58]),
        .I3(fifo_din_i_reg[61]),
        .I4(fifo_din_i_reg[51]),
        .I5(fifo_din_i_reg[50]),
        .O(flag_mask_CB_r_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    flag_mask_CB_r_i_5__0
       (.I0(fifo_din_i_reg[54]),
        .I1(fifo_din_i_reg[59]),
        .I2(fifo_din_i_reg[63]),
        .I3(fifo_din_i_reg[57]),
        .O(flag_mask_CB_r_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    flag_mask_CB_r_i_6__0
       (.I0(fifo_din_i_reg[60]),
        .I1(fifo_din_i_reg[49]),
        .I2(fifo_din_i_reg[68]),
        .I3(fifo_din_i_reg[56]),
        .O(flag_mask_CB_r_i_6__0_n_0));
  FDRE flag_mask_CB_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(flag_mask_CB_r_i_1__0_n_0),
        .Q(flag_mask_CB_r_reg_n_0),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE hold_reg_r_reg
       (.C(s_level_out_d5_reg_0),
        .CE(do_rd_en_reg_n_0),
        .D(hold_reg),
        .Q(hold_reg_r_reg_0),
        .R(cbcc_only_reset_rd_clk));
  FDRE hold_reg_reg
       (.C(s_level_out_d5_reg_0),
        .CE(do_rd_en_reg_n_0),
        .D(do_rd_en_reg_n_0),
        .Q(hold_reg),
        .R(cbcc_only_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    new_do_wr_en_i_1__0
       (.I0(do_wr_en_reg_0),
        .I1(p_16_in),
        .I2(do_wr_en),
        .I3(ANY_VLD_BTF_FLAG_i_2__0_n_0),
        .O(new_do_wr_en_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1__0_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1__0
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(master_do_rd_en_out_reg),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[0]),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[10]),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[11]),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[12]),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[13]),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[14]),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[15]),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[16]),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[17]),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[18]),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[19]),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[1]),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[20]),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[21]),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[22]),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[23]),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[24]),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[25]),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[26]),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[27]),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[28]),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[29]),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[2]),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[30]),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[31]),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[32]),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[33]),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[34]),
        .Q(\raw_data_r_r_reg_n_0_[34] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[35]),
        .Q(\raw_data_r_r_reg_n_0_[35] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[36]),
        .Q(\raw_data_r_r_reg_n_0_[36] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[37]),
        .Q(\raw_data_r_r_reg_n_0_[37] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[38]),
        .Q(\raw_data_r_r_reg_n_0_[38] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[39]),
        .Q(\raw_data_r_r_reg_n_0_[39] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[3]),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[40]),
        .Q(\raw_data_r_r_reg_n_0_[40] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[41]),
        .Q(\raw_data_r_r_reg_n_0_[41] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[42]),
        .Q(\raw_data_r_r_reg_n_0_[42] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[43]),
        .Q(\raw_data_r_r_reg_n_0_[43] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[44]),
        .Q(\raw_data_r_r_reg_n_0_[44] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[45]),
        .Q(\raw_data_r_r_reg_n_0_[45] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[46]),
        .Q(\raw_data_r_r_reg_n_0_[46] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[47]),
        .Q(\raw_data_r_r_reg_n_0_[47] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[48]),
        .Q(\raw_data_r_r_reg_n_0_[48] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[49]),
        .Q(\raw_data_r_r_reg_n_0_[49] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[4]),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[50]),
        .Q(\raw_data_r_r_reg_n_0_[50] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[51]),
        .Q(\raw_data_r_r_reg_n_0_[51] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[52]),
        .Q(\raw_data_r_r_reg_n_0_[52] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[53]),
        .Q(\raw_data_r_r_reg_n_0_[53] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[54]),
        .Q(\raw_data_r_r_reg_n_0_[54] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[55]),
        .Q(\raw_data_r_r_reg_n_0_[55] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[56]),
        .Q(\raw_data_r_r_reg_n_0_[56] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[57]),
        .Q(\raw_data_r_r_reg_n_0_[57] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[58]),
        .Q(\raw_data_r_r_reg_n_0_[58] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[59]),
        .Q(\raw_data_r_r_reg_n_0_[59] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[5]),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[60]),
        .Q(\raw_data_r_r_reg_n_0_[60] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[61]),
        .Q(\raw_data_r_r_reg_n_0_[61] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[62]),
        .Q(\raw_data_r_r_reg_n_0_[62] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[63]),
        .Q(\raw_data_r_r_reg_n_0_[63] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[64]),
        .Q(\raw_data_r_r_reg_n_0_[64] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[65]),
        .Q(\raw_data_r_r_reg_n_0_[65] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[66]),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[6]),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[7]),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[8]),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_r[9]),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [0]),
        .Q(raw_data_r[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [10]),
        .Q(raw_data_r[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [11]),
        .Q(raw_data_r[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [12]),
        .Q(raw_data_r[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [13]),
        .Q(raw_data_r[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [14]),
        .Q(raw_data_r[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [15]),
        .Q(raw_data_r[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [16]),
        .Q(raw_data_r[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [17]),
        .Q(raw_data_r[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [18]),
        .Q(raw_data_r[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [19]),
        .Q(raw_data_r[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [1]),
        .Q(raw_data_r[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [20]),
        .Q(raw_data_r[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [21]),
        .Q(raw_data_r[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [22]),
        .Q(raw_data_r[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [23]),
        .Q(raw_data_r[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [24]),
        .Q(raw_data_r[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [25]),
        .Q(raw_data_r[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [26]),
        .Q(raw_data_r[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [27]),
        .Q(raw_data_r[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [28]),
        .Q(raw_data_r[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [29]),
        .Q(raw_data_r[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [2]),
        .Q(raw_data_r[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [30]),
        .Q(raw_data_r[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [31]),
        .Q(raw_data_r[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [32]),
        .Q(raw_data_r[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [33]),
        .Q(raw_data_r[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [34]),
        .Q(raw_data_r[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [35]),
        .Q(raw_data_r[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [36]),
        .Q(raw_data_r[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [37]),
        .Q(raw_data_r[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [38]),
        .Q(raw_data_r[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [39]),
        .Q(raw_data_r[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [3]),
        .Q(raw_data_r[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [40]),
        .Q(raw_data_r[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [41]),
        .Q(raw_data_r[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [42]),
        .Q(raw_data_r[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [43]),
        .Q(raw_data_r[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [44]),
        .Q(raw_data_r[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [45]),
        .Q(raw_data_r[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [46]),
        .Q(raw_data_r[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [47]),
        .Q(raw_data_r[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [48]),
        .Q(raw_data_r[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [49]),
        .Q(raw_data_r[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [4]),
        .Q(raw_data_r[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [50]),
        .Q(raw_data_r[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [51]),
        .Q(raw_data_r[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [52]),
        .Q(raw_data_r[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [53]),
        .Q(raw_data_r[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [54]),
        .Q(raw_data_r[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [55]),
        .Q(raw_data_r[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [56]),
        .Q(raw_data_r[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [57]),
        .Q(raw_data_r[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [58]),
        .Q(raw_data_r[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [59]),
        .Q(raw_data_r[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [5]),
        .Q(raw_data_r[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [60]),
        .Q(raw_data_r[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [61]),
        .Q(raw_data_r[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [62]),
        .Q(raw_data_r[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [63]),
        .Q(raw_data_r[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[64] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [0]),
        .Q(raw_data_r[64]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[65] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[65]_0 [1]),
        .Q(raw_data_r[65]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[66] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_to_fifo_lane1_i),
        .Q(raw_data_r[66]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [6]),
        .Q(raw_data_r[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [7]),
        .Q(raw_data_r[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [8]),
        .Q(raw_data_r[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg[63]_0 [9]),
        .Q(raw_data_r[9]),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_lane1_i[0]),
        .R(do_rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CH_BOND_SLAVE_69 \slave.slave 
       (.CB_align_ver(CB_align_ver),
        .CB_av_s_r_2(CB_av_s_r_2),
        .CB_flag_flopped(CB_flag_flopped),
        .Q({Q[65],p_0_in18_in,Q[64],p_0_in17_in}),
        .\cb_rxdatavalid_cnt_reg[1]_0 (\cb_rxdatavalid_cnt_reg[1] ),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .do_rd_en_lane1_i_inferred_i_1_0(do_rd_en_reg_n_0),
        .do_rd_en_reg(do_rd_en_lane1_i),
        .hold_rd_ptr_i_1(hold_rd_ptr_i_1),
        .hold_rd_ptr_reg_0(s_level_out_d5_reg_0),
        .\master_ack_cnt_reg[0]_0 (en_chan_sync_flop_i),
        .\master_ack_cnt_reg[1]_0 (\master_ack_cnt_reg[1] ),
        .master_do_rd_en(master_do_rd_en),
        .master_stop_next_cb_r_13(master_stop_next_cb_r_13),
        .master_stop_next_cb_r_reg_0(master_stop_next_cb_r_reg),
        .master_stop_prev_cb_r_14(master_stop_prev_cb_r_14),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_reg),
        .rxchanisaligned_4(rxchanisaligned_4),
        .rxchanisaligned_reg_0(rxchanisaligned_reg));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__2 \slave_fifo.data_fifo 
       (.din(fifo_din_i_reg),
        .dout({\NLW_slave_fifo.data_fifo_dout_UNCONNECTED [71],fifo_dout_i}),
        .empty(master_do_rd_en_out_reg),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_slave_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(s_level_out_d5_reg_0),
        .rd_en(out),
        .rd_rst_busy(\NLW_slave_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_slave_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_70 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .full(overflow_flag_c),
        .s_level_out_d5_reg_0(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_71 u_cdc_rxlossofsync_in
       (.s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg),
        .s_level_out_d5_reg_0(s_level_out_d5_reg),
        .s_level_out_d5_reg_1(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_72 u_cdc_valid_btf_detect
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(valid_btf_detect_r),
        .out(valid_btf_detect_c1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_73 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .s_level_out_d5_reg_0(s_level_out_d5_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_74 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg3_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1__0
       (.I0(buffer_too_empty_c),
        .I1(master_do_rd_en_out_reg),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    valid_btf_detect_r_i_1__0
       (.I0(CB_align_ver_i_2__0_n_0),
        .I1(CB_align_ver_i_3__0_n_0),
        .I2(Q[54]),
        .I3(Q[55]),
        .I4(\cb_rxdatavalid_cnt_reg[1] ),
        .I5(CB_align_ver_i_4__0_n_0),
        .O(valid_btf_detect_c));
  FDRE valid_btf_detect_r_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect_r),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* shift_extract = "{no}" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c1),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(p_1_in[1]));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1__0 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(s_level_out_d5_reg_0),
        .CE(\wait_for_rd_en[2]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1__0 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1__0 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wait_for_wr_en[2]_i_1__0 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wait_for_wr_en[3]_i_1__0 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wait_for_wr_en[4]_i_1__0 
       (.I0(wait_for_wr_en_reg[4]),
        .I1(wait_for_wr_en_reg[2]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[0]),
        .I4(wait_for_wr_en_reg[3]),
        .O(p_0_in__7[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1__0 
       (.I0(wait_for_wr_en_reg[5]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2__0 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__7[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sel),
        .D(p_0_in__7[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(\wait_for_wr_en_reg[0]_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_lane1_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1__0 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1__0 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_monitor_flag[2]_i_1__0 
       (.I0(wr_monitor_flag_reg[2]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[0]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_monitor_flag[3]_i_1__0 
       (.I0(wr_monitor_flag_reg[3]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[2]),
        .O(p_0_in__8[3]));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \wr_monitor_flag[4]_i_1__0 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[2]),
        .I4(wr_monitor_flag_reg[4]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_monitor_flag[4]_i_2__0 
       (.I0(wr_monitor_flag_reg[4]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[3]),
        .O(p_0_in__8[4]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
  FDRE \wr_monitor_flag_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__8[4]),
        .Q(wr_monitor_flag_reg[4]),
        .R(cbcc_fifo_reset_to_fifo_wr_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_MODULE
   (init_clk,
    mmcm_not_locked_out,
    mmcm_not_locked_out2,
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ,
    tx_out_clk,
    lopt,
    lopt_1,
    lopt_2);
  output init_clk;
  output mmcm_not_locked_out;
  output mmcm_not_locked_out2;
  input \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ;
  input tx_out_clk;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mmcm_not_locked_out;
  wire mmcm_not_locked_out2;
  wire tx_out_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_tx_userclk ultrascale_tx_userclk_1
       (.\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 (\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg ),
        .init_clk(init_clk),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mmcm_not_locked_out(mmcm_not_locked_out),
        .mmcm_not_locked_out2(mmcm_not_locked_out2),
        .tx_out_clk(tx_out_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B
   (CC_detect_pulse_i,
    p_14_in,
    UNSCRAMBLED_DATA_OUT,
    cur_polarity_reg,
    \unscrambled_data_i_reg[52]_0 ,
    \unscrambled_data_i_reg[19]_0 ,
    \unscrambled_data_i_reg[31]_0 ,
    \unscrambled_data_i_reg[31]_1 ,
    CB_detect0,
    CC_detect_dlyd1,
    CC_detect_dlyd1_reg,
    \pol_state_reg[0] ,
    \pol_state_reg[0]_0 ,
    Q,
    \descrambler_reg[0]_0 ,
    E,
    \unscrambled_data_i_reg[63]_0 ,
    gtwiz_userclk_rx_usrclk_out);
  output CC_detect_pulse_i;
  output p_14_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output cur_polarity_reg;
  output \unscrambled_data_i_reg[52]_0 ;
  output \unscrambled_data_i_reg[19]_0 ;
  output \unscrambled_data_i_reg[31]_0 ;
  output \unscrambled_data_i_reg[31]_1 ;
  output CB_detect0;
  input CC_detect_dlyd1;
  input CC_detect_dlyd1_reg;
  input \pol_state_reg[0] ;
  input \pol_state_reg[0]_0 ;
  input [1:0]Q;
  input [0:0]\descrambler_reg[0]_0 ;
  input [0:0]E;
  input [63:0]\unscrambled_data_i_reg[63]_0 ;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect0;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2_n_0;
  wire CC_detect_dlyd1_i_4_n_0;
  wire CC_detect_dlyd1_i_5_n_0;
  wire CC_detect_dlyd1_reg;
  wire CC_detect_pulse_i;
  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire cur_polarity_reg;
  wire [0:0]\descrambler_reg[0]_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_14_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[1]_i_6_n_0 ;
  wire \pol_state[1]_i_7_n_0 ;
  wire \pol_state[1]_i_8_n_0 ;
  wire \pol_state[1]_i_9_n_0 ;
  wire \pol_state[3]_i_10_n_0 ;
  wire \pol_state[3]_i_11_n_0 ;
  wire \pol_state[3]_i_12_n_0 ;
  wire \pol_state[3]_i_14_n_0 ;
  wire \pol_state[3]_i_15_n_0 ;
  wire \pol_state[3]_i_16_n_0 ;
  wire \pol_state[3]_i_17_n_0 ;
  wire \pol_state[3]_i_18_n_0 ;
  wire \pol_state[3]_i_19_n_0 ;
  wire \pol_state[3]_i_20_n_0 ;
  wire \pol_state[3]_i_21_n_0 ;
  wire \pol_state[3]_i_22_n_0 ;
  wire \pol_state[3]_i_23__1_n_0 ;
  wire \pol_state[3]_i_24_n_0 ;
  wire \pol_state[3]_i_25_n_0 ;
  wire \pol_state[3]_i_26_n_0 ;
  wire \pol_state[3]_i_27_n_0 ;
  wire \pol_state[3]_i_28__0_n_0 ;
  wire \pol_state[3]_i_29_n_0 ;
  wire \pol_state[3]_i_30_n_0 ;
  wire \pol_state[3]_i_31_n_0 ;
  wire \pol_state[3]_i_32_n_0 ;
  wire \pol_state[3]_i_33_n_0 ;
  wire \pol_state[3]_i_34_n_0 ;
  wire \pol_state[3]_i_35_n_0 ;
  wire \pol_state[3]_i_36_n_0 ;
  wire \pol_state[3]_i_37_n_0 ;
  wire \pol_state[3]_i_38_n_0 ;
  wire \pol_state[3]_i_39_n_0 ;
  wire \pol_state[3]_i_40_n_0 ;
  wire \pol_state[3]_i_41_n_0 ;
  wire \pol_state[3]_i_42_n_0 ;
  wire \pol_state[3]_i_7_n_0 ;
  wire \pol_state[3]_i_8_n_0 ;
  wire \pol_state[3]_i_9_n_0 ;
  wire \pol_state_reg[0] ;
  wire \pol_state_reg[0]_0 ;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[19]_0 ;
  wire \unscrambled_data_i_reg[31]_0 ;
  wire \unscrambled_data_i_reg[31]_1 ;
  wire \unscrambled_data_i_reg[52]_0 ;
  wire [63:0]\unscrambled_data_i_reg[63]_0 ;

  LUT6 #(
    .INIT(64'h0000000002000000)) 
    CB_detect_dlyd0p5_i_1
       (.I0(CC_detect_dlyd1_reg),
        .I1(UNSCRAMBLED_DATA_OUT[55]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[59]),
        .I5(CC_detect_dlyd1_i_2_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    CC_detect_dlyd1_i_1
       (.I0(CC_detect_dlyd1_i_2_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[55]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(UNSCRAMBLED_DATA_OUT[54]),
        .I5(CC_detect_dlyd1_reg),
        .O(p_14_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    CC_detect_dlyd1_i_2
       (.I0(CC_detect_dlyd1_i_4_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[58]),
        .I2(UNSCRAMBLED_DATA_OUT[56]),
        .I3(UNSCRAMBLED_DATA_OUT[57]),
        .I4(UNSCRAMBLED_DATA_OUT[53]),
        .I5(CC_detect_dlyd1_i_5_n_0),
        .O(CC_detect_dlyd1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    CC_detect_dlyd1_i_4
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[61]),
        .I3(UNSCRAMBLED_DATA_OUT[50]),
        .O(CC_detect_dlyd1_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_5
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .O(CC_detect_dlyd1_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1
       (.I0(p_14_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [0]),
        .Q(p_97_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [10]),
        .Q(p_137_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [11]),
        .Q(p_141_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [12]),
        .Q(p_145_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [13]),
        .Q(p_149_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [14]),
        .Q(p_153_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [15]),
        .Q(p_157_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [16]),
        .Q(p_161_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [17]),
        .Q(p_165_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [18]),
        .Q(p_169_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [19]),
        .Q(p_173_in),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [1]),
        .Q(p_101_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [20]),
        .Q(p_177_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [21]),
        .Q(p_181_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [22]),
        .Q(p_185_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [23]),
        .Q(p_189_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [24]),
        .Q(p_193_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [25]),
        .Q(p_197_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [26]),
        .Q(p_201_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [27]),
        .Q(p_205_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [28]),
        .Q(p_209_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [29]),
        .Q(p_213_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [2]),
        .Q(p_105_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [30]),
        .Q(p_217_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [31]),
        .Q(p_221_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [32]),
        .Q(p_225_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [33]),
        .Q(p_229_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [34]),
        .Q(p_233_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [35]),
        .Q(p_237_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [36]),
        .Q(p_241_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [37]),
        .Q(p_245_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [38]),
        .Q(p_249_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [3]),
        .Q(p_109_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [4]),
        .Q(p_113_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [5]),
        .Q(p_117_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [6]),
        .Q(p_121_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [7]),
        .Q(p_125_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [8]),
        .Q(p_129_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [9]),
        .Q(p_133_in),
        .S(\descrambler_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h20AA00AA20000000)) 
    \pol_state[0]_i_2 
       (.I0(\pol_state_reg[0] ),
        .I1(\unscrambled_data_i_reg[52]_0 ),
        .I2(\unscrambled_data_i_reg[19]_0 ),
        .I3(\unscrambled_data_i_reg[31]_0 ),
        .I4(\unscrambled_data_i_reg[31]_1 ),
        .I5(\pol_state_reg[0]_0 ),
        .O(cur_polarity_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[1]_i_4 
       (.I0(\pol_state[1]_i_6_n_0 ),
        .I1(\pol_state[3]_i_7_n_0 ),
        .I2(\pol_state[3]_i_8_n_0 ),
        .I3(\pol_state[3]_i_9_n_0 ),
        .I4(\pol_state[3]_i_10_n_0 ),
        .O(\unscrambled_data_i_reg[52]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[1]_i_6 
       (.I0(\pol_state[1]_i_7_n_0 ),
        .I1(UNSCRAMBLED_DATA_OUT[52]),
        .I2(UNSCRAMBLED_DATA_OUT[63]),
        .I3(\pol_state[1]_i_8_n_0 ),
        .I4(CC_detect_dlyd1_i_4_n_0),
        .I5(\pol_state[1]_i_9_n_0 ),
        .O(\pol_state[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pol_state[1]_i_7 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[48]),
        .O(\pol_state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[1]_i_8 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[57]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .O(\pol_state[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pol_state[1]_i_9 
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[59]),
        .O(\pol_state[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10 
       (.I0(\pol_state[3]_i_24_n_0 ),
        .I1(\pol_state[3]_i_25_n_0 ),
        .I2(\pol_state[3]_i_26_n_0 ),
        .I3(\pol_state[3]_i_27_n_0 ),
        .I4(\pol_state[3]_i_28__0_n_0 ),
        .O(\pol_state[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \pol_state[3]_i_11 
       (.I0(UNSCRAMBLED_DATA_OUT[63]),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[52]),
        .I4(\pol_state[3]_i_29_n_0 ),
        .O(\pol_state[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_12 
       (.I0(UNSCRAMBLED_DATA_OUT[53]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[56]),
        .I3(UNSCRAMBLED_DATA_OUT[58]),
        .I4(CC_detect_dlyd1_i_4_n_0),
        .O(\pol_state[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_13__0 
       (.I0(\pol_state[3]_i_14_n_0 ),
        .I1(\pol_state[3]_i_15_n_0 ),
        .I2(\pol_state[3]_i_16_n_0 ),
        .I3(\pol_state[3]_i_17_n_0 ),
        .I4(\pol_state[3]_i_30_n_0 ),
        .I5(\pol_state[3]_i_19_n_0 ),
        .O(\unscrambled_data_i_reg[31]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_14 
       (.I0(\pol_state[3]_i_31_n_0 ),
        .I1(\pol_state[3]_i_32_n_0 ),
        .I2(\pol_state[3]_i_33_n_0 ),
        .I3(\pol_state[3]_i_34_n_0 ),
        .O(\pol_state[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_15 
       (.I0(\pol_state[3]_i_35_n_0 ),
        .I1(\pol_state[3]_i_36_n_0 ),
        .I2(\pol_state[3]_i_37_n_0 ),
        .I3(\pol_state[3]_i_38_n_0 ),
        .O(\pol_state[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16 
       (.I0(UNSCRAMBLED_DATA_OUT[31]),
        .I1(UNSCRAMBLED_DATA_OUT[28]),
        .I2(UNSCRAMBLED_DATA_OUT[38]),
        .I3(UNSCRAMBLED_DATA_OUT[35]),
        .I4(\pol_state[3]_i_39_n_0 ),
        .O(\pol_state[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_17 
       (.I0(UNSCRAMBLED_DATA_OUT[42]),
        .I1(UNSCRAMBLED_DATA_OUT[11]),
        .I2(UNSCRAMBLED_DATA_OUT[44]),
        .I3(UNSCRAMBLED_DATA_OUT[7]),
        .I4(\pol_state[3]_i_40_n_0 ),
        .O(\pol_state[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_18 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[54]),
        .I5(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \pol_state[3]_i_19 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[3]_i_41_n_0 ),
        .I5(\pol_state[3]_i_42_n_0 ),
        .O(\pol_state[3]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20 
       (.I0(UNSCRAMBLED_DATA_OUT[2]),
        .I1(UNSCRAMBLED_DATA_OUT[41]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[43]),
        .O(\pol_state[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21 
       (.I0(UNSCRAMBLED_DATA_OUT[6]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[7]),
        .I3(UNSCRAMBLED_DATA_OUT[16]),
        .O(\pol_state[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .O(\pol_state[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_23__1 
       (.I0(UNSCRAMBLED_DATA_OUT[0]),
        .I1(UNSCRAMBLED_DATA_OUT[3]),
        .I2(UNSCRAMBLED_DATA_OUT[44]),
        .I3(UNSCRAMBLED_DATA_OUT[45]),
        .O(\pol_state[3]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_24 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(UNSCRAMBLED_DATA_OUT[22]),
        .I3(UNSCRAMBLED_DATA_OUT[20]),
        .I4(UNSCRAMBLED_DATA_OUT[42]),
        .I5(UNSCRAMBLED_DATA_OUT[23]),
        .O(\pol_state[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25 
       (.I0(UNSCRAMBLED_DATA_OUT[18]),
        .I1(UNSCRAMBLED_DATA_OUT[39]),
        .I2(UNSCRAMBLED_DATA_OUT[36]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .O(\pol_state[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26 
       (.I0(UNSCRAMBLED_DATA_OUT[28]),
        .I1(UNSCRAMBLED_DATA_OUT[29]),
        .I2(UNSCRAMBLED_DATA_OUT[4]),
        .I3(UNSCRAMBLED_DATA_OUT[5]),
        .O(\pol_state[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[26]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[34]),
        .O(\pol_state[3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_28__0 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[15]),
        .I2(UNSCRAMBLED_DATA_OUT[13]),
        .I3(UNSCRAMBLED_DATA_OUT[14]),
        .O(\pol_state[3]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_29 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[55]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .O(\pol_state[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_30 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[52]),
        .I5(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_31 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[41]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[47]),
        .O(\pol_state[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_32 
       (.I0(UNSCRAMBLED_DATA_OUT[4]),
        .I1(UNSCRAMBLED_DATA_OUT[45]),
        .I2(UNSCRAMBLED_DATA_OUT[40]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_33 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[25]),
        .O(\pol_state[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34 
       (.I0(UNSCRAMBLED_DATA_OUT[21]),
        .I1(UNSCRAMBLED_DATA_OUT[24]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[23]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[15]),
        .I2(UNSCRAMBLED_DATA_OUT[13]),
        .I3(UNSCRAMBLED_DATA_OUT[14]),
        .O(\pol_state[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .O(\pol_state[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[18]),
        .O(\pol_state[3]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_39 
       (.I0(UNSCRAMBLED_DATA_OUT[1]),
        .I1(UNSCRAMBLED_DATA_OUT[2]),
        .I2(UNSCRAMBLED_DATA_OUT[34]),
        .I3(UNSCRAMBLED_DATA_OUT[39]),
        .O(\pol_state[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4 
       (.I0(\pol_state[3]_i_7_n_0 ),
        .I1(\pol_state[3]_i_8_n_0 ),
        .I2(\pol_state[3]_i_9_n_0 ),
        .I3(\pol_state[3]_i_10_n_0 ),
        .I4(\pol_state[3]_i_11_n_0 ),
        .I5(\pol_state[3]_i_12_n_0 ),
        .O(\unscrambled_data_i_reg[19]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_40 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[10]),
        .O(\pol_state[3]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pol_state[3]_i_41 
       (.I0(UNSCRAMBLED_DATA_OUT[60]),
        .I1(UNSCRAMBLED_DATA_OUT[61]),
        .I2(UNSCRAMBLED_DATA_OUT[55]),
        .I3(UNSCRAMBLED_DATA_OUT[48]),
        .O(\pol_state[3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_42 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[50]),
        .I3(UNSCRAMBLED_DATA_OUT[56]),
        .O(\pol_state[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_6 
       (.I0(\pol_state[3]_i_14_n_0 ),
        .I1(\pol_state[3]_i_15_n_0 ),
        .I2(\pol_state[3]_i_16_n_0 ),
        .I3(\pol_state[3]_i_17_n_0 ),
        .I4(\pol_state[3]_i_18_n_0 ),
        .I5(\pol_state[3]_i_19_n_0 ),
        .O(\unscrambled_data_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7 
       (.I0(UNSCRAMBLED_DATA_OUT[19]),
        .I1(UNSCRAMBLED_DATA_OUT[1]),
        .I2(UNSCRAMBLED_DATA_OUT[37]),
        .I3(UNSCRAMBLED_DATA_OUT[17]),
        .I4(\pol_state[3]_i_20_n_0 ),
        .I5(\pol_state[3]_i_21_n_0 ),
        .O(\pol_state[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8 
       (.I0(UNSCRAMBLED_DATA_OUT[27]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[9]),
        .I4(\pol_state[3]_i_22_n_0 ),
        .O(\pol_state[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9 
       (.I0(UNSCRAMBLED_DATA_OUT[40]),
        .I1(UNSCRAMBLED_DATA_OUT[21]),
        .I2(UNSCRAMBLED_DATA_OUT[47]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .I4(\pol_state[3]_i_23__1_n_0 ),
        .O(\pol_state[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [39]),
        .I1(\unscrambled_data_i_reg[63]_0 [0]),
        .I2(\unscrambled_data_i_reg[63]_0 [58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [49]),
        .I1(\unscrambled_data_i_reg[63]_0 [10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [50]),
        .I1(\unscrambled_data_i_reg[63]_0 [11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [51]),
        .I1(\unscrambled_data_i_reg[63]_0 [12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [52]),
        .I1(\unscrambled_data_i_reg[63]_0 [13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [53]),
        .I1(\unscrambled_data_i_reg[63]_0 [14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [54]),
        .I1(\unscrambled_data_i_reg[63]_0 [15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [55]),
        .I1(\unscrambled_data_i_reg[63]_0 [16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [56]),
        .I1(\unscrambled_data_i_reg[63]_0 [17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [57]),
        .I1(\unscrambled_data_i_reg[63]_0 [18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [58]),
        .I1(\unscrambled_data_i_reg[63]_0 [19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [40]),
        .I1(\unscrambled_data_i_reg[63]_0 [1]),
        .I2(\unscrambled_data_i_reg[63]_0 [59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [59]),
        .I1(\unscrambled_data_i_reg[63]_0 [20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [60]),
        .I1(\unscrambled_data_i_reg[63]_0 [21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [61]),
        .I1(\unscrambled_data_i_reg[63]_0 [22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [62]),
        .I1(\unscrambled_data_i_reg[63]_0 [23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [63]),
        .I1(\unscrambled_data_i_reg[63]_0 [24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1 
       (.I0(p_97_in),
        .I1(\unscrambled_data_i_reg[63]_0 [25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1 
       (.I0(p_101_in),
        .I1(\unscrambled_data_i_reg[63]_0 [26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1 
       (.I0(p_105_in),
        .I1(\unscrambled_data_i_reg[63]_0 [27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1 
       (.I0(p_109_in),
        .I1(\unscrambled_data_i_reg[63]_0 [28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1 
       (.I0(p_113_in),
        .I1(\unscrambled_data_i_reg[63]_0 [29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [41]),
        .I1(\unscrambled_data_i_reg[63]_0 [2]),
        .I2(\unscrambled_data_i_reg[63]_0 [60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1 
       (.I0(p_117_in),
        .I1(\unscrambled_data_i_reg[63]_0 [30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1 
       (.I0(p_121_in),
        .I1(\unscrambled_data_i_reg[63]_0 [31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1 
       (.I0(p_125_in),
        .I1(\unscrambled_data_i_reg[63]_0 [32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1 
       (.I0(p_129_in),
        .I1(\unscrambled_data_i_reg[63]_0 [33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1 
       (.I0(p_133_in),
        .I1(\unscrambled_data_i_reg[63]_0 [34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1 
       (.I0(p_137_in),
        .I1(\unscrambled_data_i_reg[63]_0 [35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1 
       (.I0(p_141_in),
        .I1(\unscrambled_data_i_reg[63]_0 [36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1 
       (.I0(p_145_in),
        .I1(\unscrambled_data_i_reg[63]_0 [37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1 
       (.I0(p_149_in),
        .I1(\unscrambled_data_i_reg[63]_0 [38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1 
       (.I0(p_153_in),
        .I1(\unscrambled_data_i_reg[63]_0 [39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [42]),
        .I1(\unscrambled_data_i_reg[63]_0 [3]),
        .I2(\unscrambled_data_i_reg[63]_0 [61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1 
       (.I0(p_157_in),
        .I1(\unscrambled_data_i_reg[63]_0 [40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1 
       (.I0(p_161_in),
        .I1(\unscrambled_data_i_reg[63]_0 [41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1 
       (.I0(p_165_in),
        .I1(\unscrambled_data_i_reg[63]_0 [42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1 
       (.I0(p_169_in),
        .I1(\unscrambled_data_i_reg[63]_0 [43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1 
       (.I0(p_173_in),
        .I1(\unscrambled_data_i_reg[63]_0 [44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1 
       (.I0(p_177_in),
        .I1(\unscrambled_data_i_reg[63]_0 [45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1 
       (.I0(p_181_in),
        .I1(\unscrambled_data_i_reg[63]_0 [46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1 
       (.I0(p_185_in),
        .I1(\unscrambled_data_i_reg[63]_0 [47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1 
       (.I0(p_189_in),
        .I1(\unscrambled_data_i_reg[63]_0 [48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1 
       (.I0(p_193_in),
        .I1(\unscrambled_data_i_reg[63]_0 [49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [43]),
        .I1(\unscrambled_data_i_reg[63]_0 [4]),
        .I2(\unscrambled_data_i_reg[63]_0 [62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1 
       (.I0(p_197_in),
        .I1(\unscrambled_data_i_reg[63]_0 [50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1 
       (.I0(p_201_in),
        .I1(\unscrambled_data_i_reg[63]_0 [51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1 
       (.I0(p_205_in),
        .I1(\unscrambled_data_i_reg[63]_0 [52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1 
       (.I0(p_209_in),
        .I1(\unscrambled_data_i_reg[63]_0 [53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1 
       (.I0(p_213_in),
        .I1(\unscrambled_data_i_reg[63]_0 [54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1 
       (.I0(p_217_in),
        .I1(\unscrambled_data_i_reg[63]_0 [55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1 
       (.I0(p_221_in),
        .I1(\unscrambled_data_i_reg[63]_0 [56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1 
       (.I0(p_225_in),
        .I1(\unscrambled_data_i_reg[63]_0 [57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1 
       (.I0(p_229_in),
        .I1(\unscrambled_data_i_reg[63]_0 [58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1 
       (.I0(p_233_in),
        .I1(\unscrambled_data_i_reg[63]_0 [59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [44]),
        .I1(\unscrambled_data_i_reg[63]_0 [5]),
        .I2(\unscrambled_data_i_reg[63]_0 [63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1 
       (.I0(p_237_in),
        .I1(\unscrambled_data_i_reg[63]_0 [60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1 
       (.I0(p_241_in),
        .I1(\unscrambled_data_i_reg[63]_0 [61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1 
       (.I0(p_245_in),
        .I1(\unscrambled_data_i_reg[63]_0 [62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1 
       (.I0(p_249_in),
        .I1(\unscrambled_data_i_reg[63]_0 [63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [45]),
        .I1(\unscrambled_data_i_reg[63]_0 [6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [46]),
        .I1(\unscrambled_data_i_reg[63]_0 [7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [47]),
        .I1(\unscrambled_data_i_reg[63]_0 [8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1 
       (.I0(\unscrambled_data_i_reg[63]_0 [48]),
        .I1(\unscrambled_data_i_reg[63]_0 [9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_DESCRAMBLER_64B66B" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_28
   (CB_detect,
    \unscrambled_data_i_reg[59]_0 ,
    CC_detect_pulse_i,
    p_14_in,
    UNSCRAMBLED_DATA_OUT,
    \unscrambled_data_i_reg[51]_0 ,
    \unscrambled_data_i_reg[29]_0 ,
    \unscrambled_data_i_reg[59]_1 ,
    CB_detect0,
    \unscrambled_data_i_reg[47]_0 ,
    \unscrambled_data_i_reg[47]_1 ,
    Q,
    rxdatavalid_to_fifo_lane1_i,
    CB_detect_dlyd0p5,
    \pol_state_reg[1] ,
    CC_detect_dlyd1,
    \pol_state[3]_i_6__0_0 ,
    \descrambler_reg[0]_0 ,
    E,
    \unscrambled_data_i_reg[63]_0 ,
    gtwiz_userclk_rx_usrclk_out);
  output CB_detect;
  output \unscrambled_data_i_reg[59]_0 ;
  output CC_detect_pulse_i;
  output p_14_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output \unscrambled_data_i_reg[51]_0 ;
  output \unscrambled_data_i_reg[29]_0 ;
  output \unscrambled_data_i_reg[59]_1 ;
  output CB_detect0;
  output \unscrambled_data_i_reg[47]_0 ;
  output \unscrambled_data_i_reg[47]_1 ;
  input [1:0]Q;
  input rxdatavalid_to_fifo_lane1_i;
  input CB_detect_dlyd0p5;
  input \pol_state_reg[1] ;
  input CC_detect_dlyd1;
  input \pol_state[3]_i_6__0_0 ;
  input [0:0]\descrambler_reg[0]_0 ;
  input [0:0]E;
  input [63:0]\unscrambled_data_i_reg[63]_0 ;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd0p5_i_2_n_0;
  wire CB_detect_dlyd0p5_i_3_n_0;
  wire CB_detect_dlyd0p5_i_4_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2__0_n_0;
  wire CC_detect_dlyd1_i_3__0_n_0;
  wire CC_detect_dlyd1_i_4__0_n_0;
  wire CC_detect_dlyd1_i_5__0_n_0;
  wire CC_detect_pulse_i;
  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire [0:0]\descrambler_reg[0]_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_14_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[0]_i_7_n_0 ;
  wire \pol_state[0]_i_8_n_0 ;
  wire \pol_state[3]_i_10__0_n_0 ;
  wire \pol_state[3]_i_11__0_n_0 ;
  wire \pol_state[3]_i_14__0_n_0 ;
  wire \pol_state[3]_i_15__0_n_0 ;
  wire \pol_state[3]_i_16__0_n_0 ;
  wire \pol_state[3]_i_17__0_n_0 ;
  wire \pol_state[3]_i_18__0_n_0 ;
  wire \pol_state[3]_i_19__0_n_0 ;
  wire \pol_state[3]_i_20__0_n_0 ;
  wire \pol_state[3]_i_21__0_n_0 ;
  wire \pol_state[3]_i_22__0_n_0 ;
  wire \pol_state[3]_i_23__2_n_0 ;
  wire \pol_state[3]_i_24__0_n_0 ;
  wire \pol_state[3]_i_25__0_n_0 ;
  wire \pol_state[3]_i_26__0_n_0 ;
  wire \pol_state[3]_i_27__0_n_0 ;
  wire \pol_state[3]_i_28__1_n_0 ;
  wire \pol_state[3]_i_29__0_n_0 ;
  wire \pol_state[3]_i_30__0_n_0 ;
  wire \pol_state[3]_i_31__0_n_0 ;
  wire \pol_state[3]_i_32__0_n_0 ;
  wire \pol_state[3]_i_33__0_n_0 ;
  wire \pol_state[3]_i_34__0_n_0 ;
  wire \pol_state[3]_i_35__0_n_0 ;
  wire \pol_state[3]_i_36__0_n_0 ;
  wire \pol_state[3]_i_37__0_n_0 ;
  wire \pol_state[3]_i_38__0_n_0 ;
  wire \pol_state[3]_i_39__0_n_0 ;
  wire \pol_state[3]_i_40__0_n_0 ;
  wire \pol_state[3]_i_41__0_n_0 ;
  wire \pol_state[3]_i_6__0_0 ;
  wire \pol_state[3]_i_7__0_n_0 ;
  wire \pol_state[3]_i_8__0_n_0 ;
  wire \pol_state[3]_i_9__0_n_0 ;
  wire \pol_state_reg[1] ;
  wire rxdatavalid_to_fifo_lane1_i;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[29]_0 ;
  wire \unscrambled_data_i_reg[47]_0 ;
  wire \unscrambled_data_i_reg[47]_1 ;
  wire \unscrambled_data_i_reg[51]_0 ;
  wire \unscrambled_data_i_reg[59]_0 ;
  wire \unscrambled_data_i_reg[59]_1 ;
  wire [63:0]\unscrambled_data_i_reg[63]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    CB_detect_dlyd0p5_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane1_i),
        .I3(CB_detect_dlyd0p5_i_2_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    CB_detect_dlyd0p5_i_2
       (.I0(CB_detect_dlyd0p5_i_3_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(CC_detect_dlyd1_i_4__0_n_0),
        .I5(CB_detect_dlyd0p5_i_4_n_0),
        .O(CB_detect_dlyd0p5_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    CB_detect_dlyd0p5_i_3
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[61]),
        .O(CB_detect_dlyd0p5_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_detect_dlyd0p5_i_4
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .O(CB_detect_dlyd0p5_i_4_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    CC_detect_dlyd1_i_1__0
       (.I0(CC_detect_dlyd1_i_2__0_n_0),
        .I1(CC_detect_dlyd1_i_3__0_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[61]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[62]),
        .I5(UNSCRAMBLED_DATA_OUT[60]),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CC_detect_dlyd1_i_2__0
       (.I0(CC_detect_dlyd1_i_4__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[49]),
        .I4(UNSCRAMBLED_DATA_OUT[48]),
        .O(CC_detect_dlyd1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    CC_detect_dlyd1_i_3__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane1_i),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(CC_detect_dlyd1_i_5__0_n_0),
        .O(CC_detect_dlyd1_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_4__0
       (.I0(UNSCRAMBLED_DATA_OUT[50]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[58]),
        .I3(UNSCRAMBLED_DATA_OUT[57]),
        .O(CC_detect_dlyd1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    CC_detect_dlyd1_i_5__0
       (.I0(UNSCRAMBLED_DATA_OUT[51]),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .O(CC_detect_dlyd1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1__0
       (.I0(p_14_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [0]),
        .Q(p_97_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [10]),
        .Q(p_137_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [11]),
        .Q(p_141_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [12]),
        .Q(p_145_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [13]),
        .Q(p_149_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [14]),
        .Q(p_153_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [15]),
        .Q(p_157_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [16]),
        .Q(p_161_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [17]),
        .Q(p_165_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [18]),
        .Q(p_169_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [19]),
        .Q(p_173_in),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [1]),
        .Q(p_101_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [20]),
        .Q(p_177_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [21]),
        .Q(p_181_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [22]),
        .Q(p_185_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [23]),
        .Q(p_189_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [24]),
        .Q(p_193_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [25]),
        .Q(p_197_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [26]),
        .Q(p_201_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [27]),
        .Q(p_205_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [28]),
        .Q(p_209_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [29]),
        .Q(p_213_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [2]),
        .Q(p_105_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [30]),
        .Q(p_217_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [31]),
        .Q(p_221_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [32]),
        .Q(p_225_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [33]),
        .Q(p_229_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [34]),
        .Q(p_233_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [35]),
        .Q(p_237_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [36]),
        .Q(p_241_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [37]),
        .Q(p_245_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [38]),
        .Q(p_249_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [3]),
        .Q(p_109_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [4]),
        .Q(p_113_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [5]),
        .Q(p_117_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [6]),
        .Q(p_121_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [7]),
        .Q(p_125_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [8]),
        .Q(p_129_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [9]),
        .Q(p_133_in),
        .S(\descrambler_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \fifo_din_i_reg[70]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane1_i),
        .I3(CB_detect_dlyd0p5_i_2_n_0),
        .I4(CB_detect_dlyd0p5),
        .O(CB_detect));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFC)) 
    \pol_state[0]_i_6 
       (.I0(\pol_state[0]_i_7_n_0 ),
        .I1(\pol_state[3]_i_10__0_n_0 ),
        .I2(\pol_state[3]_i_9__0_n_0 ),
        .I3(\pol_state[3]_i_8__0_n_0 ),
        .I4(\pol_state[3]_i_7__0_n_0 ),
        .I5(CB_detect_dlyd0p5_i_2_n_0),
        .O(\unscrambled_data_i_reg[51]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \pol_state[0]_i_7 
       (.I0(CB_detect_dlyd0p5_i_3_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[0]_i_8_n_0 ),
        .I5(CC_detect_dlyd1_i_4__0_n_0),
        .O(\pol_state[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pol_state[0]_i_8 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \pol_state[1]_i_4__2 
       (.I0(CB_detect_dlyd0p5_i_2_n_0),
        .I1(\pol_state[3]_i_7__0_n_0 ),
        .I2(\pol_state[3]_i_8__0_n_0 ),
        .I3(\pol_state[3]_i_9__0_n_0 ),
        .I4(\pol_state[3]_i_10__0_n_0 ),
        .I5(\pol_state_reg[1] ),
        .O(\unscrambled_data_i_reg[59]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10__0 
       (.I0(\pol_state[3]_i_24__0_n_0 ),
        .I1(\pol_state[3]_i_25__0_n_0 ),
        .I2(\pol_state[3]_i_26__0_n_0 ),
        .I3(\pol_state[3]_i_27__0_n_0 ),
        .I4(\pol_state[3]_i_28__1_n_0 ),
        .O(\pol_state[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_11__0 
       (.I0(CC_detect_dlyd1_i_4__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[48]),
        .I2(UNSCRAMBLED_DATA_OUT[49]),
        .I3(\pol_state[3]_i_29__0_n_0 ),
        .I4(UNSCRAMBLED_DATA_OUT[63]),
        .I5(CC_detect_dlyd1_i_5__0_n_0),
        .O(\pol_state[3]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_12__0 
       (.I0(\pol_state[3]_i_14__0_n_0 ),
        .I1(\pol_state[3]_i_15__0_n_0 ),
        .I2(\pol_state[3]_i_16__0_n_0 ),
        .I3(\pol_state[3]_i_17__0_n_0 ),
        .I4(\pol_state[3]_i_18__0_n_0 ),
        .I5(\pol_state[3]_i_30__0_n_0 ),
        .O(\unscrambled_data_i_reg[47]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[3]_i_13 
       (.I0(CB_detect_dlyd0p5_i_2_n_0),
        .I1(\pol_state[3]_i_7__0_n_0 ),
        .I2(\pol_state[3]_i_8__0_n_0 ),
        .I3(\pol_state[3]_i_9__0_n_0 ),
        .I4(\pol_state[3]_i_10__0_n_0 ),
        .O(\unscrambled_data_i_reg[59]_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \pol_state[3]_i_14__0 
       (.I0(\pol_state[3]_i_31__0_n_0 ),
        .I1(\pol_state[3]_i_32__0_n_0 ),
        .I2(\pol_state[3]_i_33__0_n_0 ),
        .I3(\pol_state[3]_i_34__0_n_0 ),
        .O(\pol_state[3]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_15__0 
       (.I0(UNSCRAMBLED_DATA_OUT[47]),
        .I1(UNSCRAMBLED_DATA_OUT[44]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[1]),
        .I4(\pol_state[3]_i_35__0_n_0 ),
        .O(\pol_state[3]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16__0 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[28]),
        .I2(UNSCRAMBLED_DATA_OUT[19]),
        .I3(UNSCRAMBLED_DATA_OUT[4]),
        .I4(\pol_state[3]_i_36__0_n_0 ),
        .O(\pol_state[3]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_17__0 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[7]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[6]),
        .I4(\pol_state[3]_i_37__0_n_0 ),
        .O(\pol_state[3]_i_17__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_18__0 
       (.I0(UNSCRAMBLED_DATA_OUT[38]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .I4(\pol_state[3]_i_38__0_n_0 ),
        .O(\pol_state[3]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \pol_state[3]_i_19__0 
       (.I0(UNSCRAMBLED_DATA_OUT[52]),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(\pol_state[3]_i_39__0_n_0 ),
        .I3(\pol_state[3]_i_40__0_n_0 ),
        .I4(\pol_state[3]_i_41__0_n_0 ),
        .I5(\pol_state[3]_i_6__0_0 ),
        .O(\pol_state[3]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20__0 
       (.I0(UNSCRAMBLED_DATA_OUT[10]),
        .I1(UNSCRAMBLED_DATA_OUT[18]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[41]),
        .O(\pol_state[3]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21__0 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[40]),
        .I2(UNSCRAMBLED_DATA_OUT[15]),
        .I3(UNSCRAMBLED_DATA_OUT[32]),
        .O(\pol_state[3]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22__0 
       (.I0(UNSCRAMBLED_DATA_OUT[1]),
        .I1(UNSCRAMBLED_DATA_OUT[3]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[44]),
        .O(\pol_state[3]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_23__2 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[36]),
        .I3(UNSCRAMBLED_DATA_OUT[37]),
        .O(\pol_state[3]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_24__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[5]),
        .I4(UNSCRAMBLED_DATA_OUT[7]),
        .I5(UNSCRAMBLED_DATA_OUT[4]),
        .O(\pol_state[3]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25__0 
       (.I0(UNSCRAMBLED_DATA_OUT[28]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[30]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_25__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26__0 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[13]),
        .I3(UNSCRAMBLED_DATA_OUT[14]),
        .O(\pol_state[3]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27__0 
       (.I0(UNSCRAMBLED_DATA_OUT[20]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[21]),
        .I3(UNSCRAMBLED_DATA_OUT[43]),
        .O(\pol_state[3]_i_27__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_28__1 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_29__0 
       (.I0(UNSCRAMBLED_DATA_OUT[54]),
        .I1(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \pol_state[3]_i_30__0 
       (.I0(\pol_state[3]_i_41__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\pol_state[3]_i_29__0_n_0 ),
        .I4(\pol_state[3]_i_39__0_n_0 ),
        .I5(\pol_state[3]_i_40__0_n_0 ),
        .O(\pol_state[3]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_31__0 
       (.I0(UNSCRAMBLED_DATA_OUT[41]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[45]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \pol_state[3]_i_32__0 
       (.I0(UNSCRAMBLED_DATA_OUT[40]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[11]),
        .O(\pol_state[3]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_33__0 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .O(\pol_state[3]_i_33__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34__0 
       (.I0(UNSCRAMBLED_DATA_OUT[13]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[12]),
        .I3(UNSCRAMBLED_DATA_OUT[22]),
        .O(\pol_state[3]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35__0 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[18]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36__0 
       (.I0(UNSCRAMBLED_DATA_OUT[15]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[14]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37__0 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[34]),
        .O(\pol_state[3]_i_37__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38__0 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_38__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \pol_state[3]_i_39__0 
       (.I0(UNSCRAMBLED_DATA_OUT[63]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[59]),
        .O(\pol_state[3]_i_39__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_40__0 
       (.I0(UNSCRAMBLED_DATA_OUT[57]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[48]),
        .I3(UNSCRAMBLED_DATA_OUT[50]),
        .O(\pol_state[3]_i_40__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \pol_state[3]_i_41__0 
       (.I0(UNSCRAMBLED_DATA_OUT[60]),
        .I1(UNSCRAMBLED_DATA_OUT[61]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[58]),
        .I4(UNSCRAMBLED_DATA_OUT[53]),
        .I5(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[3]_i_41__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4__0 
       (.I0(\pol_state[3]_i_7__0_n_0 ),
        .I1(\pol_state[3]_i_8__0_n_0 ),
        .I2(\pol_state[3]_i_9__0_n_0 ),
        .I3(\pol_state[3]_i_10__0_n_0 ),
        .I4(\pol_state[3]_i_11__0_n_0 ),
        .I5(CB_detect_dlyd0p5_i_3_n_0),
        .O(\unscrambled_data_i_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_6__0 
       (.I0(\pol_state[3]_i_14__0_n_0 ),
        .I1(\pol_state[3]_i_15__0_n_0 ),
        .I2(\pol_state[3]_i_16__0_n_0 ),
        .I3(\pol_state[3]_i_17__0_n_0 ),
        .I4(\pol_state[3]_i_18__0_n_0 ),
        .I5(\pol_state[3]_i_19__0_n_0 ),
        .O(\unscrambled_data_i_reg[47]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7__0 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[17]),
        .I2(UNSCRAMBLED_DATA_OUT[34]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .I4(\pol_state[3]_i_20__0_n_0 ),
        .I5(\pol_state[3]_i_21__0_n_0 ),
        .O(\pol_state[3]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8__0 
       (.I0(UNSCRAMBLED_DATA_OUT[46]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[47]),
        .I3(UNSCRAMBLED_DATA_OUT[45]),
        .I4(\pol_state[3]_i_22__0_n_0 ),
        .O(\pol_state[3]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9__0 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[0]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .I4(\pol_state[3]_i_23__2_n_0 ),
        .O(\pol_state[3]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [39]),
        .I1(\unscrambled_data_i_reg[63]_0 [0]),
        .I2(\unscrambled_data_i_reg[63]_0 [58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [49]),
        .I1(\unscrambled_data_i_reg[63]_0 [10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [50]),
        .I1(\unscrambled_data_i_reg[63]_0 [11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [51]),
        .I1(\unscrambled_data_i_reg[63]_0 [12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [52]),
        .I1(\unscrambled_data_i_reg[63]_0 [13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [53]),
        .I1(\unscrambled_data_i_reg[63]_0 [14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [54]),
        .I1(\unscrambled_data_i_reg[63]_0 [15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [55]),
        .I1(\unscrambled_data_i_reg[63]_0 [16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [56]),
        .I1(\unscrambled_data_i_reg[63]_0 [17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [57]),
        .I1(\unscrambled_data_i_reg[63]_0 [18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [58]),
        .I1(\unscrambled_data_i_reg[63]_0 [19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [40]),
        .I1(\unscrambled_data_i_reg[63]_0 [1]),
        .I2(\unscrambled_data_i_reg[63]_0 [59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [59]),
        .I1(\unscrambled_data_i_reg[63]_0 [20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [60]),
        .I1(\unscrambled_data_i_reg[63]_0 [21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [61]),
        .I1(\unscrambled_data_i_reg[63]_0 [22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [62]),
        .I1(\unscrambled_data_i_reg[63]_0 [23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [63]),
        .I1(\unscrambled_data_i_reg[63]_0 [24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__0 
       (.I0(p_97_in),
        .I1(\unscrambled_data_i_reg[63]_0 [25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__0 
       (.I0(p_101_in),
        .I1(\unscrambled_data_i_reg[63]_0 [26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__0 
       (.I0(p_105_in),
        .I1(\unscrambled_data_i_reg[63]_0 [27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__0 
       (.I0(p_109_in),
        .I1(\unscrambled_data_i_reg[63]_0 [28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__0 
       (.I0(p_113_in),
        .I1(\unscrambled_data_i_reg[63]_0 [29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [41]),
        .I1(\unscrambled_data_i_reg[63]_0 [2]),
        .I2(\unscrambled_data_i_reg[63]_0 [60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__0 
       (.I0(p_117_in),
        .I1(\unscrambled_data_i_reg[63]_0 [30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__0 
       (.I0(p_121_in),
        .I1(\unscrambled_data_i_reg[63]_0 [31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1__0 
       (.I0(p_125_in),
        .I1(\unscrambled_data_i_reg[63]_0 [32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1__0 
       (.I0(p_129_in),
        .I1(\unscrambled_data_i_reg[63]_0 [33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1__0 
       (.I0(p_133_in),
        .I1(\unscrambled_data_i_reg[63]_0 [34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1__0 
       (.I0(p_137_in),
        .I1(\unscrambled_data_i_reg[63]_0 [35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1__0 
       (.I0(p_141_in),
        .I1(\unscrambled_data_i_reg[63]_0 [36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1__0 
       (.I0(p_145_in),
        .I1(\unscrambled_data_i_reg[63]_0 [37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1__0 
       (.I0(p_149_in),
        .I1(\unscrambled_data_i_reg[63]_0 [38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1__0 
       (.I0(p_153_in),
        .I1(\unscrambled_data_i_reg[63]_0 [39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [42]),
        .I1(\unscrambled_data_i_reg[63]_0 [3]),
        .I2(\unscrambled_data_i_reg[63]_0 [61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1__0 
       (.I0(p_157_in),
        .I1(\unscrambled_data_i_reg[63]_0 [40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1__0 
       (.I0(p_161_in),
        .I1(\unscrambled_data_i_reg[63]_0 [41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1__0 
       (.I0(p_165_in),
        .I1(\unscrambled_data_i_reg[63]_0 [42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1__0 
       (.I0(p_169_in),
        .I1(\unscrambled_data_i_reg[63]_0 [43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1__0 
       (.I0(p_173_in),
        .I1(\unscrambled_data_i_reg[63]_0 [44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1__0 
       (.I0(p_177_in),
        .I1(\unscrambled_data_i_reg[63]_0 [45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1__0 
       (.I0(p_181_in),
        .I1(\unscrambled_data_i_reg[63]_0 [46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1__0 
       (.I0(p_185_in),
        .I1(\unscrambled_data_i_reg[63]_0 [47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1__0 
       (.I0(p_189_in),
        .I1(\unscrambled_data_i_reg[63]_0 [48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1__0 
       (.I0(p_193_in),
        .I1(\unscrambled_data_i_reg[63]_0 [49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [43]),
        .I1(\unscrambled_data_i_reg[63]_0 [4]),
        .I2(\unscrambled_data_i_reg[63]_0 [62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1__0 
       (.I0(p_197_in),
        .I1(\unscrambled_data_i_reg[63]_0 [50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1__0 
       (.I0(p_201_in),
        .I1(\unscrambled_data_i_reg[63]_0 [51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1__0 
       (.I0(p_205_in),
        .I1(\unscrambled_data_i_reg[63]_0 [52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1__0 
       (.I0(p_209_in),
        .I1(\unscrambled_data_i_reg[63]_0 [53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1__0 
       (.I0(p_213_in),
        .I1(\unscrambled_data_i_reg[63]_0 [54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1__0 
       (.I0(p_217_in),
        .I1(\unscrambled_data_i_reg[63]_0 [55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1__0 
       (.I0(p_221_in),
        .I1(\unscrambled_data_i_reg[63]_0 [56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1__0 
       (.I0(p_225_in),
        .I1(\unscrambled_data_i_reg[63]_0 [57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1__0 
       (.I0(p_229_in),
        .I1(\unscrambled_data_i_reg[63]_0 [58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1__0 
       (.I0(p_233_in),
        .I1(\unscrambled_data_i_reg[63]_0 [59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [44]),
        .I1(\unscrambled_data_i_reg[63]_0 [5]),
        .I2(\unscrambled_data_i_reg[63]_0 [63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1__0 
       (.I0(p_237_in),
        .I1(\unscrambled_data_i_reg[63]_0 [60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1__0 
       (.I0(p_241_in),
        .I1(\unscrambled_data_i_reg[63]_0 [61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1__0 
       (.I0(p_245_in),
        .I1(\unscrambled_data_i_reg[63]_0 [62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1__0 
       (.I0(p_249_in),
        .I1(\unscrambled_data_i_reg[63]_0 [63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [45]),
        .I1(\unscrambled_data_i_reg[63]_0 [6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [46]),
        .I1(\unscrambled_data_i_reg[63]_0 [7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [47]),
        .I1(\unscrambled_data_i_reg[63]_0 [8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__0 
       (.I0(\unscrambled_data_i_reg[63]_0 [48]),
        .I1(\unscrambled_data_i_reg[63]_0 [9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_DESCRAMBLER_64B66B" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_29
   (CB_detect,
    CC_detect_pulse_i,
    p_17_in,
    UNSCRAMBLED_DATA_OUT,
    \unscrambled_data_i_reg[51]_0 ,
    \unscrambled_data_i_reg[18]_0 ,
    \unscrambled_data_i_reg[59]_0 ,
    CB_detect0,
    \unscrambled_data_i_reg[41]_0 ,
    \unscrambled_data_i_reg[41]_1 ,
    Q,
    rxdatavalid_to_fifo_lane2_i,
    CB_detect_dlyd0p5,
    CC_detect_dlyd1,
    \descrambler_reg[0]_0 ,
    E,
    \unscrambled_data_i_reg[63]_0 ,
    gtwiz_userclk_rx_usrclk_out);
  output CB_detect;
  output CC_detect_pulse_i;
  output p_17_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output \unscrambled_data_i_reg[51]_0 ;
  output \unscrambled_data_i_reg[18]_0 ;
  output \unscrambled_data_i_reg[59]_0 ;
  output CB_detect0;
  output \unscrambled_data_i_reg[41]_0 ;
  output \unscrambled_data_i_reg[41]_1 ;
  input [1:0]Q;
  input rxdatavalid_to_fifo_lane2_i;
  input CB_detect_dlyd0p5;
  input CC_detect_dlyd1;
  input [0:0]\descrambler_reg[0]_0 ;
  input [0:0]E;
  input [63:0]\unscrambled_data_i_reg[63]_0 ;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd0p5_i_2__0_n_0;
  wire CB_detect_dlyd0p5_i_3__0_n_0;
  wire CB_detect_dlyd0p5_i_4__0_n_0;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2__1_n_0;
  wire CC_detect_dlyd1_i_3__1_n_0;
  wire CC_detect_dlyd1_i_4__1_n_0;
  wire CC_detect_dlyd1_i_5__1_n_0;
  wire CC_detect_pulse_i;
  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire [0:0]\descrambler_reg[0]_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_17_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[0]_i_7__0_n_0 ;
  wire \pol_state[0]_i_8__0_n_0 ;
  wire \pol_state[3]_i_10__1_n_0 ;
  wire \pol_state[3]_i_11__1_n_0 ;
  wire \pol_state[3]_i_13__1_n_0 ;
  wire \pol_state[3]_i_14__1_n_0 ;
  wire \pol_state[3]_i_15__1_n_0 ;
  wire \pol_state[3]_i_16__1_n_0 ;
  wire \pol_state[3]_i_17__1_n_0 ;
  wire \pol_state[3]_i_18__1_n_0 ;
  wire \pol_state[3]_i_19__1_n_0 ;
  wire \pol_state[3]_i_20__1_n_0 ;
  wire \pol_state[3]_i_21__1_n_0 ;
  wire \pol_state[3]_i_22__1_n_0 ;
  wire \pol_state[3]_i_23_n_0 ;
  wire \pol_state[3]_i_24__1_n_0 ;
  wire \pol_state[3]_i_25__1_n_0 ;
  wire \pol_state[3]_i_26__1_n_0 ;
  wire \pol_state[3]_i_27__1_n_0 ;
  wire \pol_state[3]_i_28__2_n_0 ;
  wire \pol_state[3]_i_29__1_n_0 ;
  wire \pol_state[3]_i_30__1_n_0 ;
  wire \pol_state[3]_i_31__1_n_0 ;
  wire \pol_state[3]_i_32__1_n_0 ;
  wire \pol_state[3]_i_33__1_n_0 ;
  wire \pol_state[3]_i_34__1_n_0 ;
  wire \pol_state[3]_i_35__1_n_0 ;
  wire \pol_state[3]_i_36__1_n_0 ;
  wire \pol_state[3]_i_37__1_n_0 ;
  wire \pol_state[3]_i_38__1_n_0 ;
  wire \pol_state[3]_i_39__1_n_0 ;
  wire \pol_state[3]_i_40__1_n_0 ;
  wire \pol_state[3]_i_41__1_n_0 ;
  wire \pol_state[3]_i_7__1_n_0 ;
  wire \pol_state[3]_i_8__1_n_0 ;
  wire \pol_state[3]_i_9__1_n_0 ;
  wire rxdatavalid_to_fifo_lane2_i;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[18]_0 ;
  wire \unscrambled_data_i_reg[41]_0 ;
  wire \unscrambled_data_i_reg[41]_1 ;
  wire \unscrambled_data_i_reg[51]_0 ;
  wire \unscrambled_data_i_reg[59]_0 ;
  wire [63:0]\unscrambled_data_i_reg[63]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    CB_detect_dlyd0p5_i_1__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane2_i),
        .I3(CB_detect_dlyd0p5_i_2__0_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    CB_detect_dlyd0p5_i_2__0
       (.I0(CB_detect_dlyd0p5_i_3__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(CC_detect_dlyd1_i_4__1_n_0),
        .I5(CB_detect_dlyd0p5_i_4__0_n_0),
        .O(CB_detect_dlyd0p5_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    CB_detect_dlyd0p5_i_3__0
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[61]),
        .O(CB_detect_dlyd0p5_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_detect_dlyd0p5_i_4__0
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .O(CB_detect_dlyd0p5_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    CC_detect_dlyd1_i_1__1
       (.I0(CC_detect_dlyd1_i_2__1_n_0),
        .I1(CC_detect_dlyd1_i_3__1_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[61]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[62]),
        .I5(UNSCRAMBLED_DATA_OUT[60]),
        .O(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    CC_detect_dlyd1_i_2__1
       (.I0(CC_detect_dlyd1_i_4__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[49]),
        .I4(UNSCRAMBLED_DATA_OUT[48]),
        .O(CC_detect_dlyd1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    CC_detect_dlyd1_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane2_i),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(CC_detect_dlyd1_i_5__1_n_0),
        .O(CC_detect_dlyd1_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_4__1
       (.I0(UNSCRAMBLED_DATA_OUT[50]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[58]),
        .I3(UNSCRAMBLED_DATA_OUT[57]),
        .O(CC_detect_dlyd1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    CC_detect_dlyd1_i_5__1
       (.I0(UNSCRAMBLED_DATA_OUT[51]),
        .I1(UNSCRAMBLED_DATA_OUT[59]),
        .O(CC_detect_dlyd1_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1__1
       (.I0(p_17_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [0]),
        .Q(p_97_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [10]),
        .Q(p_137_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [11]),
        .Q(p_141_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [12]),
        .Q(p_145_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [13]),
        .Q(p_149_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [14]),
        .Q(p_153_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [15]),
        .Q(p_157_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [16]),
        .Q(p_161_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [17]),
        .Q(p_165_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [18]),
        .Q(p_169_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [19]),
        .Q(p_173_in),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [1]),
        .Q(p_101_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [20]),
        .Q(p_177_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [21]),
        .Q(p_181_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [22]),
        .Q(p_185_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [23]),
        .Q(p_189_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [24]),
        .Q(p_193_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [25]),
        .Q(p_197_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [26]),
        .Q(p_201_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [27]),
        .Q(p_205_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [28]),
        .Q(p_209_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [29]),
        .Q(p_213_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [2]),
        .Q(p_105_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [30]),
        .Q(p_217_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [31]),
        .Q(p_221_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [32]),
        .Q(p_225_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [33]),
        .Q(p_229_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [34]),
        .Q(p_233_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [35]),
        .Q(p_237_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [36]),
        .Q(p_241_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [37]),
        .Q(p_245_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [38]),
        .Q(p_249_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [3]),
        .Q(p_109_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [4]),
        .Q(p_113_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [5]),
        .Q(p_117_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [6]),
        .Q(p_121_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [7]),
        .Q(p_125_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [8]),
        .Q(p_129_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\unscrambled_data_i_reg[63]_0 [9]),
        .Q(p_133_in),
        .S(\descrambler_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \fifo_din_i_reg[70]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxdatavalid_to_fifo_lane2_i),
        .I3(CB_detect_dlyd0p5_i_2__0_n_0),
        .I4(CB_detect_dlyd0p5),
        .O(CB_detect));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFC)) 
    \pol_state[0]_i_6__0 
       (.I0(\pol_state[0]_i_7__0_n_0 ),
        .I1(\pol_state[3]_i_10__1_n_0 ),
        .I2(\pol_state[3]_i_9__1_n_0 ),
        .I3(\pol_state[3]_i_8__1_n_0 ),
        .I4(\pol_state[3]_i_7__1_n_0 ),
        .I5(CB_detect_dlyd0p5_i_2__0_n_0),
        .O(\unscrambled_data_i_reg[51]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \pol_state[0]_i_7__0 
       (.I0(CB_detect_dlyd0p5_i_3__0_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[0]_i_8__0_n_0 ),
        .I5(CC_detect_dlyd1_i_4__1_n_0),
        .O(\pol_state[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pol_state[0]_i_8__0 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[0]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[1]_i_4__0 
       (.I0(CB_detect_dlyd0p5_i_2__0_n_0),
        .I1(\pol_state[3]_i_7__1_n_0 ),
        .I2(\pol_state[3]_i_8__1_n_0 ),
        .I3(\pol_state[3]_i_9__1_n_0 ),
        .I4(\pol_state[3]_i_10__1_n_0 ),
        .O(\unscrambled_data_i_reg[59]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10__1 
       (.I0(\pol_state[3]_i_23_n_0 ),
        .I1(\pol_state[3]_i_24__1_n_0 ),
        .I2(\pol_state[3]_i_25__1_n_0 ),
        .I3(\pol_state[3]_i_26__1_n_0 ),
        .I4(\pol_state[3]_i_27__1_n_0 ),
        .O(\pol_state[3]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_11__1 
       (.I0(CC_detect_dlyd1_i_4__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[48]),
        .I2(UNSCRAMBLED_DATA_OUT[49]),
        .I3(\pol_state[3]_i_28__2_n_0 ),
        .I4(UNSCRAMBLED_DATA_OUT[63]),
        .I5(CC_detect_dlyd1_i_5__1_n_0),
        .O(\pol_state[3]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_12__1 
       (.I0(\pol_state[3]_i_13__1_n_0 ),
        .I1(\pol_state[3]_i_14__1_n_0 ),
        .I2(\pol_state[3]_i_15__1_n_0 ),
        .I3(\pol_state[3]_i_16__1_n_0 ),
        .I4(\pol_state[3]_i_29__1_n_0 ),
        .I5(\pol_state[3]_i_18__1_n_0 ),
        .O(\unscrambled_data_i_reg[41]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_13__1 
       (.I0(\pol_state[3]_i_30__1_n_0 ),
        .I1(\pol_state[3]_i_31__1_n_0 ),
        .I2(\pol_state[3]_i_32__1_n_0 ),
        .I3(\pol_state[3]_i_33__1_n_0 ),
        .O(\pol_state[3]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_14__1 
       (.I0(\pol_state[3]_i_34__1_n_0 ),
        .I1(\pol_state[3]_i_35__1_n_0 ),
        .I2(\pol_state[3]_i_36__1_n_0 ),
        .I3(\pol_state[3]_i_37__1_n_0 ),
        .O(\pol_state[3]_i_14__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_15__1 
       (.I0(UNSCRAMBLED_DATA_OUT[41]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[28]),
        .I3(UNSCRAMBLED_DATA_OUT[11]),
        .I4(\pol_state[3]_i_38__1_n_0 ),
        .O(\pol_state[3]_i_15__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16__1 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[12]),
        .I2(UNSCRAMBLED_DATA_OUT[23]),
        .I3(UNSCRAMBLED_DATA_OUT[13]),
        .I4(\pol_state[3]_i_39__1_n_0 ),
        .O(\pol_state[3]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_17__1 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[54]),
        .I5(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \pol_state[3]_i_18__1 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[59]),
        .I3(UNSCRAMBLED_DATA_OUT[63]),
        .I4(\pol_state[3]_i_40__1_n_0 ),
        .I5(\pol_state[3]_i_41__1_n_0 ),
        .O(\pol_state[3]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_19__1 
       (.I0(UNSCRAMBLED_DATA_OUT[2]),
        .I1(UNSCRAMBLED_DATA_OUT[15]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .O(\pol_state[3]_i_19__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20__1 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[32]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[28]),
        .O(\pol_state[3]_i_20__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21__1 
       (.I0(UNSCRAMBLED_DATA_OUT[45]),
        .I1(UNSCRAMBLED_DATA_OUT[47]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_21__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22__1 
       (.I0(UNSCRAMBLED_DATA_OUT[4]),
        .I1(UNSCRAMBLED_DATA_OUT[29]),
        .I2(UNSCRAMBLED_DATA_OUT[24]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_23 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(UNSCRAMBLED_DATA_OUT[40]),
        .I3(UNSCRAMBLED_DATA_OUT[39]),
        .I4(UNSCRAMBLED_DATA_OUT[41]),
        .I5(UNSCRAMBLED_DATA_OUT[38]),
        .O(\pol_state[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_24__1 
       (.I0(UNSCRAMBLED_DATA_OUT[7]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[27]),
        .O(\pol_state[3]_i_24__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25__1 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_25__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26__1 
       (.I0(UNSCRAMBLED_DATA_OUT[12]),
        .I1(UNSCRAMBLED_DATA_OUT[13]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .O(\pol_state[3]_i_26__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27__1 
       (.I0(UNSCRAMBLED_DATA_OUT[34]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[35]),
        .I3(UNSCRAMBLED_DATA_OUT[42]),
        .O(\pol_state[3]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_28__2 
       (.I0(UNSCRAMBLED_DATA_OUT[54]),
        .I1(UNSCRAMBLED_DATA_OUT[52]),
        .O(\pol_state[3]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \pol_state[3]_i_29__1 
       (.I0(UNSCRAMBLED_DATA_OUT[62]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(Q[0]),
        .I4(UNSCRAMBLED_DATA_OUT[52]),
        .I5(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[3]_i_29__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_30__1 
       (.I0(UNSCRAMBLED_DATA_OUT[15]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[14]),
        .I3(UNSCRAMBLED_DATA_OUT[44]),
        .O(\pol_state[3]_i_30__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_31__1 
       (.I0(UNSCRAMBLED_DATA_OUT[45]),
        .I1(UNSCRAMBLED_DATA_OUT[47]),
        .I2(UNSCRAMBLED_DATA_OUT[32]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_31__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_32__1 
       (.I0(UNSCRAMBLED_DATA_OUT[35]),
        .I1(UNSCRAMBLED_DATA_OUT[40]),
        .I2(UNSCRAMBLED_DATA_OUT[4]),
        .I3(UNSCRAMBLED_DATA_OUT[39]),
        .O(\pol_state[3]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_33__1 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[38]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[27]),
        .O(\pol_state[3]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34__1 
       (.I0(UNSCRAMBLED_DATA_OUT[6]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[7]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .O(\pol_state[3]_i_34__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35__1 
       (.I0(UNSCRAMBLED_DATA_OUT[0]),
        .I1(UNSCRAMBLED_DATA_OUT[25]),
        .I2(UNSCRAMBLED_DATA_OUT[1]),
        .I3(UNSCRAMBLED_DATA_OUT[24]),
        .O(\pol_state[3]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36__1 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[18]),
        .O(\pol_state[3]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37__1 
       (.I0(UNSCRAMBLED_DATA_OUT[30]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[33]),
        .O(\pol_state[3]_i_37__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38__1 
       (.I0(UNSCRAMBLED_DATA_OUT[21]),
        .I1(UNSCRAMBLED_DATA_OUT[26]),
        .I2(UNSCRAMBLED_DATA_OUT[10]),
        .I3(UNSCRAMBLED_DATA_OUT[29]),
        .O(\pol_state[3]_i_38__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_39__1 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[34]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_39__1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pol_state[3]_i_40__1 
       (.I0(UNSCRAMBLED_DATA_OUT[60]),
        .I1(UNSCRAMBLED_DATA_OUT[61]),
        .I2(UNSCRAMBLED_DATA_OUT[55]),
        .I3(UNSCRAMBLED_DATA_OUT[48]),
        .O(\pol_state[3]_i_40__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_41__1 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[50]),
        .I3(UNSCRAMBLED_DATA_OUT[56]),
        .O(\pol_state[3]_i_41__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4__1 
       (.I0(\pol_state[3]_i_7__1_n_0 ),
        .I1(\pol_state[3]_i_8__1_n_0 ),
        .I2(\pol_state[3]_i_9__1_n_0 ),
        .I3(\pol_state[3]_i_10__1_n_0 ),
        .I4(\pol_state[3]_i_11__1_n_0 ),
        .I5(CB_detect_dlyd0p5_i_3__0_n_0),
        .O(\unscrambled_data_i_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_6__1 
       (.I0(\pol_state[3]_i_13__1_n_0 ),
        .I1(\pol_state[3]_i_14__1_n_0 ),
        .I2(\pol_state[3]_i_15__1_n_0 ),
        .I3(\pol_state[3]_i_16__1_n_0 ),
        .I4(\pol_state[3]_i_17__1_n_0 ),
        .I5(\pol_state[3]_i_18__1_n_0 ),
        .O(\unscrambled_data_i_reg[41]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7__1 
       (.I0(UNSCRAMBLED_DATA_OUT[18]),
        .I1(UNSCRAMBLED_DATA_OUT[1]),
        .I2(UNSCRAMBLED_DATA_OUT[19]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .I4(\pol_state[3]_i_19__1_n_0 ),
        .I5(\pol_state[3]_i_20__1_n_0 ),
        .O(\pol_state[3]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8__1 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[9]),
        .I4(\pol_state[3]_i_21__1_n_0 ),
        .O(\pol_state[3]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9__1 
       (.I0(UNSCRAMBLED_DATA_OUT[44]),
        .I1(UNSCRAMBLED_DATA_OUT[14]),
        .I2(UNSCRAMBLED_DATA_OUT[37]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .I4(\pol_state[3]_i_22__1_n_0 ),
        .O(\pol_state[3]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [39]),
        .I1(\unscrambled_data_i_reg[63]_0 [0]),
        .I2(\unscrambled_data_i_reg[63]_0 [58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [49]),
        .I1(\unscrambled_data_i_reg[63]_0 [10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [50]),
        .I1(\unscrambled_data_i_reg[63]_0 [11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [51]),
        .I1(\unscrambled_data_i_reg[63]_0 [12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [52]),
        .I1(\unscrambled_data_i_reg[63]_0 [13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [53]),
        .I1(\unscrambled_data_i_reg[63]_0 [14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [54]),
        .I1(\unscrambled_data_i_reg[63]_0 [15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [55]),
        .I1(\unscrambled_data_i_reg[63]_0 [16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [56]),
        .I1(\unscrambled_data_i_reg[63]_0 [17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [57]),
        .I1(\unscrambled_data_i_reg[63]_0 [18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [58]),
        .I1(\unscrambled_data_i_reg[63]_0 [19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [40]),
        .I1(\unscrambled_data_i_reg[63]_0 [1]),
        .I2(\unscrambled_data_i_reg[63]_0 [59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [59]),
        .I1(\unscrambled_data_i_reg[63]_0 [20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [60]),
        .I1(\unscrambled_data_i_reg[63]_0 [21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [61]),
        .I1(\unscrambled_data_i_reg[63]_0 [22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [62]),
        .I1(\unscrambled_data_i_reg[63]_0 [23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [63]),
        .I1(\unscrambled_data_i_reg[63]_0 [24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__1 
       (.I0(p_97_in),
        .I1(\unscrambled_data_i_reg[63]_0 [25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__1 
       (.I0(p_101_in),
        .I1(\unscrambled_data_i_reg[63]_0 [26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__1 
       (.I0(p_105_in),
        .I1(\unscrambled_data_i_reg[63]_0 [27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__1 
       (.I0(p_109_in),
        .I1(\unscrambled_data_i_reg[63]_0 [28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__1 
       (.I0(p_113_in),
        .I1(\unscrambled_data_i_reg[63]_0 [29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [41]),
        .I1(\unscrambled_data_i_reg[63]_0 [2]),
        .I2(\unscrambled_data_i_reg[63]_0 [60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__1 
       (.I0(p_117_in),
        .I1(\unscrambled_data_i_reg[63]_0 [30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__1 
       (.I0(p_121_in),
        .I1(\unscrambled_data_i_reg[63]_0 [31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1__1 
       (.I0(p_125_in),
        .I1(\unscrambled_data_i_reg[63]_0 [32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1__1 
       (.I0(p_129_in),
        .I1(\unscrambled_data_i_reg[63]_0 [33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1__1 
       (.I0(p_133_in),
        .I1(\unscrambled_data_i_reg[63]_0 [34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1__1 
       (.I0(p_137_in),
        .I1(\unscrambled_data_i_reg[63]_0 [35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1__1 
       (.I0(p_141_in),
        .I1(\unscrambled_data_i_reg[63]_0 [36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1__1 
       (.I0(p_145_in),
        .I1(\unscrambled_data_i_reg[63]_0 [37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1__1 
       (.I0(p_149_in),
        .I1(\unscrambled_data_i_reg[63]_0 [38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1__1 
       (.I0(p_153_in),
        .I1(\unscrambled_data_i_reg[63]_0 [39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [42]),
        .I1(\unscrambled_data_i_reg[63]_0 [3]),
        .I2(\unscrambled_data_i_reg[63]_0 [61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1__1 
       (.I0(p_157_in),
        .I1(\unscrambled_data_i_reg[63]_0 [40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1__1 
       (.I0(p_161_in),
        .I1(\unscrambled_data_i_reg[63]_0 [41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1__1 
       (.I0(p_165_in),
        .I1(\unscrambled_data_i_reg[63]_0 [42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1__1 
       (.I0(p_169_in),
        .I1(\unscrambled_data_i_reg[63]_0 [43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1__1 
       (.I0(p_173_in),
        .I1(\unscrambled_data_i_reg[63]_0 [44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1__1 
       (.I0(p_177_in),
        .I1(\unscrambled_data_i_reg[63]_0 [45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1__1 
       (.I0(p_181_in),
        .I1(\unscrambled_data_i_reg[63]_0 [46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1__1 
       (.I0(p_185_in),
        .I1(\unscrambled_data_i_reg[63]_0 [47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1__1 
       (.I0(p_189_in),
        .I1(\unscrambled_data_i_reg[63]_0 [48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1__1 
       (.I0(p_193_in),
        .I1(\unscrambled_data_i_reg[63]_0 [49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [43]),
        .I1(\unscrambled_data_i_reg[63]_0 [4]),
        .I2(\unscrambled_data_i_reg[63]_0 [62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1__1 
       (.I0(p_197_in),
        .I1(\unscrambled_data_i_reg[63]_0 [50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1__1 
       (.I0(p_201_in),
        .I1(\unscrambled_data_i_reg[63]_0 [51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1__1 
       (.I0(p_205_in),
        .I1(\unscrambled_data_i_reg[63]_0 [52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1__1 
       (.I0(p_209_in),
        .I1(\unscrambled_data_i_reg[63]_0 [53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1__1 
       (.I0(p_213_in),
        .I1(\unscrambled_data_i_reg[63]_0 [54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1__1 
       (.I0(p_217_in),
        .I1(\unscrambled_data_i_reg[63]_0 [55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1__1 
       (.I0(p_221_in),
        .I1(\unscrambled_data_i_reg[63]_0 [56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1__1 
       (.I0(p_225_in),
        .I1(\unscrambled_data_i_reg[63]_0 [57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1__1 
       (.I0(p_229_in),
        .I1(\unscrambled_data_i_reg[63]_0 [58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1__1 
       (.I0(p_233_in),
        .I1(\unscrambled_data_i_reg[63]_0 [59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [44]),
        .I1(\unscrambled_data_i_reg[63]_0 [5]),
        .I2(\unscrambled_data_i_reg[63]_0 [63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1__1 
       (.I0(p_237_in),
        .I1(\unscrambled_data_i_reg[63]_0 [60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1__1 
       (.I0(p_241_in),
        .I1(\unscrambled_data_i_reg[63]_0 [61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1__1 
       (.I0(p_245_in),
        .I1(\unscrambled_data_i_reg[63]_0 [62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1__1 
       (.I0(p_249_in),
        .I1(\unscrambled_data_i_reg[63]_0 [63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [45]),
        .I1(\unscrambled_data_i_reg[63]_0 [6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [46]),
        .I1(\unscrambled_data_i_reg[63]_0 [7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [47]),
        .I1(\unscrambled_data_i_reg[63]_0 [8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__1 
       (.I0(\unscrambled_data_i_reg[63]_0 [48]),
        .I1(\unscrambled_data_i_reg[63]_0 [9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_DESCRAMBLER_64B66B" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_30
   (CC_detect_pulse_i,
    p_14_in,
    UNSCRAMBLED_DATA_OUT,
    cur_polarity_reg,
    \unscrambled_data_i_reg[47]_0 ,
    \unscrambled_data_i_reg[32]_0 ,
    \unscrambled_data_i_reg[60]_0 ,
    \unscrambled_data_i_reg[54]_0 ,
    CB_detect0,
    \unscrambled_data_i_reg[47]_1 ,
    CC_detect_dlyd1,
    D,
    \pol_state_reg[0] ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[0]_1 ,
    CB_detect_dlyd0p5_reg,
    \pol_state[3]_i_6__2_0 ,
    \descrambler_reg[0]_0 ,
    E,
    Q,
    gtwiz_userclk_rx_usrclk_out);
  output CC_detect_pulse_i;
  output p_14_in;
  output [63:0]UNSCRAMBLED_DATA_OUT;
  output cur_polarity_reg;
  output \unscrambled_data_i_reg[47]_0 ;
  output \unscrambled_data_i_reg[32]_0 ;
  output \unscrambled_data_i_reg[60]_0 ;
  output \unscrambled_data_i_reg[54]_0 ;
  output CB_detect0;
  output \unscrambled_data_i_reg[47]_1 ;
  input CC_detect_dlyd1;
  input [2:0]D;
  input \pol_state_reg[0] ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[0]_1 ;
  input CB_detect_dlyd0p5_reg;
  input \pol_state[3]_i_6__2_0 ;
  input [0:0]\descrambler_reg[0]_0 ;
  input [0:0]E;
  input [63:0]Q;
  input gtwiz_userclk_rx_usrclk_out;

  wire CB_detect0;
  wire CB_detect_dlyd0p5_i_3__1_n_0;
  wire CB_detect_dlyd0p5_reg;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2__2_n_0;
  wire CC_detect_dlyd1_i_3__2_n_0;
  wire CC_detect_dlyd1_i_4__2_n_0;
  wire CC_detect_pulse_i;
  wire [2:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [63:0]UNSCRAMBLED_DATA_OUT;
  wire cur_polarity_reg;
  wire [0:0]\descrambler_reg[0]_0 ;
  wire \descrambler_reg_n_0_[39] ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_14_in;
  wire p_153_in;
  wire p_157_in;
  wire p_161_in;
  wire p_165_in;
  wire p_169_in;
  wire p_173_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \pol_state[0]_i_10_n_0 ;
  wire \pol_state[0]_i_7__1_n_0 ;
  wire \pol_state[0]_i_8__1_n_0 ;
  wire \pol_state[0]_i_9_n_0 ;
  wire \pol_state[1]_i_6__0_n_0 ;
  wire \pol_state[1]_i_7__0_n_0 ;
  wire \pol_state[3]_i_10__2_n_0 ;
  wire \pol_state[3]_i_11__2_n_0 ;
  wire \pol_state[3]_i_13__2_n_0 ;
  wire \pol_state[3]_i_14__2_n_0 ;
  wire \pol_state[3]_i_15__2_n_0 ;
  wire \pol_state[3]_i_16__2_n_0 ;
  wire \pol_state[3]_i_17__2_n_0 ;
  wire \pol_state[3]_i_18__2_n_0 ;
  wire \pol_state[3]_i_19__2_n_0 ;
  wire \pol_state[3]_i_20__2_n_0 ;
  wire \pol_state[3]_i_21__2_n_0 ;
  wire \pol_state[3]_i_22__2_n_0 ;
  wire \pol_state[3]_i_23__0_n_0 ;
  wire \pol_state[3]_i_24__2_n_0 ;
  wire \pol_state[3]_i_25__2_n_0 ;
  wire \pol_state[3]_i_26__2_n_0 ;
  wire \pol_state[3]_i_27__2_n_0 ;
  wire \pol_state[3]_i_28_n_0 ;
  wire \pol_state[3]_i_29__2_n_0 ;
  wire \pol_state[3]_i_30__2_n_0 ;
  wire \pol_state[3]_i_31__2_n_0 ;
  wire \pol_state[3]_i_32__2_n_0 ;
  wire \pol_state[3]_i_33__2_n_0 ;
  wire \pol_state[3]_i_34__2_n_0 ;
  wire \pol_state[3]_i_35__2_n_0 ;
  wire \pol_state[3]_i_36__2_n_0 ;
  wire \pol_state[3]_i_37__2_n_0 ;
  wire \pol_state[3]_i_38__2_n_0 ;
  wire \pol_state[3]_i_39__2_n_0 ;
  wire \pol_state[3]_i_41__2_n_0 ;
  wire \pol_state[3]_i_42__1_n_0 ;
  wire \pol_state[3]_i_43_n_0 ;
  wire \pol_state[3]_i_44_n_0 ;
  wire \pol_state[3]_i_45_n_0 ;
  wire \pol_state[3]_i_6__2_0 ;
  wire \pol_state[3]_i_7__2_n_0 ;
  wire \pol_state[3]_i_8__2_n_0 ;
  wire \pol_state[3]_i_9__2_n_0 ;
  wire \pol_state_reg[0] ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire unscrambled_data_i0;
  wire unscrambled_data_i0100_out;
  wire unscrambled_data_i0104_out;
  wire unscrambled_data_i0108_out;
  wire unscrambled_data_i0112_out;
  wire unscrambled_data_i0116_out;
  wire unscrambled_data_i0120_out;
  wire unscrambled_data_i0124_out;
  wire unscrambled_data_i0128_out;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i0132_out;
  wire unscrambled_data_i0136_out;
  wire unscrambled_data_i0140_out;
  wire unscrambled_data_i0144_out;
  wire unscrambled_data_i0148_out;
  wire unscrambled_data_i0152_out;
  wire unscrambled_data_i0156_out;
  wire unscrambled_data_i0160_out;
  wire unscrambled_data_i0164_out;
  wire unscrambled_data_i0168_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i0172_out;
  wire unscrambled_data_i0176_out;
  wire unscrambled_data_i0180_out;
  wire unscrambled_data_i0184_out;
  wire unscrambled_data_i0188_out;
  wire unscrambled_data_i0192_out;
  wire unscrambled_data_i0196_out;
  wire unscrambled_data_i0200_out;
  wire unscrambled_data_i0204_out;
  wire unscrambled_data_i0208_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i0212_out;
  wire unscrambled_data_i0216_out;
  wire unscrambled_data_i0220_out;
  wire unscrambled_data_i0224_out;
  wire unscrambled_data_i0228_out;
  wire unscrambled_data_i0232_out;
  wire unscrambled_data_i0236_out;
  wire unscrambled_data_i0240_out;
  wire unscrambled_data_i0244_out;
  wire unscrambled_data_i0248_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i0252_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i052_out;
  wire unscrambled_data_i056_out;
  wire unscrambled_data_i060_out;
  wire unscrambled_data_i064_out;
  wire unscrambled_data_i068_out;
  wire unscrambled_data_i072_out;
  wire unscrambled_data_i076_out;
  wire unscrambled_data_i080_out;
  wire unscrambled_data_i084_out;
  wire unscrambled_data_i088_out;
  wire unscrambled_data_i08_out;
  wire unscrambled_data_i092_out;
  wire unscrambled_data_i096_out;
  wire \unscrambled_data_i_reg[32]_0 ;
  wire \unscrambled_data_i_reg[47]_0 ;
  wire \unscrambled_data_i_reg[47]_1 ;
  wire \unscrambled_data_i_reg[54]_0 ;
  wire \unscrambled_data_i_reg[60]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000020)) 
    CB_detect_dlyd0p5_i_1__2
       (.I0(CB_detect_dlyd0p5_reg),
        .I1(CB_detect_dlyd0p5_i_3__1_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(CC_detect_dlyd1_i_2__2_n_0),
        .O(CB_detect0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    CB_detect_dlyd0p5_i_3__1
       (.I0(UNSCRAMBLED_DATA_OUT[52]),
        .I1(UNSCRAMBLED_DATA_OUT[49]),
        .I2(UNSCRAMBLED_DATA_OUT[63]),
        .I3(UNSCRAMBLED_DATA_OUT[48]),
        .O(CB_detect_dlyd0p5_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    CC_detect_dlyd1_i_1__2
       (.I0(CC_detect_dlyd1_i_2__2_n_0),
        .I1(CC_detect_dlyd1_i_3__2_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[49]),
        .I4(UNSCRAMBLED_DATA_OUT[63]),
        .I5(UNSCRAMBLED_DATA_OUT[48]),
        .O(p_14_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    CC_detect_dlyd1_i_2__2
       (.I0(UNSCRAMBLED_DATA_OUT[61]),
        .I1(UNSCRAMBLED_DATA_OUT[62]),
        .I2(UNSCRAMBLED_DATA_OUT[60]),
        .I3(CC_detect_dlyd1_i_4__2_n_0),
        .O(CC_detect_dlyd1_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    CC_detect_dlyd1_i_3__2
       (.I0(D[0]),
        .I1(D[1]),
        .I2(D[2]),
        .I3(UNSCRAMBLED_DATA_OUT[54]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .I5(UNSCRAMBLED_DATA_OUT[51]),
        .O(CC_detect_dlyd1_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    CC_detect_dlyd1_i_4__2
       (.I0(UNSCRAMBLED_DATA_OUT[59]),
        .I1(UNSCRAMBLED_DATA_OUT[50]),
        .I2(UNSCRAMBLED_DATA_OUT[53]),
        .I3(UNSCRAMBLED_DATA_OUT[56]),
        .I4(UNSCRAMBLED_DATA_OUT[57]),
        .I5(UNSCRAMBLED_DATA_OUT[58]),
        .O(CC_detect_dlyd1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1__2
       (.I0(p_14_in),
        .I1(CC_detect_dlyd1),
        .O(CC_detect_pulse_i));
  FDRE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[0]),
        .Q(p_97_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[10]),
        .Q(p_137_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[11]),
        .Q(p_141_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[12]),
        .Q(p_145_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[13]),
        .Q(p_149_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[14]),
        .Q(p_153_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[15]),
        .Q(p_157_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[16]),
        .Q(p_161_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[17]),
        .Q(p_165_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[18]),
        .Q(p_169_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[19]),
        .Q(p_173_in),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[1]),
        .Q(p_101_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[20]),
        .Q(p_177_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[21]),
        .Q(p_181_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[22]),
        .Q(p_185_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[23]),
        .Q(p_189_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[24]),
        .Q(p_193_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[25]),
        .Q(p_197_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[26]),
        .Q(p_201_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[27]),
        .Q(p_205_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[28]),
        .Q(p_209_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[29]),
        .Q(p_213_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[2]),
        .Q(p_105_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[30]),
        .Q(p_217_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[31]),
        .Q(p_221_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[32]),
        .Q(p_225_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[33]),
        .Q(p_229_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[34]),
        .Q(p_233_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[35]),
        .Q(p_237_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[36]),
        .Q(p_241_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[37]),
        .Q(p_245_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[38]),
        .Q(p_249_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[39]),
        .Q(\descrambler_reg_n_0_[39] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[3]),
        .Q(p_109_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[4]),
        .Q(p_113_in),
        .R(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[52]),
        .Q(\descrambler_reg_n_0_[52] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .S(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[5]),
        .Q(p_117_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[6]),
        .Q(p_121_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[7]),
        .Q(p_125_in),
        .S(\descrambler_reg[0]_0 ));
  FDRE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[8]),
        .Q(p_129_in),
        .R(\descrambler_reg[0]_0 ));
  FDSE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(Q[9]),
        .Q(p_133_in),
        .S(\descrambler_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[0]_i_10 
       (.I0(UNSCRAMBLED_DATA_OUT[45]),
        .I1(UNSCRAMBLED_DATA_OUT[47]),
        .I2(UNSCRAMBLED_DATA_OUT[8]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB0BBBB)) 
    \pol_state[0]_i_3__0 
       (.I0(\unscrambled_data_i_reg[47]_0 ),
        .I1(\pol_state_reg[0] ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[0]_1 ),
        .I4(\unscrambled_data_i_reg[32]_0 ),
        .I5(\unscrambled_data_i_reg[60]_0 ),
        .O(cur_polarity_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFC)) 
    \pol_state[0]_i_6__1 
       (.I0(\pol_state[3]_i_11__2_n_0 ),
        .I1(\pol_state[3]_i_10__2_n_0 ),
        .I2(\pol_state[0]_i_7__1_n_0 ),
        .I3(\pol_state[3]_i_7__2_n_0 ),
        .I4(CC_detect_dlyd1_i_2__2_n_0),
        .I5(\pol_state[0]_i_8__1_n_0 ),
        .O(\unscrambled_data_i_reg[54]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[0]_i_7__1 
       (.I0(\pol_state[3]_i_22__2_n_0 ),
        .I1(\pol_state[0]_i_9_n_0 ),
        .I2(\pol_state[3]_i_21__2_n_0 ),
        .I3(\pol_state[0]_i_10_n_0 ),
        .O(\pol_state[0]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \pol_state[0]_i_8__1 
       (.I0(CB_detect_dlyd0p5_i_3__1_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(UNSCRAMBLED_DATA_OUT[51]),
        .I3(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[0]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[0]_i_9 
       (.I0(UNSCRAMBLED_DATA_OUT[38]),
        .I1(UNSCRAMBLED_DATA_OUT[39]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[9]),
        .O(\pol_state[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_state[1]_i_4__1 
       (.I0(\pol_state[1]_i_6__0_n_0 ),
        .I1(\pol_state[3]_i_7__2_n_0 ),
        .I2(\pol_state[3]_i_8__2_n_0 ),
        .I3(\pol_state[3]_i_9__2_n_0 ),
        .I4(\pol_state[3]_i_10__2_n_0 ),
        .O(\unscrambled_data_i_reg[60]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \pol_state[1]_i_6__0 
       (.I0(CC_detect_dlyd1_i_4__2_n_0),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[61]),
        .I4(\pol_state[1]_i_7__0_n_0 ),
        .I5(CB_detect_dlyd0p5_i_3__1_n_0),
        .O(\pol_state[1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \pol_state[1]_i_7__0 
       (.I0(UNSCRAMBLED_DATA_OUT[55]),
        .I1(UNSCRAMBLED_DATA_OUT[51]),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .O(\pol_state[1]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_10__2 
       (.I0(\pol_state[3]_i_23__0_n_0 ),
        .I1(\pol_state[3]_i_24__2_n_0 ),
        .I2(\pol_state[3]_i_25__2_n_0 ),
        .I3(\pol_state[3]_i_26__2_n_0 ),
        .I4(\pol_state[3]_i_27__2_n_0 ),
        .O(\pol_state[3]_i_10__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \pol_state[3]_i_11__2 
       (.I0(\pol_state[3]_i_28_n_0 ),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[3]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_12__2 
       (.I0(\pol_state[3]_i_13__2_n_0 ),
        .I1(\pol_state[3]_i_14__2_n_0 ),
        .I2(\pol_state[3]_i_15__2_n_0 ),
        .I3(\pol_state[3]_i_29__2_n_0 ),
        .I4(\pol_state[3]_i_30__2_n_0 ),
        .I5(\pol_state[3]_i_31__2_n_0 ),
        .O(\unscrambled_data_i_reg[47]_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \pol_state[3]_i_13__2 
       (.I0(\pol_state[3]_i_32__2_n_0 ),
        .I1(\pol_state[3]_i_33__2_n_0 ),
        .I2(\pol_state[3]_i_34__2_n_0 ),
        .I3(\pol_state[3]_i_35__2_n_0 ),
        .O(\pol_state[3]_i_13__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_14__2 
       (.I0(UNSCRAMBLED_DATA_OUT[47]),
        .I1(UNSCRAMBLED_DATA_OUT[44]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[1]),
        .I4(\pol_state[3]_i_36__2_n_0 ),
        .O(\pol_state[3]_i_14__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_15__2 
       (.I0(UNSCRAMBLED_DATA_OUT[11]),
        .I1(UNSCRAMBLED_DATA_OUT[10]),
        .I2(UNSCRAMBLED_DATA_OUT[9]),
        .I3(UNSCRAMBLED_DATA_OUT[6]),
        .I4(\pol_state[3]_i_37__2_n_0 ),
        .O(\pol_state[3]_i_15__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_16__2 
       (.I0(UNSCRAMBLED_DATA_OUT[30]),
        .I1(UNSCRAMBLED_DATA_OUT[17]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[16]),
        .I4(\pol_state[3]_i_38__2_n_0 ),
        .O(\pol_state[3]_i_16__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_17__2 
       (.I0(UNSCRAMBLED_DATA_OUT[38]),
        .I1(UNSCRAMBLED_DATA_OUT[37]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[36]),
        .I4(\pol_state[3]_i_39__2_n_0 ),
        .O(\pol_state[3]_i_17__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \pol_state[3]_i_18__2 
       (.I0(\pol_state[3]_i_6__2_0 ),
        .I1(\pol_state[3]_i_41__2_n_0 ),
        .I2(UNSCRAMBLED_DATA_OUT[54]),
        .I3(UNSCRAMBLED_DATA_OUT[52]),
        .I4(\pol_state[3]_i_42__1_n_0 ),
        .I5(\pol_state[3]_i_43_n_0 ),
        .O(\pol_state[3]_i_18__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_19__2 
       (.I0(UNSCRAMBLED_DATA_OUT[10]),
        .I1(UNSCRAMBLED_DATA_OUT[14]),
        .I2(UNSCRAMBLED_DATA_OUT[11]),
        .I3(UNSCRAMBLED_DATA_OUT[41]),
        .O(\pol_state[3]_i_19__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_20__2 
       (.I0(UNSCRAMBLED_DATA_OUT[17]),
        .I1(UNSCRAMBLED_DATA_OUT[40]),
        .I2(UNSCRAMBLED_DATA_OUT[12]),
        .I3(UNSCRAMBLED_DATA_OUT[18]),
        .O(\pol_state[3]_i_20__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_21__2 
       (.I0(UNSCRAMBLED_DATA_OUT[1]),
        .I1(UNSCRAMBLED_DATA_OUT[3]),
        .I2(UNSCRAMBLED_DATA_OUT[2]),
        .I3(UNSCRAMBLED_DATA_OUT[44]),
        .O(\pol_state[3]_i_21__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_22__2 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[19]),
        .I2(UNSCRAMBLED_DATA_OUT[36]),
        .I3(UNSCRAMBLED_DATA_OUT[37]),
        .O(\pol_state[3]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_23__0 
       (.I0(D[1]),
        .I1(D[0]),
        .I2(UNSCRAMBLED_DATA_OUT[6]),
        .I3(UNSCRAMBLED_DATA_OUT[5]),
        .I4(UNSCRAMBLED_DATA_OUT[7]),
        .I5(UNSCRAMBLED_DATA_OUT[4]),
        .O(\pol_state[3]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_24__2 
       (.I0(UNSCRAMBLED_DATA_OUT[29]),
        .I1(UNSCRAMBLED_DATA_OUT[34]),
        .I2(UNSCRAMBLED_DATA_OUT[30]),
        .I3(UNSCRAMBLED_DATA_OUT[31]),
        .O(\pol_state[3]_i_24__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_25__2 
       (.I0(UNSCRAMBLED_DATA_OUT[22]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[28]),
        .I3(UNSCRAMBLED_DATA_OUT[35]),
        .O(\pol_state[3]_i_25__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_26__2 
       (.I0(UNSCRAMBLED_DATA_OUT[20]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[21]),
        .I3(UNSCRAMBLED_DATA_OUT[43]),
        .O(\pol_state[3]_i_26__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_27__2 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_27__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \pol_state[3]_i_28 
       (.I0(UNSCRAMBLED_DATA_OUT[48]),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[49]),
        .O(\pol_state[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_state[3]_i_29__2 
       (.I0(\pol_state[3]_i_39__2_n_0 ),
        .I1(\pol_state[3]_i_44_n_0 ),
        .I2(\pol_state[3]_i_38__2_n_0 ),
        .I3(\pol_state[3]_i_45_n_0 ),
        .O(\pol_state[3]_i_29__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \pol_state[3]_i_30__2 
       (.I0(\pol_state[3]_i_41__2_n_0 ),
        .I1(UNSCRAMBLED_DATA_OUT[54]),
        .I2(UNSCRAMBLED_DATA_OUT[52]),
        .I3(D[1]),
        .I4(D[0]),
        .O(\pol_state[3]_i_30__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pol_state[3]_i_31__2 
       (.I0(UNSCRAMBLED_DATA_OUT[50]),
        .I1(UNSCRAMBLED_DATA_OUT[63]),
        .I2(UNSCRAMBLED_DATA_OUT[56]),
        .I3(UNSCRAMBLED_DATA_OUT[51]),
        .I4(\pol_state[3]_i_43_n_0 ),
        .O(\pol_state[3]_i_31__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_32__2 
       (.I0(UNSCRAMBLED_DATA_OUT[40]),
        .I1(UNSCRAMBLED_DATA_OUT[43]),
        .I2(UNSCRAMBLED_DATA_OUT[45]),
        .I3(UNSCRAMBLED_DATA_OUT[46]),
        .O(\pol_state[3]_i_32__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \pol_state[3]_i_33__2 
       (.I0(UNSCRAMBLED_DATA_OUT[41]),
        .I1(UNSCRAMBLED_DATA_OUT[42]),
        .I2(UNSCRAMBLED_DATA_OUT[18]),
        .I3(UNSCRAMBLED_DATA_OUT[29]),
        .O(\pol_state[3]_i_33__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_34__2 
       (.I0(UNSCRAMBLED_DATA_OUT[19]),
        .I1(UNSCRAMBLED_DATA_OUT[28]),
        .I2(UNSCRAMBLED_DATA_OUT[20]),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .O(\pol_state[3]_i_34__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_35__2 
       (.I0(UNSCRAMBLED_DATA_OUT[13]),
        .I1(UNSCRAMBLED_DATA_OUT[23]),
        .I2(UNSCRAMBLED_DATA_OUT[12]),
        .I3(UNSCRAMBLED_DATA_OUT[22]),
        .O(\pol_state[3]_i_35__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_36__2 
       (.I0(UNSCRAMBLED_DATA_OUT[7]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[0]),
        .I3(UNSCRAMBLED_DATA_OUT[3]),
        .O(\pol_state[3]_i_36__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_37__2 
       (.I0(UNSCRAMBLED_DATA_OUT[5]),
        .I1(UNSCRAMBLED_DATA_OUT[14]),
        .I2(UNSCRAMBLED_DATA_OUT[4]),
        .I3(UNSCRAMBLED_DATA_OUT[15]),
        .O(\pol_state[3]_i_37__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_38__2 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[35]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[34]),
        .O(\pol_state[3]_i_38__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_39__2 
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[27]),
        .I2(UNSCRAMBLED_DATA_OUT[25]),
        .I3(UNSCRAMBLED_DATA_OUT[26]),
        .O(\pol_state[3]_i_39__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \pol_state[3]_i_41__2 
       (.I0(UNSCRAMBLED_DATA_OUT[58]),
        .I1(UNSCRAMBLED_DATA_OUT[60]),
        .I2(UNSCRAMBLED_DATA_OUT[62]),
        .I3(UNSCRAMBLED_DATA_OUT[53]),
        .I4(UNSCRAMBLED_DATA_OUT[61]),
        .I5(UNSCRAMBLED_DATA_OUT[55]),
        .O(\pol_state[3]_i_41__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_42__1 
       (.I0(UNSCRAMBLED_DATA_OUT[51]),
        .I1(UNSCRAMBLED_DATA_OUT[56]),
        .I2(UNSCRAMBLED_DATA_OUT[63]),
        .I3(UNSCRAMBLED_DATA_OUT[50]),
        .O(\pol_state[3]_i_42__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \pol_state[3]_i_43 
       (.I0(UNSCRAMBLED_DATA_OUT[49]),
        .I1(UNSCRAMBLED_DATA_OUT[57]),
        .I2(UNSCRAMBLED_DATA_OUT[48]),
        .I3(UNSCRAMBLED_DATA_OUT[59]),
        .O(\pol_state[3]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_44 
       (.I0(UNSCRAMBLED_DATA_OUT[36]),
        .I1(UNSCRAMBLED_DATA_OUT[39]),
        .I2(UNSCRAMBLED_DATA_OUT[37]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .O(\pol_state[3]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pol_state[3]_i_45 
       (.I0(UNSCRAMBLED_DATA_OUT[16]),
        .I1(UNSCRAMBLED_DATA_OUT[31]),
        .I2(UNSCRAMBLED_DATA_OUT[17]),
        .I3(UNSCRAMBLED_DATA_OUT[30]),
        .O(\pol_state[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_4__2 
       (.I0(\pol_state[3]_i_7__2_n_0 ),
        .I1(\pol_state[3]_i_8__2_n_0 ),
        .I2(\pol_state[3]_i_9__2_n_0 ),
        .I3(\pol_state[3]_i_10__2_n_0 ),
        .I4(\pol_state[3]_i_11__2_n_0 ),
        .I5(CC_detect_dlyd1_i_2__2_n_0),
        .O(\unscrambled_data_i_reg[32]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pol_state[3]_i_6__2 
       (.I0(\pol_state[3]_i_13__2_n_0 ),
        .I1(\pol_state[3]_i_14__2_n_0 ),
        .I2(\pol_state[3]_i_15__2_n_0 ),
        .I3(\pol_state[3]_i_16__2_n_0 ),
        .I4(\pol_state[3]_i_17__2_n_0 ),
        .I5(\pol_state[3]_i_18__2_n_0 ),
        .O(\unscrambled_data_i_reg[47]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pol_state[3]_i_7__2 
       (.I0(UNSCRAMBLED_DATA_OUT[32]),
        .I1(UNSCRAMBLED_DATA_OUT[13]),
        .I2(UNSCRAMBLED_DATA_OUT[33]),
        .I3(UNSCRAMBLED_DATA_OUT[15]),
        .I4(\pol_state[3]_i_19__2_n_0 ),
        .I5(\pol_state[3]_i_20__2_n_0 ),
        .O(\pol_state[3]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_8__2 
       (.I0(UNSCRAMBLED_DATA_OUT[46]),
        .I1(UNSCRAMBLED_DATA_OUT[8]),
        .I2(UNSCRAMBLED_DATA_OUT[47]),
        .I3(UNSCRAMBLED_DATA_OUT[45]),
        .I4(\pol_state[3]_i_21__2_n_0 ),
        .O(\pol_state[3]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pol_state[3]_i_9__2 
       (.I0(UNSCRAMBLED_DATA_OUT[9]),
        .I1(UNSCRAMBLED_DATA_OUT[0]),
        .I2(UNSCRAMBLED_DATA_OUT[39]),
        .I3(UNSCRAMBLED_DATA_OUT[38]),
        .I4(\pol_state[3]_i_22__2_n_0 ),
        .O(\pol_state[3]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1__2 
       (.I0(Q[39]),
        .I1(Q[0]),
        .I2(Q[58]),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1__2 
       (.I0(Q[49]),
        .I1(Q[10]),
        .I2(p_113_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1__2 
       (.I0(Q[50]),
        .I1(Q[11]),
        .I2(p_117_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1__2 
       (.I0(Q[51]),
        .I1(Q[12]),
        .I2(p_121_in),
        .O(unscrambled_data_i048_out));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1__2 
       (.I0(Q[52]),
        .I1(Q[13]),
        .I2(p_125_in),
        .O(unscrambled_data_i052_out));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1__2 
       (.I0(Q[53]),
        .I1(Q[14]),
        .I2(p_129_in),
        .O(unscrambled_data_i056_out));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1__2 
       (.I0(Q[54]),
        .I1(Q[15]),
        .I2(p_133_in),
        .O(unscrambled_data_i060_out));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1__2 
       (.I0(Q[55]),
        .I1(Q[16]),
        .I2(p_137_in),
        .O(unscrambled_data_i064_out));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1__2 
       (.I0(Q[56]),
        .I1(Q[17]),
        .I2(p_141_in),
        .O(unscrambled_data_i068_out));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1__2 
       (.I0(Q[57]),
        .I1(Q[18]),
        .I2(p_145_in),
        .O(unscrambled_data_i072_out));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1__2 
       (.I0(Q[58]),
        .I1(Q[19]),
        .I2(p_149_in),
        .O(unscrambled_data_i076_out));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1__2 
       (.I0(Q[40]),
        .I1(Q[1]),
        .I2(Q[59]),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1__2 
       (.I0(Q[59]),
        .I1(Q[20]),
        .I2(p_153_in),
        .O(unscrambled_data_i080_out));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1__2 
       (.I0(Q[60]),
        .I1(Q[21]),
        .I2(p_157_in),
        .O(unscrambled_data_i084_out));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1__2 
       (.I0(Q[61]),
        .I1(Q[22]),
        .I2(p_161_in),
        .O(unscrambled_data_i088_out));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1__2 
       (.I0(Q[62]),
        .I1(Q[23]),
        .I2(p_165_in),
        .O(unscrambled_data_i092_out));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1__2 
       (.I0(Q[63]),
        .I1(Q[24]),
        .I2(p_169_in),
        .O(unscrambled_data_i096_out));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1__2 
       (.I0(p_97_in),
        .I1(Q[25]),
        .I2(p_173_in),
        .O(unscrambled_data_i0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1__2 
       (.I0(p_101_in),
        .I1(Q[26]),
        .I2(p_177_in),
        .O(unscrambled_data_i0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1__2 
       (.I0(p_105_in),
        .I1(Q[27]),
        .I2(p_181_in),
        .O(unscrambled_data_i0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1__2 
       (.I0(p_109_in),
        .I1(Q[28]),
        .I2(p_185_in),
        .O(unscrambled_data_i0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1__2 
       (.I0(p_113_in),
        .I1(Q[29]),
        .I2(p_189_in),
        .O(unscrambled_data_i0116_out));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1__2 
       (.I0(Q[41]),
        .I1(Q[2]),
        .I2(Q[60]),
        .O(unscrambled_data_i08_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1__2 
       (.I0(p_117_in),
        .I1(Q[30]),
        .I2(p_193_in),
        .O(unscrambled_data_i0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1__2 
       (.I0(p_121_in),
        .I1(Q[31]),
        .I2(p_197_in),
        .O(unscrambled_data_i0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[32]_i_1__2 
       (.I0(p_125_in),
        .I1(Q[32]),
        .I2(p_201_in),
        .O(unscrambled_data_i0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[33]_i_1__2 
       (.I0(p_129_in),
        .I1(Q[33]),
        .I2(p_205_in),
        .O(unscrambled_data_i0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[34]_i_1__2 
       (.I0(p_133_in),
        .I1(Q[34]),
        .I2(p_209_in),
        .O(unscrambled_data_i0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[35]_i_1__2 
       (.I0(p_137_in),
        .I1(Q[35]),
        .I2(p_213_in),
        .O(unscrambled_data_i0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[36]_i_1__2 
       (.I0(p_141_in),
        .I1(Q[36]),
        .I2(p_217_in),
        .O(unscrambled_data_i0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[37]_i_1__2 
       (.I0(p_145_in),
        .I1(Q[37]),
        .I2(p_221_in),
        .O(unscrambled_data_i0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[38]_i_1__2 
       (.I0(p_149_in),
        .I1(Q[38]),
        .I2(p_225_in),
        .O(unscrambled_data_i0152_out));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[39]_i_1__2 
       (.I0(p_153_in),
        .I1(Q[39]),
        .I2(p_229_in),
        .O(unscrambled_data_i0156_out));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1__2 
       (.I0(Q[42]),
        .I1(Q[3]),
        .I2(Q[61]),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[40]_i_1__2 
       (.I0(p_157_in),
        .I1(Q[40]),
        .I2(p_233_in),
        .O(unscrambled_data_i0160_out));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[41]_i_1__2 
       (.I0(p_161_in),
        .I1(Q[41]),
        .I2(p_237_in),
        .O(unscrambled_data_i0164_out));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[42]_i_1__2 
       (.I0(p_165_in),
        .I1(Q[42]),
        .I2(p_241_in),
        .O(unscrambled_data_i0168_out));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[43]_i_1__2 
       (.I0(p_169_in),
        .I1(Q[43]),
        .I2(p_245_in),
        .O(unscrambled_data_i0172_out));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[44]_i_1__2 
       (.I0(p_173_in),
        .I1(Q[44]),
        .I2(p_249_in),
        .O(unscrambled_data_i0176_out));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[45]_i_1__2 
       (.I0(p_177_in),
        .I1(Q[45]),
        .I2(\descrambler_reg_n_0_[39] ),
        .O(unscrambled_data_i0180_out));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[46]_i_1__2 
       (.I0(p_181_in),
        .I1(Q[46]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(unscrambled_data_i0184_out));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[47]_i_1__2 
       (.I0(p_185_in),
        .I1(Q[47]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(unscrambled_data_i0188_out));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[48]_i_1__2 
       (.I0(p_189_in),
        .I1(Q[48]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(unscrambled_data_i0192_out));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[49]_i_1__2 
       (.I0(p_193_in),
        .I1(Q[49]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(unscrambled_data_i0196_out));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1__2 
       (.I0(Q[43]),
        .I1(Q[4]),
        .I2(Q[62]),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[50]_i_1__2 
       (.I0(p_197_in),
        .I1(Q[50]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(unscrambled_data_i0200_out));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[51]_i_1__2 
       (.I0(p_201_in),
        .I1(Q[51]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(unscrambled_data_i0204_out));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[52]_i_1__2 
       (.I0(p_205_in),
        .I1(Q[52]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(unscrambled_data_i0208_out));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[53]_i_1__2 
       (.I0(p_209_in),
        .I1(Q[53]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(unscrambled_data_i0212_out));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[54]_i_1__2 
       (.I0(p_213_in),
        .I1(Q[54]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(unscrambled_data_i0216_out));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[55]_i_1__2 
       (.I0(p_217_in),
        .I1(Q[55]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(unscrambled_data_i0220_out));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[56]_i_1__2 
       (.I0(p_221_in),
        .I1(Q[56]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(unscrambled_data_i0224_out));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[57]_i_1__2 
       (.I0(p_225_in),
        .I1(Q[57]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(unscrambled_data_i0228_out));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[58]_i_1__2 
       (.I0(p_229_in),
        .I1(Q[58]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(unscrambled_data_i0232_out));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[59]_i_1__2 
       (.I0(p_233_in),
        .I1(Q[59]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(unscrambled_data_i0236_out));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1__2 
       (.I0(Q[44]),
        .I1(Q[5]),
        .I2(Q[63]),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[60]_i_1__2 
       (.I0(p_237_in),
        .I1(Q[60]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(unscrambled_data_i0240_out));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[61]_i_1__2 
       (.I0(p_241_in),
        .I1(Q[61]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(unscrambled_data_i0244_out));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[62]_i_1__2 
       (.I0(p_245_in),
        .I1(Q[62]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(unscrambled_data_i0248_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[63]_i_1__2 
       (.I0(p_249_in),
        .I1(Q[63]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(unscrambled_data_i0252_out));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1__2 
       (.I0(Q[45]),
        .I1(Q[6]),
        .I2(p_97_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1__2 
       (.I0(Q[46]),
        .I1(Q[7]),
        .I2(p_101_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1__2 
       (.I0(Q[47]),
        .I1(Q[8]),
        .I2(p_105_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1__2 
       (.I0(Q[48]),
        .I1(Q[9]),
        .I2(p_109_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i052_out),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i056_out),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i060_out),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i064_out),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i068_out),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i072_out),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i076_out),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i080_out),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i084_out),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i088_out),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i092_out),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i096_out),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0100_out),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0104_out),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0108_out),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0112_out),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0116_out),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0120_out),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0124_out),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0128_out),
        .Q(UNSCRAMBLED_DATA_OUT[32]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0132_out),
        .Q(UNSCRAMBLED_DATA_OUT[33]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0136_out),
        .Q(UNSCRAMBLED_DATA_OUT[34]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0140_out),
        .Q(UNSCRAMBLED_DATA_OUT[35]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0144_out),
        .Q(UNSCRAMBLED_DATA_OUT[36]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0148_out),
        .Q(UNSCRAMBLED_DATA_OUT[37]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0152_out),
        .Q(UNSCRAMBLED_DATA_OUT[38]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0156_out),
        .Q(UNSCRAMBLED_DATA_OUT[39]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0160_out),
        .Q(UNSCRAMBLED_DATA_OUT[40]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0164_out),
        .Q(UNSCRAMBLED_DATA_OUT[41]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0168_out),
        .Q(UNSCRAMBLED_DATA_OUT[42]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0172_out),
        .Q(UNSCRAMBLED_DATA_OUT[43]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0176_out),
        .Q(UNSCRAMBLED_DATA_OUT[44]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0180_out),
        .Q(UNSCRAMBLED_DATA_OUT[45]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0184_out),
        .Q(UNSCRAMBLED_DATA_OUT[46]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0188_out),
        .Q(UNSCRAMBLED_DATA_OUT[47]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0192_out),
        .Q(UNSCRAMBLED_DATA_OUT[48]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0196_out),
        .Q(UNSCRAMBLED_DATA_OUT[49]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0200_out),
        .Q(UNSCRAMBLED_DATA_OUT[50]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0204_out),
        .Q(UNSCRAMBLED_DATA_OUT[51]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0208_out),
        .Q(UNSCRAMBLED_DATA_OUT[52]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0212_out),
        .Q(UNSCRAMBLED_DATA_OUT[53]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0216_out),
        .Q(UNSCRAMBLED_DATA_OUT[54]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0220_out),
        .Q(UNSCRAMBLED_DATA_OUT[55]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0224_out),
        .Q(UNSCRAMBLED_DATA_OUT[56]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0228_out),
        .Q(UNSCRAMBLED_DATA_OUT[57]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[58] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0232_out),
        .Q(UNSCRAMBLED_DATA_OUT[58]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[59] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0236_out),
        .Q(UNSCRAMBLED_DATA_OUT[59]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[60] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0240_out),
        .Q(UNSCRAMBLED_DATA_OUT[60]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[61] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0244_out),
        .Q(UNSCRAMBLED_DATA_OUT[61]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[62] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0248_out),
        .Q(UNSCRAMBLED_DATA_OUT[62]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[63] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0252_out),
        .Q(UNSCRAMBLED_DATA_OUT[63]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler_reg[0]_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_MULTI_GT
   (gtwiz_userclk_rx_usrclk_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gt_to_common_qpllreset_out,
    gtwiz_userdata_rx_out,
    drpdo_out,
    drprdy_out,
    gt_powergood,
    rxbufstatus_out,
    rxdatavalid_out,
    rxheader_out,
    rxheadervalid_out,
    tx_out_clk,
    init_clk_0,
    new_gtx_rx_pcsreset_comb0,
    rst_in_out_reg,
    out,
    i_in_meta_reg,
    drpaddr_in,
    init_clk,
    drpdi_in,
    drpen_in,
    drpwe_in,
    gt_refclk1_out,
    rxn,
    rxp,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    fsm_resetdone_to_rxreset_in,
    fsm_resetdone_to_new_gtx_rx_comb,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output gt_to_common_qpllreset_out;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]gt_powergood;
  output [3:0]rxbufstatus_out;
  output [3:0]rxdatavalid_out;
  output [7:0]rxheader_out;
  output [3:0]rxheadervalid_out;
  output tx_out_clk;
  output init_clk_0;
  output new_gtx_rx_pcsreset_comb0;
  input rst_in_out_reg;
  input out;
  input i_in_meta_reg;
  input [39:0]drpaddr_in;
  input init_clk;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input gt_refclk1_out;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt_qpllclk_quad1_out;
  input gt_qpllrefclk_quad1_out;
  input gt_rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input fsm_resetdone_to_rxreset_in;
  input fsm_resetdone_to_new_gtx_rx_comb;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire aurora_64b66b_rx_0_gt_i_n_461;
  wire aurora_64b66b_rx_0_gt_i_n_464;
  wire aurora_64b66b_rx_0_gt_i_n_465;
  wire aurora_64b66b_rx_0_gt_i_n_466;
  wire aurora_64b66b_rx_0_gt_i_n_467;
  wire [39:0]drpaddr_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire fsm_resetdone_to_rxreset_in;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_refclk1_out;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_rx_active_out;
  wire gtwiz_userclk_rx_reset_in_r;
  wire gtwiz_userclk_rx_reset_in_r_i_1_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [255:0]gtwiz_userdata_rx_out;
  wire gtx_rx_pcsreset_comb;
  wire i_in_meta_reg;
  wire init_clk;
  wire init_clk_0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire new_gtx_rx_pcsreset_comb0;
  wire out;
  wire [7:0]p_0_in__27;
  wire rst_in_out_reg;
  wire [3:0]rxbufstatus_out;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [3:0]rxpolarity_in;
  wire tx_out_clk;
  wire [3:0]txpmaresetdone_out;
  wire ultrascale_rx_userclk_n_1;
  wire \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ;
  wire \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ;
  wire [63:0]NLW_aurora_64b66b_rx_0_gt_i_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_rx_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_gtytxn_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_gtytxp_out_UNCONNECTED;
  wire [10:0]NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED;
  wire [7:1]NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED;
  wire [23:2]NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED;
  wire [7:1]NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_rxresetdone_out_UNCONNECTED;
  wire [7:0]NLW_aurora_64b66b_rx_0_gt_i_rxstartofseq_out_UNCONNECTED;
  wire [7:0]NLW_aurora_64b66b_rx_0_gt_i_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_aurora_64b66b_rx_0_gt_i_txresetdone_out_UNCONNECTED;

  assign \^lopt_3  = lopt;
  assign lopt_2 = lopt_5;
  assign lopt_3 = lopt_6;
  assign lopt_4 = lopt_1;
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_gt,aurora_64b66b_rx_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "aurora_64b66b_rx_0_gt_gtwizard_top,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt aurora_64b66b_rx_0_gt_i
       (.dmonitorout_out(NLW_aurora_64b66b_rx_0_gt_i_dmonitorout_out_UNCONNECTED[63:0]),
        .drpaddr_in(drpaddr_in),
        .drpclk_in({1'b0,init_clk,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .eyescandataerror_out(NLW_aurora_64b66b_rx_0_gt_i_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gt_powergood),
        .gtrefclk0_in({1'b0,gt_refclk1_out,1'b0,1'b0}),
        .gtwiz_reset_all_in(1'b0),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(i_in_meta_reg),
        .gtwiz_reset_qpll0reset_out(gt_to_common_qpllreset_out),
        .gtwiz_reset_rx_cdr_stable_out(NLW_aurora_64b66b_rx_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(out),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(rst_in_out_reg),
        .gtwiz_reset_tx_datapath_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(1'b0),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in({rxn[3],rxn[2],rxn[1],rxn[0]}),
        .gtyrxp_in({rxp[3],rxp[2],rxp[1],rxp[0]}),
        .gtytxn_out(NLW_aurora_64b66b_rx_0_gt_i_gtytxn_out_UNCONNECTED[3:0]),
        .gtytxp_out(NLW_aurora_64b66b_rx_0_gt_i_gtytxp_out_UNCONNECTED[3:0]),
        .loopback_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .lopt(\^lopt ),
        .lopt_1(gtwiz_userclk_rx_reset_in_r),
        .lopt_2(\^lopt_1 ),
        .lopt_3(\^lopt_2 ),
        .lopt_4(\^lopt_3 ),
        .lopt_5(lopt_4),
        .lopt_6(lopt_5),
        .lopt_7(lopt_6),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0clk_in({1'b0,gt_qpllclk_quad1_out,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,gt_qpllrefclk_quad1_out,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out({rxbufstatus_out[3],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[10:9],rxbufstatus_out[2],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[7:6],rxbufstatus_out[1],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[4:3],rxbufstatus_out[0],NLW_aurora_64b66b_rx_0_gt_i_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrovrden_in({1'b0,gt_rxcdrovrden_in,1'b0,1'b0}),
        .rxdatavalid_out({NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[7],rxdatavalid_out[3],NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[5],rxdatavalid_out[2],NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[3],rxdatavalid_out[1],NLW_aurora_64b66b_rx_0_gt_i_rxdatavalid_out_UNCONNECTED[1],rxdatavalid_out[0]}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out({NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[23:20],rxheader_out[7:6],NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[17:14],rxheader_out[5:4],NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[11:8],rxheader_out[3:2],NLW_aurora_64b66b_rx_0_gt_i_rxheader_out_UNCONNECTED[5:2],rxheader_out[1:0]}),
        .rxheadervalid_out({NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[7],rxheadervalid_out[3],NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[5],rxheadervalid_out[2],NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[3],rxheadervalid_out[1],NLW_aurora_64b66b_rx_0_gt_i_rxheadervalid_out_UNCONNECTED[1],rxheadervalid_out[0]}),
        .rxlpmen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_aurora_64b66b_rx_0_gt_i_rxoutclk_out_UNCONNECTED[3],aurora_64b66b_rx_0_gt_i_n_461,NLW_aurora_64b66b_rx_0_gt_i_rxoutclk_out_UNCONNECTED[1:0]}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out({aurora_64b66b_rx_0_gt_i_n_464,aurora_64b66b_rx_0_gt_i_n_465,aurora_64b66b_rx_0_gt_i_n_466,aurora_64b66b_rx_0_gt_i_n_467}),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_aurora_64b66b_rx_0_gt_i_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxresetdone_out(NLW_aurora_64b66b_rx_0_gt_i_rxresetdone_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_aurora_64b66b_rx_0_gt_i_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxusrclk2_in({1'b0,ultrascale_rx_userclk_n_1,1'b0,1'b0}),
        .rxusrclk_in({1'b0,gtwiz_userclk_rx_usrclk_out,1'b0,1'b0}),
        .txbufstatus_out(NLW_aurora_64b66b_rx_0_gt_i_txbufstatus_out_UNCONNECTED[7:0]),
        .txdiffctrl_in({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_aurora_64b66b_rx_0_gt_i_txoutclk_out_UNCONNECTED[3],tx_out_clk,NLW_aurora_64b66b_rx_0_gt_i_txoutclk_out_UNCONNECTED[1:0]}),
        .txoutclkfabric_out(NLW_aurora_64b66b_rx_0_gt_i_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_aurora_64b66b_rx_0_gt_i_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_aurora_64b66b_rx_0_gt_i_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(init_clk_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    gtwiz_userclk_rx_reset_in_r_i_1
       (.I0(aurora_64b66b_rx_0_gt_i_n_466),
        .I1(aurora_64b66b_rx_0_gt_i_n_467),
        .I2(aurora_64b66b_rx_0_gt_i_n_464),
        .I3(aurora_64b66b_rx_0_gt_i_n_465),
        .O(gtwiz_userclk_rx_reset_in_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_reset_in_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_reset_in_r_i_1_n_0),
        .Q(gtwiz_userclk_rx_reset_in_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDF)) 
    new_gtx_rx_pcsreset_comb_i_1
       (.I0(gtwiz_userclk_rx_active_in),
        .I1(fsm_resetdone_to_rxreset_in),
        .I2(fsm_resetdone_to_new_gtx_rx_comb),
        .O(new_gtx_rx_pcsreset_comb0));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* P_CONTENTS = "0" *) 
  (* P_FREQ_RATIO_SOURCE_TO_USRCLK = "1" *) 
  (* P_FREQ_RATIO_USRCLK_TO_USRCLK2 = "1" *) 
  (* P_USRCLK2_DIV = "3'b000" *) 
  (* P_USRCLK2_INT_DIV = "0" *) 
  (* P_USRCLK_DIV = "3'b000" *) 
  (* P_USRCLK_INT_DIV = "0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_rx_userclk ultrascale_rx_userclk
       (.gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_userclk_rx_active_out(gtwiz_userclk_rx_active_out),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in_r),
        .gtwiz_userclk_rx_srcclk_in(aurora_64b66b_rx_0_gt_i_n_461),
        .gtwiz_userclk_rx_usrclk2_out(ultrascale_rx_userclk_n_1),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .lopt_2(\^lopt_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[0]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .O(p_0_in__27[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usrclk_rx_active_in_extend_cntr[1]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .O(p_0_in__27[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \usrclk_rx_active_in_extend_cntr[2]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .O(p_0_in__27[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \usrclk_rx_active_in_extend_cntr[3]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .O(p_0_in__27[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \usrclk_rx_active_in_extend_cntr[4]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .O(p_0_in__27[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \usrclk_rx_active_in_extend_cntr[5]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .I5(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ),
        .O(p_0_in__27[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usrclk_rx_active_in_extend_cntr[6]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in__27[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_1 
       (.I0(gtwiz_userclk_rx_active_in),
        .O(gtx_rx_pcsreset_comb));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_2 
       (.I0(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in__27[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_3 
       (.I0(gtwiz_userclk_rx_active_out),
        .O(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_4 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I5(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .O(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[0] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[0]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[1] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[1]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[2] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[2]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[3] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[3]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[4] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[4]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[5] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[5]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[6] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[6]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[7] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__27[7]),
        .Q(gtwiz_userclk_rx_active_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK
   (hld_polarity_i,
    Q,
    \pol_count_reg[4]_0 ,
    cur_polarity_reg_0,
    reset_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[1]_0 ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[1]_1 ,
    \pol_state_reg[1]_2 ,
    out,
    E);
  output [0:0]hld_polarity_i;
  output [0:0]Q;
  output \pol_count_reg[4]_0 ;
  output cur_polarity_reg_0;
  input reset_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[1]_0 ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[1]_1 ;
  input \pol_state_reg[1]_2 ;
  input out;
  input [0:0]E;

  wire [0:0]E;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2_n_0;
  wire [0:0]Q;
  wire cur_polarity_i_1_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [0:0]hld_polarity_i;
  wire idl_count0;
  wire \idl_count[5]_i_1_n_0 ;
  wire \idl_count[5]_i_4_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2_n_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1_n_0 ;
  wire \inv_idl_count[5]_i_4_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1_n_0 ;
  wire \inv_pol_count[1]_i_1_n_0 ;
  wire \inv_pol_count[2]_i_1_n_0 ;
  wire \inv_pol_count[3]_i_1_n_0 ;
  wire \inv_pol_count[4]_i_1_n_0 ;
  wire \inv_pol_count[5]_i_1_n_0 ;
  wire \inv_pol_count[6]_i_1_n_0 ;
  wire \inv_pol_count[7]_i_1_n_0 ;
  wire \inv_pol_count[7]_i_3_n_0 ;
  wire \inv_pol_count[7]_i_4_n_0 ;
  wire \inv_pol_count[7]_i_5__1_n_0 ;
  wire \inv_pol_count[7]_i_6_n_0 ;
  wire \inv_pol_count[7]_i_7_n_0 ;
  wire \inv_pol_count[7]_i_8_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire [5:0]p_0_in__17;
  wire [5:0]p_0_in__18;
  wire \pol_count[0]_i_1_n_0 ;
  wire \pol_count[1]_i_1_n_0 ;
  wire \pol_count[2]_i_1_n_0 ;
  wire \pol_count[3]_i_1_n_0 ;
  wire \pol_count[4]_i_1_n_0 ;
  wire \pol_count[5]_i_1_n_0 ;
  wire \pol_count[6]_i_1_n_0 ;
  wire \pol_count[7]_i_1_n_0 ;
  wire \pol_count[7]_i_3_n_0 ;
  wire \pol_count[7]_i_4_n_0 ;
  wire \pol_count[7]_i_5_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_1_n_0 ;
  wire \pol_count_r[0]_i_2_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg[4]_0 ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:1]pol_state;
  wire \pol_state[0]_i_3__1_n_0 ;
  wire \pol_state[0]_i_4__1_n_0 ;
  wire \pol_state[0]_i_5_n_0 ;
  wire \pol_state[1]_i_2_n_0 ;
  wire \pol_state[1]_i_3__0_n_0 ;
  wire \pol_state[2]_i_2_n_0 ;
  wire \pol_state[2]_i_3_n_0 ;
  wire \pol_state[3]_i_2_n_0 ;
  wire \pol_state[3]_i_3_n_0 ;
  wire \pol_state[3]_i_5_n_0 ;
  wire \pol_state[4]_i_2_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[1]_2 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire reset_r_reg_0;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1
       (.I0(HLD_POLARITY_OUT_i_2_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2
       (.I0(pol_state[1]),
        .I1(Q),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(hld_polarity_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1
       (.I0(\inv_pol_count[7]_i_4_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__18[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__18[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__18[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__18[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__18[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1 
       (.I0(\idl_count[5]_i_4_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2_n_0 ),
        .I3(\pol_count[7]_i_4_n_0 ),
        .O(\idl_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__18[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__18[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__17[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__17[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__17[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__17[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__17[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6_n_0 ),
        .O(\inv_idl_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__17[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__17[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_4_n_0 ),
        .O(\inv_pol_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_4_n_0 ),
        .O(\inv_pol_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .O(\inv_pol_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7_n_0 ),
        .O(\inv_pol_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\inv_pol_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \inv_pol_count[7]_i_2 
       (.I0(\inv_pol_count[7]_i_4_n_0 ),
        .I1(\inv_pol_count[7]_i_5__1_n_0 ),
        .I2(inv_idl_count_r),
        .I3(\inv_pol_count[7]_i_6_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_4 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[3] ),
        .I3(\inv_pol_count_reg_n_0_[4] ),
        .I4(\inv_pol_count[7]_i_8_n_0 ),
        .O(\inv_pol_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_5__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \inv_pol_count[7]_i_8 
       (.I0(\inv_pol_count_reg_n_0_[1] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[5] ),
        .O(\inv_pol_count[7]_i_8_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_r[0]_i_1_n_0 ),
        .O(\pol_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_r[0]_i_1_n_0 ),
        .O(\pol_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5_n_0 ),
        .O(\pol_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\pol_count[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2 
       (.I0(\pol_count_r[0]_i_1_n_0 ),
        .I1(\pol_state[2]_i_2_n_0 ),
        .I2(\pol_count[7]_i_4_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_count_r[0]_i_1 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2_n_0 ),
        .O(\pol_count_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \pol_count_r[0]_i_2 
       (.I0(\pol_count_reg_n_0_[2] ),
        .I1(\pol_count_reg_n_0_[6] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r[0]_i_1_n_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAA8AAA8AA)) 
    \pol_state[0]_i_1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state_reg[0]_0 ),
        .I2(\pol_state[0]_i_3__1_n_0 ),
        .I3(\pol_state[0]_i_4__1_n_0 ),
        .I4(\pol_state[0]_i_5_n_0 ),
        .I5(pol_state[2]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_3__1 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3_n_0 ),
        .I2(\pol_state_reg[1]_1 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \pol_state[0]_i_4__1 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(Q),
        .O(\pol_state[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDD0DDDD)) 
    \pol_state[0]_i_5 
       (.I0(cur_polarity_reg_0),
        .I1(\pol_state_reg[3]_0 ),
        .I2(\pol_count_r[0]_i_1_n_0 ),
        .I3(\pol_state[2]_i_2_n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .I5(\pol_state_reg[1]_0 ),
        .O(\pol_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \pol_state[0]_i_6__2 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2_n_0 ),
        .I5(pol_state[1]),
        .O(\pol_count_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \pol_state[1]_i_1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2_n_0 ),
        .I2(\pol_state[1]_i_3__0_n_0 ),
        .I3(\pol_state[2]_i_3_n_0 ),
        .I4(\pol_state_reg[1]_0 ),
        .I5(\pol_state[2]_i_2_n_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00008B00)) 
    \pol_state[1]_i_2 
       (.I0(\pol_state_reg[1]_0 ),
        .I1(\pol_state_reg[1]_1 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[1]),
        .I4(\pol_count_r[0]_i_1_n_0 ),
        .O(\pol_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAAAAAFBAAFBAA)) 
    \pol_state[1]_i_3__0 
       (.I0(\pol_state_reg[1]_2 ),
        .I1(\pol_state_reg[1]_1 ),
        .I2(\pol_state[3]_i_3_n_0 ),
        .I3(pol_state[3]),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1 
       (.I0(\pol_state[2]_i_2_n_0 ),
        .I1(\pol_state[2]_i_3_n_0 ),
        .I2(\pol_state[3]_i_5_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_2 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2_n_0 ),
        .O(\pol_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_3 
       (.I0(\pol_count_r[0]_i_1_n_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1 
       (.I0(\pol_state[3]_i_2_n_0 ),
        .I1(\pol_state[3]_i_3_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \pol_state[3]_i_3 
       (.I0(\inv_pol_count[7]_i_4_n_0 ),
        .I1(\inv_pol_count[7]_i_5__1_n_0 ),
        .I2(inv_idl_count_r),
        .O(\pol_state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \pol_state[3]_i_5 
       (.I0(\pol_count_r[0]_i_1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_state_reg[1]_1 ),
        .I3(\pol_state_reg[1]_0 ),
        .O(\pol_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1 
       (.I0(\pol_state[4]_i_2_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_r[0]_i_1_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[0]),
        .Q(Q),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_r_reg_0),
        .Q(reset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_POLARITY_CHECK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_31
   (hld_polarity_i,
    \idl_count_r_reg[0]_0 ,
    cur_polarity_reg_0,
    \rxheader_to_fifo_lane1_i_reg[1] ,
    reset_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[0]_1 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[1]_0 ,
    out,
    \pol_state_reg[1]_1 ,
    Q,
    E);
  output [0:0]hld_polarity_i;
  output \idl_count_r_reg[0]_0 ;
  output cur_polarity_reg_0;
  output \rxheader_to_fifo_lane1_i_reg[1] ;
  input reset_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[0]_1 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[1]_0 ;
  input out;
  input \pol_state_reg[1]_1 ;
  input [1:0]Q;
  input [0:0]E;

  wire [0:0]E;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2__0_n_0;
  wire [1:0]Q;
  wire cur_polarity_i_1__0_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [0:0]hld_polarity_i;
  wire idl_count0;
  wire \idl_count[5]_i_1__0_n_0 ;
  wire \idl_count[5]_i_4__0_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2__0_n_0 ;
  wire \idl_count_r_reg[0]_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1__0_n_0 ;
  wire \inv_idl_count[5]_i_4__0_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1__0_n_0 ;
  wire \inv_pol_count[1]_i_1__0_n_0 ;
  wire \inv_pol_count[2]_i_1__0_n_0 ;
  wire \inv_pol_count[3]_i_1__0_n_0 ;
  wire \inv_pol_count[4]_i_1__0_n_0 ;
  wire \inv_pol_count[5]_i_1__0_n_0 ;
  wire \inv_pol_count[6]_i_1__0_n_0 ;
  wire \inv_pol_count[7]_i_1__0_n_0 ;
  wire \inv_pol_count[7]_i_3__0_n_0 ;
  wire \inv_pol_count[7]_i_4__1_n_0 ;
  wire \inv_pol_count[7]_i_5_n_0 ;
  wire \inv_pol_count[7]_i_6__0_n_0 ;
  wire \inv_pol_count[7]_i_7__0_n_0 ;
  wire \inv_pol_count[7]_i_8__0_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire [5:0]p_0_in__19;
  wire [5:0]p_0_in__20;
  wire \pol_count[0]_i_1__0_n_0 ;
  wire \pol_count[1]_i_1__0_n_0 ;
  wire \pol_count[2]_i_1__0_n_0 ;
  wire \pol_count[3]_i_1__0_n_0 ;
  wire \pol_count[4]_i_1__0_n_0 ;
  wire \pol_count[5]_i_1__0_n_0 ;
  wire \pol_count[6]_i_1__0_n_0 ;
  wire \pol_count[7]_i_1__0_n_0 ;
  wire \pol_count[7]_i_3__0_n_0 ;
  wire \pol_count[7]_i_4__0_n_0 ;
  wire \pol_count[7]_i_5__0_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_1__0_n_0 ;
  wire \pol_count_r[0]_i_2__0_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:0]pol_state;
  wire \pol_state[0]_i_2__1_n_0 ;
  wire \pol_state[0]_i_3_n_0 ;
  wire \pol_state[0]_i_4_n_0 ;
  wire \pol_state[0]_i_5__1_n_0 ;
  wire \pol_state[1]_i_2__2_n_0 ;
  wire \pol_state[1]_i_3_n_0 ;
  wire \pol_state[1]_i_5__2_n_0 ;
  wire \pol_state[2]_i_3__0_n_0 ;
  wire \pol_state[3]_i_2__0_n_0 ;
  wire \pol_state[3]_i_3__0_n_0 ;
  wire \pol_state[3]_i_5__0_n_0 ;
  wire \pol_state[4]_i_2__0_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire reset_r_reg_0;
  wire \rxheader_to_fifo_lane1_i_reg[1] ;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1__0
       (.I0(HLD_POLARITY_OUT_i_2__0_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2__0
       (.I0(pol_state[1]),
        .I1(pol_state[0]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2__0_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(hld_polarity_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1__0
       (.I0(\inv_pol_count[7]_i_5_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1__0_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1__0_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1__0 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__20[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1__0 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__20[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1__0 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__20[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1__0 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__20[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1__0 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__20[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1__0 
       (.I0(\idl_count[5]_i_4__0_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2__0_n_0 ),
        .I3(\pol_count[7]_i_4__0_n_0 ),
        .O(\idl_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2__0 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(pol_state[0]),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3__0 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__20[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4__0 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1__0 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2__0_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2__0 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2__0_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__20[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1__0 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__19[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1__0 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__19[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1__0 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__19[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1__0 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__19[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1__0 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__19[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1__0 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4__0_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6__0_n_0 ),
        .O(\inv_idl_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2__0 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(pol_state[0]),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3__0 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__19[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4__0 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1__0 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__19[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_5_n_0 ),
        .O(\inv_pol_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_5_n_0 ),
        .O(\inv_pol_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .O(\inv_pol_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1__0 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7__0_n_0 ),
        .O(\inv_pol_count[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1__0 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(pol_state[0]),
        .O(\inv_pol_count[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \inv_pol_count[7]_i_2__0 
       (.I0(\inv_pol_count[7]_i_4__1_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5_n_0 ),
        .I3(\inv_pol_count[7]_i_6__0_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3__0 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7__0_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_4__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_5 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[3] ),
        .I3(\inv_pol_count_reg_n_0_[4] ),
        .I4(\inv_pol_count[7]_i_8__0_n_0 ),
        .O(\inv_pol_count[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6__0 
       (.I0(pol_state[0]),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7__0 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \inv_pol_count[7]_i_8__0 
       (.I0(\inv_pol_count_reg_n_0_[1] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[5] ),
        .O(\inv_pol_count[7]_i_8__0_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3__0_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(pol_state[0]),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1__0 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_r[0]_i_1__0_n_0 ),
        .O(\pol_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1__0 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1__0 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_r[0]_i_1__0_n_0 ),
        .O(\pol_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1__0 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1__0 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1__0 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1__0 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5__0_n_0 ),
        .O(\pol_count[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1__0 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(pol_state[0]),
        .O(\pol_count[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2__0 
       (.I0(\pol_count_r[0]_i_1__0_n_0 ),
        .I1(\idl_count_r_reg[0]_0 ),
        .I2(\pol_count[7]_i_4__0_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3__0 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5__0_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4__0 
       (.I0(pol_state[0]),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5__0 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5__0_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000001)) 
    \pol_count_r[0]_i_1__0 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__0_n_0 ),
        .O(\pol_count_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \pol_count_r[0]_i_2__0 
       (.I0(\pol_count_reg_n_0_[2] ),
        .I1(\pol_count_reg_n_0_[6] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2__0_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r[0]_i_1__0_n_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1__0_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3__0_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \pol_state[0]_i_1__0 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[0]_i_2__1_n_0 ),
        .I2(\pol_state[0]_i_3_n_0 ),
        .I3(\pol_state[0]_i_4_n_0 ),
        .I4(\pol_state[0]_i_5__1_n_0 ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_2__1 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3__0_n_0 ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00080008AAAA0008)) 
    \pol_state[0]_i_3 
       (.I0(pol_state[2]),
        .I1(\pol_state_reg[0]_1 ),
        .I2(\idl_count_r_reg[0]_0 ),
        .I3(\pol_count_r[0]_i_1__0_n_0 ),
        .I4(cur_polarity_reg_0),
        .I5(\pol_state_reg[3]_0 ),
        .O(\pol_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDFFDDDFFFFFFF)) 
    \pol_state[0]_i_4 
       (.I0(pol_state[1]),
        .I1(\pol_count_r[0]_i_1__0_n_0 ),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[0]_0 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pol_state[0]_i_5__1 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(pol_state[0]),
        .O(\pol_state[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \pol_state[1]_i_1__0 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2__2_n_0 ),
        .I2(\pol_state[3]_i_2__0_n_0 ),
        .I3(\pol_state[1]_i_3_n_0 ),
        .I4(\pol_state[2]_i_3__0_n_0 ),
        .I5(\pol_state_reg[1]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    \pol_state[1]_i_2__2 
       (.I0(\inv_pol_count[7]_i_4__1_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5_n_0 ),
        .I3(\pol_state_reg[0]_0 ),
        .O(\pol_state[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8F8F888F8888888F)) 
    \pol_state[1]_i_3 
       (.I0(pol_state[0]),
        .I1(out),
        .I2(\pol_state[1]_i_5__2_n_0 ),
        .I3(cur_polarity_reg_0),
        .I4(\pol_state_reg[0]_0 ),
        .I5(\pol_state_reg[1]_1 ),
        .O(\pol_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \pol_state[1]_i_5__2 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[3] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__0_n_0 ),
        .I5(pol_state[1]),
        .O(\pol_state[1]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1__0 
       (.I0(\idl_count_r_reg[0]_0 ),
        .I1(\pol_state[2]_i_3__0_n_0 ),
        .I2(\pol_state[3]_i_5__0_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_2__0 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2__0_n_0 ),
        .O(\idl_count_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_3__0 
       (.I0(\pol_count_r[0]_i_1__0_n_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1__0 
       (.I0(\pol_state[3]_i_2__0_n_0 ),
        .I1(\pol_state[3]_i_3__0_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5__0_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2__0 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \pol_state[3]_i_3__0 
       (.I0(\inv_pol_count[7]_i_4__1_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5_n_0 ),
        .O(\pol_state[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_42__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rxheader_to_fifo_lane1_i_reg[1] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \pol_state[3]_i_5__0 
       (.I0(pol_state[1]),
        .I1(\pol_count_r[0]_i_1__0_n_0 ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[1]_1 ),
        .O(\pol_state[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1__0 
       (.I0(\pol_state[4]_i_2__0_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_r[0]_i_1__0_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2__0 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[0]),
        .Q(pol_state[0]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_r_reg_0),
        .Q(reset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_POLARITY_CHECK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_32
   (hld_polarity_i,
    Q,
    cur_polarity_reg_0,
    reset_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[0]_1 ,
    \pol_state_reg[1]_0 ,
    \pol_state_reg[1]_1 ,
    out,
    E);
  output [0:0]hld_polarity_i;
  output [0:0]Q;
  output cur_polarity_reg_0;
  input reset_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[0]_1 ;
  input \pol_state_reg[1]_0 ;
  input \pol_state_reg[1]_1 ;
  input out;
  input [0:0]E;

  wire [0:0]E;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2__1_n_0;
  wire [0:0]Q;
  wire cur_polarity_i_1__1_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [0:0]hld_polarity_i;
  wire idl_count0;
  wire \idl_count[5]_i_1__1_n_0 ;
  wire \idl_count[5]_i_4__1_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2__1_n_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1__1_n_0 ;
  wire \inv_idl_count[5]_i_4__1_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1__1_n_0 ;
  wire \inv_pol_count[1]_i_1__1_n_0 ;
  wire \inv_pol_count[2]_i_1__1_n_0 ;
  wire \inv_pol_count[3]_i_1__1_n_0 ;
  wire \inv_pol_count[4]_i_1__1_n_0 ;
  wire \inv_pol_count[5]_i_1__1_n_0 ;
  wire \inv_pol_count[6]_i_1__1_n_0 ;
  wire \inv_pol_count[7]_i_1__1_n_0 ;
  wire \inv_pol_count[7]_i_3__1_n_0 ;
  wire \inv_pol_count[7]_i_4__2_n_0 ;
  wire \inv_pol_count[7]_i_5__0_n_0 ;
  wire \inv_pol_count[7]_i_6__1_n_0 ;
  wire \inv_pol_count[7]_i_7__1_n_0 ;
  wire \inv_pol_count[7]_i_8__1_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire [5:0]p_0_in__21;
  wire [5:0]p_0_in__22;
  wire \pol_count[0]_i_1__1_n_0 ;
  wire \pol_count[1]_i_1__1_n_0 ;
  wire \pol_count[2]_i_1__1_n_0 ;
  wire \pol_count[3]_i_1__1_n_0 ;
  wire \pol_count[4]_i_1__1_n_0 ;
  wire \pol_count[5]_i_1__1_n_0 ;
  wire \pol_count[6]_i_1__1_n_0 ;
  wire \pol_count[7]_i_1__1_n_0 ;
  wire \pol_count[7]_i_3__1_n_0 ;
  wire \pol_count[7]_i_4__1_n_0 ;
  wire \pol_count[7]_i_5__1_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_1__1_n_0 ;
  wire \pol_count_r[0]_i_2__1_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:1]pol_state;
  wire \pol_state[0]_i_2__0_n_0 ;
  wire \pol_state[0]_i_3__2_n_0 ;
  wire \pol_state[0]_i_4__2_n_0 ;
  wire \pol_state[0]_i_5__0_n_0 ;
  wire \pol_state[1]_i_2__0_n_0 ;
  wire \pol_state[1]_i_3__1_n_0 ;
  wire \pol_state[2]_i_2__1_n_0 ;
  wire \pol_state[2]_i_3__1_n_0 ;
  wire \pol_state[3]_i_2__1_n_0 ;
  wire \pol_state[3]_i_3__1_n_0 ;
  wire \pol_state[3]_i_5__1_n_0 ;
  wire \pol_state[4]_i_2__1_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire reset_r_reg_0;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1__1
       (.I0(HLD_POLARITY_OUT_i_2__1_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2__1
       (.I0(pol_state[1]),
        .I1(Q),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2__1_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(hld_polarity_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1__1
       (.I0(\inv_pol_count[7]_i_5__0_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1__1_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1__1_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1__1 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__22[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1__1 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__22[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1__1 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__22[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1__1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__22[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1__1 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__22[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1__1 
       (.I0(\idl_count[5]_i_4__1_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2__1_n_0 ),
        .I3(\pol_count[7]_i_4__1_n_0 ),
        .O(\idl_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2__1 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3__1 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__22[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4__1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1__1 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2__1_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2__1 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2__1_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__22[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1__1 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__21[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1__1 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__21[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1__1 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__21[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1__1 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__21[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__21[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4__1_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6__1_n_0 ),
        .O(\inv_idl_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2__1 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3__1 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__21[5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4__1 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1__1 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__21[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_5__0_n_0 ),
        .O(\inv_pol_count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_5__0_n_0 ),
        .O(\inv_pol_count[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .O(\inv_pol_count[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[1] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1__1 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7__1_n_0 ),
        .O(\inv_pol_count[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1__1 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\inv_pol_count[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \inv_pol_count[7]_i_2__1 
       (.I0(\inv_pol_count[7]_i_4__2_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5__0_n_0 ),
        .I3(\inv_pol_count[7]_i_6__1_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3__1 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7__1_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_4__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_5__0 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[3] ),
        .I3(\inv_pol_count_reg_n_0_[4] ),
        .I4(\inv_pol_count[7]_i_8__1_n_0 ),
        .O(\inv_pol_count[7]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6__1 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7__1 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .I4(\inv_pol_count_reg_n_0_[2] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \inv_pol_count[7]_i_8__1 
       (.I0(\inv_pol_count_reg_n_0_[1] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[5] ),
        .O(\inv_pol_count[7]_i_8__1_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3__1_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1__1 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_r[0]_i_1__1_n_0 ),
        .O(\pol_count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1__1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1__1 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_r[0]_i_1__1_n_0 ),
        .O(\pol_count[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1__1 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1__1 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1__1 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1__1 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5__1_n_0 ),
        .O(\pol_count[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1__1 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\pol_count[7]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2__1 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(\pol_state[2]_i_3__1_n_0 ),
        .I2(\pol_count[7]_i_4__1_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3__1 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5__1_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4__1 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5__1 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5__1_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000004)) 
    \pol_count_r[0]_i_1__1 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[4] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__1_n_0 ),
        .O(\pol_count_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_count_r[0]_i_2__1 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2__1_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r[0]_i_1__1_n_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1__1_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3__1_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \pol_state[0]_i_1__1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[0]_i_2__0_n_0 ),
        .I2(\pol_state[0]_i_3__2_n_0 ),
        .I3(\pol_state[0]_i_4__2_n_0 ),
        .I4(\pol_state[0]_i_5__0_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h4044004440000000)) 
    \pol_state[0]_i_2__0 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_state_reg[0]_0 ),
        .I3(\pol_state_reg[0]_1 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_3__2 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3__1_n_0 ),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \pol_state[0]_i_4__2 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(Q),
        .O(\pol_state[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0008AAAA00080008)) 
    \pol_state[0]_i_5__0 
       (.I0(pol_state[2]),
        .I1(\pol_state_reg[0]_0 ),
        .I2(\pol_state[2]_i_3__1_n_0 ),
        .I3(\pol_count_r[0]_i_1__1_n_0 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \pol_state[1]_i_1__1 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2__0_n_0 ),
        .I2(\pol_state[1]_i_3__1_n_0 ),
        .I3(\pol_state[2]_i_2__1_n_0 ),
        .I4(\pol_state[2]_i_3__1_n_0 ),
        .I5(\pol_state_reg[1]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00008B00)) 
    \pol_state[1]_i_2__0 
       (.I0(\pol_state_reg[1]_0 ),
        .I1(\pol_state_reg[0]_1 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[1]),
        .I4(\pol_count_r[0]_i_1__1_n_0 ),
        .O(\pol_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAAAAAFBAAFBAA)) 
    \pol_state[1]_i_3__1 
       (.I0(\pol_state_reg[1]_1 ),
        .I1(\pol_state_reg[0]_1 ),
        .I2(\pol_state[3]_i_3__1_n_0 ),
        .I3(pol_state[3]),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1__1 
       (.I0(\pol_state[2]_i_2__1_n_0 ),
        .I1(\pol_state[2]_i_3__1_n_0 ),
        .I2(\pol_state[3]_i_5__1_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_2__1 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_3__1 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2__1_n_0 ),
        .O(\pol_state[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1__1 
       (.I0(\pol_state[3]_i_2__1_n_0 ),
        .I1(\pol_state[3]_i_3__1_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5__1_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2__1 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \pol_state[3]_i_3__1 
       (.I0(\inv_pol_count[7]_i_4__2_n_0 ),
        .I1(inv_idl_count_r),
        .I2(\inv_pol_count[7]_i_5__0_n_0 ),
        .O(\pol_state[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \pol_state[3]_i_5__1 
       (.I0(\pol_count_r[0]_i_1__1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[1]_0 ),
        .O(\pol_state[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1__1 
       (.I0(\pol_state[4]_i_2__1_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_r[0]_i_1__1_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2__1 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[0]),
        .Q(Q),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_r_reg_0),
        .Q(reset_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_POLARITY_CHECK" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_33
   (hld_polarity_i,
    \pol_count_reg[3]_0 ,
    Q,
    \idl_count_r_reg[0]_0 ,
    cur_polarity_reg_0,
    \rxheader_to_fifo_lane3_i_reg[1] ,
    reset_r_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    \pol_state_reg[1]_0 ,
    \pol_state_reg[0]_0 ,
    \pol_state_reg[0]_1 ,
    \pol_state_reg[0]_2 ,
    \pol_state_reg[3]_0 ,
    \pol_state_reg[2]_0 ,
    \pol_state_reg[1]_1 ,
    out,
    D);
  output [0:0]hld_polarity_i;
  output \pol_count_reg[3]_0 ;
  output [0:0]Q;
  output \idl_count_r_reg[0]_0 ;
  output cur_polarity_reg_0;
  output \rxheader_to_fifo_lane3_i_reg[1] ;
  input reset_r_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input \pol_state_reg[1]_0 ;
  input \pol_state_reg[0]_0 ;
  input \pol_state_reg[0]_1 ;
  input \pol_state_reg[0]_2 ;
  input \pol_state_reg[3]_0 ;
  input \pol_state_reg[2]_0 ;
  input \pol_state_reg[1]_1 ;
  input out;
  input [2:0]D;

  wire [2:0]D;
  wire HLD_POLARITY_OUT0;
  wire HLD_POLARITY_OUT_i_2__2_n_0;
  wire [0:0]Q;
  wire cur_polarity_i_1__2_n_0;
  wire cur_polarity_reg_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [0:0]hld_polarity_i;
  wire idl_count0;
  wire \idl_count[5]_i_1__2_n_0 ;
  wire \idl_count[5]_i_4__2_n_0 ;
  wire idl_count_i;
  wire idl_count_r;
  wire \idl_count_r[0]_i_2__2_n_0 ;
  wire \idl_count_r_reg[0]_0 ;
  wire [5:0]idl_count_reg;
  wire inv_idl_count0;
  wire \inv_idl_count[5]_i_1__2_n_0 ;
  wire \inv_idl_count[5]_i_4__2_n_0 ;
  wire inv_idl_count_i;
  wire inv_idl_count_r;
  wire [5:0]inv_idl_count_reg;
  wire \inv_pol_count[0]_i_1__2_n_0 ;
  wire \inv_pol_count[1]_i_1__2_n_0 ;
  wire \inv_pol_count[2]_i_1__2_n_0 ;
  wire \inv_pol_count[3]_i_1__2_n_0 ;
  wire \inv_pol_count[4]_i_1__2_n_0 ;
  wire \inv_pol_count[5]_i_1__2_n_0 ;
  wire \inv_pol_count[6]_i_1__2_n_0 ;
  wire \inv_pol_count[7]_i_1__2_n_0 ;
  wire \inv_pol_count[7]_i_3__2_n_0 ;
  wire \inv_pol_count[7]_i_4__0_n_0 ;
  wire \inv_pol_count[7]_i_5__2_n_0 ;
  wire \inv_pol_count[7]_i_6__2_n_0 ;
  wire \inv_pol_count[7]_i_7__2_n_0 ;
  wire \inv_pol_count[7]_i_8__2_n_0 ;
  wire inv_pol_count__0;
  wire \inv_pol_count_reg_n_0_[0] ;
  wire \inv_pol_count_reg_n_0_[1] ;
  wire \inv_pol_count_reg_n_0_[2] ;
  wire \inv_pol_count_reg_n_0_[3] ;
  wire \inv_pol_count_reg_n_0_[4] ;
  wire \inv_pol_count_reg_n_0_[5] ;
  wire \inv_pol_count_reg_n_0_[6] ;
  wire \inv_pol_count_reg_n_0_[7] ;
  wire \nxt_pol_state_inferred__8/i__n_0 ;
  wire out;
  wire [4:0]p_0_in;
  wire [5:0]p_0_in__23;
  wire [5:0]p_0_in__24;
  wire \pol_count[0]_i_1__2_n_0 ;
  wire \pol_count[1]_i_1__2_n_0 ;
  wire \pol_count[2]_i_1__2_n_0 ;
  wire \pol_count[3]_i_1__2_n_0 ;
  wire \pol_count[4]_i_1__2_n_0 ;
  wire \pol_count[5]_i_1__2_n_0 ;
  wire \pol_count[6]_i_1__2_n_0 ;
  wire \pol_count[7]_i_1__2_n_0 ;
  wire \pol_count[7]_i_3__2_n_0 ;
  wire \pol_count[7]_i_4__2_n_0 ;
  wire \pol_count[7]_i_5__2_n_0 ;
  wire pol_count__0;
  wire pol_count_r2;
  wire pol_count_r3;
  wire pol_count_r4;
  wire \pol_count_r[0]_i_2__2_n_0 ;
  wire \pol_count_r_reg_n_0_[0] ;
  wire \pol_count_reg[3]_0 ;
  wire \pol_count_reg_n_0_[0] ;
  wire \pol_count_reg_n_0_[1] ;
  wire \pol_count_reg_n_0_[2] ;
  wire \pol_count_reg_n_0_[3] ;
  wire \pol_count_reg_n_0_[4] ;
  wire \pol_count_reg_n_0_[5] ;
  wire \pol_count_reg_n_0_[6] ;
  wire \pol_count_reg_n_0_[7] ;
  wire [4:1]pol_state;
  wire \pol_state[0]_i_2__2_n_0 ;
  wire \pol_state[0]_i_4__0_n_0 ;
  wire \pol_state[0]_i_5__2_n_0 ;
  wire \pol_state[1]_i_2__1_n_0 ;
  wire \pol_state[1]_i_3__2_n_0 ;
  wire \pol_state[2]_i_3__2_n_0 ;
  wire \pol_state[3]_i_2__2_n_0 ;
  wire \pol_state[3]_i_3__2_n_0 ;
  wire \pol_state[3]_i_5__2_n_0 ;
  wire \pol_state[4]_i_2__2_n_0 ;
  wire \pol_state_reg[0]_0 ;
  wire \pol_state_reg[0]_1 ;
  wire \pol_state_reg[0]_2 ;
  wire \pol_state_reg[1]_0 ;
  wire \pol_state_reg[1]_1 ;
  wire \pol_state_reg[2]_0 ;
  wire \pol_state_reg[3]_0 ;
  wire reset_r;
  wire reset_r_reg_0;
  wire \rxheader_to_fifo_lane3_i_reg[1] ;

  LUT5 #(
    .INIT(32'h00000002)) 
    HLD_POLARITY_OUT_i_1__2
       (.I0(HLD_POLARITY_OUT_i_2__2_n_0),
        .I1(pol_count_r4),
        .I2(\pol_count_r_reg_n_0_[0] ),
        .I3(pol_count_r2),
        .I4(pol_count_r3),
        .O(HLD_POLARITY_OUT0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    HLD_POLARITY_OUT_i_2__2
       (.I0(pol_state[1]),
        .I1(Q),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(HLD_POLARITY_OUT_i_2__2_n_0));
  (* shift_extract = "{no}" *) 
  FDRE HLD_POLARITY_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(HLD_POLARITY_OUT0),
        .Q(hld_polarity_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    cur_polarity_i_1__2
       (.I0(\inv_pol_count[7]_i_4__0_n_0 ),
        .I1(cur_polarity_reg_0),
        .O(cur_polarity_i_1__2_n_0));
  FDRE cur_polarity_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cur_polarity_i_1__2_n_0),
        .Q(cur_polarity_reg_0),
        .R(reset_r));
  LUT1 #(
    .INIT(2'h1)) 
    \idl_count[0]_i_1__2 
       (.I0(idl_count_reg[0]),
        .O(p_0_in__24[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idl_count[1]_i_1__2 
       (.I0(idl_count_reg[0]),
        .I1(idl_count_reg[1]),
        .O(p_0_in__24[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idl_count[2]_i_1__2 
       (.I0(idl_count_reg[2]),
        .I1(idl_count_reg[1]),
        .I2(idl_count_reg[0]),
        .O(p_0_in__24[2]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idl_count[3]_i_1__2 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(p_0_in__24[3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idl_count[4]_i_1__2 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(idl_count_reg[3]),
        .O(p_0_in__24[4]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \idl_count[5]_i_1__2 
       (.I0(\idl_count[5]_i_4__2_n_0 ),
        .I1(reset_r),
        .I2(\idl_count_r[0]_i_2__2_n_0 ),
        .I3(\pol_count[7]_i_4__2_n_0 ),
        .O(\idl_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \idl_count[5]_i_2__2 
       (.I0(pol_state[3]),
        .I1(pol_state[2]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[2]_0 ),
        .O(idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idl_count[5]_i_3__2 
       (.I0(idl_count_reg[5]),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[0]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[2]),
        .I5(idl_count_reg[4]),
        .O(p_0_in__24[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \idl_count[5]_i_4__2 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[0]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[2]),
        .O(\idl_count[5]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \idl_count_r[0]_i_1__2 
       (.I0(idl_count_reg[3]),
        .I1(idl_count_reg[2]),
        .I2(idl_count_reg[1]),
        .I3(idl_count_reg[0]),
        .I4(\idl_count_r[0]_i_2__2_n_0 ),
        .O(idl_count_i));
  LUT2 #(
    .INIT(4'hE)) 
    \idl_count_r[0]_i_2__2 
       (.I0(idl_count_reg[4]),
        .I1(idl_count_reg[5]),
        .O(\idl_count_r[0]_i_2__2_n_0 ));
  FDRE \idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(idl_count_i),
        .Q(idl_count_r),
        .R(reset_r));
  FDRE \idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[0]),
        .Q(idl_count_reg[0]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[1]),
        .Q(idl_count_reg[1]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[2]),
        .Q(idl_count_reg[2]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[3]),
        .Q(idl_count_reg[3]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[4]),
        .Q(idl_count_reg[4]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  FDRE \idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(idl_count0),
        .D(p_0_in__24[5]),
        .Q(idl_count_reg[5]),
        .R(\idl_count[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inv_idl_count[0]_i_1__2 
       (.I0(inv_idl_count_reg[0]),
        .O(p_0_in__23[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_idl_count[1]_i_1__2 
       (.I0(inv_idl_count_reg[0]),
        .I1(inv_idl_count_reg[1]),
        .O(p_0_in__23[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_idl_count[2]_i_1__2 
       (.I0(inv_idl_count_reg[2]),
        .I1(inv_idl_count_reg[1]),
        .I2(inv_idl_count_reg[0]),
        .O(p_0_in__23[2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_idl_count[3]_i_1__2 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(p_0_in__23[3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_idl_count[4]_i_1__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[2]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[0]),
        .I4(inv_idl_count_reg[3]),
        .O(p_0_in__23[4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \inv_idl_count[5]_i_1__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(\inv_idl_count[5]_i_4__2_n_0 ),
        .I3(reset_r),
        .I4(\inv_pol_count[7]_i_6__2_n_0 ),
        .O(\inv_idl_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \inv_idl_count[5]_i_2__2 
       (.I0(pol_state[2]),
        .I1(pol_state[3]),
        .I2(pol_state[4]),
        .I3(pol_state[1]),
        .I4(Q),
        .I5(\pol_state_reg[3]_0 ),
        .O(inv_idl_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_idl_count[5]_i_3__2 
       (.I0(inv_idl_count_reg[5]),
        .I1(inv_idl_count_reg[3]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[4]),
        .O(p_0_in__23[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \inv_idl_count[5]_i_4__2 
       (.I0(inv_idl_count_reg[3]),
        .I1(inv_idl_count_reg[0]),
        .I2(inv_idl_count_reg[1]),
        .I3(inv_idl_count_reg[2]),
        .O(\inv_idl_count[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \inv_idl_count_r[0]_i_1__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[3]),
        .I3(inv_idl_count_reg[2]),
        .I4(inv_idl_count_reg[1]),
        .I5(inv_idl_count_reg[0]),
        .O(inv_idl_count_i));
  FDRE \inv_idl_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(inv_idl_count_i),
        .Q(inv_idl_count_r),
        .R(reset_r));
  FDRE \inv_idl_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[0]),
        .Q(inv_idl_count_reg[0]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[1]),
        .Q(inv_idl_count_reg[1]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[2]),
        .Q(inv_idl_count_reg[2]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[3]),
        .Q(inv_idl_count_reg[3]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[4]),
        .Q(inv_idl_count_reg[4]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  FDRE \inv_idl_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_idl_count0),
        .D(p_0_in__23[5]),
        .Q(inv_idl_count_reg[5]),
        .R(\inv_idl_count[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inv_pol_count[0]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count[7]_i_4__0_n_0 ),
        .O(\inv_pol_count[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[1]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \inv_pol_count[2]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[0] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count[7]_i_4__0_n_0 ),
        .O(\inv_pol_count[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inv_pol_count[3]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[3] ),
        .I1(\inv_pol_count_reg_n_0_[2] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inv_pol_count[4]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[4] ),
        .I1(\inv_pol_count_reg_n_0_[1] ),
        .I2(\inv_pol_count_reg_n_0_[0] ),
        .I3(\inv_pol_count_reg_n_0_[2] ),
        .I4(\inv_pol_count_reg_n_0_[3] ),
        .O(\inv_pol_count[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inv_pol_count[5]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[1] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inv_pol_count[6]_i_1__2 
       (.I0(\inv_pol_count_reg_n_0_[6] ),
        .I1(\inv_pol_count[7]_i_7__2_n_0 ),
        .O(\inv_pol_count[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \inv_pol_count[7]_i_1__2 
       (.I0(reset_r),
        .I1(pol_state[3]),
        .I2(pol_state[2]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\inv_pol_count[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \inv_pol_count[7]_i_2__2 
       (.I0(\inv_pol_count[7]_i_4__0_n_0 ),
        .I1(\inv_pol_count[7]_i_5__2_n_0 ),
        .I2(inv_idl_count_r),
        .I3(\inv_pol_count[7]_i_6__2_n_0 ),
        .O(inv_pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inv_pol_count[7]_i_3__2 
       (.I0(\inv_pol_count_reg_n_0_[7] ),
        .I1(\inv_pol_count[7]_i_7__2_n_0 ),
        .I2(\inv_pol_count_reg_n_0_[6] ),
        .O(\inv_pol_count[7]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inv_pol_count[7]_i_4__0 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[6] ),
        .I2(\inv_pol_count_reg_n_0_[7] ),
        .I3(\inv_pol_count_reg_n_0_[3] ),
        .I4(\inv_pol_count[7]_i_8__2_n_0 ),
        .O(\inv_pol_count[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \inv_pol_count[7]_i_5__2 
       (.I0(inv_idl_count_reg[4]),
        .I1(inv_idl_count_reg[5]),
        .I2(inv_idl_count_reg[0]),
        .I3(inv_idl_count_reg[1]),
        .I4(inv_idl_count_reg[2]),
        .I5(inv_idl_count_reg[3]),
        .O(\inv_pol_count[7]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \inv_pol_count[7]_i_6__2 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[3]),
        .I4(pol_state[2]),
        .O(\inv_pol_count[7]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \inv_pol_count[7]_i_7__2 
       (.I0(\inv_pol_count_reg_n_0_[5] ),
        .I1(\inv_pol_count_reg_n_0_[3] ),
        .I2(\inv_pol_count_reg_n_0_[2] ),
        .I3(\inv_pol_count_reg_n_0_[0] ),
        .I4(\inv_pol_count_reg_n_0_[1] ),
        .I5(\inv_pol_count_reg_n_0_[4] ),
        .O(\inv_pol_count[7]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \inv_pol_count[7]_i_8__2 
       (.I0(\inv_pol_count_reg_n_0_[2] ),
        .I1(\inv_pol_count_reg_n_0_[0] ),
        .I2(\inv_pol_count_reg_n_0_[4] ),
        .I3(\inv_pol_count_reg_n_0_[1] ),
        .O(\inv_pol_count[7]_i_8__2_n_0 ));
  FDRE \inv_pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[0]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[0] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[1]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[1] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[2]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[2] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[3]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[3] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[4]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[4] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[5]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[5] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[6]_i_1__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[6] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  FDRE \inv_pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(inv_pol_count__0),
        .D(\inv_pol_count[7]_i_3__2_n_0 ),
        .Q(\inv_pol_count_reg_n_0_[7] ),
        .R(\inv_pol_count[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \nxt_pol_state_inferred__8/i_ 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[2]),
        .I3(pol_state[3]),
        .I4(pol_state[4]),
        .O(\nxt_pol_state_inferred__8/i__n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \pol_count[0]_i_1__2 
       (.I0(\pol_count_reg_n_0_[0] ),
        .I1(\pol_count_reg[3]_0 ),
        .O(\pol_count[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[1]_i_1__2 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .O(\pol_count[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \pol_count[2]_i_1__2 
       (.I0(\pol_count_reg_n_0_[1] ),
        .I1(\pol_count_reg_n_0_[0] ),
        .I2(\pol_count_reg_n_0_[2] ),
        .I3(\pol_count_reg[3]_0 ),
        .O(\pol_count[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pol_count[3]_i_1__2 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[1] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[2] ),
        .O(\pol_count[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pol_count[4]_i_1__2 
       (.I0(\pol_count_reg_n_0_[4] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .I4(\pol_count_reg_n_0_[3] ),
        .O(\pol_count[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pol_count[5]_i_1__2 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[5]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pol_count[6]_i_1__2 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count[7]_i_5__2_n_0 ),
        .O(\pol_count[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \pol_count[7]_i_1__2 
       (.I0(reset_r),
        .I1(pol_state[2]),
        .I2(pol_state[3]),
        .I3(pol_state[4]),
        .I4(pol_state[1]),
        .I5(Q),
        .O(\pol_count[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \pol_count[7]_i_2__2 
       (.I0(\pol_count_reg[3]_0 ),
        .I1(\idl_count_r_reg[0]_0 ),
        .I2(\pol_count[7]_i_4__2_n_0 ),
        .O(pol_count__0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pol_count[7]_i_3__2 
       (.I0(\pol_count_reg_n_0_[7] ),
        .I1(\pol_count[7]_i_5__2_n_0 ),
        .I2(\pol_count_reg_n_0_[6] ),
        .O(\pol_count[7]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \pol_count[7]_i_4__2 
       (.I0(Q),
        .I1(pol_state[1]),
        .I2(pol_state[4]),
        .I3(pol_state[2]),
        .I4(pol_state[3]),
        .O(\pol_count[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pol_count[7]_i_5__2 
       (.I0(\pol_count_reg_n_0_[5] ),
        .I1(\pol_count_reg_n_0_[3] ),
        .I2(\pol_count_reg_n_0_[1] ),
        .I3(\pol_count_reg_n_0_[0] ),
        .I4(\pol_count_reg_n_0_[2] ),
        .I5(\pol_count_reg_n_0_[4] ),
        .O(\pol_count[7]_i_5__2_n_0 ));
  FDRE \pol_count_r2_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_r_reg_n_0_[0] ),
        .Q(pol_count_r2),
        .R(reset_r));
  FDRE \pol_count_r3_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r2),
        .Q(pol_count_r3),
        .R(reset_r));
  FDRE \pol_count_r4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(pol_count_r3),
        .Q(pol_count_r4),
        .R(reset_r));
  LUT5 #(
    .INIT(32'h00000004)) 
    \pol_count_r[0]_i_1__2 
       (.I0(\pol_count_reg_n_0_[3] ),
        .I1(\pol_count_reg_n_0_[2] ),
        .I2(\pol_count_reg_n_0_[4] ),
        .I3(\pol_count_reg_n_0_[5] ),
        .I4(\pol_count_r[0]_i_2__2_n_0 ),
        .O(\pol_count_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pol_count_r[0]_i_2__2 
       (.I0(\pol_count_reg_n_0_[6] ),
        .I1(\pol_count_reg_n_0_[7] ),
        .I2(\pol_count_reg_n_0_[0] ),
        .I3(\pol_count_reg_n_0_[1] ),
        .O(\pol_count_r[0]_i_2__2_n_0 ));
  FDRE \pol_count_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\pol_count_reg[3]_0 ),
        .Q(\pol_count_r_reg_n_0_[0] ),
        .R(reset_r));
  FDRE \pol_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[0]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[0] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[1]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[1] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[2]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[2] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[3]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[3] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[4]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[4] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[5]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[5] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[6]_i_1__2_n_0 ),
        .Q(\pol_count_reg_n_0_[6] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  FDRE \pol_count_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(pol_count__0),
        .D(\pol_count[7]_i_3__2_n_0 ),
        .Q(\pol_count_reg_n_0_[7] ),
        .R(\pol_count[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A88AAAA)) 
    \pol_state[0]_i_1__2 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[0]_i_2__2_n_0 ),
        .I2(\pol_state_reg[0]_0 ),
        .I3(pol_state[2]),
        .I4(\pol_state[0]_i_4__0_n_0 ),
        .I5(\pol_state[0]_i_5__2_n_0 ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h20AA2000)) 
    \pol_state[0]_i_2__2 
       (.I0(pol_state[3]),
        .I1(\pol_state[3]_i_3__2_n_0 ),
        .I2(\pol_state_reg[0]_2 ),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .O(\pol_state[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDFFDDDFFFFFFF)) 
    \pol_state[0]_i_4__0 
       (.I0(pol_state[1]),
        .I1(\pol_count_reg[3]_0 ),
        .I2(\pol_state_reg[0]_1 ),
        .I3(\pol_state_reg[0]_2 ),
        .I4(\pol_state_reg[3]_0 ),
        .I5(cur_polarity_reg_0),
        .O(\pol_state[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pol_state[0]_i_5__2 
       (.I0(pol_state[4]),
        .I1(out),
        .I2(Q),
        .O(\pol_state[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \pol_state[1]_i_1__2 
       (.I0(\nxt_pol_state_inferred__8/i__n_0 ),
        .I1(\pol_state[1]_i_2__1_n_0 ),
        .I2(\pol_state[1]_i_3__2_n_0 ),
        .I3(\pol_state[2]_i_3__2_n_0 ),
        .I4(\pol_state_reg[1]_0 ),
        .I5(\idl_count_r_reg[0]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h008B0000)) 
    \pol_state[1]_i_2__1 
       (.I0(\pol_state_reg[1]_0 ),
        .I1(\pol_state_reg[0]_2 ),
        .I2(cur_polarity_reg_0),
        .I3(\pol_count_reg[3]_0 ),
        .I4(pol_state[1]),
        .O(\pol_state[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD000D0D0)) 
    \pol_state[1]_i_3__2 
       (.I0(\pol_state_reg[0]_2 ),
        .I1(\pol_state[3]_i_3__2_n_0 ),
        .I2(pol_state[3]),
        .I3(\pol_state_reg[3]_0 ),
        .I4(cur_polarity_reg_0),
        .I5(\pol_state_reg[1]_1 ),
        .O(\pol_state[1]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F100)) 
    \pol_state[2]_i_1__2 
       (.I0(\idl_count_r_reg[0]_0 ),
        .I1(\pol_state[2]_i_3__2_n_0 ),
        .I2(\pol_state[3]_i_5__2_n_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(\pol_state_reg[2]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \pol_state[2]_i_2__2 
       (.I0(idl_count_r),
        .I1(idl_count_reg[3]),
        .I2(idl_count_reg[2]),
        .I3(idl_count_reg[1]),
        .I4(idl_count_reg[0]),
        .I5(\idl_count_r[0]_i_2__2_n_0 ),
        .O(\idl_count_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \pol_state[2]_i_3__2 
       (.I0(\pol_count_reg[3]_0 ),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .I3(pol_state[2]),
        .O(\pol_state[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    \pol_state[3]_i_1__2 
       (.I0(\pol_state[3]_i_2__2_n_0 ),
        .I1(\pol_state[3]_i_3__2_n_0 ),
        .I2(\pol_state_reg[2]_0 ),
        .I3(\pol_state[3]_i_5__2_n_0 ),
        .I4(\nxt_pol_state_inferred__8/i__n_0 ),
        .I5(\pol_state_reg[3]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pol_state[3]_i_2__2 
       (.I0(pol_state[3]),
        .I1(\pol_state_reg[3]_0 ),
        .I2(cur_polarity_reg_0),
        .O(\pol_state[3]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \pol_state[3]_i_3__2 
       (.I0(\inv_pol_count[7]_i_4__0_n_0 ),
        .I1(\inv_pol_count[7]_i_5__2_n_0 ),
        .I2(inv_idl_count_r),
        .O(\pol_state[3]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pol_state[3]_i_40__2 
       (.I0(D[1]),
        .I1(D[0]),
        .O(\rxheader_to_fifo_lane3_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \pol_state[3]_i_5__2 
       (.I0(pol_state[1]),
        .I1(\pol_count_reg[3]_0 ),
        .I2(\pol_state_reg[0]_2 ),
        .I3(\pol_state_reg[1]_0 ),
        .O(\pol_state[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
    \pol_state[4]_i_1__2 
       (.I0(\pol_state[4]_i_2__2_n_0 ),
        .I1(pol_state[1]),
        .I2(\pol_count_reg[3]_0 ),
        .I3(\nxt_pol_state_inferred__8/i__n_0 ),
        .I4(pol_state[4]),
        .I5(out),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \pol_state[4]_i_2__2 
       (.I0(pol_state[2]),
        .I1(cur_polarity_reg_0),
        .I2(\pol_state_reg[3]_0 ),
        .O(\pol_state[4]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[0]),
        .Q(Q),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[1]),
        .Q(pol_state[1]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[2]),
        .Q(pol_state[2]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDRE \pol_state_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[3]),
        .Q(pol_state[3]),
        .R(reset_r));
  (* FSM_ENCODED_STATES = "IDLE_ST:00100,INV_IDLE_ST:01000,CB_ST:00010,NO_POL_ST:10000,NO_CB_ST:00001" *) 
  FDSE \pol_state_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(D[2]),
        .D(p_0_in[4]),
        .Q(pol_state[4]),
        .S(reset_r));
  FDRE reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_r_reg_0),
        .Q(reset_r),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_RESET_LOGIC
   (SYSTEM_RESET_reg_0,
    ready_r_reg0,
    ready_r_reg0_0,
    stg1_aurora_64b66b_rx_0_cdc_to_reg,
    link_reset_out,
    power_down,
    sysreset_from_support,
    stg5_reg,
    rx_hard_err_i);
  output SYSTEM_RESET_reg_0;
  output ready_r_reg0;
  output ready_r_reg0_0;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg;
  input link_reset_out;
  input power_down;
  input sysreset_from_support;
  input stg5_reg;
  input [1:0]rx_hard_err_i;

  wire SYSTEM_RESET0_n_0;
  wire SYSTEM_RESET_reg_0;
  wire fsm_resetdone_sync;
  wire link_reset_out;
  wire link_reset_sync;
  wire power_down;
  wire power_down_sync;
  wire ready_r_reg0;
  wire ready_r_reg0_0;
  wire [1:0]rx_hard_err_i;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg;
  wire stg5_reg;
  wire sysreset_from_support;

  LUT4 #(
    .INIT(16'hFFEF)) 
    SYSTEM_RESET0
       (.I0(link_reset_sync),
        .I1(sysreset_from_support),
        .I2(fsm_resetdone_sync),
        .I3(power_down_sync),
        .O(SYSTEM_RESET0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    SYSTEM_RESET_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(SYSTEM_RESET0_n_0),
        .Q(SYSTEM_RESET_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'hE)) 
    polarity_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(rx_hard_err_i[0]),
        .O(ready_r_reg0_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(rx_hard_err_i[1]),
        .O(ready_r_reg0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_21 u_link_rst_sync
       (.link_reset_out(link_reset_out),
        .link_reset_sync(link_reset_sync),
        .stg4_reg_0(stg5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_22 u_pd_sync
       (.power_down(power_down),
        .power_down_sync(power_down_sync),
        .stg5_reg_0(stg5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_23 u_rst_done_sync
       (.fsm_resetdone_sync(fsm_resetdone_sync),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg),
        .stg5_reg_0(stg5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_3,
    RXDATAVALID_IN_REG,
    rx_soft_err_i,
    RX_PE_DATA_V,
    rx_hard_err_i,
    rx_polarity_r_reg,
    check_polarity_r_reg,
    RESET2FC_i,
    \remote_rdy_cntr_reg[1] ,
    Q,
    hld_polarity_i,
    polarity_val_i,
    \rx_na_idles_cntr_reg[4] ,
    remote_ready_det_reg,
    ready_r_reg0,
    rxdatavalid_to_lanes_i,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_3,
    rx_header_err_i_3,
    RX_HARD_ERR_reg,
    reset_lanes_i,
    rx_lossofsync_i_3,
    \RX_DATA_REG_reg[63] ,
    hold_reg_r);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_3;
  output RXDATAVALID_IN_REG;
  output [0:0]rx_soft_err_i;
  output [0:0]RX_PE_DATA_V;
  output [0:0]rx_hard_err_i;
  output rx_polarity_r_reg;
  output check_polarity_r_reg;
  output RESET2FC_i;
  output \remote_rdy_cntr_reg[1] ;
  output [63:0]Q;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input \rx_na_idles_cntr_reg[4] ;
  input remote_ready_det_reg;
  input ready_r_reg0;
  input rxdatavalid_to_lanes_i;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_3;
  input rx_header_err_i_3;
  input RX_HARD_ERR_reg;
  input reset_lanes_i;
  input rx_lossofsync_i_3;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input hold_reg_r;

  wire [63:0]Q;
  wire RESET2FC_i;
  wire RXDATAVALID_IN_REG;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire RX_HARD_ERR_reg;
  wire RX_HEADER_0_REG_reg;
  wire [0:0]RX_PE_DATA_V;
  wire RX_SOFT_ERR0;
  wire check_polarity_r_reg;
  wire [0:0]hld_polarity_i;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire [0:0]polarity_val_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire remote_ready_det_reg;
  wire reset_lanes_i;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_1_i_3;
  wire rx_header_err_i_3;
  wire rx_header_err_r;
  wire rx_lossofsync_i_3;
  wire \rx_na_idles_cntr_reg[4] ;
  wire rx_polarity_r_reg;
  wire rx_reset_i_3;
  wire [0:0]rx_soft_err_i;
  wire rxdatavalid_to_lanes_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_16 simplex_rx_err_detect_i
       (.RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_SOFT_ERR0(RX_SOFT_ERR0),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_hard_err_i(rx_hard_err_i),
        .rx_header_err_i_3(rx_header_err_i_3),
        .rx_header_err_r(rx_header_err_r),
        .rx_header_err_r_reg_0(\rx_na_idles_cntr_reg[4] ),
        .rx_soft_err_i(rx_soft_err_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_17 simplex_rx_lane_init_sm_i
       (.RX_SOFT_ERR0(RX_SOFT_ERR0),
        .check_polarity_r_reg_0(check_polarity_r_reg),
        .hld_polarity_i(hld_polarity_i),
        .illegal_btf_i(illegal_btf_i),
        .lane_up_flop_i_0(lane_up_flop_i),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r_reg_0(remote_ready_det_reg),
        .reset_lanes_i(reset_lanes_i),
        .rst_r_reg_0(rx_reset_i_3),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_r(rx_header_err_r),
        .rx_lossofsync_i_3(rx_lossofsync_i_3),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d6_reg(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_18 sym_dec_i
       (.Q(Q),
        .RESET2FC_i(RESET2FC_i),
        .RXDATAVALID_IN_REG_reg_0(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .hold_reg_r(hold_reg_r),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .\remote_rdy_cntr_reg[2]_0 (lane_up_flop_i),
        .remote_ready_det_reg_0(remote_ready_det_reg),
        .rx_header_1_i_3(rx_header_1_i_3),
        .\rx_na_idles_cntr_reg[4]_0 (\rx_na_idles_cntr_reg[4] ),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_2
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_2,
    RX_PE_DATA_V,
    rx_hard_err_i,
    rx_polarity_r_reg,
    check_polarity_r_reg,
    RESET2FC_lane1_i,
    rx_soft_err0,
    \remote_rdy_cntr_reg[1] ,
    lane_up_flop_i_0,
    Q,
    hld_polarity_i,
    polarity_val_i,
    \rx_na_idles_cntr_reg[4] ,
    RX_PE_DATA_V_reg,
    ready_r_reg0,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_2,
    rx_header_err_i_2,
    rx_soft_err_reg,
    RX_HARD_ERR_reg,
    rx_soft_err_reg_0,
    rxdatavalid_to_lanes_i,
    RXDATAVALID_IN_REG,
    \chan_bond_timer_reg[0] ,
    \chan_bond_timer_reg[0]_0 ,
    \chan_bond_timer_reg[0]_1 ,
    reset_lanes_i,
    rx_lossofsync_i_2,
    \RX_DATA_REG_reg[63] ,
    hold_reg_r);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_2;
  output [0:0]RX_PE_DATA_V;
  output [0:0]rx_hard_err_i;
  output rx_polarity_r_reg;
  output check_polarity_r_reg;
  output RESET2FC_lane1_i;
  output rx_soft_err0;
  output \remote_rdy_cntr_reg[1] ;
  output lane_up_flop_i_0;
  output [63:0]Q;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input \rx_na_idles_cntr_reg[4] ;
  input RX_PE_DATA_V_reg;
  input ready_r_reg0;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_2;
  input rx_header_err_i_2;
  input [2:0]rx_soft_err_reg;
  input RX_HARD_ERR_reg;
  input rx_soft_err_reg_0;
  input rxdatavalid_to_lanes_i;
  input RXDATAVALID_IN_REG;
  input \chan_bond_timer_reg[0] ;
  input \chan_bond_timer_reg[0]_0 ;
  input \chan_bond_timer_reg[0]_1 ;
  input reset_lanes_i;
  input rx_lossofsync_i_2;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input hold_reg_r;

  wire [63:0]Q;
  wire RESET2FC_lane1_i;
  wire RXDATAVALID_IN_REG;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire RX_HARD_ERR_reg;
  wire RX_HEADER_0_REG_reg;
  wire [0:0]RX_PE_DATA_V;
  wire RX_PE_DATA_V_reg;
  wire RX_SOFT_ERR0;
  wire \chan_bond_timer_reg[0] ;
  wire \chan_bond_timer_reg[0]_0 ;
  wire \chan_bond_timer_reg[0]_1 ;
  wire check_polarity_r_reg;
  wire [0:0]hld_polarity_i;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire lane_up_flop_i_0;
  wire [0:0]polarity_val_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire reset_lanes_i;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_1_i_2;
  wire rx_header_err_i_2;
  wire rx_header_err_r;
  wire rx_lossofsync_i_2;
  wire \rx_na_idles_cntr_reg[4] ;
  wire rx_polarity_r_reg;
  wire rx_reset_i_2;
  wire rx_soft_err0;
  wire [2:0]rx_soft_err_reg;
  wire rx_soft_err_reg_0;
  wire rxdatavalid_to_lanes_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_11 simplex_rx_err_detect_i
       (.RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_SOFT_ERR0(RX_SOFT_ERR0),
        .RX_SOFT_ERR_reg_0(\rx_na_idles_cntr_reg[4] ),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_hard_err_i(rx_hard_err_i),
        .rx_header_err_i_2(rx_header_err_i_2),
        .rx_header_err_r(rx_header_err_r),
        .rx_soft_err0(rx_soft_err0),
        .rx_soft_err_reg(rx_soft_err_reg),
        .rx_soft_err_reg_0(rx_soft_err_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_12 simplex_rx_lane_init_sm_i
       (.RX_SOFT_ERR0(RX_SOFT_ERR0),
        .\chan_bond_timer_reg[0] (\chan_bond_timer_reg[0] ),
        .\chan_bond_timer_reg[0]_0 (\chan_bond_timer_reg[0]_0 ),
        .\chan_bond_timer_reg[0]_1 (\chan_bond_timer_reg[0]_1 ),
        .check_polarity_r_reg_0(check_polarity_r_reg),
        .hld_polarity_i(hld_polarity_i),
        .illegal_btf_i(illegal_btf_i),
        .lane_up_flop_i_0(lane_up_flop_i),
        .lane_up_flop_i_1(lane_up_flop_i_0),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r_reg_0(RX_PE_DATA_V_reg),
        .reset_lanes_i(reset_lanes_i),
        .rst_r_reg_0(rx_reset_i_2),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_r(rx_header_err_r),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d6_reg(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_13 sym_dec_i
       (.Q(Q),
        .RESET2FC_lane1_i(RESET2FC_lane1_i),
        .RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .RX_PE_DATA_V_reg_0(RX_PE_DATA_V_reg),
        .hold_reg_r(hold_reg_r),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .\remote_rdy_cntr_reg[2]_0 (lane_up_flop_i),
        .rx_header_1_i_2(rx_header_1_i_2),
        .\rx_na_idles_cntr_reg[4]_0 (\rx_na_idles_cntr_reg[4] ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_3
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_1,
    RX_SOFT_ERR_reg,
    RX_PE_DATA_V,
    rx_polarity_r_reg,
    check_polarity_r_reg,
    RESET2FC_lane2_i,
    \remote_rdy_cntr_reg[1] ,
    rx_channel_hard_err_c,
    Q,
    hld_polarity_i,
    polarity_val_i,
    \rx_na_idles_cntr_reg[4] ,
    remote_ready_det_reg,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_1,
    rx_header_err_i_1,
    RX_CHANNEL_HARD_ERR_reg,
    RX_HARD_ERR_reg,
    RXDATAVALID_IN_REG,
    rxdatavalid_to_lanes_i,
    reset_lanes_i,
    rx_lossofsync_i_1,
    \RX_DATA_REG_reg[63] ,
    hold_reg_r);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_1;
  output [0:0]RX_SOFT_ERR_reg;
  output [0:0]RX_PE_DATA_V;
  output rx_polarity_r_reg;
  output check_polarity_r_reg;
  output RESET2FC_lane2_i;
  output \remote_rdy_cntr_reg[1] ;
  output rx_channel_hard_err_c;
  output [63:0]Q;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input \rx_na_idles_cntr_reg[4] ;
  input remote_ready_det_reg;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_1;
  input rx_header_err_i_1;
  input [2:0]RX_CHANNEL_HARD_ERR_reg;
  input RX_HARD_ERR_reg;
  input RXDATAVALID_IN_REG;
  input rxdatavalid_to_lanes_i;
  input reset_lanes_i;
  input rx_lossofsync_i_1;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input hold_reg_r;

  wire [63:0]Q;
  wire RESET2FC_lane2_i;
  wire RXDATAVALID_IN_REG;
  wire [2:0]RX_CHANNEL_HARD_ERR_reg;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire RX_HARD_ERR_reg;
  wire RX_HEADER_0_REG_reg;
  wire [0:0]RX_PE_DATA_V;
  wire RX_SOFT_ERR0;
  wire [0:0]RX_SOFT_ERR_reg;
  wire check_polarity_r_reg;
  wire [0:0]hld_polarity_i;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire [0:0]polarity_val_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire remote_ready_det_reg;
  wire reset_lanes_i;
  wire rx_channel_hard_err_c;
  wire rx_enable_err_detect_i;
  wire rx_header_1_i_1;
  wire rx_header_err_i_1;
  wire rx_header_err_r;
  wire rx_lossofsync_i_1;
  wire \rx_na_idles_cntr_reg[4] ;
  wire rx_polarity_r_reg;
  wire rx_reset_i_1;
  wire rxdatavalid_to_lanes_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_6 simplex_rx_err_detect_i
       (.RX_CHANNEL_HARD_ERR_reg(RX_CHANNEL_HARD_ERR_reg),
        .RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_SOFT_ERR0(RX_SOFT_ERR0),
        .RX_SOFT_ERR_reg_0(RX_SOFT_ERR_reg),
        .polarity_r_reg(remote_ready_det_reg),
        .ready_r_reg0(ready_r_reg0),
        .rx_channel_hard_err_c(rx_channel_hard_err_c),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_i_1(rx_header_err_i_1),
        .rx_header_err_r(rx_header_err_r),
        .rx_header_err_r_reg_0(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_7 simplex_rx_lane_init_sm_i
       (.RX_SOFT_ERR0(RX_SOFT_ERR0),
        .check_polarity_r_reg_0(check_polarity_r_reg),
        .hld_polarity_i(hld_polarity_i),
        .illegal_btf_i(illegal_btf_i),
        .lane_up_flop_i_0(lane_up_flop_i),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r_reg_0(remote_ready_det_reg),
        .reset_lanes_i(reset_lanes_i),
        .rst_r_reg_0(rx_reset_i_1),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_r(rx_header_err_r),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d5_reg(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_8 sym_dec_i
       (.Q(Q),
        .RESET2FC_lane2_i(RESET2FC_lane2_i),
        .RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .hold_reg_r(hold_reg_r),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .\remote_rdy_cntr_reg[2]_0 (lane_up_flop_i),
        .remote_ready_det_reg_0(remote_ready_det_reg),
        .rx_header_1_i_1(rx_header_1_i_1),
        .\rx_na_idles_cntr_reg[4]_0 (\rx_na_idles_cntr_reg[4] ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_4
   (in_polarity_i,
    lane_up_flop_i,
    rx_reset_i_0,
    RX_SOFT_ERR_reg,
    RX_PE_DATA_V,
    RX_HARD_ERR_reg,
    rx_polarity_r_reg,
    check_polarity_r_reg,
    RESET2FC_lane3_i,
    \remote_rdy_cntr_reg[1] ,
    Q,
    hld_polarity_i,
    polarity_val_i,
    \rx_na_idles_cntr_reg[4] ,
    RX_PE_DATA_V_reg,
    RX_HEADER_0_REG_reg,
    rx_header_1_i_0,
    rx_header_err_i_0,
    RX_HARD_ERR_reg_0,
    RXDATAVALID_IN_REG,
    rxdatavalid_to_lanes_i,
    remote_ready_r_reg,
    remote_ready_r_reg_0,
    remote_ready_r_reg_1,
    reset_lanes_i,
    rx_lossofsync_i_0,
    \RX_DATA_REG_reg[63] ,
    hold_reg_r);
  output [0:0]in_polarity_i;
  output lane_up_flop_i;
  output rx_reset_i_0;
  output [0:0]RX_SOFT_ERR_reg;
  output [0:0]RX_PE_DATA_V;
  output [0:0]RX_HARD_ERR_reg;
  output rx_polarity_r_reg;
  output check_polarity_r_reg;
  output RESET2FC_lane3_i;
  output \remote_rdy_cntr_reg[1] ;
  output [63:0]Q;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input \rx_na_idles_cntr_reg[4] ;
  input RX_PE_DATA_V_reg;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i_0;
  input rx_header_err_i_0;
  input RX_HARD_ERR_reg_0;
  input RXDATAVALID_IN_REG;
  input rxdatavalid_to_lanes_i;
  input remote_ready_r_reg;
  input remote_ready_r_reg_0;
  input remote_ready_r_reg_1;
  input reset_lanes_i;
  input rx_lossofsync_i_0;
  input [63:0]\RX_DATA_REG_reg[63] ;
  input hold_reg_r;

  wire [63:0]Q;
  wire RESET2FC_lane3_i;
  wire RXDATAVALID_IN_REG;
  wire [63:0]\RX_DATA_REG_reg[63] ;
  wire [0:0]RX_HARD_ERR_reg;
  wire RX_HARD_ERR_reg_0;
  wire RX_HEADER_0_REG_reg;
  wire [0:0]RX_PE_DATA_V;
  wire RX_PE_DATA_V_reg;
  wire RX_SOFT_ERR0;
  wire [0:0]RX_SOFT_ERR_reg;
  wire check_polarity_r_reg;
  wire [0:0]hld_polarity_i;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [0:0]in_polarity_i;
  wire lane_up_flop_i;
  wire [0:0]polarity_val_i;
  wire ready_r_reg0;
  wire \remote_rdy_cntr_reg[1] ;
  wire remote_ready_r_reg;
  wire remote_ready_r_reg_0;
  wire remote_ready_r_reg_1;
  wire reset_lanes_i;
  wire rx_enable_err_detect_i;
  wire rx_header_1_i_0;
  wire rx_header_err_i_0;
  wire rx_header_err_r;
  wire rx_lossofsync_i_0;
  wire \rx_na_idles_cntr_reg[4] ;
  wire rx_polarity_r_reg;
  wire rx_reset_i_0;
  wire rxdatavalid_to_lanes_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT simplex_rx_err_detect_i
       (.RX_HARD_ERR_reg_0(RX_HARD_ERR_reg),
        .RX_HARD_ERR_reg_1(RX_HARD_ERR_reg_0),
        .RX_SOFT_ERR0(RX_SOFT_ERR0),
        .RX_SOFT_ERR_reg_0(RX_SOFT_ERR_reg),
        .RX_SOFT_ERR_reg_1(\rx_na_idles_cntr_reg[4] ),
        .polarity_r_reg(RX_PE_DATA_V_reg),
        .ready_r_reg0(ready_r_reg0),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_i_0(rx_header_err_i_0),
        .rx_header_err_r(rx_header_err_r));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM simplex_rx_lane_init_sm_i
       (.RX_SOFT_ERR0(RX_SOFT_ERR0),
        .check_polarity_r_reg_0(check_polarity_r_reg),
        .hld_polarity_i(hld_polarity_i),
        .illegal_btf_i(illegal_btf_i),
        .lane_up_flop_i_0(lane_up_flop_i),
        .polarity_r_reg_0(in_polarity_i),
        .polarity_val_i(polarity_val_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r_reg_0(RX_PE_DATA_V_reg),
        .reset_lanes_i(reset_lanes_i),
        .rst_r_reg_0(rx_reset_i_0),
        .rx_enable_err_detect_i(rx_enable_err_detect_i),
        .rx_header_err_r(rx_header_err_r),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d6_reg(\rx_na_idles_cntr_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC sym_dec_i
       (.Q(Q),
        .RESET2FC_lane3_i(RESET2FC_lane3_i),
        .RXDATAVALID_IN_REG(RXDATAVALID_IN_REG),
        .\RX_DATA_REG_reg[63]_0 (\RX_DATA_REG_reg[63] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .RX_PE_DATA_V_reg_0(RX_PE_DATA_V_reg),
        .hold_reg_r(hold_reg_r),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[1]_0 (\remote_rdy_cntr_reg[1] ),
        .\remote_rdy_cntr_reg[2]_0 (lane_up_flop_i),
        .remote_ready_r_reg(remote_ready_r_reg),
        .remote_ready_r_reg_0(remote_ready_r_reg_0),
        .remote_ready_r_reg_1(remote_ready_r_reg_1),
        .rx_header_1_i_0(rx_header_1_i_0),
        .\rx_na_idles_cntr_reg[4]_0 (\rx_na_idles_cntr_reg[4] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_ERR_DETECT
   (rx_hard_err,
    rx_channel_hard_err_c,
    RX_CHANNEL_HARD_ERR_reg_0);
  output rx_hard_err;
  input rx_channel_hard_err_c;
  input RX_CHANNEL_HARD_ERR_reg_0;

  wire RX_CHANNEL_HARD_ERR_reg_0;
  wire rx_channel_hard_err_c;
  wire rx_hard_err;

  FDRE RX_CHANNEL_HARD_ERR_reg
       (.C(RX_CHANNEL_HARD_ERR_reg_0),
        .CE(1'b1),
        .D(rx_channel_hard_err_c),
        .Q(rx_hard_err),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_INIT_SM
   (reset_lanes_i,
    en_chan_sync_rx,
    in0,
    RX_CHANNEL_UP_reg_0,
    RX_CHANNEL_UP_reg_1,
    ready_r_reg_0,
    ch_bond_done_i,
    RX_CHANNEL_UP_reg_2,
    remote_ready_r_reg_0,
    RX_PE_DATA_V,
    reset_lanes_flop_0_i_0,
    reset_lanes_flop_0_i_1,
    reset_lanes_flop_0_i_2,
    reset_lanes_flop_0_i_3,
    \chan_bond_timer_reg[0]_0 );
  output reset_lanes_i;
  output en_chan_sync_rx;
  output in0;
  output RX_CHANNEL_UP_reg_0;
  output RX_CHANNEL_UP_reg_1;
  input ready_r_reg_0;
  input [0:3]ch_bond_done_i;
  input RX_CHANNEL_UP_reg_2;
  input remote_ready_r_reg_0;
  input [0:3]RX_PE_DATA_V;
  input reset_lanes_flop_0_i_0;
  input reset_lanes_flop_0_i_1;
  input reset_lanes_flop_0_i_2;
  input reset_lanes_flop_0_i_3;
  input \chan_bond_timer_reg[0]_0 ;

  wire RX_CHANNEL_UP_reg_0;
  wire RX_CHANNEL_UP_reg_1;
  wire RX_CHANNEL_UP_reg_2;
  wire [0:3]RX_PE_DATA_V;
  wire all_ch_bond_done_c__0;
  wire bond_passed_r;
  wire [0:3]ch_bond_done_i;
  wire chan_bond_reset_i;
  (* RTL_KEEP = "true" *) wire [8:0]chan_bond_timeout_val;
  wire [8:0]chan_bond_timer;
  wire \chan_bond_timer[0]_i_1_n_0 ;
  wire \chan_bond_timer[8]_i_3_n_0 ;
  wire [8:8]chan_bond_timer_0;
  wire \chan_bond_timer_reg[0]_0 ;
  wire channel_bond_q;
  wire channel_bond_qq;
  wire channel_bond_r;
  wire en_chan_sync_rx;
  wire in0;
  wire next_channel_bond_c;
  wire next_ready_c;
  wire next_wait_for_remote_c;
  wire [8:1]p_2_in;
  wire ready_r;
  wire ready_r_reg_0;
  wire remote_ready_r;
  wire remote_ready_r_reg_0;
  wire reset_lanes_c;
  wire reset_lanes_flop_0_i_0;
  wire reset_lanes_flop_0_i_1;
  wire reset_lanes_flop_0_i_2;
  wire reset_lanes_flop_0_i_3;
  wire reset_lanes_i;
  (* RTL_KEEP = "true" *) wire reset_watchdog;
  wire reset_watchdog_i_1_n_0;
  wire reset_watchdog_i_2_n_0;
  wire reset_watchdog_i_3_n_0;
  wire reset_watchdog_i_4_n_0;
  wire wait_for_lane_up_r;
  wire wait_for_lane_up_r0;
  wire wait_for_remote_r;
  wire [0:2]watchdog_count_r;
  wire \watchdog_count_r[0]_i_1_n_0 ;
  wire \watchdog_count_r[0]_i_2_n_0 ;
  wire \watchdog_count_r[1]_i_1_n_0 ;
  wire \watchdog_count_r[2]_i_1_n_0 ;

  LUT3 #(
    .INIT(8'hFE)) 
    CHAN_BOND_RESET_i_1
       (.I0(watchdog_count_r[1]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[0]),
        .O(chan_bond_reset_i));
  FDRE CHAN_BOND_RESET_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(chan_bond_reset_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    RX_CHANNEL_UP_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(ready_r),
        .Q(RX_CHANNEL_UP_reg_0),
        .R(RX_CHANNEL_UP_reg_2));
  LUT4 #(
    .INIT(16'h8000)) 
    all_ch_bond_done_c
       (.I0(ch_bond_done_i[2]),
        .I1(ch_bond_done_i[3]),
        .I2(ch_bond_done_i[0]),
        .I3(ch_bond_done_i[1]),
        .O(all_ch_bond_done_c__0));
  FDRE #(
    .INIT(1'b0)) 
    bond_passed_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(all_ch_bond_done_c__0),
        .Q(bond_passed_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000004F)) 
    \chan_bond_timer[0]_i_1 
       (.I0(channel_bond_q),
        .I1(channel_bond_qq),
        .I2(chan_bond_timer[0]),
        .I3(wait_for_lane_up_r),
        .I4(bond_passed_r),
        .I5(\chan_bond_timer_reg[0]_0 ),
        .O(\chan_bond_timer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \chan_bond_timer[1]_i_1 
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timer[1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \chan_bond_timer[2]_i_1 
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timer[1]),
        .I2(chan_bond_timer[2]),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \chan_bond_timer[3]_i_1 
       (.I0(chan_bond_timer[1]),
        .I1(chan_bond_timer[0]),
        .I2(chan_bond_timer[2]),
        .I3(chan_bond_timer[3]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \chan_bond_timer[4]_i_1 
       (.I0(chan_bond_timer[2]),
        .I1(chan_bond_timer[0]),
        .I2(chan_bond_timer[1]),
        .I3(chan_bond_timer[3]),
        .I4(chan_bond_timer[4]),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \chan_bond_timer[5]_i_1 
       (.I0(chan_bond_timer[3]),
        .I1(chan_bond_timer[1]),
        .I2(chan_bond_timer[0]),
        .I3(chan_bond_timer[2]),
        .I4(chan_bond_timer[4]),
        .I5(chan_bond_timer[5]),
        .O(p_2_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \chan_bond_timer[6]_i_1 
       (.I0(\chan_bond_timer[8]_i_3_n_0 ),
        .I1(chan_bond_timer[6]),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \chan_bond_timer[7]_i_1 
       (.I0(\chan_bond_timer[8]_i_3_n_0 ),
        .I1(chan_bond_timer[6]),
        .I2(chan_bond_timer[7]),
        .O(p_2_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \chan_bond_timer[8]_i_1 
       (.I0(wait_for_lane_up_r),
        .I1(channel_bond_qq),
        .I2(channel_bond_q),
        .I3(\chan_bond_timer_reg[0]_0 ),
        .I4(bond_passed_r),
        .O(chan_bond_timer_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \chan_bond_timer[8]_i_2 
       (.I0(chan_bond_timer[6]),
        .I1(\chan_bond_timer[8]_i_3_n_0 ),
        .I2(chan_bond_timer[7]),
        .I3(chan_bond_timer[8]),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \chan_bond_timer[8]_i_3 
       (.I0(chan_bond_timer[5]),
        .I1(chan_bond_timer[3]),
        .I2(chan_bond_timer[1]),
        .I3(chan_bond_timer[0]),
        .I4(chan_bond_timer[2]),
        .I5(chan_bond_timer[4]),
        .O(\chan_bond_timer[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[0] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(\chan_bond_timer[0]_i_1_n_0 ),
        .Q(chan_bond_timer[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[1] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[1]),
        .Q(chan_bond_timer[1]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[2] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[2]),
        .Q(chan_bond_timer[2]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[3] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[3]),
        .Q(chan_bond_timer[3]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[4] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[4]),
        .Q(chan_bond_timer[4]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[5] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[5]),
        .Q(chan_bond_timer[5]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[6] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[6]),
        .Q(chan_bond_timer[6]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[7] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[7]),
        .Q(chan_bond_timer[7]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    \chan_bond_timer_reg[8] 
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(p_2_in[8]),
        .Q(chan_bond_timer[8]),
        .R(chan_bond_timer_0));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_q_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(channel_bond_r),
        .Q(channel_bond_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_qq_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(channel_bond_q),
        .Q(channel_bond_qq),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    channel_bond_r_i_1
       (.I0(wait_for_lane_up_r),
        .I1(bond_passed_r),
        .O(next_channel_bond_c));
  FDRE #(
    .INIT(1'b0)) 
    channel_bond_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(next_channel_bond_c),
        .Q(channel_bond_r),
        .R(wait_for_lane_up_r0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b0)) 
    en_chan_sync_flop_i
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(channel_bond_r),
        .Q(en_chan_sync_rx),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(chan_bond_timeout_val[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(chan_bond_timeout_val[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(chan_bond_timeout_val[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(chan_bond_timeout_val[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(chan_bond_timeout_val[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(chan_bond_timeout_val[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(chan_bond_timeout_val[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(chan_bond_timeout_val[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(chan_bond_timeout_val[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    m_axi_rx_tvalid_i_1
       (.I0(RX_CHANNEL_UP_reg_0),
        .I1(RX_PE_DATA_V[1]),
        .I2(RX_PE_DATA_V[0]),
        .I3(RX_PE_DATA_V[3]),
        .I4(RX_PE_DATA_V[2]),
        .O(RX_CHANNEL_UP_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    ready_r_i_1__3
       (.I0(bond_passed_r),
        .I1(remote_ready_r),
        .I2(wait_for_remote_r),
        .I3(ready_r),
        .O(next_ready_c));
  FDRE #(
    .INIT(1'b0)) 
    ready_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(wait_for_lane_up_r0));
  FDRE #(
    .INIT(1'b0)) 
    remote_ready_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(remote_ready_r_reg_0),
        .Q(remote_ready_r),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  FDRE #(
    .INIT(1'b1)) 
    reset_lanes_flop_0_i
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(reset_lanes_c),
        .Q(reset_lanes_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF15555555)) 
    reset_lanes_flop_0_i_i_1
       (.I0(wait_for_lane_up_r),
        .I1(reset_lanes_flop_0_i_0),
        .I2(reset_lanes_flop_0_i_1),
        .I3(reset_lanes_flop_0_i_2),
        .I4(reset_lanes_flop_0_i_3),
        .I5(RX_CHANNEL_UP_reg_2),
        .O(reset_lanes_c));
  LUT3 #(
    .INIT(8'h80)) 
    reset_watchdog_i_1
       (.I0(reset_watchdog_i_2_n_0),
        .I1(reset_watchdog_i_3_n_0),
        .I2(reset_watchdog_i_4_n_0),
        .O(reset_watchdog_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_i_2
       (.I0(chan_bond_timer[0]),
        .I1(chan_bond_timeout_val[0]),
        .I2(chan_bond_timeout_val[2]),
        .I3(chan_bond_timer[2]),
        .I4(chan_bond_timeout_val[1]),
        .I5(chan_bond_timer[1]),
        .O(reset_watchdog_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_i_3
       (.I0(chan_bond_timer[6]),
        .I1(chan_bond_timeout_val[6]),
        .I2(chan_bond_timeout_val[8]),
        .I3(chan_bond_timer[8]),
        .I4(chan_bond_timeout_val[7]),
        .I5(chan_bond_timer[7]),
        .O(reset_watchdog_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    reset_watchdog_i_4
       (.I0(chan_bond_timer[3]),
        .I1(chan_bond_timeout_val[3]),
        .I2(chan_bond_timeout_val[5]),
        .I3(chan_bond_timer[5]),
        .I4(chan_bond_timeout_val[4]),
        .I5(chan_bond_timer[4]),
        .O(reset_watchdog_i_4_n_0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    reset_watchdog_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(reset_watchdog_i_1_n_0),
        .Q(reset_watchdog),
        .R(RX_CHANNEL_UP_reg_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wait_for_lane_up_r_i_1
       (.I0(\chan_bond_timer_reg[0]_0 ),
        .I1(watchdog_count_r[0]),
        .I2(watchdog_count_r[1]),
        .I3(watchdog_count_r[2]),
        .O(wait_for_lane_up_r0));
  FDRE #(
    .INIT(1'b0)) 
    wait_for_lane_up_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(wait_for_lane_up_r0),
        .Q(wait_for_lane_up_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hAA00FE00)) 
    wait_for_remote_r_i_1
       (.I0(channel_bond_r),
        .I1(ready_r),
        .I2(wait_for_remote_r),
        .I3(bond_passed_r),
        .I4(remote_ready_r),
        .O(next_wait_for_remote_c));
  FDRE #(
    .INIT(1'b0)) 
    wait_for_remote_r_reg
       (.C(ready_r_reg_0),
        .CE(1'b1),
        .D(next_wait_for_remote_c),
        .Q(wait_for_remote_r),
        .R(wait_for_lane_up_r0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \watchdog_count_r[0]_i_1 
       (.I0(watchdog_count_r[0]),
        .I1(watchdog_count_r[2]),
        .I2(watchdog_count_r[1]),
        .I3(reset_watchdog),
        .O(\watchdog_count_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEEB)) 
    \watchdog_count_r[0]_i_2 
       (.I0(reset_watchdog),
        .I1(watchdog_count_r[0]),
        .I2(watchdog_count_r[2]),
        .I3(watchdog_count_r[1]),
        .O(\watchdog_count_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \watchdog_count_r[1]_i_1 
       (.I0(reset_watchdog),
        .I1(watchdog_count_r[1]),
        .I2(watchdog_count_r[2]),
        .O(\watchdog_count_r[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \watchdog_count_r[2]_i_1 
       (.I0(reset_watchdog),
        .I1(watchdog_count_r[2]),
        .O(\watchdog_count_r[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[0] 
       (.C(ready_r_reg_0),
        .CE(\watchdog_count_r[0]_i_1_n_0 ),
        .D(\watchdog_count_r[0]_i_2_n_0 ),
        .Q(watchdog_count_r[0]),
        .R(RX_CHANNEL_UP_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[1] 
       (.C(ready_r_reg_0),
        .CE(\watchdog_count_r[0]_i_1_n_0 ),
        .D(\watchdog_count_r[1]_i_1_n_0 ),
        .Q(watchdog_count_r[1]),
        .R(RX_CHANNEL_UP_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \watchdog_count_r_reg[2] 
       (.C(ready_r_reg_0),
        .CE(\watchdog_count_r[0]_i_1_n_0 ),
        .D(\watchdog_count_r[2]_i_1_n_0 ),
        .Q(watchdog_count_r[2]),
        .R(RX_CHANNEL_UP_reg_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT
   (rx_header_err_r,
    RX_SOFT_ERR_reg_0,
    RX_HARD_ERR_reg_0,
    ready_r_reg0,
    rx_header_err_i_0,
    RX_SOFT_ERR_reg_1,
    RX_SOFT_ERR0,
    RX_HARD_ERR_reg_1,
    rx_enable_err_detect_i,
    polarity_r_reg);
  output rx_header_err_r;
  output [0:0]RX_SOFT_ERR_reg_0;
  output [0:0]RX_HARD_ERR_reg_0;
  output ready_r_reg0;
  input rx_header_err_i_0;
  input RX_SOFT_ERR_reg_1;
  input RX_SOFT_ERR0;
  input RX_HARD_ERR_reg_1;
  input rx_enable_err_detect_i;
  input polarity_r_reg;

  wire [0:0]RX_HARD_ERR_reg_0;
  wire RX_HARD_ERR_reg_1;
  wire RX_SOFT_ERR0;
  wire [0:0]RX_SOFT_ERR_reg_0;
  wire RX_SOFT_ERR_reg_1;
  wire polarity_r_reg;
  wire ready_r_reg0;
  wire rx_enable_err_detect_i;
  wire rx_header_err_i_0;
  wire rx_header_err_r;

  FDRE RX_HARD_ERR_reg
       (.C(RX_SOFT_ERR_reg_1),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(RX_HARD_ERR_reg_0),
        .R(RX_HARD_ERR_reg_1));
  FDRE RX_SOFT_ERR_reg
       (.C(RX_SOFT_ERR_reg_1),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(RX_SOFT_ERR_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    polarity_r_i_1__1
       (.I0(RX_HARD_ERR_reg_0),
        .I1(polarity_r_reg),
        .O(ready_r_reg0));
  FDRE rx_header_err_r_reg
       (.C(RX_SOFT_ERR_reg_1),
        .CE(1'b1),
        .D(rx_header_err_i_0),
        .Q(rx_header_err_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_11
   (rx_header_err_r,
    rx_hard_err_i,
    rx_soft_err0,
    rx_header_err_i_2,
    RX_SOFT_ERR_reg_0,
    RX_SOFT_ERR0,
    RX_HARD_ERR_reg_0,
    rx_enable_err_detect_i,
    rx_soft_err_reg,
    rx_soft_err_reg_0);
  output rx_header_err_r;
  output [0:0]rx_hard_err_i;
  output rx_soft_err0;
  input rx_header_err_i_2;
  input RX_SOFT_ERR_reg_0;
  input RX_SOFT_ERR0;
  input RX_HARD_ERR_reg_0;
  input rx_enable_err_detect_i;
  input [2:0]rx_soft_err_reg;
  input rx_soft_err_reg_0;

  wire RX_HARD_ERR_reg_0;
  wire RX_SOFT_ERR0;
  wire RX_SOFT_ERR_reg_0;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_err_i_2;
  wire rx_header_err_r;
  wire rx_soft_err0;
  wire [1:1]rx_soft_err_i;
  wire [2:0]rx_soft_err_reg;
  wire rx_soft_err_reg_0;

  FDRE RX_HARD_ERR_reg
       (.C(RX_SOFT_ERR_reg_0),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(rx_hard_err_i),
        .R(RX_HARD_ERR_reg_0));
  FDRE RX_SOFT_ERR_reg
       (.C(RX_SOFT_ERR_reg_0),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(rx_soft_err_i),
        .R(1'b0));
  FDRE rx_header_err_r_reg
       (.C(RX_SOFT_ERR_reg_0),
        .CE(1'b1),
        .D(rx_header_err_i_2),
        .Q(rx_header_err_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    rx_soft_err_i_1
       (.I0(rx_soft_err_i),
        .I1(rx_soft_err_reg[2]),
        .I2(rx_soft_err_reg[0]),
        .I3(rx_soft_err_reg[1]),
        .I4(rx_soft_err_reg_0),
        .O(rx_soft_err0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_16
   (rx_header_err_r,
    rx_soft_err_i,
    rx_hard_err_i,
    rx_header_err_i_3,
    rx_header_err_r_reg_0,
    RX_SOFT_ERR0,
    RX_HARD_ERR_reg_0,
    rx_enable_err_detect_i);
  output rx_header_err_r;
  output [0:0]rx_soft_err_i;
  output [0:0]rx_hard_err_i;
  input rx_header_err_i_3;
  input rx_header_err_r_reg_0;
  input RX_SOFT_ERR0;
  input RX_HARD_ERR_reg_0;
  input rx_enable_err_detect_i;

  wire RX_HARD_ERR_reg_0;
  wire RX_SOFT_ERR0;
  wire rx_enable_err_detect_i;
  wire [0:0]rx_hard_err_i;
  wire rx_header_err_i_3;
  wire rx_header_err_r;
  wire rx_header_err_r_reg_0;
  wire [0:0]rx_soft_err_i;

  FDRE RX_HARD_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(rx_hard_err_i),
        .R(RX_HARD_ERR_reg_0));
  FDRE RX_SOFT_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(rx_soft_err_i),
        .R(1'b0));
  FDRE rx_header_err_r_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(rx_header_err_i_3),
        .Q(rx_header_err_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_ERR_DETECT_6
   (rx_header_err_r,
    RX_SOFT_ERR_reg_0,
    ready_r_reg0,
    rx_channel_hard_err_c,
    rx_header_err_i_1,
    rx_header_err_r_reg_0,
    RX_SOFT_ERR0,
    RX_HARD_ERR_reg_0,
    rx_enable_err_detect_i,
    polarity_r_reg,
    RX_CHANNEL_HARD_ERR_reg);
  output rx_header_err_r;
  output [0:0]RX_SOFT_ERR_reg_0;
  output ready_r_reg0;
  output rx_channel_hard_err_c;
  input rx_header_err_i_1;
  input rx_header_err_r_reg_0;
  input RX_SOFT_ERR0;
  input RX_HARD_ERR_reg_0;
  input rx_enable_err_detect_i;
  input polarity_r_reg;
  input [2:0]RX_CHANNEL_HARD_ERR_reg;

  wire [2:0]RX_CHANNEL_HARD_ERR_reg;
  wire RX_HARD_ERR_reg_0;
  wire RX_SOFT_ERR0;
  wire [0:0]RX_SOFT_ERR_reg_0;
  wire polarity_r_reg;
  wire ready_r_reg0;
  wire rx_channel_hard_err_c;
  wire rx_enable_err_detect_i;
  wire [2:2]rx_hard_err_i;
  wire rx_header_err_i_1;
  wire rx_header_err_r;
  wire rx_header_err_r_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    RX_CHANNEL_HARD_ERR_i_1
       (.I0(rx_hard_err_i),
        .I1(RX_CHANNEL_HARD_ERR_reg[0]),
        .I2(RX_CHANNEL_HARD_ERR_reg[2]),
        .I3(RX_CHANNEL_HARD_ERR_reg[1]),
        .O(rx_channel_hard_err_c));
  FDRE RX_HARD_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(rx_enable_err_detect_i),
        .Q(rx_hard_err_i),
        .R(RX_HARD_ERR_reg_0));
  FDRE RX_SOFT_ERR_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(RX_SOFT_ERR0),
        .Q(RX_SOFT_ERR_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'hE)) 
    polarity_r_i_1__0
       (.I0(rx_hard_err_i),
        .I1(polarity_r_reg),
        .O(ready_r_reg0));
  FDRE rx_header_err_r_reg
       (.C(rx_header_err_r_reg_0),
        .CE(1'b1),
        .D(rx_header_err_i_1),
        .Q(rx_header_err_r),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_GLOBAL_LOGIC
   (reset_lanes_i,
    en_chan_sync_rx,
    in0,
    RX_CHANNEL_UP_reg,
    rx_hard_err,
    RX_CHANNEL_UP_reg_0,
    ready_r_reg,
    ch_bond_done_i,
    RX_CHANNEL_UP_reg_1,
    remote_ready_r_reg,
    rx_channel_hard_err_c,
    RX_PE_DATA_V,
    reset_lanes_flop_0_i,
    reset_lanes_flop_0_i_0,
    reset_lanes_flop_0_i_1,
    reset_lanes_flop_0_i_2,
    \chan_bond_timer_reg[0] );
  output reset_lanes_i;
  output en_chan_sync_rx;
  output in0;
  output RX_CHANNEL_UP_reg;
  output rx_hard_err;
  output RX_CHANNEL_UP_reg_0;
  input ready_r_reg;
  input [0:3]ch_bond_done_i;
  input RX_CHANNEL_UP_reg_1;
  input remote_ready_r_reg;
  input rx_channel_hard_err_c;
  input [0:3]RX_PE_DATA_V;
  input reset_lanes_flop_0_i;
  input reset_lanes_flop_0_i_0;
  input reset_lanes_flop_0_i_1;
  input reset_lanes_flop_0_i_2;
  input \chan_bond_timer_reg[0] ;

  wire RX_CHANNEL_UP_reg;
  wire RX_CHANNEL_UP_reg_0;
  wire RX_CHANNEL_UP_reg_1;
  wire [0:3]RX_PE_DATA_V;
  wire [0:3]ch_bond_done_i;
  wire \chan_bond_timer_reg[0] ;
  wire en_chan_sync_rx;
  wire in0;
  wire ready_r_reg;
  wire remote_ready_r_reg;
  wire reset_lanes_flop_0_i;
  wire reset_lanes_flop_0_i_0;
  wire reset_lanes_flop_0_i_1;
  wire reset_lanes_flop_0_i_2;
  wire reset_lanes_i;
  wire rx_channel_hard_err_c;
  wire rx_hard_err;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_ERR_DETECT simplex_rx_channel_err_detect_i
       (.RX_CHANNEL_HARD_ERR_reg_0(ready_r_reg),
        .rx_channel_hard_err_c(rx_channel_hard_err_c),
        .rx_hard_err(rx_hard_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_CHANNEL_INIT_SM simplex_rx_channel_init_sm_i
       (.RX_CHANNEL_UP_reg_0(RX_CHANNEL_UP_reg),
        .RX_CHANNEL_UP_reg_1(RX_CHANNEL_UP_reg_0),
        .RX_CHANNEL_UP_reg_2(RX_CHANNEL_UP_reg_1),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .ch_bond_done_i(ch_bond_done_i),
        .\chan_bond_timer_reg[0]_0 (\chan_bond_timer_reg[0] ),
        .en_chan_sync_rx(en_chan_sync_rx),
        .in0(in0),
        .ready_r_reg_0(ready_r_reg),
        .remote_ready_r_reg_0(remote_ready_r_reg),
        .reset_lanes_flop_0_i_0(reset_lanes_flop_0_i),
        .reset_lanes_flop_0_i_1(reset_lanes_flop_0_i_0),
        .reset_lanes_flop_0_i_2(reset_lanes_flop_0_i_1),
        .reset_lanes_flop_0_i_3(reset_lanes_flop_0_i_2),
        .reset_lanes_i(reset_lanes_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    rx_polarity_r_reg_0,
    check_polarity_r_reg_0,
    RX_SOFT_ERR0,
    hld_polarity_i,
    polarity_val_i,
    s_level_out_d6_reg,
    reset_count_r_reg_0,
    ready_r_reg0,
    rx_header_err_r,
    illegal_btf_i,
    rxdatavalid_to_lanes_i,
    reset_lanes_i,
    rx_lossofsync_i_0);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output check_polarity_r_reg_0;
  output RX_SOFT_ERR0;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg;
  input reset_count_r_reg_0;
  input ready_r_reg0;
  input rx_header_err_r;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;
  input reset_lanes_i;
  input rx_lossofsync_i_0;

  wire RX_SOFT_ERR0;
  wire align_r;
  wire align_r_i_2__2_n_0;
  wire begin_r;
  wire begin_r_i_2__6_n_0;
  wire check_polarity_r_i_1__2_n_0;
  wire check_polarity_r_reg_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire [0:0]hld_polarity_i;
  wire illegal_btf_i;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in__5;
  wire polarity_r_i_3_n_0;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__2_n_0;
  wire ready_r;
  wire ready_r_i_3__0_n_0;
  wire ready_r_reg0;
  wire reset_count_r_i_1__2_n_0;
  wire reset_count_r_reg_0;
  wire reset_count_r_reg_n_0;
  wire reset_lanes_i;
  wire rst_r_i_2__2_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_header_err_r;
  wire rx_lossofsync_i_0;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d6_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR_i_1__2
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_3_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    align_r_i_1__2
       (.I0(polarity_r_i_3_n_0),
        .I1(rx_lossofsync_i_0),
        .I2(align_r),
        .I3(polarity_r_reg_0),
        .I4(align_r_i_2__2_n_0),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2__2
       (.I0(rst_r_i_2__2_n_0),
        .I1(reset_lanes_i),
        .I2(count_8d_done_r),
        .I3(ready_r),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2__2_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAAAA9)) 
    begin_r_i_1__6
       (.I0(ready_r),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(polarity_r_reg_0),
        .I4(align_r),
        .I5(begin_r_i_2__6_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFEEEEFFFFEEEE10)) 
    begin_r_i_2__6
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .I2(rx_lossofsync_i_0),
        .I3(begin_r),
        .I4(rst_r_reg_0),
        .I5(reset_lanes_i),
        .O(begin_r_i_2__6_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hDC)) 
    check_polarity_r_i_1__2
       (.I0(rx_polarity_dlyd_i),
        .I1(polarity_r_reg_0),
        .I2(check_polarity_r_reg_0),
        .O(check_polarity_r_i_1__2_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1__2_n_0),
        .Q(check_polarity_r_reg_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .I3(count_8d_done_r),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in__5[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in__5[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__2 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in__5[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__5[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__5[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__5[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r_reg_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__5[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r_reg_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    polarity_r_i_3
       (.I0(reset_lanes_i),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(ready_r),
        .O(polarity_r_i_3_n_0));
  FDRE polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__2
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__2_n_0),
        .Q(prev_rx_polarity_r),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_3__0
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(reset_lanes_i),
        .O(ready_r_i_3__0_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1__2
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1__2_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1__2_n_0),
        .Q(reset_count_r_reg_n_0),
        .S(reset_count_r_reg_0));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1__2
       (.I0(ready_r),
        .I1(rst_r_i_2__2_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(reset_lanes_i),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2__2
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .O(rst_r_i_2__2_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync u_cdc_hld_polarity
       (.align_r(align_r),
        .hld_polarity_i(hld_polarity_i),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(polarity_r_i_3_n_0),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_3__0_n_0),
        .ready_r_reg_0(polarity_r_reg_0),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_5 u_cdc_rx_neg_r2
       (.SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .rx_polarity_r_reg(reset_count_r_reg_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_12
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    rx_polarity_r_reg_0,
    check_polarity_r_reg_0,
    RX_SOFT_ERR0,
    lane_up_flop_i_1,
    hld_polarity_i,
    polarity_val_i,
    s_level_out_d6_reg,
    reset_count_r_reg_0,
    ready_r_reg0,
    rx_header_err_r,
    illegal_btf_i,
    rxdatavalid_to_lanes_i,
    \chan_bond_timer_reg[0] ,
    \chan_bond_timer_reg[0]_0 ,
    \chan_bond_timer_reg[0]_1 ,
    reset_lanes_i,
    rx_lossofsync_i_2);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output check_polarity_r_reg_0;
  output RX_SOFT_ERR0;
  output lane_up_flop_i_1;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg;
  input reset_count_r_reg_0;
  input ready_r_reg0;
  input rx_header_err_r;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;
  input \chan_bond_timer_reg[0] ;
  input \chan_bond_timer_reg[0]_0 ;
  input \chan_bond_timer_reg[0]_1 ;
  input reset_lanes_i;
  input rx_lossofsync_i_2;

  wire RX_SOFT_ERR0;
  wire align_r;
  wire align_r_i_2__0_n_0;
  wire begin_r;
  wire begin_r_i_2__4_n_0;
  wire \chan_bond_timer_reg[0] ;
  wire \chan_bond_timer_reg[0]_0 ;
  wire \chan_bond_timer_reg[0]_1 ;
  wire check_polarity_r_i_1__0_n_0;
  wire check_polarity_r_reg_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire [0:0]hld_polarity_i;
  wire illegal_btf_i;
  wire lane_up_flop_i_0;
  wire lane_up_flop_i_1;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in__1;
  wire polarity_r_i_3__1_n_0;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__0_n_0;
  wire ready_r;
  wire ready_r_i_3__2_n_0;
  wire ready_r_reg0;
  wire reset_count_r_i_1__0_n_0;
  wire reset_count_r_reg_0;
  wire reset_count_r_reg_n_0;
  wire reset_lanes_i;
  wire rst_r_i_2__0_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_header_err_r;
  wire rx_lossofsync_i_2;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d6_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR_i_1__1
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_1_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    align_r_i_1__0
       (.I0(polarity_r_i_3__1_n_0),
        .I1(rx_lossofsync_i_2),
        .I2(align_r),
        .I3(polarity_r_reg_0),
        .I4(align_r_i_2__0_n_0),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2__0
       (.I0(rst_r_i_2__0_n_0),
        .I1(reset_lanes_i),
        .I2(count_8d_done_r),
        .I3(ready_r),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2__0_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAAAA9)) 
    begin_r_i_1__4
       (.I0(ready_r),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(polarity_r_reg_0),
        .I4(align_r),
        .I5(begin_r_i_2__4_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFEEEEFFFFEEEE10)) 
    begin_r_i_2__4
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .I2(rx_lossofsync_i_2),
        .I3(begin_r),
        .I4(rst_r_reg_0),
        .I5(reset_lanes_i),
        .O(begin_r_i_2__4_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hDC)) 
    check_polarity_r_i_1__0
       (.I0(rx_polarity_dlyd_i),
        .I1(polarity_r_reg_0),
        .I2(check_polarity_r_reg_0),
        .O(check_polarity_r_i_1__0_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1__0_n_0),
        .Q(check_polarity_r_reg_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .I3(count_8d_done_r),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in__1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in__1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__0 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in__1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r_reg_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r_reg_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    polarity_r_i_3__1
       (.I0(reset_lanes_i),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(ready_r),
        .O(polarity_r_i_3__1_n_0));
  FDRE polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__0
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__0_n_0),
        .Q(prev_rx_polarity_r),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_3__2
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(reset_lanes_i),
        .O(ready_r_i_3__2_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1__0
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1__0_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1__0_n_0),
        .Q(reset_count_r_reg_n_0),
        .S(reset_count_r_reg_0));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1__0
       (.I0(ready_r),
        .I1(rst_r_i_2__0_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(reset_lanes_i),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2__0
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .O(rst_r_i_2__0_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_14 u_cdc_hld_polarity
       (.align_r(align_r),
        .hld_polarity_i(hld_polarity_i),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(polarity_r_i_3__1_n_0),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_3__2_n_0),
        .ready_r_reg_0(polarity_r_reg_0),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_15 u_cdc_rx_neg_r2
       (.SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .rx_polarity_r_reg(reset_count_r_reg_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    wait_for_lane_up_r_i_2
       (.I0(lane_up_flop_i_0),
        .I1(\chan_bond_timer_reg[0] ),
        .I2(\chan_bond_timer_reg[0]_0 ),
        .I3(\chan_bond_timer_reg[0]_1 ),
        .I4(reset_count_r_reg_0),
        .O(lane_up_flop_i_1));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_17
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    rx_polarity_r_reg_0,
    check_polarity_r_reg_0,
    RX_SOFT_ERR0,
    hld_polarity_i,
    polarity_val_i,
    s_level_out_d6_reg,
    reset_count_r_reg_0,
    ready_r_reg0,
    rx_header_err_r,
    illegal_btf_i,
    rxdatavalid_to_lanes_i,
    reset_lanes_i,
    rx_lossofsync_i_3);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output check_polarity_r_reg_0;
  output RX_SOFT_ERR0;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg;
  input reset_count_r_reg_0;
  input ready_r_reg0;
  input rx_header_err_r;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;
  input reset_lanes_i;
  input rx_lossofsync_i_3;

  wire RX_SOFT_ERR0;
  wire align_r;
  wire align_r_i_2_n_0;
  wire begin_r;
  wire begin_r_i_2__3_n_0;
  wire check_polarity_r_i_1_n_0;
  wire check_polarity_r_reg_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire [0:0]hld_polarity_i;
  wire illegal_btf_i;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in;
  wire polarity_r_i_2_n_0;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1_n_0;
  wire ready_r;
  wire ready_r_i_4_n_0;
  wire ready_r_reg0;
  wire reset_count_r;
  wire reset_count_r_i_1_n_0;
  wire reset_count_r_reg_0;
  wire reset_lanes_i;
  wire rst_r_i_2_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_header_err_r;
  wire rx_lossofsync_i_3;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d6_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR_i_1__0
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d6_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    align_r_i_1
       (.I0(polarity_r_i_2_n_0),
        .I1(rx_lossofsync_i_3),
        .I2(align_r),
        .I3(polarity_r_reg_0),
        .I4(align_r_i_2_n_0),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2
       (.I0(rst_r_i_2_n_0),
        .I1(reset_lanes_i),
        .I2(count_8d_done_r),
        .I3(ready_r),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAAAA9)) 
    begin_r_i_1__3
       (.I0(ready_r),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(polarity_r_reg_0),
        .I4(align_r),
        .I5(begin_r_i_2__3_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFEEEEFFFFEEEE10)) 
    begin_r_i_2__3
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .I2(rx_lossofsync_i_3),
        .I3(begin_r),
        .I4(rst_r_reg_0),
        .I5(reset_lanes_i),
        .O(begin_r_i_2__3_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hDC)) 
    check_polarity_r_i_1
       (.I0(rx_polarity_dlyd_i),
        .I1(polarity_r_reg_0),
        .I2(check_polarity_r_reg_0),
        .O(check_polarity_r_i_1_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1_n_0),
        .Q(check_polarity_r_reg_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    polarity_r_i_2
       (.I0(reset_lanes_i),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(ready_r),
        .O(polarity_r_i_2_n_0));
  FDRE polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1_n_0),
        .Q(prev_rx_polarity_r),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_4
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(reset_lanes_i),
        .O(ready_r_i_4_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1_n_0),
        .Q(reset_count_r),
        .S(reset_count_r_reg_0));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1
       (.I0(ready_r),
        .I1(rst_r_i_2_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(reset_lanes_i),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .O(rst_r_i_2_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d6_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_19 u_cdc_hld_polarity
       (.align_r(align_r),
        .hld_polarity_i(hld_polarity_i),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(polarity_r_i_2_n_0),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_4_n_0),
        .ready_r_reg_0(polarity_r_reg_0),
        .rx_lossofsync_i_3(rx_lossofsync_i_3),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_20 u_cdc_rx_neg_r2
       (.SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .rx_polarity_r_reg(reset_count_r_reg_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d6_reg_0(s_level_out_d6_reg));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_LANE_INIT_SM_7
   (polarity_r_reg_0,
    lane_up_flop_i_0,
    rst_r_reg_0,
    rx_enable_err_detect_i,
    rx_polarity_r_reg_0,
    check_polarity_r_reg_0,
    RX_SOFT_ERR0,
    hld_polarity_i,
    polarity_val_i,
    s_level_out_d5_reg,
    reset_count_r_reg_0,
    ready_r_reg0,
    rx_header_err_r,
    illegal_btf_i,
    rxdatavalid_to_lanes_i,
    reset_lanes_i,
    rx_lossofsync_i_1);
  output polarity_r_reg_0;
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output rx_enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output check_polarity_r_reg_0;
  output RX_SOFT_ERR0;
  input [0:0]hld_polarity_i;
  input [0:0]polarity_val_i;
  input s_level_out_d5_reg;
  input reset_count_r_reg_0;
  input ready_r_reg0;
  input rx_header_err_r;
  input illegal_btf_i;
  input rxdatavalid_to_lanes_i;
  input reset_lanes_i;
  input rx_lossofsync_i_1;

  wire RX_SOFT_ERR0;
  wire align_r;
  wire align_r_i_2__1_n_0;
  wire begin_r;
  wire begin_r_i_2__5_n_0;
  wire check_polarity_r_i_1__1_n_0;
  wire check_polarity_r_reg_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire [0:0]hld_polarity_i;
  wire illegal_btf_i;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in__3;
  wire polarity_r_i_3__0_n_0;
  wire polarity_r_reg_0;
  wire [0:0]polarity_val_i;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1__1_n_0;
  wire ready_r;
  wire ready_r_i_3__1_n_0;
  wire ready_r_reg0;
  wire reset_count_r_i_1__1_n_0;
  wire reset_count_r_reg_0;
  wire reset_count_r_reg_n_0;
  wire reset_lanes_i;
  wire rst_r_i_2__1_n_0;
  wire rst_r_reg_0;
  wire rx_enable_err_detect_i;
  wire rx_header_err_r;
  wire rx_lossofsync_i_1;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire rxdatavalid_to_lanes_i;
  wire s_level_out_d5_reg;
  wire u_cdc_rx_neg_r2_n_0;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE RX_ENABLE_ERR_DETECT_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(rx_enable_err_detect_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA888)) 
    RX_SOFT_ERR_i_1
       (.I0(rx_enable_err_detect_i),
        .I1(rx_header_err_r),
        .I2(illegal_btf_i),
        .I3(rxdatavalid_to_lanes_i),
        .O(RX_SOFT_ERR0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/simplex_rx_aurora_lane_2_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(s_level_out_d5_reg),
        .D(polarity_r_reg_0),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    align_r_i_1__1
       (.I0(polarity_r_i_3__0_n_0),
        .I1(rx_lossofsync_i_1),
        .I2(align_r),
        .I3(polarity_r_reg_0),
        .I4(align_r_i_2__1_n_0),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    align_r_i_2__1
       (.I0(rst_r_i_2__1_n_0),
        .I1(reset_lanes_i),
        .I2(count_8d_done_r),
        .I3(ready_r),
        .I4(rst_r_reg_0),
        .I5(begin_r),
        .O(align_r_i_2__1_n_0));
  FDRE align_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAAAA9)) 
    begin_r_i_1__5
       (.I0(ready_r),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(polarity_r_reg_0),
        .I4(align_r),
        .I5(begin_r_i_2__5_n_0),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hFFEEEEFFFFEEEE10)) 
    begin_r_i_2__5
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .I2(rx_lossofsync_i_1),
        .I3(begin_r),
        .I4(rst_r_reg_0),
        .I5(reset_lanes_i),
        .O(begin_r_i_2__5_n_0));
  FDSE begin_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  LUT3 #(
    .INIT(8'hDC)) 
    check_polarity_r_i_1__1
       (.I0(rx_polarity_dlyd_i),
        .I1(polarity_r_reg_0),
        .I2(check_polarity_r_reg_0),
        .O(check_polarity_r_i_1__1_n_0));
  FDRE check_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(check_polarity_r_i_1__1_n_0),
        .Q(check_polarity_r_reg_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .I3(count_8d_done_r),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in__3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in__3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1__1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in__3[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r_reg_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r_reg_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    polarity_r_i_3__0
       (.I0(reset_lanes_i),
        .I1(rst_r_reg_0),
        .I2(begin_r),
        .I3(ready_r),
        .O(polarity_r_i_3__0_n_0));
  FDRE polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r_reg_0),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1__1
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r_reg_0),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1__1_n_0),
        .Q(prev_rx_polarity_r),
        .R(reset_count_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ready_r_i_3__1
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(reset_lanes_i),
        .O(ready_r_i_3__1_n_0));
  FDRE ready_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    reset_count_r_i_1__1
       (.I0(rst_r_reg_0),
        .O(reset_count_r_i_1__1_n_0));
  FDSE reset_count_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(reset_count_r_i_1__1_n_0),
        .Q(reset_count_r_reg_n_0),
        .S(reset_count_r_reg_0));
  LUT6 #(
    .INIT(64'h0110011000100110)) 
    rst_r_i_1__1
       (.I0(ready_r),
        .I1(rst_r_i_2__1_n_0),
        .I2(begin_r),
        .I3(rst_r_reg_0),
        .I4(count_8d_done_r),
        .I5(reset_lanes_i),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rst_r_i_2__1
       (.I0(polarity_r_reg_0),
        .I1(align_r),
        .O(rst_r_i_2__1_n_0));
  FDRE rst_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(s_level_out_d5_reg),
        .CE(1'b1),
        .D(u_cdc_rx_neg_r2_n_0),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_9 u_cdc_hld_polarity
       (.align_r(align_r),
        .hld_polarity_i(hld_polarity_i),
        .next_polarity_c(next_polarity_c),
        .next_ready_c(next_ready_c),
        .polarity_r_reg(polarity_r_i_3__0_n_0),
        .ready_r(ready_r),
        .ready_r_reg(ready_r_i_3__1_n_0),
        .ready_r_reg_0(polarity_r_reg_0),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_10 u_cdc_rx_neg_r2
       (.SYSTEM_RESET_reg(u_cdc_rx_neg_r2_n_0),
        .polarity_val_i(polarity_val_i),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .rx_polarity_r_reg(reset_count_r_reg_0),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_STREAM
   (m_axi_rx_tvalid,
    m_axi_rx_tdata,
    m_axi_rx_tvalid_reg,
    m_axi_rx_tvalid_reg_0,
    D);
  output m_axi_rx_tvalid;
  output [0:255]m_axi_rx_tdata;
  input m_axi_rx_tvalid_reg;
  input m_axi_rx_tvalid_reg_0;
  input [255:0]D;

  wire [255:0]D;
  wire [0:255]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire m_axi_rx_tvalid_reg;
  wire m_axi_rx_tvalid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_STREAM_DATAPATH simplex_rx_stream_datapath_i
       (.D(D),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .m_axi_rx_tvalid_reg_0(m_axi_rx_tvalid_reg),
        .m_axi_rx_tvalid_reg_1(m_axi_rx_tvalid_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_STREAM_DATAPATH
   (m_axi_rx_tvalid,
    m_axi_rx_tdata,
    m_axi_rx_tvalid_reg_0,
    m_axi_rx_tvalid_reg_1,
    D);
  output m_axi_rx_tvalid;
  output [0:255]m_axi_rx_tdata;
  input m_axi_rx_tvalid_reg_0;
  input m_axi_rx_tvalid_reg_1;
  input [255:0]D;

  wire [255:0]D;
  wire [0:255]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire m_axi_rx_tvalid_reg_0;
  wire m_axi_rx_tvalid_reg_1;

  FDRE \m_axi_rx_tdata_reg[0] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[255]),
        .Q(m_axi_rx_tdata[0]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[100] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[155]),
        .Q(m_axi_rx_tdata[100]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[101] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[154]),
        .Q(m_axi_rx_tdata[101]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[102] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[153]),
        .Q(m_axi_rx_tdata[102]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[103] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[152]),
        .Q(m_axi_rx_tdata[103]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[104] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[151]),
        .Q(m_axi_rx_tdata[104]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[105] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[150]),
        .Q(m_axi_rx_tdata[105]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[106] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[149]),
        .Q(m_axi_rx_tdata[106]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[107] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[148]),
        .Q(m_axi_rx_tdata[107]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[108] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[147]),
        .Q(m_axi_rx_tdata[108]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[109] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[146]),
        .Q(m_axi_rx_tdata[109]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[10] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[245]),
        .Q(m_axi_rx_tdata[10]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[110] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[145]),
        .Q(m_axi_rx_tdata[110]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[111] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[144]),
        .Q(m_axi_rx_tdata[111]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[112] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[143]),
        .Q(m_axi_rx_tdata[112]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[113] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[142]),
        .Q(m_axi_rx_tdata[113]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[114] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[141]),
        .Q(m_axi_rx_tdata[114]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[115] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[140]),
        .Q(m_axi_rx_tdata[115]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[116] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[139]),
        .Q(m_axi_rx_tdata[116]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[117] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[138]),
        .Q(m_axi_rx_tdata[117]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[118] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[137]),
        .Q(m_axi_rx_tdata[118]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[119] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[136]),
        .Q(m_axi_rx_tdata[119]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[11] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[244]),
        .Q(m_axi_rx_tdata[11]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[120] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[135]),
        .Q(m_axi_rx_tdata[120]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[121] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[134]),
        .Q(m_axi_rx_tdata[121]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[122] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[133]),
        .Q(m_axi_rx_tdata[122]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[123] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[132]),
        .Q(m_axi_rx_tdata[123]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[124] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[131]),
        .Q(m_axi_rx_tdata[124]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[125] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[130]),
        .Q(m_axi_rx_tdata[125]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[126] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[129]),
        .Q(m_axi_rx_tdata[126]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[127] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[128]),
        .Q(m_axi_rx_tdata[127]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[128] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[127]),
        .Q(m_axi_rx_tdata[128]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[129] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[126]),
        .Q(m_axi_rx_tdata[129]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[12] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[243]),
        .Q(m_axi_rx_tdata[12]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[130] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[125]),
        .Q(m_axi_rx_tdata[130]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[131] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[124]),
        .Q(m_axi_rx_tdata[131]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[132] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[123]),
        .Q(m_axi_rx_tdata[132]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[133] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[122]),
        .Q(m_axi_rx_tdata[133]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[134] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[121]),
        .Q(m_axi_rx_tdata[134]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[135] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[120]),
        .Q(m_axi_rx_tdata[135]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[136] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[119]),
        .Q(m_axi_rx_tdata[136]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[137] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[118]),
        .Q(m_axi_rx_tdata[137]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[138] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[117]),
        .Q(m_axi_rx_tdata[138]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[139] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[116]),
        .Q(m_axi_rx_tdata[139]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[13] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[242]),
        .Q(m_axi_rx_tdata[13]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[140] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[115]),
        .Q(m_axi_rx_tdata[140]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[141] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[114]),
        .Q(m_axi_rx_tdata[141]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[142] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[113]),
        .Q(m_axi_rx_tdata[142]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[143] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[112]),
        .Q(m_axi_rx_tdata[143]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[144] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[111]),
        .Q(m_axi_rx_tdata[144]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[145] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[110]),
        .Q(m_axi_rx_tdata[145]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[146] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[109]),
        .Q(m_axi_rx_tdata[146]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[147] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[108]),
        .Q(m_axi_rx_tdata[147]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[148] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[107]),
        .Q(m_axi_rx_tdata[148]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[149] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[106]),
        .Q(m_axi_rx_tdata[149]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[14] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[241]),
        .Q(m_axi_rx_tdata[14]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[150] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[105]),
        .Q(m_axi_rx_tdata[150]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[151] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[104]),
        .Q(m_axi_rx_tdata[151]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[152] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[103]),
        .Q(m_axi_rx_tdata[152]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[153] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[102]),
        .Q(m_axi_rx_tdata[153]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[154] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[101]),
        .Q(m_axi_rx_tdata[154]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[155] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[100]),
        .Q(m_axi_rx_tdata[155]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[156] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[99]),
        .Q(m_axi_rx_tdata[156]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[157] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[98]),
        .Q(m_axi_rx_tdata[157]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[158] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[97]),
        .Q(m_axi_rx_tdata[158]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[159] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[96]),
        .Q(m_axi_rx_tdata[159]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[15] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[240]),
        .Q(m_axi_rx_tdata[15]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[160] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[95]),
        .Q(m_axi_rx_tdata[160]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[161] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[94]),
        .Q(m_axi_rx_tdata[161]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[162] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[93]),
        .Q(m_axi_rx_tdata[162]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[163] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[92]),
        .Q(m_axi_rx_tdata[163]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[164] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[91]),
        .Q(m_axi_rx_tdata[164]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[165] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[90]),
        .Q(m_axi_rx_tdata[165]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[166] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[89]),
        .Q(m_axi_rx_tdata[166]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[167] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[88]),
        .Q(m_axi_rx_tdata[167]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[168] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[87]),
        .Q(m_axi_rx_tdata[168]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[169] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[86]),
        .Q(m_axi_rx_tdata[169]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[16] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[239]),
        .Q(m_axi_rx_tdata[16]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[170] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[85]),
        .Q(m_axi_rx_tdata[170]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[171] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[84]),
        .Q(m_axi_rx_tdata[171]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[172] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[83]),
        .Q(m_axi_rx_tdata[172]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[173] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[82]),
        .Q(m_axi_rx_tdata[173]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[174] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[81]),
        .Q(m_axi_rx_tdata[174]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[175] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[80]),
        .Q(m_axi_rx_tdata[175]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[176] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[79]),
        .Q(m_axi_rx_tdata[176]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[177] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[78]),
        .Q(m_axi_rx_tdata[177]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[178] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[77]),
        .Q(m_axi_rx_tdata[178]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[179] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[76]),
        .Q(m_axi_rx_tdata[179]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[17] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[238]),
        .Q(m_axi_rx_tdata[17]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[180] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[75]),
        .Q(m_axi_rx_tdata[180]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[181] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[74]),
        .Q(m_axi_rx_tdata[181]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[182] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[73]),
        .Q(m_axi_rx_tdata[182]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[183] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[72]),
        .Q(m_axi_rx_tdata[183]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[184] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[71]),
        .Q(m_axi_rx_tdata[184]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[185] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[70]),
        .Q(m_axi_rx_tdata[185]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[186] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[69]),
        .Q(m_axi_rx_tdata[186]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[187] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[68]),
        .Q(m_axi_rx_tdata[187]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[188] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[67]),
        .Q(m_axi_rx_tdata[188]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[189] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[66]),
        .Q(m_axi_rx_tdata[189]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[18] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[237]),
        .Q(m_axi_rx_tdata[18]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[190] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[65]),
        .Q(m_axi_rx_tdata[190]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[191] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[64]),
        .Q(m_axi_rx_tdata[191]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[192] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[63]),
        .Q(m_axi_rx_tdata[192]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[193] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[62]),
        .Q(m_axi_rx_tdata[193]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[194] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[61]),
        .Q(m_axi_rx_tdata[194]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[195] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[60]),
        .Q(m_axi_rx_tdata[195]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[196] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[59]),
        .Q(m_axi_rx_tdata[196]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[197] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[58]),
        .Q(m_axi_rx_tdata[197]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[198] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[57]),
        .Q(m_axi_rx_tdata[198]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[199] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[56]),
        .Q(m_axi_rx_tdata[199]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[19] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[236]),
        .Q(m_axi_rx_tdata[19]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[1] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[254]),
        .Q(m_axi_rx_tdata[1]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[200] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[55]),
        .Q(m_axi_rx_tdata[200]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[201] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[54]),
        .Q(m_axi_rx_tdata[201]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[202] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[53]),
        .Q(m_axi_rx_tdata[202]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[203] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[52]),
        .Q(m_axi_rx_tdata[203]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[204] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[51]),
        .Q(m_axi_rx_tdata[204]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[205] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[50]),
        .Q(m_axi_rx_tdata[205]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[206] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[49]),
        .Q(m_axi_rx_tdata[206]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[207] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[48]),
        .Q(m_axi_rx_tdata[207]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[208] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[47]),
        .Q(m_axi_rx_tdata[208]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[209] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[46]),
        .Q(m_axi_rx_tdata[209]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[20] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[235]),
        .Q(m_axi_rx_tdata[20]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[210] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[45]),
        .Q(m_axi_rx_tdata[210]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[211] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[44]),
        .Q(m_axi_rx_tdata[211]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[212] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[43]),
        .Q(m_axi_rx_tdata[212]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[213] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[42]),
        .Q(m_axi_rx_tdata[213]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[214] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[41]),
        .Q(m_axi_rx_tdata[214]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[215] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[40]),
        .Q(m_axi_rx_tdata[215]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[216] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[39]),
        .Q(m_axi_rx_tdata[216]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[217] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[38]),
        .Q(m_axi_rx_tdata[217]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[218] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[37]),
        .Q(m_axi_rx_tdata[218]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[219] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[36]),
        .Q(m_axi_rx_tdata[219]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[21] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[234]),
        .Q(m_axi_rx_tdata[21]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[220] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[35]),
        .Q(m_axi_rx_tdata[220]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[221] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[34]),
        .Q(m_axi_rx_tdata[221]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[222] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[33]),
        .Q(m_axi_rx_tdata[222]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[223] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[32]),
        .Q(m_axi_rx_tdata[223]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[224] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[31]),
        .Q(m_axi_rx_tdata[224]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[225] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[30]),
        .Q(m_axi_rx_tdata[225]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[226] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[29]),
        .Q(m_axi_rx_tdata[226]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[227] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[28]),
        .Q(m_axi_rx_tdata[227]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[228] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[27]),
        .Q(m_axi_rx_tdata[228]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[229] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[26]),
        .Q(m_axi_rx_tdata[229]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[22] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[233]),
        .Q(m_axi_rx_tdata[22]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[230] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[25]),
        .Q(m_axi_rx_tdata[230]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[231] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[24]),
        .Q(m_axi_rx_tdata[231]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[232] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[23]),
        .Q(m_axi_rx_tdata[232]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[233] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[22]),
        .Q(m_axi_rx_tdata[233]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[234] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[21]),
        .Q(m_axi_rx_tdata[234]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[235] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[20]),
        .Q(m_axi_rx_tdata[235]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[236] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[19]),
        .Q(m_axi_rx_tdata[236]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[237] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[18]),
        .Q(m_axi_rx_tdata[237]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[238] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[17]),
        .Q(m_axi_rx_tdata[238]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[239] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[16]),
        .Q(m_axi_rx_tdata[239]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[23] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[232]),
        .Q(m_axi_rx_tdata[23]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[240] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[15]),
        .Q(m_axi_rx_tdata[240]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[241] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[14]),
        .Q(m_axi_rx_tdata[241]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[242] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[13]),
        .Q(m_axi_rx_tdata[242]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[243] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[12]),
        .Q(m_axi_rx_tdata[243]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[244] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[11]),
        .Q(m_axi_rx_tdata[244]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[245] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[10]),
        .Q(m_axi_rx_tdata[245]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[246] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[9]),
        .Q(m_axi_rx_tdata[246]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[247] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[8]),
        .Q(m_axi_rx_tdata[247]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[248] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[7]),
        .Q(m_axi_rx_tdata[248]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[249] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[6]),
        .Q(m_axi_rx_tdata[249]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[24] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[231]),
        .Q(m_axi_rx_tdata[24]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[250] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[5]),
        .Q(m_axi_rx_tdata[250]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[251] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[4]),
        .Q(m_axi_rx_tdata[251]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[252] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[3]),
        .Q(m_axi_rx_tdata[252]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[253] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[2]),
        .Q(m_axi_rx_tdata[253]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[254] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[1]),
        .Q(m_axi_rx_tdata[254]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[255] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[0]),
        .Q(m_axi_rx_tdata[255]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[25] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[230]),
        .Q(m_axi_rx_tdata[25]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[26] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[229]),
        .Q(m_axi_rx_tdata[26]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[27] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[228]),
        .Q(m_axi_rx_tdata[27]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[28] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[227]),
        .Q(m_axi_rx_tdata[28]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[29] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[226]),
        .Q(m_axi_rx_tdata[29]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[2] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[253]),
        .Q(m_axi_rx_tdata[2]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[30] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[225]),
        .Q(m_axi_rx_tdata[30]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[31] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[224]),
        .Q(m_axi_rx_tdata[31]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[32] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[223]),
        .Q(m_axi_rx_tdata[32]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[33] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[222]),
        .Q(m_axi_rx_tdata[33]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[34] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[221]),
        .Q(m_axi_rx_tdata[34]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[35] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[220]),
        .Q(m_axi_rx_tdata[35]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[36] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[219]),
        .Q(m_axi_rx_tdata[36]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[37] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[218]),
        .Q(m_axi_rx_tdata[37]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[38] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[217]),
        .Q(m_axi_rx_tdata[38]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[39] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[216]),
        .Q(m_axi_rx_tdata[39]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[3] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[252]),
        .Q(m_axi_rx_tdata[3]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[40] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[215]),
        .Q(m_axi_rx_tdata[40]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[41] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[214]),
        .Q(m_axi_rx_tdata[41]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[42] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[213]),
        .Q(m_axi_rx_tdata[42]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[43] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[212]),
        .Q(m_axi_rx_tdata[43]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[44] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[211]),
        .Q(m_axi_rx_tdata[44]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[45] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[210]),
        .Q(m_axi_rx_tdata[45]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[46] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[209]),
        .Q(m_axi_rx_tdata[46]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[47] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[208]),
        .Q(m_axi_rx_tdata[47]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[48] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[207]),
        .Q(m_axi_rx_tdata[48]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[49] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[206]),
        .Q(m_axi_rx_tdata[49]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[4] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[251]),
        .Q(m_axi_rx_tdata[4]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[50] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[205]),
        .Q(m_axi_rx_tdata[50]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[51] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[204]),
        .Q(m_axi_rx_tdata[51]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[52] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[203]),
        .Q(m_axi_rx_tdata[52]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[53] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[202]),
        .Q(m_axi_rx_tdata[53]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[54] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[201]),
        .Q(m_axi_rx_tdata[54]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[55] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[200]),
        .Q(m_axi_rx_tdata[55]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[56] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[199]),
        .Q(m_axi_rx_tdata[56]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[57] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[198]),
        .Q(m_axi_rx_tdata[57]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[58] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[197]),
        .Q(m_axi_rx_tdata[58]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[59] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[196]),
        .Q(m_axi_rx_tdata[59]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[5] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[250]),
        .Q(m_axi_rx_tdata[5]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[60] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[195]),
        .Q(m_axi_rx_tdata[60]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[61] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[194]),
        .Q(m_axi_rx_tdata[61]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[62] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[193]),
        .Q(m_axi_rx_tdata[62]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[63] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[192]),
        .Q(m_axi_rx_tdata[63]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[64] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[191]),
        .Q(m_axi_rx_tdata[64]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[65] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[190]),
        .Q(m_axi_rx_tdata[65]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[66] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[189]),
        .Q(m_axi_rx_tdata[66]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[67] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[188]),
        .Q(m_axi_rx_tdata[67]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[68] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[187]),
        .Q(m_axi_rx_tdata[68]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[69] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[186]),
        .Q(m_axi_rx_tdata[69]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[6] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[249]),
        .Q(m_axi_rx_tdata[6]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[70] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[185]),
        .Q(m_axi_rx_tdata[70]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[71] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[184]),
        .Q(m_axi_rx_tdata[71]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[72] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[183]),
        .Q(m_axi_rx_tdata[72]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[73] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[182]),
        .Q(m_axi_rx_tdata[73]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[74] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[181]),
        .Q(m_axi_rx_tdata[74]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[75] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[180]),
        .Q(m_axi_rx_tdata[75]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[76] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[179]),
        .Q(m_axi_rx_tdata[76]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[77] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[178]),
        .Q(m_axi_rx_tdata[77]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[78] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[177]),
        .Q(m_axi_rx_tdata[78]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[79] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[176]),
        .Q(m_axi_rx_tdata[79]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[7] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[248]),
        .Q(m_axi_rx_tdata[7]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[80] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[175]),
        .Q(m_axi_rx_tdata[80]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[81] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[174]),
        .Q(m_axi_rx_tdata[81]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[82] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[173]),
        .Q(m_axi_rx_tdata[82]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[83] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[172]),
        .Q(m_axi_rx_tdata[83]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[84] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[171]),
        .Q(m_axi_rx_tdata[84]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[85] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[170]),
        .Q(m_axi_rx_tdata[85]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[86] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[169]),
        .Q(m_axi_rx_tdata[86]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[87] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[168]),
        .Q(m_axi_rx_tdata[87]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[88] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[167]),
        .Q(m_axi_rx_tdata[88]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[89] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[166]),
        .Q(m_axi_rx_tdata[89]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[8] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[247]),
        .Q(m_axi_rx_tdata[8]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[90] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[165]),
        .Q(m_axi_rx_tdata[90]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[91] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[164]),
        .Q(m_axi_rx_tdata[91]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[92] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[163]),
        .Q(m_axi_rx_tdata[92]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[93] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[162]),
        .Q(m_axi_rx_tdata[93]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[94] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[161]),
        .Q(m_axi_rx_tdata[94]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[95] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[160]),
        .Q(m_axi_rx_tdata[95]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[96] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[159]),
        .Q(m_axi_rx_tdata[96]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[97] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[158]),
        .Q(m_axi_rx_tdata[97]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[98] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[157]),
        .Q(m_axi_rx_tdata[98]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[99] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[156]),
        .Q(m_axi_rx_tdata[99]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[9] 
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(D[246]),
        .Q(m_axi_rx_tdata[9]),
        .R(1'b0));
  FDRE m_axi_rx_tvalid_reg
       (.C(m_axi_rx_tvalid_reg_1),
        .CE(1'b1),
        .D(m_axi_rx_tvalid_reg_0),
        .Q(m_axi_rx_tvalid),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SUPPORT_RESET_LOGIC
   (sysreset_from_support,
    gt_reset_out,
    stg5_reg,
    init_clk,
    D,
    \debounce_gt_rst_r_reg[0]_0 );
  output sysreset_from_support;
  output gt_reset_out;
  input stg5_reg;
  input init_clk;
  input [0:0]D;
  input [0:0]\debounce_gt_rst_r_reg[0]_0 ;

  wire [0:0]D;
  wire SYSTEM_RESET0_n_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [0:3]debounce_gt_rst_r;
  wire [0:0]\debounce_gt_rst_r_reg[0]_0 ;
  wire \dly_gt_rst_r_reg[17]_srl18_n_0 ;
  wire gt_reset_out;
  wire gt_rst_r;
  wire gt_rst_r0_n_0;
  wire init_clk;
  wire [0:3]reset_debounce_r;
  wire stg5_reg;
  wire sysreset_from_support;
  wire u_rst_sync_gt_n_0;
  wire \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8000)) 
    SYSTEM_RESET0
       (.I0(reset_debounce_r[2]),
        .I1(reset_debounce_r[3]),
        .I2(reset_debounce_r[0]),
        .I3(reset_debounce_r[1]),
        .O(SYSTEM_RESET0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    SYSTEM_RESET_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(SYSTEM_RESET0_n_0),
        .Q(sysreset_from_support),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\debounce_gt_rst_r_reg[0]_0 ),
        .Q(debounce_gt_rst_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(debounce_gt_rst_r[0]),
        .Q(debounce_gt_rst_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(debounce_gt_rst_r[1]),
        .Q(debounce_gt_rst_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b0)) 
    \debounce_gt_rst_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(debounce_gt_rst_r[2]),
        .Q(debounce_gt_rst_r[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\support_reset_logic_i/dly_gt_rst_r_reg " *) 
  (* srl_name = "inst/\support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \dly_gt_rst_r_reg[17]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(init_clk),
        .D(gt_rst_r),
        .Q(\dly_gt_rst_r_reg[17]_srl18_n_0 ),
        .Q31(\NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_gt_rst_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\dly_gt_rst_r_reg[17]_srl18_n_0 ),
        .Q(gt_reset_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    gt_rst_r0
       (.I0(debounce_gt_rst_r[2]),
        .I1(debounce_gt_rst_r[3]),
        .I2(debounce_gt_rst_r[0]),
        .I3(debounce_gt_rst_r[1]),
        .O(gt_rst_r0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gt_rst_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(gt_rst_r0_n_0),
        .Q(gt_rst_r),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[0] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(D),
        .Q(reset_debounce_r[0]),
        .S(u_rst_sync_gt_n_0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[1] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(reset_debounce_r[0]),
        .Q(reset_debounce_r[1]),
        .S(u_rst_sync_gt_n_0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[2] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(reset_debounce_r[1]),
        .Q(reset_debounce_r[2]),
        .S(u_rst_sync_gt_n_0));
  FDSE #(
    .INIT(1'b0)) 
    \reset_debounce_r_reg[3] 
       (.C(stg5_reg),
        .CE(1'b1),
        .D(reset_debounce_r[2]),
        .Q(reset_debounce_r[3]),
        .S(u_rst_sync_gt_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_1 u_rst_sync_gt
       (.SS(u_rst_sync_gt_n_0),
        .in0(gt_rst_r),
        .stg5_reg_0(stg5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC
   (illegal_btf_i,
    RX_PE_DATA_V,
    RESET2FC_lane3_i,
    \remote_rdy_cntr_reg[1]_0 ,
    Q,
    RX_HEADER_0_REG_reg_0,
    \rx_na_idles_cntr_reg[4]_0 ,
    rx_header_1_i_0,
    RX_PE_DATA_V_reg_0,
    RXDATAVALID_IN_REG,
    remote_ready_r_reg,
    remote_ready_r_reg_0,
    remote_ready_r_reg_1,
    \remote_rdy_cntr_reg[2]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    hold_reg_r);
  output illegal_btf_i;
  output [0:0]RX_PE_DATA_V;
  output RESET2FC_lane3_i;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]Q;
  input RX_HEADER_0_REG_reg_0;
  input \rx_na_idles_cntr_reg[4]_0 ;
  input rx_header_1_i_0;
  input RX_PE_DATA_V_reg_0;
  input RXDATAVALID_IN_REG;
  input remote_ready_r_reg;
  input remote_ready_r_reg_0;
  input remote_ready_r_reg_1;
  input \remote_rdy_cntr_reg[2]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input hold_reg_r;

  wire CB_detect0;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__2_n_0;
  wire ILLEGAL_BTF_i_3__2_n_0;
  wire ILLEGAL_BTF_i_4__2_n_0;
  wire ILLEGAL_BTF_i_5__2_n_0;
  wire [63:0]Q;
  wire RESET2FC_lane3_i;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG[63]_i_1_n_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE_i_2__2_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire [0:0]RX_PE_DATA_V;
  wire RX_PE_DATA_V_reg_0;
  wire Shift4Reset2FC0;
  wire \Shift4Reset2FC_reg_n_0_[0] ;
  wire \Shift4Reset2FC_reg_n_0_[10] ;
  wire \Shift4Reset2FC_reg_n_0_[11] ;
  wire \Shift4Reset2FC_reg_n_0_[12] ;
  wire \Shift4Reset2FC_reg_n_0_[13] ;
  wire \Shift4Reset2FC_reg_n_0_[14] ;
  wire \Shift4Reset2FC_reg_n_0_[15] ;
  wire \Shift4Reset2FC_reg_n_0_[1] ;
  wire \Shift4Reset2FC_reg_n_0_[2] ;
  wire \Shift4Reset2FC_reg_n_0_[3] ;
  wire \Shift4Reset2FC_reg_n_0_[4] ;
  wire \Shift4Reset2FC_reg_n_0_[5] ;
  wire \Shift4Reset2FC_reg_n_0_[6] ;
  wire \Shift4Reset2FC_reg_n_0_[7] ;
  wire \Shift4Reset2FC_reg_n_0_[8] ;
  wire \Shift4Reset2FC_reg_n_0_[9] ;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__6;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1__2_n_0 ;
  wire \remote_rdy_cntr[0]_i_3__2_n_0 ;
  wire \remote_rdy_cntr[0]_i_4__2_n_0 ;
  wire \remote_rdy_cntr[0]_i_5__2_n_0 ;
  wire \remote_rdy_cntr[1]_i_1__0_n_0 ;
  wire \remote_rdy_cntr[2]_i_1__0_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire \remote_rdy_cntr_reg[2]_0 ;
  wire \remote_rdy_cntr_reg_n_0_[0] ;
  wire \remote_rdy_cntr_reg_n_0_[1] ;
  wire \remote_rdy_cntr_reg_n_0_[2] ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_det_i_2__1_n_0;
  wire remote_ready_r_reg;
  wire remote_ready_r_reg_0;
  wire remote_ready_r_reg_1;
  wire reset2fc_r_i_10__2_n_0;
  wire reset2fc_r_i_11__1_n_0;
  wire reset2fc_r_i_1__2_n_0;
  wire reset2fc_r_i_2__2_n_0;
  wire reset2fc_r_i_3__2_n_0;
  wire reset2fc_r_i_4__2_n_0;
  wire reset2fc_r_i_5__2_n_0;
  wire reset2fc_r_i_6__2_n_0;
  wire reset2fc_r_i_7__2_n_0;
  wire reset2fc_r_i_8__2_n_0;
  wire reset2fc_r_i_9__2_n_0;
  wire rx_header_1_i_0;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__2_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[4]_0 ;
  wire [63:16]rxdata_s__2;
  wire [0:1]sync_header_c;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFEEEFFEB00000000)) 
    ILLEGAL_BTF_i_1__2
       (.I0(ILLEGAL_BTF_i_2__2_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(ILLEGAL_BTF_i_3__2_n_0),
        .O(ILLEGAL_BTF0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ILLEGAL_BTF_i_2__2
       (.I0(ILLEGAL_BTF_i_4__2_n_0),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(ILLEGAL_BTF_i_5__2_n_0),
        .O(ILLEGAL_BTF_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3__2
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(ILLEGAL_BTF_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_4__2
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_5__2
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_5__2_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(RX_PE_DATA_V_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1 
       (.I0(hold_reg_r),
        .O(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s__2[56]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s__2[50]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s__2[51]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s__2[52]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s__2[53]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s__2[54]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s__2[55]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s__2[40]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s__2[41]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s__2[42]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s__2[43]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s__2[57]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s__2[44]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s__2[45]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s__2[46]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s__2[47]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s__2[32]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s__2[33]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s__2[34]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s__2[35]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s__2[36]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s__2[37]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s__2[58]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s__2[38]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s__2[39]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s__2[24]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s__2[25]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s__2[26]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s__2[27]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s__2[28]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s__2[29]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s__2[30]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s__2[31]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s__2[59]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s__2[16]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s__2[17]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s__2[18]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s__2[19]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s__2[20]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s__2[21]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s__2[22]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s__2[23]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s__2[60]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s__2[61]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s__2[62]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s__2[63]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s__2[48]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s__2[49]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_0),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1__2
       (.I0(RX_NA_IDLE_i_2__2_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2__2_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2__2
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .O(RX_NA_IDLE_i_2__2_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(RX_PE_DATA_V_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1__2 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(valid_d),
        .Q(RX_PE_DATA_V),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[63]),
        .Q(Q[63]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[53]),
        .Q(Q[53]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[52]),
        .Q(Q[52]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[51]),
        .Q(Q[51]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[50]),
        .Q(Q[50]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[49]),
        .Q(Q[49]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[48]),
        .Q(Q[48]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[47]),
        .Q(Q[47]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[46]),
        .Q(Q[46]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[45]),
        .Q(Q[45]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[44]),
        .Q(Q[44]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[62]),
        .Q(Q[62]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[43]),
        .Q(Q[43]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[42]),
        .Q(Q[42]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[41]),
        .Q(Q[41]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[40]),
        .Q(Q[40]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[39]),
        .Q(Q[39]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[38]),
        .Q(Q[38]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[37]),
        .Q(Q[37]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[36]),
        .Q(Q[36]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[35]),
        .Q(Q[35]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[34]),
        .Q(Q[34]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[61]),
        .Q(Q[61]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[33]),
        .Q(Q[33]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[32]),
        .Q(Q[32]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[31]),
        .Q(Q[31]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[30]),
        .Q(Q[30]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[29]),
        .Q(Q[29]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[28]),
        .Q(Q[28]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[27]),
        .Q(Q[27]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[26]),
        .Q(Q[26]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[25]),
        .Q(Q[25]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[24]),
        .Q(Q[24]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[60]),
        .Q(Q[60]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[23]),
        .Q(Q[23]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[22]),
        .Q(Q[22]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[21]),
        .Q(Q[21]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[20]),
        .Q(Q[20]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[19]),
        .Q(Q[19]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[18]),
        .Q(Q[18]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[17]),
        .Q(Q[17]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[16]),
        .Q(Q[16]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(Q[15]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(Q[14]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[59]),
        .Q(Q[59]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(Q[13]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(Q[12]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(Q[11]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(Q[10]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(Q[9]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(Q[8]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(Q[7]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(Q[6]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(Q[5]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(Q[4]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[58]),
        .Q(Q[58]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(Q[3]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(Q[2]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(Q[1]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(Q[0]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[57]),
        .Q(Q[57]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[56]),
        .Q(Q[56]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[55]),
        .Q(Q[55]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__2[54]),
        .Q(Q[54]),
        .R(RX_PE_DATA_V_reg_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \Shift4Reset2FC[0]_i_1__2 
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .I3(p_0_in[6]),
        .I4(p_0_in[4]),
        .I5(remote_ready_det_i_2__1_n_0),
        .O(CB_detect0));
  LUT5 #(
    .INIT(32'hFFFFA88A)) 
    \Shift4Reset2FC[15]_i_1__2 
       (.I0(RXDATAVALID_IN_REG),
        .I1(remote_ready_det_i_2__1_n_0),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(RX_PE_DATA_V_reg_0),
        .O(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(\Shift4Reset2FC_reg_n_0_[0] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[9] ),
        .Q(\Shift4Reset2FC_reg_n_0_[10] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[10] ),
        .Q(\Shift4Reset2FC_reg_n_0_[11] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[11] ),
        .Q(\Shift4Reset2FC_reg_n_0_[12] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[12] ),
        .Q(\Shift4Reset2FC_reg_n_0_[13] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[13] ),
        .Q(\Shift4Reset2FC_reg_n_0_[14] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[14] ),
        .Q(\Shift4Reset2FC_reg_n_0_[15] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[0] ),
        .Q(\Shift4Reset2FC_reg_n_0_[1] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[1] ),
        .Q(\Shift4Reset2FC_reg_n_0_[2] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[2] ),
        .Q(\Shift4Reset2FC_reg_n_0_[3] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[3] ),
        .Q(\Shift4Reset2FC_reg_n_0_[4] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[4] ),
        .Q(\Shift4Reset2FC_reg_n_0_[5] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[5] ),
        .Q(\Shift4Reset2FC_reg_n_0_[6] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[6] ),
        .Q(\Shift4Reset2FC_reg_n_0_[7] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[7] ),
        .Q(\Shift4Reset2FC_reg_n_0_[8] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[8] ),
        .Q(\Shift4Reset2FC_reg_n_0_[9] ),
        .R(Shift4Reset2FC0));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1__2 
       (.I0(\remote_rdy_cntr[0]_i_4__2_n_0 ),
        .I1(rx_na_idles_cntr_reg[2]),
        .I2(rx_na_idles_cntr_reg[3]),
        .I3(rx_na_idles_cntr_reg[4]),
        .I4(\remote_rdy_cntr[0]_i_5__2_n_0 ),
        .I5(\remote_rdy_cntr_reg[2]_0 ),
        .O(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr[0]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \remote_rdy_cntr[0]_i_4__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr[0]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \remote_rdy_cntr[0]_i_5__2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(\remote_rdy_cntr[0]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .I1(\remote_rdy_cntr_reg_n_0_[1] ),
        .O(\remote_rdy_cntr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .O(\remote_rdy_cntr[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[0]_i_3__2_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[0] ),
        .R(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[1]_i_1__0_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[1] ),
        .R(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[2]_i_1__0_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[2] ),
        .R(\remote_rdy_cntr[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    remote_ready_det_i_1__1
       (.I0(ILLEGAL_BTF_i_3__2_n_0),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(remote_ready_det_i_2__1_n_0),
        .O(remote_ready_det0));
  LUT3 #(
    .INIT(8'hFE)) 
    remote_ready_det_i_2__1
       (.I0(ILLEGAL_BTF_i_2__2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(remote_ready_det_i_2__1_n_0));
  FDRE remote_ready_det_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(RX_PE_DATA_V_reg_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    remote_ready_r_i_1
       (.I0(remote_ready_r_reg),
        .I1(\remote_rdy_cntr_reg_n_0_[1] ),
        .I2(\remote_rdy_cntr_reg_n_0_[2] ),
        .I3(\remote_rdy_cntr_reg_n_0_[0] ),
        .I4(remote_ready_r_reg_0),
        .I5(remote_ready_r_reg_1),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    reset2fc_r_i_10__2
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .O(reset2fc_r_i_10__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_11__1
       (.I0(\Shift4Reset2FC_reg_n_0_[13] ),
        .I1(\Shift4Reset2FC_reg_n_0_[12] ),
        .I2(\Shift4Reset2FC_reg_n_0_[15] ),
        .I3(\Shift4Reset2FC_reg_n_0_[14] ),
        .O(reset2fc_r_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1__2
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2__2_n_0),
        .I2(reset2fc_r_i_3__2_n_0),
        .I3(reset2fc_r_i_4__2_n_0),
        .I4(reset2fc_r_i_5__2_n_0),
        .I5(RESET2FC_lane3_i),
        .O(reset2fc_r_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    reset2fc_r_i_2__2
       (.I0(reset2fc_r_i_6__2_n_0),
        .I1(ILLEGAL_BTF_i_5__2_n_0),
        .I2(reset2fc_r_i_7__2_n_0),
        .I3(p_0_in[8]),
        .I4(p_0_in[9]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3__2
       (.I0(reset2fc_r_i_8__2_n_0),
        .I1(\Shift4Reset2FC_reg_n_0_[1] ),
        .I2(\Shift4Reset2FC_reg_n_0_[0] ),
        .I3(\Shift4Reset2FC_reg_n_0_[3] ),
        .I4(\Shift4Reset2FC_reg_n_0_[2] ),
        .I5(reset2fc_r_i_9__2_n_0),
        .O(reset2fc_r_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    reset2fc_r_i_4__2
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(p_0_in[6]),
        .O(reset2fc_r_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFF00000000)) 
    reset2fc_r_i_5__2
       (.I0(ILLEGAL_BTF_i_2__2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .I3(p_0_in[4]),
        .I4(p_0_in[6]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_5__2_n_0));
  LUT5 #(
    .INIT(32'h04400000)) 
    reset2fc_r_i_6__2
       (.I0(p_0_in[15]),
        .I1(p_0_in[14]),
        .I2(p_0_in[4]),
        .I3(p_0_in[6]),
        .I4(reset2fc_r_i_10__2_n_0),
        .O(reset2fc_r_i_6__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    reset2fc_r_i_7__2
       (.I0(p_0_in[5]),
        .I1(p_0_in[7]),
        .O(reset2fc_r_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_8__2
       (.I0(\Shift4Reset2FC_reg_n_0_[5] ),
        .I1(\Shift4Reset2FC_reg_n_0_[4] ),
        .I2(\Shift4Reset2FC_reg_n_0_[7] ),
        .I3(\Shift4Reset2FC_reg_n_0_[6] ),
        .O(reset2fc_r_i_8__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_9__2
       (.I0(\Shift4Reset2FC_reg_n_0_[10] ),
        .I1(\Shift4Reset2FC_reg_n_0_[11] ),
        .I2(\Shift4Reset2FC_reg_n_0_[8] ),
        .I3(\Shift4Reset2FC_reg_n_0_[9] ),
        .I4(reset2fc_r_i_11__1_n_0),
        .O(reset2fc_r_i_9__2_n_0));
  FDRE reset2fc_r_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1__2_n_0),
        .Q(RESET2FC_lane3_i),
        .R(RX_PE_DATA_V_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__2 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__6[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[2]),
        .I3(rx_na_idles_cntr_reg[3]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__6[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__6[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__6[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__6[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__6[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__6[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SYM_DEC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_13
   (illegal_btf_i,
    RX_PE_DATA_V,
    RESET2FC_lane1_i,
    \remote_rdy_cntr_reg[1]_0 ,
    Q,
    RX_HEADER_0_REG_reg_0,
    \rx_na_idles_cntr_reg[4]_0 ,
    rx_header_1_i_2,
    RX_PE_DATA_V_reg_0,
    RXDATAVALID_IN_REG,
    \remote_rdy_cntr_reg[2]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    hold_reg_r);
  output illegal_btf_i;
  output [0:0]RX_PE_DATA_V;
  output RESET2FC_lane1_i;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]Q;
  input RX_HEADER_0_REG_reg_0;
  input \rx_na_idles_cntr_reg[4]_0 ;
  input rx_header_1_i_2;
  input RX_PE_DATA_V_reg_0;
  input RXDATAVALID_IN_REG;
  input \remote_rdy_cntr_reg[2]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input hold_reg_r;

  wire CB_detect0;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__0_n_0;
  wire ILLEGAL_BTF_i_3__0_n_0;
  wire ILLEGAL_BTF_i_4__0_n_0;
  wire ILLEGAL_BTF_i_5__0_n_0;
  wire [63:0]Q;
  wire RESET2FC_lane1_i;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG[63]_i_1_n_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE_i_2__0_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire [0:0]RX_PE_DATA_V;
  wire RX_PE_DATA_V_reg_0;
  wire Shift4Reset2FC0;
  wire \Shift4Reset2FC[15]_i_2_n_0 ;
  wire \Shift4Reset2FC_reg_n_0_[0] ;
  wire \Shift4Reset2FC_reg_n_0_[10] ;
  wire \Shift4Reset2FC_reg_n_0_[11] ;
  wire \Shift4Reset2FC_reg_n_0_[12] ;
  wire \Shift4Reset2FC_reg_n_0_[13] ;
  wire \Shift4Reset2FC_reg_n_0_[14] ;
  wire \Shift4Reset2FC_reg_n_0_[15] ;
  wire \Shift4Reset2FC_reg_n_0_[1] ;
  wire \Shift4Reset2FC_reg_n_0_[2] ;
  wire \Shift4Reset2FC_reg_n_0_[3] ;
  wire \Shift4Reset2FC_reg_n_0_[4] ;
  wire \Shift4Reset2FC_reg_n_0_[5] ;
  wire \Shift4Reset2FC_reg_n_0_[6] ;
  wire \Shift4Reset2FC_reg_n_0_[7] ;
  wire \Shift4Reset2FC_reg_n_0_[8] ;
  wire \Shift4Reset2FC_reg_n_0_[9] ;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__2;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1__0_n_0 ;
  wire \remote_rdy_cntr[0]_i_3__0_n_0 ;
  wire \remote_rdy_cntr[0]_i_5__0_n_0 ;
  wire \remote_rdy_cntr[1]_i_1__2_n_0 ;
  wire \remote_rdy_cntr[2]_i_1__2_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire \remote_rdy_cntr_reg[2]_0 ;
  wire \remote_rdy_cntr_reg_n_0_[0] ;
  wire \remote_rdy_cntr_reg_n_0_[1] ;
  wire \remote_rdy_cntr_reg_n_0_[2] ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire reset2fc_r_i_10_n_0;
  wire reset2fc_r_i_1__0_n_0;
  wire reset2fc_r_i_2__0_n_0;
  wire reset2fc_r_i_3__0_n_0;
  wire reset2fc_r_i_4__0_n_0;
  wire reset2fc_r_i_5_n_0;
  wire reset2fc_r_i_6__0_n_0;
  wire reset2fc_r_i_7__0_n_0;
  wire reset2fc_r_i_8__0_n_0;
  wire reset2fc_r_i_9__0_n_0;
  wire rx_header_1_i_2;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__0_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[4]_0 ;
  wire [63:16]rxdata_s__0;
  wire [0:1]sync_header_c;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFEEEFFEB00000000)) 
    ILLEGAL_BTF_i_1__0
       (.I0(ILLEGAL_BTF_i_2__0_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(ILLEGAL_BTF_i_3__0_n_0),
        .O(ILLEGAL_BTF0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ILLEGAL_BTF_i_2__0
       (.I0(ILLEGAL_BTF_i_4__0_n_0),
        .I1(p_0_in[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .O(ILLEGAL_BTF_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3__0
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(ILLEGAL_BTF_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ILLEGAL_BTF_i_4__0
       (.I0(p_0_in[10]),
        .I1(p_0_in[11]),
        .I2(p_0_in[8]),
        .I3(p_0_in[9]),
        .I4(ILLEGAL_BTF_i_5__0_n_0),
        .O(ILLEGAL_BTF_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_5__0
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_5__0_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(RX_PE_DATA_V_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1 
       (.I0(hold_reg_r),
        .O(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s__0[56]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s__0[50]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s__0[51]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s__0[52]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s__0[53]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s__0[54]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s__0[55]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s__0[40]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s__0[41]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s__0[42]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s__0[43]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s__0[57]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s__0[44]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s__0[45]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s__0[46]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s__0[47]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s__0[32]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s__0[33]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s__0[34]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s__0[35]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s__0[36]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s__0[37]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s__0[58]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s__0[38]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s__0[39]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s__0[24]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s__0[25]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s__0[26]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s__0[27]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s__0[28]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s__0[29]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s__0[30]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s__0[31]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s__0[59]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s__0[16]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s__0[17]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s__0[18]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s__0[19]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s__0[20]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s__0[21]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s__0[22]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s__0[23]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s__0[60]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s__0[61]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s__0[62]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s__0[63]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s__0[48]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s__0[49]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_2),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1__0
       (.I0(RX_NA_IDLE_i_2__0_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2__0_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2__0
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .O(RX_NA_IDLE_i_2__0_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(RX_PE_DATA_V_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1__0 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(valid_d),
        .Q(RX_PE_DATA_V),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[63]),
        .Q(Q[63]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[53]),
        .Q(Q[53]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[52]),
        .Q(Q[52]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[51]),
        .Q(Q[51]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[50]),
        .Q(Q[50]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[49]),
        .Q(Q[49]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[48]),
        .Q(Q[48]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[47]),
        .Q(Q[47]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[46]),
        .Q(Q[46]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[45]),
        .Q(Q[45]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[44]),
        .Q(Q[44]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[62]),
        .Q(Q[62]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[43]),
        .Q(Q[43]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[42]),
        .Q(Q[42]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[41]),
        .Q(Q[41]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[40]),
        .Q(Q[40]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[39]),
        .Q(Q[39]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[38]),
        .Q(Q[38]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[37]),
        .Q(Q[37]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[36]),
        .Q(Q[36]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[35]),
        .Q(Q[35]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[34]),
        .Q(Q[34]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[61]),
        .Q(Q[61]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[33]),
        .Q(Q[33]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[32]),
        .Q(Q[32]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[31]),
        .Q(Q[31]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[30]),
        .Q(Q[30]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[29]),
        .Q(Q[29]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[28]),
        .Q(Q[28]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[27]),
        .Q(Q[27]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[26]),
        .Q(Q[26]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[25]),
        .Q(Q[25]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[24]),
        .Q(Q[24]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[60]),
        .Q(Q[60]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[23]),
        .Q(Q[23]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[22]),
        .Q(Q[22]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[21]),
        .Q(Q[21]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[20]),
        .Q(Q[20]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[19]),
        .Q(Q[19]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[18]),
        .Q(Q[18]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[17]),
        .Q(Q[17]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[16]),
        .Q(Q[16]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(Q[15]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(Q[14]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[59]),
        .Q(Q[59]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(Q[13]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(Q[12]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(Q[11]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(Q[10]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(Q[9]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(Q[8]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(Q[7]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(Q[6]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(Q[5]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(Q[4]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[58]),
        .Q(Q[58]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(Q[3]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(Q[2]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(Q[1]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(Q[0]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[57]),
        .Q(Q[57]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[56]),
        .Q(Q[56]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[55]),
        .Q(Q[55]),
        .R(RX_PE_DATA_V_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__0[54]),
        .Q(Q[54]),
        .R(RX_PE_DATA_V_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \Shift4Reset2FC[0]_i_1__0 
       (.I0(RX_NA_IDLE_i_2__0_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[4]),
        .I3(p_0_in[5]),
        .I4(p_0_in[7]),
        .I5(ILLEGAL_BTF_i_2__0_n_0),
        .O(CB_detect0));
  LUT5 #(
    .INIT(32'hFFFFA88A)) 
    \Shift4Reset2FC[15]_i_1__0 
       (.I0(RXDATAVALID_IN_REG),
        .I1(\Shift4Reset2FC[15]_i_2_n_0 ),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(RX_PE_DATA_V_reg_0),
        .O(Shift4Reset2FC0));
  LUT3 #(
    .INIT(8'hFE)) 
    \Shift4Reset2FC[15]_i_2 
       (.I0(ILLEGAL_BTF_i_2__0_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(\Shift4Reset2FC[15]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(\Shift4Reset2FC_reg_n_0_[0] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[9] ),
        .Q(\Shift4Reset2FC_reg_n_0_[10] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[10] ),
        .Q(\Shift4Reset2FC_reg_n_0_[11] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[11] ),
        .Q(\Shift4Reset2FC_reg_n_0_[12] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[12] ),
        .Q(\Shift4Reset2FC_reg_n_0_[13] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[13] ),
        .Q(\Shift4Reset2FC_reg_n_0_[14] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[14] ),
        .Q(\Shift4Reset2FC_reg_n_0_[15] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[0] ),
        .Q(\Shift4Reset2FC_reg_n_0_[1] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[1] ),
        .Q(\Shift4Reset2FC_reg_n_0_[2] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[2] ),
        .Q(\Shift4Reset2FC_reg_n_0_[3] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[3] ),
        .Q(\Shift4Reset2FC_reg_n_0_[4] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[4] ),
        .Q(\Shift4Reset2FC_reg_n_0_[5] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[5] ),
        .Q(\Shift4Reset2FC_reg_n_0_[6] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[6] ),
        .Q(\Shift4Reset2FC_reg_n_0_[7] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[7] ),
        .Q(\Shift4Reset2FC_reg_n_0_[8] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[8] ),
        .Q(\Shift4Reset2FC_reg_n_0_[9] ),
        .R(Shift4Reset2FC0));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1__0 
       (.I0(\remote_rdy_cntr_reg[1]_0 ),
        .I1(rx_na_idles_cntr_reg[2]),
        .I2(rx_na_idles_cntr_reg[3]),
        .I3(rx_na_idles_cntr_reg[4]),
        .I4(\remote_rdy_cntr[0]_i_5__0_n_0 ),
        .I5(\remote_rdy_cntr_reg[2]_0 ),
        .O(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \remote_rdy_cntr[0]_i_4__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \remote_rdy_cntr[0]_i_5__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(\remote_rdy_cntr[0]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .I1(\remote_rdy_cntr_reg_n_0_[1] ),
        .O(\remote_rdy_cntr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1__2 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .O(\remote_rdy_cntr[2]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[0]_i_3__0_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[0] ),
        .R(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[1]_i_1__2_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[1] ),
        .R(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[2]_i_1__2_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[2] ),
        .R(\remote_rdy_cntr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    remote_ready_det_i_1__2
       (.I0(ILLEGAL_BTF_i_2__0_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .I3(ILLEGAL_BTF_i_3__0_n_0),
        .I4(p_0_in[4]),
        .I5(p_0_in[6]),
        .O(remote_ready_det0));
  FDRE remote_ready_det_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(RX_PE_DATA_V_reg_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_10
       (.I0(\Shift4Reset2FC_reg_n_0_[13] ),
        .I1(\Shift4Reset2FC_reg_n_0_[12] ),
        .I2(\Shift4Reset2FC_reg_n_0_[15] ),
        .I3(\Shift4Reset2FC_reg_n_0_[14] ),
        .O(reset2fc_r_i_10_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1__0
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2__0_n_0),
        .I2(reset2fc_r_i_3__0_n_0),
        .I3(reset2fc_r_i_4__0_n_0),
        .I4(reset2fc_r_i_5_n_0),
        .I5(RESET2FC_lane1_i),
        .O(reset2fc_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    reset2fc_r_i_2__0
       (.I0(ILLEGAL_BTF_i_4__0_n_0),
        .I1(reset2fc_r_i_6__0_n_0),
        .I2(reset2fc_r_i_7__0_n_0),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3__0
       (.I0(reset2fc_r_i_8__0_n_0),
        .I1(\Shift4Reset2FC_reg_n_0_[1] ),
        .I2(\Shift4Reset2FC_reg_n_0_[0] ),
        .I3(\Shift4Reset2FC_reg_n_0_[3] ),
        .I4(\Shift4Reset2FC_reg_n_0_[2] ),
        .I5(reset2fc_r_i_9__0_n_0),
        .O(reset2fc_r_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    reset2fc_r_i_4__0
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(p_0_in[6]),
        .O(reset2fc_r_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF900000000)) 
    reset2fc_r_i_5
       (.I0(p_0_in[4]),
        .I1(p_0_in[6]),
        .I2(ILLEGAL_BTF_i_2__0_n_0),
        .I3(p_0_in[7]),
        .I4(p_0_in[5]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_5_n_0));
  LUT4 #(
    .INIT(16'h0006)) 
    reset2fc_r_i_6__0
       (.I0(p_0_in[6]),
        .I1(p_0_in[4]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .O(reset2fc_r_i_6__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    reset2fc_r_i_7__0
       (.I0(p_0_in[5]),
        .I1(p_0_in[7]),
        .O(reset2fc_r_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_8__0
       (.I0(\Shift4Reset2FC_reg_n_0_[5] ),
        .I1(\Shift4Reset2FC_reg_n_0_[4] ),
        .I2(\Shift4Reset2FC_reg_n_0_[7] ),
        .I3(\Shift4Reset2FC_reg_n_0_[6] ),
        .O(reset2fc_r_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_9__0
       (.I0(\Shift4Reset2FC_reg_n_0_[10] ),
        .I1(\Shift4Reset2FC_reg_n_0_[11] ),
        .I2(\Shift4Reset2FC_reg_n_0_[8] ),
        .I3(\Shift4Reset2FC_reg_n_0_[9] ),
        .I4(reset2fc_r_i_10_n_0),
        .O(reset2fc_r_i_9__0_n_0));
  FDRE reset2fc_r_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1__0_n_0),
        .Q(RESET2FC_lane1_i),
        .R(RX_PE_DATA_V_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__0 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__2[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__0 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__0 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[2]),
        .I3(rx_na_idles_cntr_reg[3]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__2[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__2[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__2[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__2[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__2[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SYM_DEC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_18
   (RXDATAVALID_IN_REG_reg_0,
    illegal_btf_i,
    RX_PE_DATA_V,
    RESET2FC_i,
    \remote_rdy_cntr_reg[1]_0 ,
    Q,
    rxdatavalid_to_lanes_i,
    \rx_na_idles_cntr_reg[4]_0 ,
    RX_HEADER_0_REG_reg_0,
    rx_header_1_i_3,
    remote_ready_det_reg_0,
    \remote_rdy_cntr_reg[2]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    hold_reg_r);
  output RXDATAVALID_IN_REG_reg_0;
  output illegal_btf_i;
  output [0:0]RX_PE_DATA_V;
  output RESET2FC_i;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]Q;
  input rxdatavalid_to_lanes_i;
  input \rx_na_idles_cntr_reg[4]_0 ;
  input RX_HEADER_0_REG_reg_0;
  input rx_header_1_i_3;
  input remote_ready_det_reg_0;
  input \remote_rdy_cntr_reg[2]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input hold_reg_r;

  wire CB_detect0;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2_n_0;
  wire ILLEGAL_BTF_i_3_n_0;
  wire ILLEGAL_BTF_i_4_n_0;
  wire ILLEGAL_BTF_i_5_n_0;
  wire [63:0]Q;
  wire RESET2FC_i;
  wire RXDATAVALID_IN_REG_reg_0;
  wire \RX_DATA_REG[63]_i_1_n_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE;
  wire RX_NA_IDLE_i_2_n_0;
  wire [0:0]RX_PE_DATA_V;
  wire [15:0]Shift4Reset2FC;
  wire Shift4Reset2FC0;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [0:2]remote_rdy_cntr;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1_n_0 ;
  wire \remote_rdy_cntr[0]_i_3_n_0 ;
  wire \remote_rdy_cntr[0]_i_5_n_0 ;
  wire \remote_rdy_cntr[1]_i_1_n_0 ;
  wire \remote_rdy_cntr[2]_i_1_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire \remote_rdy_cntr_reg[2]_0 ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_det_i_2_n_0;
  wire remote_ready_det_reg_0;
  wire reset2fc_r_i_10__0_n_0;
  wire reset2fc_r_i_11_n_0;
  wire reset2fc_r_i_1_n_0;
  wire reset2fc_r_i_2_n_0;
  wire reset2fc_r_i_3_n_0;
  wire reset2fc_r_i_4_n_0;
  wire reset2fc_r_i_5__0_n_0;
  wire reset2fc_r_i_6_n_0;
  wire reset2fc_r_i_7_n_0;
  wire reset2fc_r_i_8_n_0;
  wire reset2fc_r_i_9_n_0;
  wire rx_header_1_i_3;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[4]_0 ;
  wire [63:16]rxdata_s;
  wire rxdatavalid_to_lanes_i;
  wire [0:1]sync_header_c;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFEEEFFEB00000000)) 
    ILLEGAL_BTF_i_1
       (.I0(ILLEGAL_BTF_i_2_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(ILLEGAL_BTF_i_3_n_0),
        .O(ILLEGAL_BTF0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ILLEGAL_BTF_i_2
       (.I0(ILLEGAL_BTF_i_4_n_0),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(ILLEGAL_BTF_i_5_n_0),
        .O(ILLEGAL_BTF_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3
       (.I0(RXDATAVALID_IN_REG_reg_0),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(ILLEGAL_BTF_i_3_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_4
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_5
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_5_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(remote_ready_det_reg_0));
  FDRE RXDATAVALID_IN_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rxdatavalid_to_lanes_i),
        .Q(RXDATAVALID_IN_REG_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1 
       (.I0(hold_reg_r),
        .O(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s[56]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s[50]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s[51]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s[52]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s[53]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s[54]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s[55]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s[40]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s[41]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s[42]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s[43]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s[57]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s[44]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s[45]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s[46]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s[47]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s[32]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s[33]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s[34]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s[35]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s[36]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s[37]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s[58]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s[38]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s[39]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s[24]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s[25]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s[26]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s[27]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s[28]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s[29]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s[30]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s[31]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s[59]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s[16]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s[17]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s[18]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s[19]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s[20]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s[21]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s[22]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s[23]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s[60]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s[61]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s[62]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s[63]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s[48]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s[49]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_3),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1
       (.I0(RX_NA_IDLE_i_2_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG_reg_0),
        .O(RX_NA_IDLE_i_2_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE),
        .R(remote_ready_det_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG_reg_0),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(valid_d),
        .Q(RX_PE_DATA_V),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[63]),
        .Q(Q[63]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[53]),
        .Q(Q[53]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[52]),
        .Q(Q[52]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[51]),
        .Q(Q[51]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[50]),
        .Q(Q[50]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[49]),
        .Q(Q[49]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[48]),
        .Q(Q[48]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[47]),
        .Q(Q[47]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[46]),
        .Q(Q[46]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[45]),
        .Q(Q[45]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[44]),
        .Q(Q[44]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[62]),
        .Q(Q[62]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[43]),
        .Q(Q[43]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[42]),
        .Q(Q[42]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[41]),
        .Q(Q[41]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[40]),
        .Q(Q[40]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[39]),
        .Q(Q[39]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[38]),
        .Q(Q[38]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[37]),
        .Q(Q[37]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[36]),
        .Q(Q[36]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[35]),
        .Q(Q[35]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[34]),
        .Q(Q[34]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[61]),
        .Q(Q[61]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[33]),
        .Q(Q[33]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[32]),
        .Q(Q[32]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[31]),
        .Q(Q[31]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[30]),
        .Q(Q[30]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[29]),
        .Q(Q[29]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[28]),
        .Q(Q[28]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[27]),
        .Q(Q[27]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[26]),
        .Q(Q[26]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[25]),
        .Q(Q[25]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[24]),
        .Q(Q[24]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[60]),
        .Q(Q[60]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[23]),
        .Q(Q[23]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[22]),
        .Q(Q[22]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[21]),
        .Q(Q[21]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[20]),
        .Q(Q[20]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[19]),
        .Q(Q[19]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[18]),
        .Q(Q[18]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[17]),
        .Q(Q[17]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[16]),
        .Q(Q[16]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(Q[15]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(Q[14]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[59]),
        .Q(Q[59]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(Q[13]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(Q[12]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(Q[11]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(Q[10]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(Q[9]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(Q[8]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(Q[7]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(Q[6]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(Q[5]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(Q[4]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[58]),
        .Q(Q[58]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(Q[3]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(Q[2]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(Q[1]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(Q[0]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[57]),
        .Q(Q[57]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[56]),
        .Q(Q[56]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[55]),
        .Q(Q[55]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s[54]),
        .Q(Q[54]),
        .R(remote_ready_det_reg_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \Shift4Reset2FC[0]_i_1 
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG_reg_0),
        .I3(p_0_in[6]),
        .I4(p_0_in[4]),
        .I5(remote_ready_det_i_2_n_0),
        .O(CB_detect0));
  LUT5 #(
    .INIT(32'hFFFFA88A)) 
    \Shift4Reset2FC[15]_i_1 
       (.I0(RXDATAVALID_IN_REG_reg_0),
        .I1(remote_ready_det_i_2_n_0),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(remote_ready_det_reg_0),
        .O(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(Shift4Reset2FC[0]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[9]),
        .Q(Shift4Reset2FC[10]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[10]),
        .Q(Shift4Reset2FC[11]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[11]),
        .Q(Shift4Reset2FC[12]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[12]),
        .Q(Shift4Reset2FC[13]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[13]),
        .Q(Shift4Reset2FC[14]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[14]),
        .Q(Shift4Reset2FC[15]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[0]),
        .Q(Shift4Reset2FC[1]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[1]),
        .Q(Shift4Reset2FC[2]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[2]),
        .Q(Shift4Reset2FC[3]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[3]),
        .Q(Shift4Reset2FC[4]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[4]),
        .Q(Shift4Reset2FC[5]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[5]),
        .Q(Shift4Reset2FC[6]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[6]),
        .Q(Shift4Reset2FC[7]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[7]),
        .Q(Shift4Reset2FC[8]),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(Shift4Reset2FC[8]),
        .Q(Shift4Reset2FC[9]),
        .R(Shift4Reset2FC0));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1 
       (.I0(\remote_rdy_cntr_reg[1]_0 ),
        .I1(rx_na_idles_cntr_reg[2]),
        .I2(rx_na_idles_cntr_reg[3]),
        .I3(rx_na_idles_cntr_reg[4]),
        .I4(\remote_rdy_cntr[0]_i_5_n_0 ),
        .I5(\remote_rdy_cntr_reg[2]_0 ),
        .O(\remote_rdy_cntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3 
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(\remote_rdy_cntr[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \remote_rdy_cntr[0]_i_4 
       (.I0(remote_rdy_cntr[1]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[0]),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \remote_rdy_cntr[0]_i_5 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(\remote_rdy_cntr[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[1]),
        .O(\remote_rdy_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1 
       (.I0(remote_rdy_cntr[2]),
        .O(\remote_rdy_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[0]_i_3_n_0 ),
        .Q(remote_rdy_cntr[0]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[1]_i_1_n_0 ),
        .Q(remote_rdy_cntr[1]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[2]_i_1_n_0 ),
        .Q(remote_rdy_cntr[2]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    remote_ready_det_i_1
       (.I0(ILLEGAL_BTF_i_3_n_0),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(remote_ready_det_i_2_n_0),
        .O(remote_ready_det0));
  LUT3 #(
    .INIT(8'hFE)) 
    remote_ready_det_i_2
       (.I0(ILLEGAL_BTF_i_2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(remote_ready_det_i_2_n_0));
  FDRE remote_ready_det_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(remote_ready_det_reg_0));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2_n_0),
        .I2(reset2fc_r_i_3_n_0),
        .I3(reset2fc_r_i_4_n_0),
        .I4(reset2fc_r_i_5__0_n_0),
        .I5(RESET2FC_i),
        .O(reset2fc_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    reset2fc_r_i_10__0
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .O(reset2fc_r_i_10__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_11
       (.I0(Shift4Reset2FC[13]),
        .I1(Shift4Reset2FC[12]),
        .I2(Shift4Reset2FC[15]),
        .I3(Shift4Reset2FC[14]),
        .O(reset2fc_r_i_11_n_0));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    reset2fc_r_i_2
       (.I0(reset2fc_r_i_6_n_0),
        .I1(ILLEGAL_BTF_i_5_n_0),
        .I2(reset2fc_r_i_7_n_0),
        .I3(p_0_in[8]),
        .I4(p_0_in[9]),
        .I5(RXDATAVALID_IN_REG_reg_0),
        .O(reset2fc_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3
       (.I0(reset2fc_r_i_8_n_0),
        .I1(Shift4Reset2FC[1]),
        .I2(Shift4Reset2FC[0]),
        .I3(Shift4Reset2FC[3]),
        .I4(Shift4Reset2FC[2]),
        .I5(reset2fc_r_i_9_n_0),
        .O(reset2fc_r_i_3_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    reset2fc_r_i_4
       (.I0(RXDATAVALID_IN_REG_reg_0),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(p_0_in[6]),
        .O(reset2fc_r_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFF00000000)) 
    reset2fc_r_i_5__0
       (.I0(ILLEGAL_BTF_i_2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .I3(p_0_in[4]),
        .I4(p_0_in[6]),
        .I5(RXDATAVALID_IN_REG_reg_0),
        .O(reset2fc_r_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h04400000)) 
    reset2fc_r_i_6
       (.I0(p_0_in[15]),
        .I1(p_0_in[14]),
        .I2(p_0_in[4]),
        .I3(p_0_in[6]),
        .I4(reset2fc_r_i_10__0_n_0),
        .O(reset2fc_r_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    reset2fc_r_i_7
       (.I0(p_0_in[5]),
        .I1(p_0_in[7]),
        .O(reset2fc_r_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_8
       (.I0(Shift4Reset2FC[5]),
        .I1(Shift4Reset2FC[4]),
        .I2(Shift4Reset2FC[7]),
        .I3(Shift4Reset2FC[6]),
        .O(reset2fc_r_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_9
       (.I0(Shift4Reset2FC[10]),
        .I1(Shift4Reset2FC[11]),
        .I2(Shift4Reset2FC[8]),
        .I3(Shift4Reset2FC[9]),
        .I4(reset2fc_r_i_11_n_0),
        .O(reset2fc_r_i_9_n_0));
  FDRE reset2fc_r_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1_n_0),
        .Q(RESET2FC_i),
        .R(remote_ready_det_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[2]),
        .I3(rx_na_idles_cntr_reg[3]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE),
        .D(p_0_in__0[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE),
        .D(p_0_in__0[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE),
        .D(p_0_in__0[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE),
        .D(p_0_in__0[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE),
        .D(p_0_in__0[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_SYM_DEC" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SYM_DEC_8
   (illegal_btf_i,
    RX_PE_DATA_V,
    RESET2FC_lane2_i,
    \remote_rdy_cntr_reg[1]_0 ,
    Q,
    RX_HEADER_0_REG_reg_0,
    \rx_na_idles_cntr_reg[4]_0 ,
    rx_header_1_i_1,
    remote_ready_det_reg_0,
    RXDATAVALID_IN_REG,
    \remote_rdy_cntr_reg[2]_0 ,
    \RX_DATA_REG_reg[63]_0 ,
    hold_reg_r);
  output illegal_btf_i;
  output [0:0]RX_PE_DATA_V;
  output RESET2FC_lane2_i;
  output \remote_rdy_cntr_reg[1]_0 ;
  output [63:0]Q;
  input RX_HEADER_0_REG_reg_0;
  input \rx_na_idles_cntr_reg[4]_0 ;
  input rx_header_1_i_1;
  input remote_ready_det_reg_0;
  input RXDATAVALID_IN_REG;
  input \remote_rdy_cntr_reg[2]_0 ;
  input [63:0]\RX_DATA_REG_reg[63]_0 ;
  input hold_reg_r;

  wire CB_detect0;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2__1_n_0;
  wire ILLEGAL_BTF_i_3__1_n_0;
  wire ILLEGAL_BTF_i_4__1_n_0;
  wire ILLEGAL_BTF_i_5__1_n_0;
  wire [63:0]Q;
  wire RESET2FC_lane2_i;
  wire RXDATAVALID_IN_REG;
  wire \RX_DATA_REG[63]_i_1_n_0 ;
  wire [63:0]\RX_DATA_REG_reg[63]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_NA_IDLE_i_2__1_n_0;
  wire RX_NA_IDLE_reg_n_0;
  wire [0:0]RX_PE_DATA_V;
  wire Shift4Reset2FC0;
  wire \Shift4Reset2FC_reg_n_0_[0] ;
  wire \Shift4Reset2FC_reg_n_0_[10] ;
  wire \Shift4Reset2FC_reg_n_0_[11] ;
  wire \Shift4Reset2FC_reg_n_0_[12] ;
  wire \Shift4Reset2FC_reg_n_0_[13] ;
  wire \Shift4Reset2FC_reg_n_0_[14] ;
  wire \Shift4Reset2FC_reg_n_0_[15] ;
  wire \Shift4Reset2FC_reg_n_0_[1] ;
  wire \Shift4Reset2FC_reg_n_0_[2] ;
  wire \Shift4Reset2FC_reg_n_0_[3] ;
  wire \Shift4Reset2FC_reg_n_0_[4] ;
  wire \Shift4Reset2FC_reg_n_0_[5] ;
  wire \Shift4Reset2FC_reg_n_0_[6] ;
  wire \Shift4Reset2FC_reg_n_0_[7] ;
  wire \Shift4Reset2FC_reg_n_0_[8] ;
  wire \Shift4Reset2FC_reg_n_0_[9] ;
  wire hold_reg_r;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__4;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1__1_n_0 ;
  wire \remote_rdy_cntr[0]_i_3__1_n_0 ;
  wire \remote_rdy_cntr[0]_i_5__1_n_0 ;
  wire \remote_rdy_cntr[1]_i_1__1_n_0 ;
  wire \remote_rdy_cntr[2]_i_1__1_n_0 ;
  wire \remote_rdy_cntr_reg[1]_0 ;
  wire \remote_rdy_cntr_reg[2]_0 ;
  wire \remote_rdy_cntr_reg_n_0_[0] ;
  wire \remote_rdy_cntr_reg_n_0_[1] ;
  wire \remote_rdy_cntr_reg_n_0_[2] ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_det_i_2__0_n_0;
  wire remote_ready_det_reg_0;
  wire reset2fc_r_i_10__1_n_0;
  wire reset2fc_r_i_11__0_n_0;
  wire reset2fc_r_i_1__1_n_0;
  wire reset2fc_r_i_2__1_n_0;
  wire reset2fc_r_i_3__1_n_0;
  wire reset2fc_r_i_4__1_n_0;
  wire reset2fc_r_i_5__1_n_0;
  wire reset2fc_r_i_6__1_n_0;
  wire reset2fc_r_i_7__1_n_0;
  wire reset2fc_r_i_8__1_n_0;
  wire reset2fc_r_i_9__1_n_0;
  wire rx_header_1_i_1;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1__1_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire \rx_na_idles_cntr_reg[4]_0 ;
  wire [63:16]rxdata_s__1;
  wire [0:1]sync_header_c;
  wire valid_d;

  LUT6 #(
    .INIT(64'hFEEEFFEB00000000)) 
    ILLEGAL_BTF_i_1__1
       (.I0(ILLEGAL_BTF_i_2__1_n_0),
        .I1(p_0_in[6]),
        .I2(p_0_in[7]),
        .I3(p_0_in[5]),
        .I4(p_0_in[4]),
        .I5(ILLEGAL_BTF_i_3__1_n_0),
        .O(ILLEGAL_BTF0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ILLEGAL_BTF_i_2__1
       (.I0(ILLEGAL_BTF_i_4__1_n_0),
        .I1(p_0_in[9]),
        .I2(p_0_in[8]),
        .I3(p_0_in[11]),
        .I4(p_0_in[10]),
        .I5(ILLEGAL_BTF_i_5__1_n_0),
        .O(ILLEGAL_BTF_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ILLEGAL_BTF_i_3__1
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(ILLEGAL_BTF_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    ILLEGAL_BTF_i_4__1
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .O(ILLEGAL_BTF_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ILLEGAL_BTF_i_5__1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(ILLEGAL_BTF_i_5__1_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(remote_ready_det_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_DATA_REG[63]_i_1 
       (.I0(hold_reg_r),
        .O(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [0]),
        .Q(rxdata_s__1[56]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [10]),
        .Q(rxdata_s__1[50]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [11]),
        .Q(rxdata_s__1[51]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [12]),
        .Q(rxdata_s__1[52]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [13]),
        .Q(rxdata_s__1[53]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [14]),
        .Q(rxdata_s__1[54]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [15]),
        .Q(rxdata_s__1[55]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [16]),
        .Q(rxdata_s__1[40]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [17]),
        .Q(rxdata_s__1[41]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [18]),
        .Q(rxdata_s__1[42]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [19]),
        .Q(rxdata_s__1[43]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [1]),
        .Q(rxdata_s__1[57]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [20]),
        .Q(rxdata_s__1[44]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [21]),
        .Q(rxdata_s__1[45]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [22]),
        .Q(rxdata_s__1[46]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [23]),
        .Q(rxdata_s__1[47]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [24]),
        .Q(rxdata_s__1[32]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [25]),
        .Q(rxdata_s__1[33]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [26]),
        .Q(rxdata_s__1[34]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [27]),
        .Q(rxdata_s__1[35]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [28]),
        .Q(rxdata_s__1[36]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [29]),
        .Q(rxdata_s__1[37]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [2]),
        .Q(rxdata_s__1[58]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [30]),
        .Q(rxdata_s__1[38]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [31]),
        .Q(rxdata_s__1[39]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [32]),
        .Q(rxdata_s__1[24]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [33]),
        .Q(rxdata_s__1[25]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [34]),
        .Q(rxdata_s__1[26]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [35]),
        .Q(rxdata_s__1[27]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [36]),
        .Q(rxdata_s__1[28]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [37]),
        .Q(rxdata_s__1[29]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [38]),
        .Q(rxdata_s__1[30]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [39]),
        .Q(rxdata_s__1[31]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [3]),
        .Q(rxdata_s__1[59]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [40]),
        .Q(rxdata_s__1[16]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [41]),
        .Q(rxdata_s__1[17]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [42]),
        .Q(rxdata_s__1[18]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [43]),
        .Q(rxdata_s__1[19]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [44]),
        .Q(rxdata_s__1[20]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [45]),
        .Q(rxdata_s__1[21]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [46]),
        .Q(rxdata_s__1[22]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [47]),
        .Q(rxdata_s__1[23]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [4]),
        .Q(rxdata_s__1[60]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [5]),
        .Q(rxdata_s__1[61]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [6]),
        .Q(rxdata_s__1[62]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [7]),
        .Q(rxdata_s__1[63]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [8]),
        .Q(rxdata_s__1[48]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\RX_DATA_REG_reg[63]_0 [9]),
        .Q(rxdata_s__1[49]),
        .R(\RX_DATA_REG[63]_i_1_n_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_header_1_i_1),
        .Q(sync_header_c[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    RX_NA_IDLE_i_1__1
       (.I0(RX_NA_IDLE_i_2__1_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(ILLEGAL_BTF_i_2__1_n_0),
        .O(rx_na_idle_c));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RX_NA_IDLE_i_2__1
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .O(RX_NA_IDLE_i_2__1_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(RX_NA_IDLE_reg_n_0),
        .R(remote_ready_det_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PE_DATA[0]_i_1__1 
       (.I0(sync_header_c[0]),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[1]),
        .O(valid_d));
  FDRE RX_PE_DATA_V_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(valid_d),
        .Q(RX_PE_DATA_V),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[63]),
        .Q(Q[63]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[53]),
        .Q(Q[53]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[52]),
        .Q(Q[52]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[51]),
        .Q(Q[51]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[50]),
        .Q(Q[50]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[49]),
        .Q(Q[49]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[48]),
        .Q(Q[48]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[47]),
        .Q(Q[47]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[46]),
        .Q(Q[46]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[45]),
        .Q(Q[45]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[44]),
        .Q(Q[44]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[62]),
        .Q(Q[62]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[43]),
        .Q(Q[43]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[42]),
        .Q(Q[42]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[41]),
        .Q(Q[41]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[40]),
        .Q(Q[40]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[39]),
        .Q(Q[39]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[38]),
        .Q(Q[38]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[37]),
        .Q(Q[37]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[36]),
        .Q(Q[36]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[35]),
        .Q(Q[35]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[34]),
        .Q(Q[34]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[61]),
        .Q(Q[61]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[33]),
        .Q(Q[33]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[32]),
        .Q(Q[32]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[31]),
        .Q(Q[31]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[30]),
        .Q(Q[30]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[29]),
        .Q(Q[29]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[28]),
        .Q(Q[28]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[27]),
        .Q(Q[27]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[26]),
        .Q(Q[26]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[25]),
        .Q(Q[25]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[24]),
        .Q(Q[24]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[60]),
        .Q(Q[60]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[23]),
        .Q(Q[23]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[22]),
        .Q(Q[22]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[21]),
        .Q(Q[21]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[20]),
        .Q(Q[20]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[19]),
        .Q(Q[19]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[18]),
        .Q(Q[18]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[17]),
        .Q(Q[17]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[16]),
        .Q(Q[16]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[7]),
        .Q(Q[15]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[6]),
        .Q(Q[14]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[59]),
        .Q(Q[59]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[5]),
        .Q(Q[13]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[4]),
        .Q(Q[12]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[3]),
        .Q(Q[11]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[2]),
        .Q(Q[10]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[1]),
        .Q(Q[9]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[0]),
        .Q(Q[8]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[15]),
        .Q(Q[7]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[14]),
        .Q(Q[6]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[13]),
        .Q(Q[5]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[12]),
        .Q(Q[4]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[58]),
        .Q(Q[58]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[11]),
        .Q(Q[3]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[10]),
        .Q(Q[2]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[9]),
        .Q(Q[1]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(p_0_in[8]),
        .Q(Q[0]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[57]),
        .Q(Q[57]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[56]),
        .Q(Q[56]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[55]),
        .Q(Q[55]),
        .R(remote_ready_det_reg_0));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(valid_d),
        .D(rxdata_s__1[54]),
        .Q(Q[54]),
        .R(remote_ready_det_reg_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \Shift4Reset2FC[0]_i_1__1 
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .I3(p_0_in[6]),
        .I4(p_0_in[4]),
        .I5(remote_ready_det_i_2__0_n_0),
        .O(CB_detect0));
  LUT5 #(
    .INIT(32'hFFFFA88A)) 
    \Shift4Reset2FC[15]_i_1__1 
       (.I0(RXDATAVALID_IN_REG),
        .I1(remote_ready_det_i_2__0_n_0),
        .I2(p_0_in[6]),
        .I3(p_0_in[4]),
        .I4(remote_ready_det_reg_0),
        .O(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(\Shift4Reset2FC_reg_n_0_[0] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[10] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[9] ),
        .Q(\Shift4Reset2FC_reg_n_0_[10] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[11] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[10] ),
        .Q(\Shift4Reset2FC_reg_n_0_[11] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[12] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[11] ),
        .Q(\Shift4Reset2FC_reg_n_0_[12] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[13] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[12] ),
        .Q(\Shift4Reset2FC_reg_n_0_[13] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[14] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[13] ),
        .Q(\Shift4Reset2FC_reg_n_0_[14] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[15] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[14] ),
        .Q(\Shift4Reset2FC_reg_n_0_[15] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[0] ),
        .Q(\Shift4Reset2FC_reg_n_0_[1] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[1] ),
        .Q(\Shift4Reset2FC_reg_n_0_[2] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[2] ),
        .Q(\Shift4Reset2FC_reg_n_0_[3] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[3] ),
        .Q(\Shift4Reset2FC_reg_n_0_[4] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[5] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[4] ),
        .Q(\Shift4Reset2FC_reg_n_0_[5] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[6] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[5] ),
        .Q(\Shift4Reset2FC_reg_n_0_[6] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[7] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[6] ),
        .Q(\Shift4Reset2FC_reg_n_0_[7] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[8] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[7] ),
        .Q(\Shift4Reset2FC_reg_n_0_[8] ),
        .R(Shift4Reset2FC0));
  FDRE #(
    .INIT(1'b0)) 
    \Shift4Reset2FC_reg[9] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(\Shift4Reset2FC_reg_n_0_[8] ),
        .Q(\Shift4Reset2FC_reg_n_0_[9] ),
        .R(Shift4Reset2FC0));
  LUT6 #(
    .INIT(64'h00400000FFFFFFFF)) 
    \remote_rdy_cntr[0]_i_1__1 
       (.I0(\remote_rdy_cntr_reg[1]_0 ),
        .I1(rx_na_idles_cntr_reg[2]),
        .I2(rx_na_idles_cntr_reg[3]),
        .I3(rx_na_idles_cntr_reg[4]),
        .I4(\remote_rdy_cntr[0]_i_5__1_n_0 ),
        .I5(\remote_rdy_cntr_reg[2]_0 ),
        .O(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \remote_rdy_cntr[0]_i_2__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(remote_ready_det),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \remote_rdy_cntr[0]_i_4__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[1] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[0] ),
        .O(\remote_rdy_cntr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \remote_rdy_cntr[0]_i_5__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(\remote_rdy_cntr[0]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .I1(\remote_rdy_cntr_reg_n_0_[1] ),
        .O(\remote_rdy_cntr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[2] ),
        .O(\remote_rdy_cntr[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[0]_i_3__1_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[0] ),
        .R(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[1]_i_1__1_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[1] ),
        .R(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(remote_rdy_cntr01_out),
        .D(\remote_rdy_cntr[2]_i_1__1_n_0 ),
        .Q(\remote_rdy_cntr_reg_n_0_[2] ),
        .R(\remote_rdy_cntr[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    remote_ready_det_i_1__0
       (.I0(ILLEGAL_BTF_i_3__1_n_0),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(remote_ready_det_i_2__0_n_0),
        .O(remote_ready_det0));
  LUT3 #(
    .INIT(8'hFE)) 
    remote_ready_det_i_2__0
       (.I0(ILLEGAL_BTF_i_2__1_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .O(remote_ready_det_i_2__0_n_0));
  FDRE remote_ready_det_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(remote_ready_det_reg_0));
  LUT4 #(
    .INIT(16'h0080)) 
    reset2fc_r_i_10__1
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .O(reset2fc_r_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_11__0
       (.I0(\Shift4Reset2FC_reg_n_0_[13] ),
        .I1(\Shift4Reset2FC_reg_n_0_[12] ),
        .I2(\Shift4Reset2FC_reg_n_0_[15] ),
        .I3(\Shift4Reset2FC_reg_n_0_[14] ),
        .O(reset2fc_r_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAEFEAEAEAE0)) 
    reset2fc_r_i_1__1
       (.I0(CB_detect0),
        .I1(reset2fc_r_i_2__1_n_0),
        .I2(reset2fc_r_i_3__1_n_0),
        .I3(reset2fc_r_i_4__1_n_0),
        .I4(reset2fc_r_i_5__1_n_0),
        .I5(RESET2FC_lane2_i),
        .O(reset2fc_r_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    reset2fc_r_i_2__1
       (.I0(reset2fc_r_i_6__1_n_0),
        .I1(ILLEGAL_BTF_i_5__1_n_0),
        .I2(reset2fc_r_i_7__1_n_0),
        .I3(p_0_in[8]),
        .I4(p_0_in[9]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset2fc_r_i_3__1
       (.I0(reset2fc_r_i_8__1_n_0),
        .I1(\Shift4Reset2FC_reg_n_0_[1] ),
        .I2(\Shift4Reset2FC_reg_n_0_[0] ),
        .I3(\Shift4Reset2FC_reg_n_0_[3] ),
        .I4(\Shift4Reset2FC_reg_n_0_[2] ),
        .I5(reset2fc_r_i_9__1_n_0),
        .O(reset2fc_r_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    reset2fc_r_i_4__1
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(p_0_in[6]),
        .O(reset2fc_r_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFF00000000)) 
    reset2fc_r_i_5__1
       (.I0(ILLEGAL_BTF_i_2__1_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[5]),
        .I3(p_0_in[4]),
        .I4(p_0_in[6]),
        .I5(RXDATAVALID_IN_REG),
        .O(reset2fc_r_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h04400000)) 
    reset2fc_r_i_6__1
       (.I0(p_0_in[15]),
        .I1(p_0_in[14]),
        .I2(p_0_in[4]),
        .I3(p_0_in[6]),
        .I4(reset2fc_r_i_10__1_n_0),
        .O(reset2fc_r_i_6__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    reset2fc_r_i_7__1
       (.I0(p_0_in[5]),
        .I1(p_0_in[7]),
        .O(reset2fc_r_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reset2fc_r_i_8__1
       (.I0(\Shift4Reset2FC_reg_n_0_[5] ),
        .I1(\Shift4Reset2FC_reg_n_0_[4] ),
        .I2(\Shift4Reset2FC_reg_n_0_[7] ),
        .I3(\Shift4Reset2FC_reg_n_0_[6] ),
        .O(reset2fc_r_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reset2fc_r_i_9__1
       (.I0(\Shift4Reset2FC_reg_n_0_[10] ),
        .I1(\Shift4Reset2FC_reg_n_0_[11] ),
        .I2(\Shift4Reset2FC_reg_n_0_[8] ),
        .I3(\Shift4Reset2FC_reg_n_0_[9] ),
        .I4(reset2fc_r_i_11__0_n_0),
        .O(reset2fc_r_i_9__1_n_0));
  FDRE reset2fc_r_reg
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(1'b1),
        .D(reset2fc_r_i_1__1_n_0),
        .Q(RESET2FC_lane2_i),
        .R(remote_ready_det_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1__1 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__4[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1__1 
       (.I0(\remote_rdy_cntr_reg_n_0_[0] ),
        .I1(\remote_rdy_cntr_reg_n_0_[2] ),
        .I2(\remote_rdy_cntr_reg_n_0_[1] ),
        .I3(\remote_rdy_cntr_reg[2]_0 ),
        .O(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2__1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[2]),
        .I3(rx_na_idles_cntr_reg[3]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__4[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__4[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__4[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__4[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__4[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(\rx_na_idles_cntr_reg[4]_0 ),
        .CE(RX_NA_IDLE_reg_n_0),
        .D(p_0_in__4[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1__1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_WRAPPER
   (fifo_reset_comb_user_clk_int,
    cbcc_fifo_reset_wr_clk,
    out,
    stg3_reg,
    gt_to_common_qpllreset_out,
    drpdo_out,
    drprdy_out,
    gt_powergood,
    tx_out_clk,
    hard_err_rst_int_reg_0,
    SR,
    s_level_out_d5_reg,
    reset_cbcc_comb_reg,
    fifo_reset_comb_user_clk_int_22q_reg,
    fifo_reset_wr_sync3,
    stg5,
    rd_stg1,
    empty,
    rxlossofsync_out_q_reg_0,
    s_level_out_d5_reg_0,
    enchansync_dlyd_i,
    hold_rd_ptr_i,
    CB_av_s_r,
    hold_reg_r,
    rx_header_err_i_3,
    rx_lossofsync_i_3,
    ch_bond_done_i,
    rxchanisaligned,
    master_do_rd_en_out_reg,
    rxlossofsync_out_lane1_q_reg_0,
    s_level_out_d5_reg_1,
    enchansync_dlyd_i_0,
    hold_rd_ptr_i_1,
    CB_av_s_r_2,
    hold_reg_r_3,
    rx_header_err_i_2,
    rx_lossofsync_i_2,
    rxchanisaligned_4,
    rxlossofsync_out_lane2_q_reg_0,
    s_level_out_d5_reg_2,
    enchansync_dlyd_i_5,
    hold_rd_ptr_i_6,
    do_rd_en_reg,
    hold_reg_r_7,
    rx_header_err_i_1,
    rx_lossofsync_i_1,
    master_do_rd_en_out_reg_0,
    rxlossofsync_out_lane3_q_reg_0,
    s_level_out_d5_reg_3,
    enchansync_dlyd_i_8,
    hold_rd_ptr_i_9,
    CB_av_s_r_10,
    hold_reg_r_11,
    rx_header_err_i_0,
    rx_lossofsync_i_0,
    rxchanisaligned_12,
    hld_polarity_i,
    s_level_out_d5_reg_4,
    all_vld_btf_out_reg,
    second_cb_write_failed,
    reset_initclk,
    fsm_resetdone_initclk,
    allow_block_sync_propagation_inrxclk,
    cdr_reset_fsm_lnkreset_reg_0,
    link_reset_out,
    master_stop_next_cb_r,
    master_stop_prev_cb_r,
    master_stop_next_cb_r_13,
    master_stop_prev_cb_r_14,
    alignment_done_r,
    master_stop_next_cb_r_15,
    master_stop_prev_cb_r_16,
    hard_err_rst_int,
    start_cb_writes_lane1_i,
    rd_err_q_reg,
    init_clk_0,
    rxdatavalid_to_lanes_i,
    Q,
    \master_ack_cnt_reg[1] ,
    \fifo_dout_reg[63] ,
    \master_ack_cnt_reg[1]_0 ,
    \fifo_dout_reg[63]_0 ,
    \count_maxskew_load_reg[2] ,
    \fifo_dout_reg[63]_1 ,
    \CHBONDO_reg[1] ,
    \master_ack_cnt_reg[1]_1 ,
    \fifo_dout_reg[63]_2 ,
    polarity_val_i,
    first_cb_write_failed,
    rx_header_1_i_3,
    \fifo_dout_reg[64] ,
    rx_header_1_i_2,
    \fifo_dout_reg[64]_0 ,
    rx_header_1_i_1,
    \fifo_dout_reg[64]_1 ,
    rx_header_1_i_0,
    \fifo_dout_reg[64]_2 ,
    \hard_err_cntr_r_reg[2]_0 ,
    \hard_err_cntr_r_reg[2]_1 ,
    s_level_out_d5_reg_5,
    stg3_reg_0,
    init_clk,
    gt_qplllock_quad1_out,
    \count_for_reset_r_reg[23] ,
    drpaddr_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    gt_refclk1_out,
    rxn,
    rxp,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_rxcdrovrden_in,
    in0,
    stg1_aurora_64b66b_rx_0_cdc_to_reg,
    dbg_srst_assert0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    en_chan_sync_rx,
    CC_RXLOSSOFSYNC_OUT_reg,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_1,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_2,
    CC_RXLOSSOFSYNC_OUT_reg_0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_3,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_4,
    CC_RXLOSSOFSYNC_OUT_reg_1,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_5,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_6,
    CC_RXLOSSOFSYNC_OUT_reg_2,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    in_polarity_i,
    rx_reset_i_3,
    rx_reset_i_2,
    rx_reset_i_1,
    rx_reset_i_0,
    master_do_rd_en_out_reg_1,
    cb_bit_err_out0,
    rxlossofsync_out_q_reg_1,
    cbcc_reset_cbstg2_rd_clk_reg,
    reset_cbcc_comb_reg_0,
    master_stop_next_cb_r_reg,
    master_stop_prev_cb_r_reg,
    rxchanisaligned_reg,
    master_stop_next_cb_r_reg_0,
    master_stop_prev_cb_r_reg_0,
    rxchanisaligned_reg_0,
    alignment_done_r_reg,
    master_stop_next_cb_r_reg_1,
    master_stop_prev_cb_r_reg_1,
    rxchanisaligned_reg_1,
    hard_err_rst_int_reg_1,
    START_CB_WRITES_OUT_reg,
    hard_err_usr_reg_0,
    \descrambler_reg[0] ,
    \descrambler_reg[0]_0 ,
    \descrambler_reg[0]_1 ,
    \descrambler_reg[0]_2 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output fifo_reset_comb_user_clk_int;
  output cbcc_fifo_reset_wr_clk;
  output out;
  output stg3_reg;
  output gt_to_common_qpllreset_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]gt_powergood;
  output tx_out_clk;
  output hard_err_rst_int_reg_0;
  output [0:0]SR;
  output s_level_out_d5_reg;
  output reset_cbcc_comb_reg;
  output fifo_reset_comb_user_clk_int_22q_reg;
  output fifo_reset_wr_sync3;
  output stg5;
  output rd_stg1;
  output empty;
  output rxlossofsync_out_q_reg_0;
  output s_level_out_d5_reg_0;
  output enchansync_dlyd_i;
  output hold_rd_ptr_i;
  output CB_av_s_r;
  output hold_reg_r;
  output rx_header_err_i_3;
  output rx_lossofsync_i_3;
  output [0:3]ch_bond_done_i;
  output rxchanisaligned;
  output master_do_rd_en_out_reg;
  output rxlossofsync_out_lane1_q_reg_0;
  output s_level_out_d5_reg_1;
  output enchansync_dlyd_i_0;
  output hold_rd_ptr_i_1;
  output CB_av_s_r_2;
  output hold_reg_r_3;
  output rx_header_err_i_2;
  output rx_lossofsync_i_2;
  output rxchanisaligned_4;
  output rxlossofsync_out_lane2_q_reg_0;
  output s_level_out_d5_reg_2;
  output enchansync_dlyd_i_5;
  output hold_rd_ptr_i_6;
  output do_rd_en_reg;
  output hold_reg_r_7;
  output rx_header_err_i_1;
  output rx_lossofsync_i_1;
  output master_do_rd_en_out_reg_0;
  output rxlossofsync_out_lane3_q_reg_0;
  output s_level_out_d5_reg_3;
  output enchansync_dlyd_i_8;
  output hold_rd_ptr_i_9;
  output CB_av_s_r_10;
  output hold_reg_r_11;
  output rx_header_err_i_0;
  output rx_lossofsync_i_0;
  output rxchanisaligned_12;
  output [3:0]hld_polarity_i;
  output s_level_out_d5_reg_4;
  output all_vld_btf_out_reg;
  output second_cb_write_failed;
  output reset_initclk;
  output fsm_resetdone_initclk;
  output allow_block_sync_propagation_inrxclk;
  output cdr_reset_fsm_lnkreset_reg_0;
  output link_reset_out;
  output master_stop_next_cb_r;
  output master_stop_prev_cb_r;
  output master_stop_next_cb_r_13;
  output master_stop_prev_cb_r_14;
  output alignment_done_r;
  output master_stop_next_cb_r_15;
  output master_stop_prev_cb_r_16;
  output hard_err_rst_int;
  output start_cb_writes_lane1_i;
  output rd_err_q_reg;
  output init_clk_0;
  output rxdatavalid_to_lanes_i;
  output [3:0]Q;
  output [1:0]\master_ack_cnt_reg[1] ;
  output [63:0]\fifo_dout_reg[63] ;
  output [1:0]\master_ack_cnt_reg[1]_0 ;
  output [63:0]\fifo_dout_reg[63]_0 ;
  output [2:0]\count_maxskew_load_reg[2] ;
  output [63:0]\fifo_dout_reg[63]_1 ;
  output [1:0]\CHBONDO_reg[1] ;
  output [1:0]\master_ack_cnt_reg[1]_1 ;
  output [63:0]\fifo_dout_reg[63]_2 ;
  output [3:0]polarity_val_i;
  output first_cb_write_failed;
  output rx_header_1_i_3;
  output \fifo_dout_reg[64] ;
  output rx_header_1_i_2;
  output \fifo_dout_reg[64]_0 ;
  output rx_header_1_i_1;
  output \fifo_dout_reg[64]_1 ;
  output rx_header_1_i_0;
  output \fifo_dout_reg[64]_2 ;
  output [2:0]\hard_err_cntr_r_reg[2]_0 ;
  output \hard_err_cntr_r_reg[2]_1 ;
  output s_level_out_d5_reg_5;
  input stg3_reg_0;
  input init_clk;
  input gt_qplllock_quad1_out;
  input \count_for_reset_r_reg[23] ;
  input [39:0]drpaddr_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input gt_refclk1_out;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt_qpllclk_quad1_out;
  input gt_qpllrefclk_quad1_out;
  input gt_rxcdrovrden_in;
  input in0;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg;
  input dbg_srst_assert0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input en_chan_sync_rx;
  input CC_RXLOSSOFSYNC_OUT_reg;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_1;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_2;
  input CC_RXLOSSOFSYNC_OUT_reg_0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_3;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_4;
  input CC_RXLOSSOFSYNC_OUT_reg_1;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_5;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_6;
  input CC_RXLOSSOFSYNC_OUT_reg_2;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input [3:0]in_polarity_i;
  input rx_reset_i_3;
  input rx_reset_i_2;
  input rx_reset_i_1;
  input rx_reset_i_0;
  input master_do_rd_en_out_reg_1;
  input cb_bit_err_out0;
  input rxlossofsync_out_q_reg_1;
  input cbcc_reset_cbstg2_rd_clk_reg;
  input reset_cbcc_comb_reg_0;
  input master_stop_next_cb_r_reg;
  input master_stop_prev_cb_r_reg;
  input rxchanisaligned_reg;
  input master_stop_next_cb_r_reg_0;
  input master_stop_prev_cb_r_reg_0;
  input rxchanisaligned_reg_0;
  input alignment_done_r_reg;
  input master_stop_next_cb_r_reg_1;
  input master_stop_prev_cb_r_reg_1;
  input rxchanisaligned_reg_1;
  input hard_err_rst_int_reg_1;
  input START_CB_WRITES_OUT_reg;
  input hard_err_usr_reg_0;
  input [0:0]\descrambler_reg[0] ;
  input [0:0]\descrambler_reg[0]_0 ;
  input [0:0]\descrambler_reg[0]_1 ;
  input [0:0]\descrambler_reg[0]_2 ;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire CB_av_s_r;
  wire CB_av_s_r_10;
  wire CB_av_s_r_2;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect0_11;
  wire CB_detect0_14;
  wire CB_detect0_17;
  wire CB_detect_16;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd0p5_4;
  wire CB_flag_direct;
  wire CB_flag_direct_0;
  wire CB_flag_direct_1;
  wire CC_RXLOSSOFSYNC_OUT_reg;
  wire CC_RXLOSSOFSYNC_OUT_reg_0;
  wire CC_RXLOSSOFSYNC_OUT_reg_1;
  wire CC_RXLOSSOFSYNC_OUT_reg_2;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_2;
  wire CC_detect_dlyd1_5;
  wire CC_detect_dlyd1_9;
  wire CC_detect_pulse_i;
  wire CC_detect_pulse_i_13;
  wire CC_detect_pulse_i_15;
  wire CC_detect_pulse_i_19;
  wire [1:0]\CHBONDO_reg[1] ;
  wire FSM_RESETDONE_j;
  wire \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ;
  wire HPCNT_RESET_IN;
  wire LINK_RESET_OUT0;
  wire [3:0]Q;
  wire [0:0]SR;
  wire START_CB_WRITES_OUT_reg;
  wire alignment_done_r;
  wire alignment_done_r_reg;
  (* RTL_KEEP = "true" *) wire all_start_cb_writes_i;
  (* RTL_KEEP = "true" *) wire all_vld_btf_flag_i;
  wire allow_block_sync_propagation;
  wire allow_block_sync_propagation_inrxclk;
  wire allow_block_sync_propagation_reg_n_0;
  wire any_vld_btf_i;
  wire any_vld_btf_lane1_i;
  wire any_vld_btf_lane2_i;
  wire any_vld_btf_lane3_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane1_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane2_i;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_lane3_i;
  wire block_sync_sm_gtx0_i_n_2;
  wire block_sync_sm_gtx0_lane1_i_n_2;
  wire block_sync_sm_gtx0_lane2_i_n_3;
  wire block_sync_sm_gtx0_lane3_i_n_2;
  wire blocksync_all_lanes_inrxclk;
  wire blocksync_all_lanes_inrxclk_q;
  wire blocksync_out_i;
  wire blocksync_out_lane1_i;
  wire blocksync_out_lane2_i;
  wire blocksync_out_lane3_i;
  wire cb_bit_err_i;
  wire cb_bit_err_out0;
  wire cbcc_data_srst;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_gtx0_i_n_92;
  wire cbcc_gtx0_i_n_95;
  wire cbcc_gtx0_i_n_97;
  wire cbcc_gtx0_lane1_i_n_22;
  wire cbcc_gtx0_lane1_i_n_89;
  wire cbcc_gtx0_lane2_i_n_89;
  wire cbcc_gtx0_lane3_i_n_91;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk_reg;
  wire [7:0]cdr_reset_fsm_cntr_r;
  wire \cdr_reset_fsm_cntr_r[0]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[1]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[2]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[3]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[4]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[5]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[6]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_2_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_3_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_4_n_0 ;
  wire cdr_reset_fsm_lnkreset;
  wire cdr_reset_fsm_lnkreset_i_1_n_0;
  wire cdr_reset_fsm_lnkreset_reg_0;
  wire [0:3]ch_bond_done_i;
  wire common_reset_cbcc_i_n_13;
  wire \count_for_reset_r_reg[23] ;
  wire [2:0]\count_maxskew_load_reg[2] ;
  wire dbg_srst_assert0;
  wire descrambler_64b66b_gtx0_i_n_66;
  wire descrambler_64b66b_gtx0_i_n_67;
  wire descrambler_64b66b_gtx0_i_n_68;
  wire descrambler_64b66b_gtx0_i_n_69;
  wire descrambler_64b66b_gtx0_i_n_70;
  wire descrambler_64b66b_gtx0_lane1_i_n_1;
  wire descrambler_64b66b_gtx0_lane1_i_n_68;
  wire descrambler_64b66b_gtx0_lane1_i_n_69;
  wire descrambler_64b66b_gtx0_lane1_i_n_70;
  wire descrambler_64b66b_gtx0_lane1_i_n_72;
  wire descrambler_64b66b_gtx0_lane1_i_n_73;
  wire descrambler_64b66b_gtx0_lane2_i_n_67;
  wire descrambler_64b66b_gtx0_lane2_i_n_68;
  wire descrambler_64b66b_gtx0_lane2_i_n_69;
  wire descrambler_64b66b_gtx0_lane2_i_n_71;
  wire descrambler_64b66b_gtx0_lane2_i_n_72;
  wire descrambler_64b66b_gtx0_lane3_i_n_66;
  wire descrambler_64b66b_gtx0_lane3_i_n_67;
  wire descrambler_64b66b_gtx0_lane3_i_n_68;
  wire descrambler_64b66b_gtx0_lane3_i_n_69;
  wire descrambler_64b66b_gtx0_lane3_i_n_70;
  wire descrambler_64b66b_gtx0_lane3_i_n_72;
  wire [0:0]\descrambler_reg[0] ;
  wire [0:0]\descrambler_reg[0]_0 ;
  wire [0:0]\descrambler_reg[0]_1 ;
  wire [0:0]\descrambler_reg[0]_2 ;
  (* RTL_KEEP = "true" *) wire do_rd_en_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane1_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane2_i;
  (* RTL_KEEP = "true" *) wire do_rd_en_lane3_i;
  wire do_rd_en_reg;
  wire [39:0]drpaddr_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire empty;
  wire en_chan_sync_rx;
  wire enchansync_dlyd_i;
  wire enchansync_dlyd_i_0;
  wire enchansync_dlyd_i_5;
  wire enchansync_dlyd_i_8;
  wire [63:0]\fifo_dout_reg[63] ;
  wire [63:0]\fifo_dout_reg[63]_0 ;
  wire [63:0]\fifo_dout_reg[63]_1 ;
  wire [63:0]\fifo_dout_reg[63]_2 ;
  wire \fifo_dout_reg[64] ;
  wire \fifo_dout_reg[64]_0 ;
  wire \fifo_dout_reg[64]_1 ;
  wire \fifo_dout_reg[64]_2 ;
  wire fifo_reset_comb_user_clk_int;
  wire fifo_reset_comb_user_clk_int_22q_reg;
  wire fifo_reset_wr_sync3;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane1_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane2_i;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_lane3_i;
  wire first_cb_write_failed;
  wire fsm_resetdone_initclk;
  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire fsm_resetdone_to_rxreset_in;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_refclk1_out;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire hard_err_cntr_r;
  wire \hard_err_cntr_r[7]_i_4_n_0 ;
  wire \hard_err_cntr_r[7]_i_5_n_0 ;
  wire \hard_err_cntr_r[7]_i_6_n_0 ;
  wire [7:3]hard_err_cntr_r_reg;
  wire [2:0]\hard_err_cntr_r_reg[2]_0 ;
  wire \hard_err_cntr_r_reg[2]_1 ;
  wire hard_err_rst_int;
  wire hard_err_rst_int_reg_1;
  wire hard_err_usr;
  wire hard_err_usr0;
  wire hard_err_usr_reg_0;
  wire [3:0]hld_polarity_i;
  wire hold_rd_ptr_i;
  wire hold_rd_ptr_i_1;
  wire hold_rd_ptr_i_6;
  wire hold_rd_ptr_i_9;
  wire hold_reg_r;
  wire hold_reg_r_11;
  wire hold_reg_r_3;
  wire hold_reg_r_7;
  wire in0;
  wire [3:0]in_polarity_i;
  wire in_polarity_i_0;
  wire in_polarity_i_1;
  wire in_polarity_i_2;
  wire in_polarity_i_3;
  wire init_clk;
  wire init_clk_0;
  wire [11:2]int_gt_rxbufstatus;
  wire link_reset_0_c;
  wire link_reset_1_c;
  wire link_reset_2_c;
  wire link_reset_3_c;
  wire link_reset_out;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [1:0]\master_ack_cnt_reg[1] ;
  wire [1:0]\master_ack_cnt_reg[1]_0 ;
  wire [1:0]\master_ack_cnt_reg[1]_1 ;
  wire master_do_rd_en;
  (* RTL_KEEP = "true" *) wire master_do_rd_en_i;
  wire master_do_rd_en_out_reg;
  wire master_do_rd_en_out_reg_0;
  wire master_stop_next_cb_r;
  wire master_stop_next_cb_r_13;
  wire master_stop_next_cb_r_15;
  wire master_stop_next_cb_r_reg;
  wire master_stop_next_cb_r_reg_0;
  wire master_stop_next_cb_r_reg_1;
  wire master_stop_prev_cb_r;
  wire master_stop_prev_cb_r_14;
  wire master_stop_prev_cb_r_16;
  wire master_stop_prev_cb_r_reg;
  wire master_stop_prev_cb_r_reg_0;
  wire master_stop_prev_cb_r_reg_1;
  wire new_gtx_rx_pcsreset_comb0;
  wire out;
  wire p_0_in19_in;
  wire p_0_in19_in_8;
  wire p_0_in21_in;
  wire [7:0]p_0_in__26;
  wire p_14_in;
  wire p_14_in_12;
  wire p_14_in_18;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in12_in;
  wire p_1_in12_in_7;
  wire p_1_in13_in;
  wire [0:0]pol_state;
  wire [0:0]pol_state_20;
  wire [0:0]pol_state_21;
  wire polarity_check_i_n_2;
  wire polarity_check_lane1_i_n_1;
  wire polarity_check_lane1_i_n_3;
  wire polarity_check_lane3_i_n_1;
  wire polarity_check_lane3_i_n_3;
  wire polarity_check_lane3_i_n_5;
  wire [3:0]polarity_val_i;
  wire [63:0]pos_rxdata_from_gtx_i;
  wire [63:0]pos_rxdata_from_gtx_lane1_i;
  wire [63:0]pos_rxdata_from_gtx_lane2_i;
  wire [63:0]pos_rxdata_from_gtx_lane3_i;
  wire pos_rxdatavalid_i;
  wire pos_rxdatavalid_lane1_i;
  wire pos_rxdatavalid_lane2_i;
  wire pos_rxdatavalid_lane3_i;
  wire [1:0]pos_rxheader_from_gtx_i;
  wire [1:0]pos_rxheader_from_gtx_lane1_i;
  wire [1:0]pos_rxheader_from_gtx_lane2_i;
  wire [1:0]pos_rxheader_from_gtx_lane3_i;
  wire pos_rxheadervalid_i;
  wire pos_rxheadervalid_lane1_i;
  wire pos_rxheadervalid_lane2_i;
  wire pos_rxheadervalid_lane3_i;
  wire [63:0]pre_r1_rxdata_from_gtx_i;
  wire [63:0]pre_r1_rxdata_from_gtx_lane1_i;
  wire [63:0]pre_r1_rxdata_from_gtx_lane2_i;
  wire [63:0]pre_r1_rxdata_from_gtx_lane3_i;
  wire pre_r1_rxdatavalid_i;
  wire pre_r1_rxdatavalid_lane1_i;
  wire pre_r1_rxdatavalid_lane2_i;
  wire pre_r1_rxdatavalid_lane3_i;
  wire [1:0]pre_r1_rxheader_from_gtx_i;
  wire [1:0]pre_r1_rxheader_from_gtx_lane1_i;
  wire [1:0]pre_r1_rxheader_from_gtx_lane2_i;
  wire [1:0]pre_r1_rxheader_from_gtx_lane3_i;
  wire pre_r1_rxheadervalid_i;
  wire pre_r1_rxheadervalid_lane1_i;
  wire pre_r1_rxheadervalid_lane2_i;
  wire pre_r1_rxheadervalid_lane3_i;
  wire [63:0]pre_rxdata_from_gtx_i;
  wire [63:0]pre_rxdata_from_gtx_lane1_i;
  wire [63:0]pre_rxdata_from_gtx_lane2_i;
  wire [63:0]pre_rxdata_from_gtx_lane3_i;
  wire pre_rxdatavalid_i;
  wire pre_rxdatavalid_lane1_i;
  wire pre_rxdatavalid_lane2_i;
  wire pre_rxdatavalid_lane3_i;
  wire [1:0]pre_rxheader_from_gtx_i;
  wire [1:0]pre_rxheader_from_gtx_lane1_i;
  wire [1:0]pre_rxheader_from_gtx_lane2_i;
  wire [1:0]pre_rxheader_from_gtx_lane3_i;
  wire pre_rxheadervalid_i;
  wire pre_rxheadervalid_lane1_i;
  wire pre_rxheadervalid_lane2_i;
  wire pre_rxheadervalid_lane3_i;
  wire rd_err_q_reg;
  wire rd_stg1;
  wire reset_cbcc_comb_reg;
  wire reset_cbcc_comb_reg_0;
  wire reset_initclk;
  wire rx_elastic_buf_err;
  wire rx_elastic_buf_err_int__0;
  (* RTL_KEEP = "true" *) wire rx_fsm_resetdone_i;
  (* RTL_KEEP = "true" *) wire rx_fsm_resetdone_ii;
  wire rx_header_1_i_0;
  wire rx_header_1_i_1;
  wire rx_header_1_i_2;
  wire rx_header_1_i_3;
  wire rx_header_err_i_0;
  wire rx_header_err_i_1;
  wire rx_header_err_i_2;
  wire rx_header_err_i_3;
  wire rx_lossofsync_i_0;
  wire rx_lossofsync_i_1;
  wire rx_lossofsync_i_2;
  wire rx_lossofsync_i_3;
  wire rx_reset_i_0;
  wire rx_reset_i_1;
  wire rx_reset_i_2;
  wire rx_reset_i_3;
  wire [1:0]rxbuferr_out_i;
  wire [1:0]rxbuferr_out_lane1_i;
  wire [1:0]rxbuferr_out_lane3_i;
  wire rxchanisaligned;
  wire rxchanisaligned_12;
  wire rxchanisaligned_4;
  wire rxchanisaligned_reg;
  wire rxchanisaligned_reg_0;
  wire rxchanisaligned_reg_1;
  wire [63:0]rxdata_from_gtx_i;
  wire [63:0]rxdata_from_gtx_lane1_i;
  wire [63:0]rxdata_from_gtx_lane2_i;
  wire [63:0]rxdata_from_gtx_lane3_i;
  wire [63:0]rxdata_to_fifo_i;
  wire [63:0]rxdata_to_fifo_lane1_i;
  wire [63:0]rxdata_to_fifo_lane2_i;
  wire [63:0]rxdata_to_fifo_lane3_i;
  wire rxdatavalid_i;
  wire rxdatavalid_lane1_i;
  wire rxdatavalid_lane2_i;
  wire rxdatavalid_lane3_i;
  wire rxdatavalid_to_fifo_i;
  wire rxdatavalid_to_fifo_lane1_i;
  wire rxdatavalid_to_fifo_lane2_i;
  wire rxdatavalid_to_fifo_lane3_i;
  wire rxdatavalid_to_lanes_i;
  (* RTL_KEEP = "true" *) wire rxfsm_reset_i;
  wire rxgearboxslip_i;
  wire rxgearboxslip_lane1_i;
  wire rxgearboxslip_lane2_i;
  wire rxgearboxslip_lane3_i;
  wire [1:0]rxheader_from_gtx_i;
  wire [1:0]rxheader_from_gtx_lane1_i;
  wire [1:0]rxheader_from_gtx_lane2_i;
  wire [1:0]rxheader_from_gtx_lane3_i;
  wire [1:0]rxheader_to_fifo_i;
  wire [1:0]rxheader_to_fifo_lane1_i;
  wire [1:0]rxheader_to_fifo_lane2_i;
  wire [1:0]rxheader_to_fifo_lane3_i;
  wire rxheadervalid_i;
  wire rxheadervalid_lane1_i;
  wire rxheadervalid_lane2_i;
  wire rxheadervalid_lane3_i;
  wire rxlossofsync_out_lane1_q_reg_0;
  wire rxlossofsync_out_lane2_q_reg_0;
  wire rxlossofsync_out_lane3_q_reg_0;
  wire rxlossofsync_out_q_reg_0;
  wire rxlossofsync_out_q_reg_1;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire rxreset_for_lanes__0;
  wire rxreset_for_lanes_q;
  wire rxusrclk_out;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_1;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_2;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_3;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_4;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_5;
  wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_6;
  wire s_level_out_d5_reg;
  wire s_level_out_d5_reg_0;
  wire s_level_out_d5_reg_1;
  wire s_level_out_d5_reg_2;
  wire s_level_out_d5_reg_3;
  wire s_level_out_d5_reg_5;
  wire second_cb_write_failed;
  wire start_cb_writes_lane1_i;
  wire start_cb_writes_lane2_i;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  wire stg3_reg;
  wire stg3_reg_0;
  wire stg5;
  wire [3:0]sync_rx_polarity_r_j;
  wire system_reset_r2;
  (* RTL_KEEP = "true" *) wire tx_fsm_resetdone_i;
  (* RTL_KEEP = "true" *) wire tx_fsm_resetdone_ii;
  wire tx_out_clk;
  wire u_cdc__in_polarity_n_1;
  wire u_cdc__lane2_in_polarity_n_1;
  wire u_cdc__lane3_in_polarity_n_1;
  wire u_rst_sync_blocksyncall_initclk_sync_n_0;
  wire u_rst_sync_reset_initclk_n_1;
  wire u_rst_sync_reset_initclk_n_2;
  wire u_rst_sync_reset_initclk_n_3;
  wire u_rst_sync_reset_initclk_n_4;
  wire valid_btf_detect_dlyd1;
  wire valid_btf_detect_dlyd1_10;
  wire valid_btf_detect_dlyd1_3;
  wire valid_btf_detect_dlyd1_6;

  assign all_vld_btf_out_reg = all_vld_btf_flag_i;
  assign do_rd_en_lane2_i = master_do_rd_en_out_reg_1;
  assign hard_err_rst_int_reg_0 = rxfsm_reset_i;
  assign s_level_out_d5_reg_4 = rx_fsm_resetdone_ii;
  FDRE FSM_RESETDONE_j_reg
       (.C(stg3_reg_0),
        .CE(1'b1),
        .D(stg3_reg),
        .Q(FSM_RESETDONE_j),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_3 
       (.I0(allow_block_sync_propagation),
        .I1(cdr_reset_fsm_lnkreset),
        .O(\FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_4 
       (.I0(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I1(cdr_reset_fsm_cntr_r[7]),
        .I2(cdr_reset_fsm_cntr_r[6]),
        .I3(cdr_reset_fsm_cntr_r[4]),
        .I4(cdr_reset_fsm_cntr_r[5]),
        .O(\FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[0] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(1'b0),
        .Q(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .S(p_18_in));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[1] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .Q(cdr_reset_fsm_lnkreset),
        .R(p_18_in));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[2] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(\FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ),
        .Q(allow_block_sync_propagation),
        .R(p_18_in));
  FDRE LINK_RESET_OUT_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(LINK_RESET_OUT0),
        .Q(link_reset_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    allow_block_sync_propagation_reg
       (.C(init_clk),
        .CE(cdr_reset_fsm_lnkreset_i_1_n_0),
        .D(allow_block_sync_propagation),
        .Q(allow_block_sync_propagation_reg_n_0),
        .R(p_18_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_MULTI_GT aurora_64b66b_rx_0_multi_gt_i
       (.drpaddr_in(drpaddr_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .fsm_resetdone_to_new_gtx_rx_comb(fsm_resetdone_to_new_gtx_rx_comb),
        .fsm_resetdone_to_rxreset_in(fsm_resetdone_to_rxreset_in),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .gtwiz_reset_rx_done_out(rx_fsm_resetdone_i),
        .gtwiz_reset_tx_done_out(tx_fsm_resetdone_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .gtwiz_userdata_rx_out({pre_rxdata_from_gtx_lane3_i,pre_rxdata_from_gtx_lane2_i,pre_rxdata_from_gtx_lane1_i,pre_rxdata_from_gtx_i}),
        .i_in_meta_reg(out),
        .init_clk(init_clk),
        .init_clk_0(init_clk_0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .new_gtx_rx_pcsreset_comb0(new_gtx_rx_pcsreset_comb0),
        .out(rxfsm_reset_i),
        .rst_in_out_reg(\count_for_reset_r_reg[23] ),
        .rxbufstatus_out({int_gt_rxbufstatus[11],int_gt_rxbufstatus[8],int_gt_rxbufstatus[5],int_gt_rxbufstatus[2]}),
        .rxdatavalid_out({pre_rxdatavalid_lane3_i,pre_rxdatavalid_lane2_i,pre_rxdatavalid_lane1_i,pre_rxdatavalid_i}),
        .rxgearboxslip_in({rxgearboxslip_lane3_i,rxgearboxslip_lane2_i,rxgearboxslip_lane1_i,rxgearboxslip_i}),
        .rxheader_out({pre_rxheader_from_gtx_lane3_i,pre_rxheader_from_gtx_lane2_i,pre_rxheader_from_gtx_lane1_i,pre_rxheader_from_gtx_i}),
        .rxheadervalid_out({pre_rxheadervalid_lane3_i,pre_rxheadervalid_lane2_i,pre_rxheadervalid_lane1_i,pre_rxheadervalid_i}),
        .rxn(rxn),
        .rxp(rxp),
        .rxpolarity_in(sync_rx_polarity_r_j),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM block_sync_sm_gtx0_i
       (.BLOCKSYNC_OUT_reg_0(block_sync_sm_gtx0_i_n_2),
        .D(rxgearboxslip_i),
        .Q(rxheader_from_gtx_i),
        .blocksync_out_i(blocksync_out_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .rxheadervalid_i(rxheadervalid_i),
        .system_reset_r2(system_reset_r2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_25 block_sync_sm_gtx0_lane1_i
       (.BLOCKSYNC_OUT_reg_0(block_sync_sm_gtx0_lane1_i_n_2),
        .D(rxgearboxslip_lane1_i),
        .Q(rxheader_from_gtx_lane1_i),
        .blocksync_all_lanes_inrxclk(blocksync_all_lanes_inrxclk),
        .blocksync_out_i(blocksync_out_i),
        .blocksync_out_lane1_i(blocksync_out_lane1_i),
        .blocksync_out_lane2_i(blocksync_out_lane2_i),
        .blocksync_out_lane3_i(blocksync_out_lane3_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .rxheadervalid_lane1_i(rxheadervalid_lane1_i),
        .system_reset_r2(system_reset_r2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_26 block_sync_sm_gtx0_lane2_i
       (.BLOCKSYNC_OUT_reg_0(block_sync_sm_gtx0_lane2_i_n_3),
        .D(rxgearboxslip_lane2_i),
        .Q(rxheader_from_gtx_lane2_i),
        .SR(SR),
        .blocksync_out_lane2_i(blocksync_out_lane2_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .rxheadervalid_lane2_i(rxheadervalid_lane2_i),
        .system_reset_r2(system_reset_r2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_BLOCK_SYNC_SM_27 block_sync_sm_gtx0_lane3_i
       (.BLOCKSYNC_OUT_reg_0(block_sync_sm_gtx0_lane3_i_n_2),
        .D(rxgearboxslip_lane3_i),
        .Q(rxheader_from_gtx_lane3_i),
        .blocksync_out_lane3_i(blocksync_out_lane3_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .rxheadervalid_lane3_i(rxheadervalid_lane3_i),
        .system_reset_r2(system_reset_r2));
  FDRE #(
    .INIT(1'b0)) 
    blocksync_all_lanes_inrxclk_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_all_lanes_inrxclk),
        .Q(blocksync_all_lanes_inrxclk_q),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__1 cbcc_gtx0_i
       (.CB_av_s_r(CB_av_s_r),
        .CB_detect0(CB_detect0),
        .CB_flag_direct(CB_flag_direct_1),
        .CB_flag_direct_0(CB_flag_direct_0),
        .CB_flag_direct_1(CB_flag_direct),
        .CB_flag_flopped_reg_0({p_0_in19_in_8,p_1_in12_in_7}),
        .CB_flag_flopped_reg_1({p_0_in19_in,p_1_in12_in}),
        .CC_RXLOSSOFSYNC_OUT_reg_0(CC_RXLOSSOFSYNC_OUT_reg),
        .CC_detect_dlyd1(CC_detect_dlyd1),
        .CC_detect_pulse_i(CC_detect_pulse_i),
        .D({rxdatavalid_to_fifo_i,rxheader_to_fifo_i,rxdata_to_fifo_i}),
        .Q({p_0_in21_in,p_1_in13_in}),
        .SR(SR),
        .any_vld_btf_i(any_vld_btf_i),
        .bit_err_chan_bond_i(bit_err_chan_bond_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[0]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_1),
        .do_rd_en_i(do_rd_en_i),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .empty(empty),
        .en_chan_sync_flop_i(enchansync_dlyd_i),
        .en_chan_sync_rx(en_chan_sync_rx),
        .\fifo_dout_reg[63]_0 (\fifo_dout_reg[63] ),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64] ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hard_err_usr0(hard_err_usr0),
        .hard_err_usr_reg(cbcc_gtx0_lane2_i_n_89),
        .hard_err_usr_reg_0(hard_err_usr_reg_0),
        .hold_rd_ptr_i(hold_rd_ptr_i),
        .hold_reg_r_reg_0(hold_reg_r),
        .in0(final_gater_for_fifo_din_i),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .\master_ack_cnt_reg[1] (\master_ack_cnt_reg[1] ),
        .master_do_rd_en(master_do_rd_en),
        .master_do_rd_en_reg_0(cbcc_gtx0_i_n_92),
        .master_do_rd_en_reg_1(cbcc_gtx0_i_n_95),
        .master_stop_next_cb_r(master_stop_next_cb_r),
        .master_stop_next_cb_r_reg(master_stop_next_cb_r_reg),
        .master_stop_prev_cb_r(master_stop_prev_cb_r),
        .master_stop_prev_cb_r_reg(master_stop_prev_cb_r_reg),
        .out(master_do_rd_en_i),
        .p_14_in(p_14_in),
        .rx_header_1_i_3(rx_header_1_i_3),
        .rx_header_err_i_3(rx_header_err_i_3),
        .rx_lossofsync_i_3(rx_lossofsync_i_3),
        .rxbuferr_out_i(rxbuferr_out_i),
        .rxbuferr_out_lane1_i(rxbuferr_out_lane1_i[1]),
        .rxchanisaligned(rxchanisaligned),
        .rxchanisaligned_reg(rxchanisaligned_reg),
        .rxdatavalid_to_fifo_i_reg(cbcc_gtx0_i_n_97),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg(rxlossofsync_out_q_reg_0),
        .s_level_out_d5_reg(s_level_out_d5_reg_0),
        .s_level_out_d6_reg(stg3_reg_0),
        .srst(cbcc_data_srst),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1),
        .\wait_for_wr_en_reg[0]_0 (cbcc_fifo_reset_wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__xdcDup__2 cbcc_gtx0_lane1_i
       (.CB_av_s_r_2(CB_av_s_r_2),
        .CB_detect(CB_detect),
        .CB_detect0(CB_detect0_11),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5),
        .CB_flag_direct(CB_flag_direct_1),
        .CC_RXLOSSOFSYNC_OUT_reg_0(CC_RXLOSSOFSYNC_OUT_reg_0),
        .CC_detect_dlyd1(CC_detect_dlyd1_2),
        .CC_detect_pulse_i(CC_detect_pulse_i_13),
        .Q({p_0_in19_in,p_1_in12_in,\fifo_dout_reg[63]_0 }),
        .RX_HARD_ERR_reg(rx_elastic_buf_err),
        .SR(SR),
        .START_CB_WRITES_OUT_reg_0(cbcc_gtx0_lane1_i_n_22),
        .START_CB_WRITES_OUT_reg_1(START_CB_WRITES_OUT_reg),
        .any_vld_btf_lane1_i(any_vld_btf_lane1_i),
        .bit_err_chan_bond_lane1_i(bit_err_chan_bond_lane1_i),
        .\cb_rxdatavalid_cnt_reg[1] (cbcc_gtx0_i_n_92),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[1]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_2),
        .do_rd_en_lane1_i(do_rd_en_lane1_i),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .en_chan_sync_flop_i(enchansync_dlyd_i_0),
        .en_chan_sync_rx(en_chan_sync_rx),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64]_0 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hold_rd_ptr_i_1(hold_rd_ptr_i_1),
        .hold_reg_r_reg_0(hold_reg_r_3),
        .in0(final_gater_for_fifo_din_lane1_i),
        .init_clk(init_clk),
        .link_reset_1_c(link_reset_1_c),
        .\master_ack_cnt_reg[1] (\master_ack_cnt_reg[1]_0 ),
        .master_do_rd_en(master_do_rd_en),
        .master_do_rd_en_out_reg(master_do_rd_en_out_reg),
        .master_stop_next_cb_r_13(master_stop_next_cb_r_13),
        .master_stop_next_cb_r_reg(master_stop_next_cb_r_reg_0),
        .master_stop_prev_cb_r_14(master_stop_prev_cb_r_14),
        .master_stop_prev_cb_r_reg(master_stop_prev_cb_r_reg_0),
        .out(master_do_rd_en_i),
        .p_14_in(p_14_in_12),
        .\raw_data_r_reg[63]_0 (rxdata_to_fifo_lane1_i),
        .\raw_data_r_reg[65]_0 (rxheader_to_fifo_lane1_i),
        .rx_header_1_i_2(rx_header_1_i_2),
        .rx_header_err_i_2(rx_header_err_i_2),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rxbuferr_out_i(rxbuferr_out_i),
        .rxbuferr_out_lane1_i(rxbuferr_out_lane1_i),
        .rxchanisaligned_4(rxchanisaligned_4),
        .rxchanisaligned_reg(rxchanisaligned_reg_0),
        .rxdatavalid_to_fifo_lane1_i(rxdatavalid_to_fifo_lane1_i),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg(rxlossofsync_out_lane1_q_reg_0),
        .s_level_out_d5_reg(s_level_out_d5_reg_1),
        .s_level_out_d5_reg_0(stg3_reg_0),
        .srst(cbcc_data_srst),
        .start_cb_writes_lane1_i(start_cb_writes_lane1_i),
        .start_cb_writes_lane2_i(start_cb_writes_lane2_i),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_3),
        .\wait_for_wr_en_reg[0]_0 (cbcc_fifo_reset_wr_clk),
        .wr_err_rd_clk_sync_reg_0(cbcc_gtx0_lane1_i_n_89));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0 cbcc_gtx0_lane2_i
       (.CB_detect(CB_detect_16),
        .CB_detect0(CB_detect0_14),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5_4),
        .CB_flag_direct(CB_flag_direct_0),
        .CC_RXLOSSOFSYNC_OUT_reg_0(CC_RXLOSSOFSYNC_OUT_reg_1),
        .CC_detect_dlyd1(CC_detect_dlyd1_5),
        .CC_detect_pulse_i(CC_detect_pulse_i_15),
        .\CHBONDO_reg[1]_0 (\CHBONDO_reg[1] ),
        .LINK_RESET_OUT0(LINK_RESET_OUT0),
        .LINK_RESET_OUT_reg(cdr_reset_fsm_lnkreset_reg_0),
        .Q({p_0_in21_in,p_1_in13_in,\fifo_dout_reg[63]_1 }),
        .RX_HARD_ERR_reg(rx_elastic_buf_err),
        .RX_HARD_ERR_reg_0(cbcc_gtx0_lane1_i_n_89),
        .SR(p_18_in),
        .alignment_done_r(alignment_done_r),
        .alignment_done_r_reg(alignment_done_r_reg),
        .allow_block_sync_propagation_reg(\count_for_reset_r_reg[23] ),
        .any_vld_btf_lane2_i(any_vld_btf_lane2_i),
        .bit_err_chan_bond_lane2_i(bit_err_chan_bond_lane2_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[2]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_3),
        .\count_maxskew_load_reg[2] (\count_maxskew_load_reg[2] ),
        .do_rd_en_reg_0(do_rd_en_reg),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .en_chan_sync_flop_i(enchansync_dlyd_i_5),
        .en_chan_sync_rx(en_chan_sync_rx),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64]_1 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hard_err_rst_int(hard_err_rst_int),
        .hold_rd_ptr_i_6(hold_rd_ptr_i_6),
        .hold_reg_r_reg_0(hold_reg_r_7),
        .in0(final_gater_for_fifo_din_lane2_i),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .link_reset_1_c(link_reset_1_c),
        .link_reset_2_c(link_reset_2_c),
        .link_reset_3_c(link_reset_3_c),
        .master_do_rd_en(master_do_rd_en),
        .out(master_do_rd_en_i),
        .p_17_in(p_17_in),
        .\raw_data_r_reg[63]_0 (rxdata_to_fifo_lane2_i),
        .\raw_data_r_reg[65]_0 (rxheader_to_fifo_lane2_i),
        .rd_err_q_reg_0(rd_err_q_reg),
        .rx_header_1_i_1(rx_header_1_i_1),
        .rx_header_err_i_1(rx_header_err_i_1),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rxbuferr_out_lane1_i(rxbuferr_out_lane1_i[0]),
        .rxbuferr_out_lane3_i(rxbuferr_out_lane3_i),
        .rxdatavalid_to_fifo_lane2_i(rxdatavalid_to_fifo_lane2_i),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg(rxlossofsync_out_lane2_q_reg_0),
        .s_level_out_d5_reg(s_level_out_d5_reg_2),
        .s_level_out_d5_reg_0(stg3_reg_0),
        .srst(cbcc_data_srst),
        .start_cb_writes_lane2_i(start_cb_writes_lane2_i),
        .start_cb_writes_mastr_reg_0(all_vld_btf_flag_i),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_6),
        .\valid_btf_detect_extend_r_reg[0]_0 (SR),
        .\wait_for_wr_en_reg[0]_0 (cbcc_fifo_reset_wr_clk),
        .wr_err_rd_clk_sync_reg_0(cbcc_gtx0_lane2_i_n_89));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_CORRECTION_CHANNEL_BONDING cbcc_gtx0_lane3_i
       (.CB_av_s_r_10(CB_av_s_r_10),
        .CB_detect0(CB_detect0_17),
        .CB_flag_direct(CB_flag_direct),
        .CC_RXLOSSOFSYNC_OUT_reg_0(CC_RXLOSSOFSYNC_OUT_reg_2),
        .CC_detect_dlyd1(CC_detect_dlyd1_9),
        .CC_detect_pulse_i(CC_detect_pulse_i_19),
        .D({rxdatavalid_to_fifo_lane3_i,rxheader_to_fifo_lane3_i,rxdata_to_fifo_lane3_i}),
        .Q({p_0_in19_in_8,p_1_in12_in_7,\fifo_dout_reg[63]_2 }),
        .any_vld_btf_lane3_i(any_vld_btf_lane3_i),
        .bit_err_chan_bond_lane3_i(bit_err_chan_bond_lane3_i),
        .\cb_rxdatavalid_cnt_reg[2] (cbcc_gtx0_i_n_95),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .ch_bond_done_i(ch_bond_done_i[3]),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_reset_initclk_n_4),
        .\count_for_reset_r_reg[23]_1 (cdr_reset_fsm_lnkreset_reg_0),
        .\count_for_reset_r_reg[23]_2 (\count_for_reset_r_reg[23] ),
        .do_rd_en_lane3_i(do_rd_en_lane3_i),
        .do_wr_en_reg_0(all_start_cb_writes_i),
        .en_chan_sync_flop_i(enchansync_dlyd_i_8),
        .en_chan_sync_rx(en_chan_sync_rx),
        .\fifo_dout_reg[64]_0 (\fifo_dout_reg[64]_2 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hard_err_rst_int(hard_err_rst_int),
        .hold_rd_ptr_i_9(hold_rd_ptr_i_9),
        .hold_reg_r_reg_0(hold_reg_r_11),
        .in0(final_gater_for_fifo_din_lane3_i),
        .init_clk(init_clk),
        .link_reset_0_c(link_reset_0_c),
        .link_reset_1_c(link_reset_1_c),
        .link_reset_2_c(link_reset_2_c),
        .link_reset_3_c(link_reset_3_c),
        .\master_ack_cnt_reg[1] (\master_ack_cnt_reg[1]_1 ),
        .master_do_rd_en(master_do_rd_en),
        .master_do_rd_en_out_reg(master_do_rd_en_out_reg_0),
        .master_stop_next_cb_r_15(master_stop_next_cb_r_15),
        .master_stop_next_cb_r_reg(master_stop_next_cb_r_reg_1),
        .master_stop_prev_cb_r_16(master_stop_prev_cb_r_16),
        .master_stop_prev_cb_r_reg(master_stop_prev_cb_r_reg_1),
        .out(master_do_rd_en_i),
        .p_14_in(p_14_in_18),
        .rx_header_1_i_0(rx_header_1_i_0),
        .rx_header_err_i_0(rx_header_err_i_0),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rxbuferr_out_lane3_i(rxbuferr_out_lane3_i),
        .rxchanisaligned_12(rxchanisaligned_12),
        .rxchanisaligned_reg(rxchanisaligned_reg_1),
        .rxdatavalid_to_fifo_lane3_i_reg(cbcc_gtx0_lane3_i_n_91),
        .rxfsm_reset_i(rxfsm_reset_i),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg(rxlossofsync_out_lane3_q_reg_0),
        .s_level_out_d5_reg(s_level_out_d5_reg_3),
        .s_level_out_d6_reg(stg3_reg_0),
        .srst(cbcc_data_srst),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1_10),
        .\valid_btf_detect_extend_r_reg[0]_0 (SR),
        .\wait_for_wr_en_reg[0]_0 (cbcc_fifo_reset_wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cdr_reset_fsm_cntr_r[0]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .O(\cdr_reset_fsm_cntr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cdr_reset_fsm_cntr_r[1]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cdr_reset_fsm_cntr_r[2]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[0]),
        .I1(cdr_reset_fsm_cntr_r[1]),
        .I2(cdr_reset_fsm_cntr_r[2]),
        .I3(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cdr_reset_fsm_cntr_r[3]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[2]),
        .I2(cdr_reset_fsm_cntr_r[1]),
        .I3(cdr_reset_fsm_cntr_r[0]),
        .I4(cdr_reset_fsm_cntr_r[3]),
        .O(\cdr_reset_fsm_cntr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cdr_reset_fsm_cntr_r[4]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_cntr_r[3]),
        .I3(cdr_reset_fsm_cntr_r[2]),
        .I4(cdr_reset_fsm_cntr_r[4]),
        .I5(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \cdr_reset_fsm_cntr_r[5]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[4]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[5]),
        .O(\cdr_reset_fsm_cntr_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cdr_reset_fsm_cntr_r[6]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[5]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[4]),
        .I4(cdr_reset_fsm_cntr_r[6]),
        .O(\cdr_reset_fsm_cntr_r[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cdr_reset_fsm_cntr_r[7]_i_1 
       (.I0(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .I1(allow_block_sync_propagation),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_3_n_0 ),
        .O(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \cdr_reset_fsm_cntr_r[7]_i_2 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[4]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[5]),
        .I4(cdr_reset_fsm_cntr_r[6]),
        .I5(cdr_reset_fsm_cntr_r[7]),
        .O(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \cdr_reset_fsm_cntr_r[7]_i_3 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[5]),
        .I2(cdr_reset_fsm_cntr_r[4]),
        .I3(cdr_reset_fsm_cntr_r[6]),
        .I4(cdr_reset_fsm_cntr_r[7]),
        .I5(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .O(\cdr_reset_fsm_cntr_r[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cdr_reset_fsm_cntr_r[7]_i_4 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_cntr_r[3]),
        .I3(cdr_reset_fsm_cntr_r[2]),
        .O(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[0] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[0]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[0]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[1] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[1]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[1]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[2] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[2]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[2]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[3] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[3]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[3]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[4] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[4]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[4]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[5] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[5]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[5]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[6] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[6]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[6]),
        .R(p_18_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[7] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[7]),
        .R(p_18_in));
  LUT3 #(
    .INIT(8'hFE)) 
    cdr_reset_fsm_lnkreset_i_1
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .I2(allow_block_sync_propagation),
        .O(cdr_reset_fsm_lnkreset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cdr_reset_fsm_lnkreset_reg
       (.C(init_clk),
        .CE(cdr_reset_fsm_lnkreset_i_1_n_0),
        .D(cdr_reset_fsm_lnkreset),
        .Q(cdr_reset_fsm_lnkreset_reg_0),
        .R(p_18_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_logic_cbcc common_logic_cbcc_i
       (.SR(common_reset_cbcc_i_n_13),
        .all_start_cb_writes_out_reg_0(cbcc_gtx0_lane1_i_n_22),
        .all_vld_btf_flag_i(all_vld_btf_flag_i),
        .all_vld_btf_out_reg_0(cbcc_fifo_reset_wr_clk),
        .any_vld_btf_i(any_vld_btf_i),
        .any_vld_btf_lane1_i(any_vld_btf_lane1_i),
        .any_vld_btf_lane2_i(any_vld_btf_lane2_i),
        .any_vld_btf_lane3_i(any_vld_btf_lane3_i),
        .cb_bit_err_i(cb_bit_err_i),
        .cb_bit_err_out0(cb_bit_err_out0),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .\first_cb_to_fifo_wr_window_reg[0]_0 (final_gater_for_fifo_din_i),
        .\first_cb_to_fifo_wr_window_reg[0]_1 (final_gater_for_fifo_din_lane1_i),
        .\first_cb_to_fifo_wr_window_reg[0]_2 (final_gater_for_fifo_din_lane3_i),
        .\first_cb_to_fifo_wr_window_reg[0]_3 (final_gater_for_fifo_din_lane2_i),
        .first_cb_write_failed(first_cb_write_failed),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(all_start_cb_writes_i),
        .master_do_rd_en_i(master_do_rd_en_i),
        .master_do_rd_en_out_reg_0(do_rd_en_lane2_i),
        .master_do_rd_en_out_reg_1(stg3_reg_0),
        .out(bit_err_chan_bond_lane3_i),
        .second_cb_write_failed(second_cb_write_failed),
        .second_cb_write_failed_reg_0(bit_err_chan_bond_i),
        .second_cb_write_failed_reg_1(bit_err_chan_bond_lane1_i),
        .second_cb_write_failed_reg_2(bit_err_chan_bond_lane2_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_reset_cbcc common_reset_cbcc_i
       (.Q(Q),
        .SR(common_reset_cbcc_i_n_13),
        .cb_bit_err_i(cb_bit_err_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_wr_clk_reg_0(cbcc_fifo_reset_wr_clk),
        .cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .cbcc_reset_cbstg2_rd_clk_reg_0(cbcc_reset_cbstg2_rd_clk_reg),
        .dbg_srst_assert0(dbg_srst_assert0),
        .en_chan_sync_rx(en_chan_sync_rx),
        .fifo_reset_comb_user_clk_int(fifo_reset_comb_user_clk_int),
        .fifo_reset_comb_user_clk_int_22q_reg_0(fifo_reset_comb_user_clk_int_22q_reg),
        .fifo_reset_wr_sync3(fifo_reset_wr_sync3),
        .\first_cb_to_fifo_wr_window_reg[0] (final_gater_for_fifo_din_i),
        .\first_cb_to_fifo_wr_window_reg[0]_0 (final_gater_for_fifo_din_lane2_i),
        .\first_cb_to_fifo_wr_window_reg[0]_1 (final_gater_for_fifo_din_lane3_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(in0),
        .out(final_gater_for_fifo_din_lane1_i),
        .rd_stg1(rd_stg1),
        .reset_cbcc_comb_reg_0(reset_cbcc_comb_reg),
        .reset_cbcc_comb_reg_1(reset_cbcc_comb_reg_0),
        .s_level_out_d5_reg(s_level_out_d5_reg),
        .srst(cbcc_data_srst),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg(SR),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg),
        .stg5(stg5),
        .stg5_reg(stg3_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B descrambler_64b66b_gtx0_i
       (.CB_detect0(CB_detect0),
        .CC_detect_dlyd1(CC_detect_dlyd1),
        .CC_detect_dlyd1_reg(cbcc_gtx0_i_n_97),
        .CC_detect_pulse_i(CC_detect_pulse_i),
        .E(rxdatavalid_i),
        .Q(rxheader_to_fifo_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_i),
        .cur_polarity_reg(descrambler_64b66b_gtx0_i_n_66),
        .\descrambler_reg[0]_0 (\descrambler_reg[0] ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_14_in(p_14_in),
        .\pol_state_reg[0] (polarity_check_i_n_2),
        .\pol_state_reg[0]_0 (polarity_val_i[0]),
        .\unscrambled_data_i_reg[19]_0 (descrambler_64b66b_gtx0_i_n_68),
        .\unscrambled_data_i_reg[31]_0 (descrambler_64b66b_gtx0_i_n_69),
        .\unscrambled_data_i_reg[31]_1 (descrambler_64b66b_gtx0_i_n_70),
        .\unscrambled_data_i_reg[52]_0 (descrambler_64b66b_gtx0_i_n_67),
        .\unscrambled_data_i_reg[63]_0 (rxdata_from_gtx_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_28 descrambler_64b66b_gtx0_lane1_i
       (.CB_detect(CB_detect),
        .CB_detect0(CB_detect0_11),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5),
        .CC_detect_dlyd1(CC_detect_dlyd1_2),
        .CC_detect_pulse_i(CC_detect_pulse_i_13),
        .E(rxdatavalid_lane1_i),
        .Q(rxheader_to_fifo_lane1_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane1_i),
        .\descrambler_reg[0]_0 (\descrambler_reg[0]_0 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_14_in(p_14_in_12),
        .\pol_state[3]_i_6__0_0 (polarity_check_lane1_i_n_3),
        .\pol_state_reg[1] (polarity_check_lane1_i_n_1),
        .rxdatavalid_to_fifo_lane1_i(rxdatavalid_to_fifo_lane1_i),
        .\unscrambled_data_i_reg[29]_0 (descrambler_64b66b_gtx0_lane1_i_n_69),
        .\unscrambled_data_i_reg[47]_0 (descrambler_64b66b_gtx0_lane1_i_n_72),
        .\unscrambled_data_i_reg[47]_1 (descrambler_64b66b_gtx0_lane1_i_n_73),
        .\unscrambled_data_i_reg[51]_0 (descrambler_64b66b_gtx0_lane1_i_n_68),
        .\unscrambled_data_i_reg[59]_0 (descrambler_64b66b_gtx0_lane1_i_n_1),
        .\unscrambled_data_i_reg[59]_1 (descrambler_64b66b_gtx0_lane1_i_n_70),
        .\unscrambled_data_i_reg[63]_0 (rxdata_from_gtx_lane1_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_29 descrambler_64b66b_gtx0_lane2_i
       (.CB_detect(CB_detect_16),
        .CB_detect0(CB_detect0_14),
        .CB_detect_dlyd0p5(CB_detect_dlyd0p5_4),
        .CC_detect_dlyd1(CC_detect_dlyd1_5),
        .CC_detect_pulse_i(CC_detect_pulse_i_15),
        .E(rxdatavalid_lane2_i),
        .Q(rxheader_to_fifo_lane2_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane2_i),
        .\descrambler_reg[0]_0 (\descrambler_reg[0]_1 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_17_in(p_17_in),
        .rxdatavalid_to_fifo_lane2_i(rxdatavalid_to_fifo_lane2_i),
        .\unscrambled_data_i_reg[18]_0 (descrambler_64b66b_gtx0_lane2_i_n_68),
        .\unscrambled_data_i_reg[41]_0 (descrambler_64b66b_gtx0_lane2_i_n_71),
        .\unscrambled_data_i_reg[41]_1 (descrambler_64b66b_gtx0_lane2_i_n_72),
        .\unscrambled_data_i_reg[51]_0 (descrambler_64b66b_gtx0_lane2_i_n_67),
        .\unscrambled_data_i_reg[59]_0 (descrambler_64b66b_gtx0_lane2_i_n_69),
        .\unscrambled_data_i_reg[63]_0 (rxdata_from_gtx_lane2_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_DESCRAMBLER_64B66B_30 descrambler_64b66b_gtx0_lane3_i
       (.CB_detect0(CB_detect0_17),
        .CB_detect_dlyd0p5_reg(cbcc_gtx0_lane3_i_n_91),
        .CC_detect_dlyd1(CC_detect_dlyd1_9),
        .CC_detect_pulse_i(CC_detect_pulse_i_19),
        .D({rxdatavalid_to_fifo_lane3_i,rxheader_to_fifo_lane3_i}),
        .E(rxdatavalid_lane3_i),
        .Q(rxdata_from_gtx_lane3_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_lane3_i),
        .cur_polarity_reg(descrambler_64b66b_gtx0_lane3_i_n_66),
        .\descrambler_reg[0]_0 (\descrambler_reg[0]_2 ),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .p_14_in(p_14_in_18),
        .\pol_state[3]_i_6__2_0 (polarity_check_lane3_i_n_5),
        .\pol_state_reg[0] (polarity_val_i[3]),
        .\pol_state_reg[0]_0 (polarity_check_lane3_i_n_1),
        .\pol_state_reg[0]_1 (polarity_check_lane3_i_n_3),
        .\unscrambled_data_i_reg[32]_0 (descrambler_64b66b_gtx0_lane3_i_n_68),
        .\unscrambled_data_i_reg[47]_0 (descrambler_64b66b_gtx0_lane3_i_n_67),
        .\unscrambled_data_i_reg[47]_1 (descrambler_64b66b_gtx0_lane3_i_n_72),
        .\unscrambled_data_i_reg[54]_0 (descrambler_64b66b_gtx0_lane3_i_n_70),
        .\unscrambled_data_i_reg[60]_0 (descrambler_64b66b_gtx0_lane3_i_n_69));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hard_err_cntr_r[0]_i_1 
       (.I0(\hard_err_cntr_r_reg[2]_0 [0]),
        .O(p_0_in__26[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hard_err_cntr_r[1]_i_1 
       (.I0(\hard_err_cntr_r_reg[2]_0 [0]),
        .I1(\hard_err_cntr_r_reg[2]_0 [1]),
        .O(p_0_in__26[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hard_err_cntr_r[2]_i_1 
       (.I0(\hard_err_cntr_r_reg[2]_0 [1]),
        .I1(\hard_err_cntr_r_reg[2]_0 [0]),
        .I2(\hard_err_cntr_r_reg[2]_0 [2]),
        .O(p_0_in__26[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hard_err_cntr_r[3]_i_1 
       (.I0(\hard_err_cntr_r_reg[2]_0 [2]),
        .I1(\hard_err_cntr_r_reg[2]_0 [0]),
        .I2(\hard_err_cntr_r_reg[2]_0 [1]),
        .I3(hard_err_cntr_r_reg[3]),
        .O(p_0_in__26[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hard_err_cntr_r[4]_i_1 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(\hard_err_cntr_r_reg[2]_0 [1]),
        .I2(\hard_err_cntr_r_reg[2]_0 [0]),
        .I3(\hard_err_cntr_r_reg[2]_0 [2]),
        .I4(hard_err_cntr_r_reg[4]),
        .O(p_0_in__26[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hard_err_cntr_r[5]_i_1 
       (.I0(\hard_err_cntr_r_reg[2]_0 [1]),
        .I1(\hard_err_cntr_r_reg[2]_0 [0]),
        .I2(\hard_err_cntr_r_reg[2]_0 [2]),
        .I3(hard_err_cntr_r_reg[3]),
        .I4(hard_err_cntr_r_reg[4]),
        .I5(hard_err_cntr_r_reg[5]),
        .O(p_0_in__26[5]));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \hard_err_cntr_r[6]_i_1 
       (.I0(\hard_err_cntr_r[7]_i_6_n_0 ),
        .I1(hard_err_cntr_r_reg[4]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[6]),
        .O(p_0_in__26[6]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \hard_err_cntr_r[7]_i_3 
       (.I0(\hard_err_cntr_r[7]_i_6_n_0 ),
        .I1(hard_err_cntr_r_reg[5]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[4]),
        .I4(hard_err_cntr_r_reg[6]),
        .I5(hard_err_cntr_r_reg[7]),
        .O(p_0_in__26[7]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \hard_err_cntr_r[7]_i_4 
       (.I0(hard_err_cntr_r_reg[6]),
        .I1(hard_err_cntr_r_reg[4]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[7]),
        .O(\hard_err_cntr_r[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \hard_err_cntr_r[7]_i_5 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(hard_err_cntr_r_reg[6]),
        .I2(hard_err_cntr_r_reg[7]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[4]),
        .O(\hard_err_cntr_r[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \hard_err_cntr_r[7]_i_6 
       (.I0(\hard_err_cntr_r_reg[2]_0 [1]),
        .I1(\hard_err_cntr_r_reg[2]_0 [0]),
        .I2(\hard_err_cntr_r_reg[2]_0 [2]),
        .O(\hard_err_cntr_r[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[0] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[0]),
        .Q(\hard_err_cntr_r_reg[2]_0 [0]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[1] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[1]),
        .Q(\hard_err_cntr_r_reg[2]_0 [1]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[2] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[2]),
        .Q(\hard_err_cntr_r_reg[2]_0 [2]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[3] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[3]),
        .Q(hard_err_cntr_r_reg[3]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[4] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[4]),
        .Q(hard_err_cntr_r_reg[4]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[5] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[5]),
        .Q(hard_err_cntr_r_reg[5]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[6] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[6]),
        .Q(hard_err_cntr_r_reg[6]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[7] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__26[7]),
        .Q(hard_err_cntr_r_reg[7]),
        .R(HPCNT_RESET_IN));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    hard_err_rst_int_i_3
       (.I0(\hard_err_cntr_r_reg[2]_0 [2]),
        .I1(hard_err_cntr_r_reg[6]),
        .I2(hard_err_cntr_r_reg[4]),
        .I3(hard_err_cntr_r_reg[3]),
        .I4(hard_err_cntr_r_reg[5]),
        .I5(hard_err_cntr_r_reg[7]),
        .O(\hard_err_cntr_r_reg[2]_1 ));
  FDRE hard_err_rst_int_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(hard_err_rst_int_reg_1),
        .Q(hard_err_rst_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    hard_err_usr_reg
       (.C(stg3_reg_0),
        .CE(1'b1),
        .D(hard_err_usr0),
        .Q(hard_err_usr),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(tx_fsm_resetdone_ii));
  FDRE #(
    .INIT(1'b1)) 
    new_gtx_rx_pcsreset_comb_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(new_gtx_rx_pcsreset_comb0),
        .Q(SR),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK polarity_check_i
       (.E(rxdatavalid_to_fifo_i),
        .Q(pol_state),
        .cur_polarity_reg_0(polarity_val_i[0]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hld_polarity_i(hld_polarity_i[0]),
        .out(in_polarity_i_0),
        .\pol_count_reg[4]_0 (polarity_check_i_n_2),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_i_n_66),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_i_n_67),
        .\pol_state_reg[1]_1 (descrambler_64b66b_gtx0_i_n_69),
        .\pol_state_reg[1]_2 (u_cdc__in_polarity_n_1),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_i_n_68),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_i_n_70),
        .reset_r_reg_0(block_sync_sm_gtx0_i_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_31 polarity_check_lane1_i
       (.E(rxdatavalid_to_fifo_lane1_i),
        .Q(rxheader_to_fifo_lane1_i),
        .cur_polarity_reg_0(polarity_val_i[1]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hld_polarity_i(hld_polarity_i[1]),
        .\idl_count_r_reg[0]_0 (polarity_check_lane1_i_n_1),
        .out(in_polarity_i_1),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_lane1_i_n_72),
        .\pol_state_reg[0]_1 (descrambler_64b66b_gtx0_lane1_i_n_68),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_lane1_i_n_1),
        .\pol_state_reg[1]_1 (descrambler_64b66b_gtx0_lane1_i_n_70),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_lane1_i_n_69),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_lane1_i_n_73),
        .reset_r_reg_0(block_sync_sm_gtx0_lane1_i_n_2),
        .\rxheader_to_fifo_lane1_i_reg[1] (polarity_check_lane1_i_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_32 polarity_check_lane2_i
       (.E(rxdatavalid_to_fifo_lane2_i),
        .Q(pol_state_20),
        .cur_polarity_reg_0(polarity_val_i[2]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hld_polarity_i(hld_polarity_i[2]),
        .out(in_polarity_i_2),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_lane2_i_n_67),
        .\pol_state_reg[0]_1 (descrambler_64b66b_gtx0_lane2_i_n_72),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_lane2_i_n_69),
        .\pol_state_reg[1]_1 (u_cdc__lane2_in_polarity_n_1),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_lane2_i_n_68),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_lane2_i_n_71),
        .reset_r_reg_0(block_sync_sm_gtx0_lane2_i_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_POLARITY_CHECK_33 polarity_check_lane3_i
       (.D({rxdatavalid_to_fifo_lane3_i,rxheader_to_fifo_lane3_i}),
        .Q(pol_state_21),
        .cur_polarity_reg_0(polarity_val_i[3]),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hld_polarity_i(hld_polarity_i[3]),
        .\idl_count_r_reg[0]_0 (polarity_check_lane3_i_n_3),
        .out(in_polarity_i_3),
        .\pol_count_reg[3]_0 (polarity_check_lane3_i_n_1),
        .\pol_state_reg[0]_0 (descrambler_64b66b_gtx0_lane3_i_n_66),
        .\pol_state_reg[0]_1 (descrambler_64b66b_gtx0_lane3_i_n_70),
        .\pol_state_reg[0]_2 (descrambler_64b66b_gtx0_lane3_i_n_72),
        .\pol_state_reg[1]_0 (descrambler_64b66b_gtx0_lane3_i_n_69),
        .\pol_state_reg[1]_1 (u_cdc__lane3_in_polarity_n_1),
        .\pol_state_reg[2]_0 (descrambler_64b66b_gtx0_lane3_i_n_68),
        .\pol_state_reg[3]_0 (descrambler_64b66b_gtx0_lane3_i_n_67),
        .reset_r_reg_0(block_sync_sm_gtx0_lane3_i_n_2),
        .\rxheader_to_fifo_lane3_i_reg[1] (polarity_check_lane3_i_n_5));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[0]),
        .Q(pos_rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[10]),
        .Q(pos_rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[11]),
        .Q(pos_rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[12]),
        .Q(pos_rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[13]),
        .Q(pos_rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[14]),
        .Q(pos_rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[15]),
        .Q(pos_rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[16]),
        .Q(pos_rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[17]),
        .Q(pos_rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[18]),
        .Q(pos_rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[19]),
        .Q(pos_rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[1]),
        .Q(pos_rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[20]),
        .Q(pos_rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[21]),
        .Q(pos_rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[22]),
        .Q(pos_rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[23]),
        .Q(pos_rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[24]),
        .Q(pos_rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[25]),
        .Q(pos_rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[26]),
        .Q(pos_rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[27]),
        .Q(pos_rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[28]),
        .Q(pos_rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[29]),
        .Q(pos_rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[2]),
        .Q(pos_rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[30]),
        .Q(pos_rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[31]),
        .Q(pos_rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[32]),
        .Q(pos_rxdata_from_gtx_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[33]),
        .Q(pos_rxdata_from_gtx_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[34]),
        .Q(pos_rxdata_from_gtx_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[35]),
        .Q(pos_rxdata_from_gtx_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[36]),
        .Q(pos_rxdata_from_gtx_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[37]),
        .Q(pos_rxdata_from_gtx_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[38]),
        .Q(pos_rxdata_from_gtx_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[39]),
        .Q(pos_rxdata_from_gtx_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[3]),
        .Q(pos_rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[40]),
        .Q(pos_rxdata_from_gtx_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[41]),
        .Q(pos_rxdata_from_gtx_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[42]),
        .Q(pos_rxdata_from_gtx_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[43]),
        .Q(pos_rxdata_from_gtx_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[44]),
        .Q(pos_rxdata_from_gtx_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[45]),
        .Q(pos_rxdata_from_gtx_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[46]),
        .Q(pos_rxdata_from_gtx_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[47]),
        .Q(pos_rxdata_from_gtx_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[48]),
        .Q(pos_rxdata_from_gtx_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[49]),
        .Q(pos_rxdata_from_gtx_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[4]),
        .Q(pos_rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[50]),
        .Q(pos_rxdata_from_gtx_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[51]),
        .Q(pos_rxdata_from_gtx_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[52]),
        .Q(pos_rxdata_from_gtx_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[53]),
        .Q(pos_rxdata_from_gtx_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[54]),
        .Q(pos_rxdata_from_gtx_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[55]),
        .Q(pos_rxdata_from_gtx_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[56]),
        .Q(pos_rxdata_from_gtx_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[57]),
        .Q(pos_rxdata_from_gtx_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[58]),
        .Q(pos_rxdata_from_gtx_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[59]),
        .Q(pos_rxdata_from_gtx_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[5]),
        .Q(pos_rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[60]),
        .Q(pos_rxdata_from_gtx_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[61]),
        .Q(pos_rxdata_from_gtx_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[62]),
        .Q(pos_rxdata_from_gtx_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[63]),
        .Q(pos_rxdata_from_gtx_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[6]),
        .Q(pos_rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[7]),
        .Q(pos_rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[8]),
        .Q(pos_rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[9]),
        .Q(pos_rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[0]),
        .Q(pos_rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[10]),
        .Q(pos_rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[11]),
        .Q(pos_rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[12]),
        .Q(pos_rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[13]),
        .Q(pos_rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[14]),
        .Q(pos_rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[15]),
        .Q(pos_rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[16]),
        .Q(pos_rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[17]),
        .Q(pos_rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[18]),
        .Q(pos_rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[19]),
        .Q(pos_rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[1]),
        .Q(pos_rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[20]),
        .Q(pos_rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[21]),
        .Q(pos_rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[22]),
        .Q(pos_rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[23]),
        .Q(pos_rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[24]),
        .Q(pos_rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[25]),
        .Q(pos_rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[26]),
        .Q(pos_rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[27]),
        .Q(pos_rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[28]),
        .Q(pos_rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[29]),
        .Q(pos_rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[2]),
        .Q(pos_rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[30]),
        .Q(pos_rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[31]),
        .Q(pos_rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[32]),
        .Q(pos_rxdata_from_gtx_lane1_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[33]),
        .Q(pos_rxdata_from_gtx_lane1_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[34]),
        .Q(pos_rxdata_from_gtx_lane1_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[35]),
        .Q(pos_rxdata_from_gtx_lane1_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[36]),
        .Q(pos_rxdata_from_gtx_lane1_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[37]),
        .Q(pos_rxdata_from_gtx_lane1_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[38]),
        .Q(pos_rxdata_from_gtx_lane1_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[39]),
        .Q(pos_rxdata_from_gtx_lane1_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[3]),
        .Q(pos_rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[40]),
        .Q(pos_rxdata_from_gtx_lane1_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[41]),
        .Q(pos_rxdata_from_gtx_lane1_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[42]),
        .Q(pos_rxdata_from_gtx_lane1_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[43]),
        .Q(pos_rxdata_from_gtx_lane1_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[44]),
        .Q(pos_rxdata_from_gtx_lane1_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[45]),
        .Q(pos_rxdata_from_gtx_lane1_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[46]),
        .Q(pos_rxdata_from_gtx_lane1_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[47]),
        .Q(pos_rxdata_from_gtx_lane1_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[48]),
        .Q(pos_rxdata_from_gtx_lane1_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[49]),
        .Q(pos_rxdata_from_gtx_lane1_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[4]),
        .Q(pos_rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[50]),
        .Q(pos_rxdata_from_gtx_lane1_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[51]),
        .Q(pos_rxdata_from_gtx_lane1_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[52]),
        .Q(pos_rxdata_from_gtx_lane1_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[53]),
        .Q(pos_rxdata_from_gtx_lane1_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[54]),
        .Q(pos_rxdata_from_gtx_lane1_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[55]),
        .Q(pos_rxdata_from_gtx_lane1_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[56]),
        .Q(pos_rxdata_from_gtx_lane1_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[57]),
        .Q(pos_rxdata_from_gtx_lane1_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[58]),
        .Q(pos_rxdata_from_gtx_lane1_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[59]),
        .Q(pos_rxdata_from_gtx_lane1_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[5]),
        .Q(pos_rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[60]),
        .Q(pos_rxdata_from_gtx_lane1_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[61]),
        .Q(pos_rxdata_from_gtx_lane1_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[62]),
        .Q(pos_rxdata_from_gtx_lane1_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[63]),
        .Q(pos_rxdata_from_gtx_lane1_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[6]),
        .Q(pos_rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[7]),
        .Q(pos_rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[8]),
        .Q(pos_rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane1_i),
        .D(pre_r1_rxdata_from_gtx_lane1_i[9]),
        .Q(pos_rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[0]),
        .Q(pos_rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[10]),
        .Q(pos_rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[11]),
        .Q(pos_rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[12]),
        .Q(pos_rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[13]),
        .Q(pos_rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[14]),
        .Q(pos_rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[15]),
        .Q(pos_rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[16]),
        .Q(pos_rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[17]),
        .Q(pos_rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[18]),
        .Q(pos_rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[19]),
        .Q(pos_rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[1]),
        .Q(pos_rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[20]),
        .Q(pos_rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[21]),
        .Q(pos_rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[22]),
        .Q(pos_rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[23]),
        .Q(pos_rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[24]),
        .Q(pos_rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[25]),
        .Q(pos_rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[26]),
        .Q(pos_rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[27]),
        .Q(pos_rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[28]),
        .Q(pos_rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[29]),
        .Q(pos_rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[2]),
        .Q(pos_rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[30]),
        .Q(pos_rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[31]),
        .Q(pos_rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[32]),
        .Q(pos_rxdata_from_gtx_lane2_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[33]),
        .Q(pos_rxdata_from_gtx_lane2_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[34]),
        .Q(pos_rxdata_from_gtx_lane2_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[35]),
        .Q(pos_rxdata_from_gtx_lane2_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[36]),
        .Q(pos_rxdata_from_gtx_lane2_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[37]),
        .Q(pos_rxdata_from_gtx_lane2_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[38]),
        .Q(pos_rxdata_from_gtx_lane2_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[39]),
        .Q(pos_rxdata_from_gtx_lane2_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[3]),
        .Q(pos_rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[40]),
        .Q(pos_rxdata_from_gtx_lane2_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[41]),
        .Q(pos_rxdata_from_gtx_lane2_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[42]),
        .Q(pos_rxdata_from_gtx_lane2_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[43]),
        .Q(pos_rxdata_from_gtx_lane2_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[44]),
        .Q(pos_rxdata_from_gtx_lane2_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[45]),
        .Q(pos_rxdata_from_gtx_lane2_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[46]),
        .Q(pos_rxdata_from_gtx_lane2_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[47]),
        .Q(pos_rxdata_from_gtx_lane2_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[48]),
        .Q(pos_rxdata_from_gtx_lane2_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[49]),
        .Q(pos_rxdata_from_gtx_lane2_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[4]),
        .Q(pos_rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[50]),
        .Q(pos_rxdata_from_gtx_lane2_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[51]),
        .Q(pos_rxdata_from_gtx_lane2_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[52]),
        .Q(pos_rxdata_from_gtx_lane2_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[53]),
        .Q(pos_rxdata_from_gtx_lane2_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[54]),
        .Q(pos_rxdata_from_gtx_lane2_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[55]),
        .Q(pos_rxdata_from_gtx_lane2_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[56]),
        .Q(pos_rxdata_from_gtx_lane2_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[57]),
        .Q(pos_rxdata_from_gtx_lane2_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[58]),
        .Q(pos_rxdata_from_gtx_lane2_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[59]),
        .Q(pos_rxdata_from_gtx_lane2_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[5]),
        .Q(pos_rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[60]),
        .Q(pos_rxdata_from_gtx_lane2_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[61]),
        .Q(pos_rxdata_from_gtx_lane2_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[62]),
        .Q(pos_rxdata_from_gtx_lane2_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[63]),
        .Q(pos_rxdata_from_gtx_lane2_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[6]),
        .Q(pos_rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[7]),
        .Q(pos_rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[8]),
        .Q(pos_rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane2_i),
        .D(pre_r1_rxdata_from_gtx_lane2_i[9]),
        .Q(pos_rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[0]),
        .Q(pos_rxdata_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[10]),
        .Q(pos_rxdata_from_gtx_lane3_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[11]),
        .Q(pos_rxdata_from_gtx_lane3_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[12]),
        .Q(pos_rxdata_from_gtx_lane3_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[13]),
        .Q(pos_rxdata_from_gtx_lane3_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[14]),
        .Q(pos_rxdata_from_gtx_lane3_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[15]),
        .Q(pos_rxdata_from_gtx_lane3_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[16]),
        .Q(pos_rxdata_from_gtx_lane3_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[17]),
        .Q(pos_rxdata_from_gtx_lane3_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[18]),
        .Q(pos_rxdata_from_gtx_lane3_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[19]),
        .Q(pos_rxdata_from_gtx_lane3_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[1]),
        .Q(pos_rxdata_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[20]),
        .Q(pos_rxdata_from_gtx_lane3_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[21]),
        .Q(pos_rxdata_from_gtx_lane3_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[22]),
        .Q(pos_rxdata_from_gtx_lane3_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[23]),
        .Q(pos_rxdata_from_gtx_lane3_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[24]),
        .Q(pos_rxdata_from_gtx_lane3_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[25]),
        .Q(pos_rxdata_from_gtx_lane3_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[26]),
        .Q(pos_rxdata_from_gtx_lane3_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[27]),
        .Q(pos_rxdata_from_gtx_lane3_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[28]),
        .Q(pos_rxdata_from_gtx_lane3_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[29]),
        .Q(pos_rxdata_from_gtx_lane3_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[2]),
        .Q(pos_rxdata_from_gtx_lane3_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[30]),
        .Q(pos_rxdata_from_gtx_lane3_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[31]),
        .Q(pos_rxdata_from_gtx_lane3_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[32]),
        .Q(pos_rxdata_from_gtx_lane3_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[33]),
        .Q(pos_rxdata_from_gtx_lane3_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[34]),
        .Q(pos_rxdata_from_gtx_lane3_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[35]),
        .Q(pos_rxdata_from_gtx_lane3_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[36]),
        .Q(pos_rxdata_from_gtx_lane3_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[37]),
        .Q(pos_rxdata_from_gtx_lane3_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[38]),
        .Q(pos_rxdata_from_gtx_lane3_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[39]),
        .Q(pos_rxdata_from_gtx_lane3_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[3]),
        .Q(pos_rxdata_from_gtx_lane3_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[40]),
        .Q(pos_rxdata_from_gtx_lane3_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[41]),
        .Q(pos_rxdata_from_gtx_lane3_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[42]),
        .Q(pos_rxdata_from_gtx_lane3_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[43]),
        .Q(pos_rxdata_from_gtx_lane3_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[44]),
        .Q(pos_rxdata_from_gtx_lane3_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[45]),
        .Q(pos_rxdata_from_gtx_lane3_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[46]),
        .Q(pos_rxdata_from_gtx_lane3_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[47]),
        .Q(pos_rxdata_from_gtx_lane3_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[48]),
        .Q(pos_rxdata_from_gtx_lane3_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[49]),
        .Q(pos_rxdata_from_gtx_lane3_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[4]),
        .Q(pos_rxdata_from_gtx_lane3_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[50]),
        .Q(pos_rxdata_from_gtx_lane3_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[51]),
        .Q(pos_rxdata_from_gtx_lane3_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[52]),
        .Q(pos_rxdata_from_gtx_lane3_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[53]),
        .Q(pos_rxdata_from_gtx_lane3_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[54]),
        .Q(pos_rxdata_from_gtx_lane3_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[55]),
        .Q(pos_rxdata_from_gtx_lane3_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[56]),
        .Q(pos_rxdata_from_gtx_lane3_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[57]),
        .Q(pos_rxdata_from_gtx_lane3_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[58]),
        .Q(pos_rxdata_from_gtx_lane3_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[59]),
        .Q(pos_rxdata_from_gtx_lane3_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[5]),
        .Q(pos_rxdata_from_gtx_lane3_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[60]),
        .Q(pos_rxdata_from_gtx_lane3_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[61]),
        .Q(pos_rxdata_from_gtx_lane3_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[62]),
        .Q(pos_rxdata_from_gtx_lane3_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[63]),
        .Q(pos_rxdata_from_gtx_lane3_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[6]),
        .Q(pos_rxdata_from_gtx_lane3_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[7]),
        .Q(pos_rxdata_from_gtx_lane3_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[8]),
        .Q(pos_rxdata_from_gtx_lane3_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxdata_from_gtx_lane3_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_lane3_i),
        .D(pre_r1_rxdata_from_gtx_lane3_i[9]),
        .Q(pos_rxdata_from_gtx_lane3_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_i),
        .Q(pos_rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_lane1_i),
        .Q(pos_rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_lane2_i),
        .Q(pos_rxdatavalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxdatavalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_lane3_i),
        .Q(pos_rxdatavalid_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_i),
        .D(pre_r1_rxheader_from_gtx_i[0]),
        .Q(pos_rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_i),
        .D(pre_r1_rxheader_from_gtx_i[1]),
        .Q(pos_rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane1_i),
        .D(pre_r1_rxheader_from_gtx_lane1_i[0]),
        .Q(pos_rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane1_i),
        .D(pre_r1_rxheader_from_gtx_lane1_i[1]),
        .Q(pos_rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane2_i),
        .D(pre_r1_rxheader_from_gtx_lane2_i[0]),
        .Q(pos_rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane2_i),
        .D(pre_r1_rxheader_from_gtx_lane2_i[1]),
        .Q(pos_rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane3_i),
        .D(pre_r1_rxheader_from_gtx_lane3_i[0]),
        .Q(pos_rxheader_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pos_rxheader_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_lane3_i),
        .D(pre_r1_rxheader_from_gtx_lane3_i[1]),
        .Q(pos_rxheader_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_i),
        .Q(pos_rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_lane1_i),
        .Q(pos_rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_lane2_i),
        .Q(pos_rxheadervalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pos_rxheadervalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_lane3_i),
        .Q(pos_rxheadervalid_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[0]),
        .Q(pre_r1_rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[10]),
        .Q(pre_r1_rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[11]),
        .Q(pre_r1_rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[12]),
        .Q(pre_r1_rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[13]),
        .Q(pre_r1_rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[14]),
        .Q(pre_r1_rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[15]),
        .Q(pre_r1_rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[16]),
        .Q(pre_r1_rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[17]),
        .Q(pre_r1_rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[18]),
        .Q(pre_r1_rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[19]),
        .Q(pre_r1_rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[1]),
        .Q(pre_r1_rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[20]),
        .Q(pre_r1_rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[21]),
        .Q(pre_r1_rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[22]),
        .Q(pre_r1_rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[23]),
        .Q(pre_r1_rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[24]),
        .Q(pre_r1_rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[25]),
        .Q(pre_r1_rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[26]),
        .Q(pre_r1_rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[27]),
        .Q(pre_r1_rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[28]),
        .Q(pre_r1_rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[29]),
        .Q(pre_r1_rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[2]),
        .Q(pre_r1_rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[30]),
        .Q(pre_r1_rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[31]),
        .Q(pre_r1_rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[32]),
        .Q(pre_r1_rxdata_from_gtx_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[33]),
        .Q(pre_r1_rxdata_from_gtx_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[34]),
        .Q(pre_r1_rxdata_from_gtx_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[35]),
        .Q(pre_r1_rxdata_from_gtx_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[36]),
        .Q(pre_r1_rxdata_from_gtx_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[37]),
        .Q(pre_r1_rxdata_from_gtx_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[38]),
        .Q(pre_r1_rxdata_from_gtx_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[39]),
        .Q(pre_r1_rxdata_from_gtx_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[3]),
        .Q(pre_r1_rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[40]),
        .Q(pre_r1_rxdata_from_gtx_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[41]),
        .Q(pre_r1_rxdata_from_gtx_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[42]),
        .Q(pre_r1_rxdata_from_gtx_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[43]),
        .Q(pre_r1_rxdata_from_gtx_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[44]),
        .Q(pre_r1_rxdata_from_gtx_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[45]),
        .Q(pre_r1_rxdata_from_gtx_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[46]),
        .Q(pre_r1_rxdata_from_gtx_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[47]),
        .Q(pre_r1_rxdata_from_gtx_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[48]),
        .Q(pre_r1_rxdata_from_gtx_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[49]),
        .Q(pre_r1_rxdata_from_gtx_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[4]),
        .Q(pre_r1_rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[50]),
        .Q(pre_r1_rxdata_from_gtx_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[51]),
        .Q(pre_r1_rxdata_from_gtx_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[52]),
        .Q(pre_r1_rxdata_from_gtx_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[53]),
        .Q(pre_r1_rxdata_from_gtx_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[54]),
        .Q(pre_r1_rxdata_from_gtx_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[55]),
        .Q(pre_r1_rxdata_from_gtx_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[56]),
        .Q(pre_r1_rxdata_from_gtx_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[57]),
        .Q(pre_r1_rxdata_from_gtx_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[58]),
        .Q(pre_r1_rxdata_from_gtx_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[59]),
        .Q(pre_r1_rxdata_from_gtx_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[5]),
        .Q(pre_r1_rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[60]),
        .Q(pre_r1_rxdata_from_gtx_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[61]),
        .Q(pre_r1_rxdata_from_gtx_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[62]),
        .Q(pre_r1_rxdata_from_gtx_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[63]),
        .Q(pre_r1_rxdata_from_gtx_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[6]),
        .Q(pre_r1_rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[7]),
        .Q(pre_r1_rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[8]),
        .Q(pre_r1_rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[9]),
        .Q(pre_r1_rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[0]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[10]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[11]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[12]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[13]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[14]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[15]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[16]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[17]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[18]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[19]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[1]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[20]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[21]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[22]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[23]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[24]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[25]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[26]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[27]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[28]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[29]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[2]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[30]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[31]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[32]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[33]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[34]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[35]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[36]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[37]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[38]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[39]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[3]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[40]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[41]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[42]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[43]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[44]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[45]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[46]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[47]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[48]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[49]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[4]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[50]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[51]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[52]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[53]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[54]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[55]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[56]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[57]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[58]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[59]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[5]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[60]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[61]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[62]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[63]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[6]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[7]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[8]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane1_i[9]),
        .Q(pre_r1_rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[0]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[10]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[11]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[12]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[13]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[14]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[15]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[16]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[17]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[18]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[19]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[1]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[20]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[21]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[22]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[23]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[24]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[25]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[26]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[27]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[28]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[29]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[2]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[30]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[31]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[32]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[33]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[34]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[35]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[36]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[37]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[38]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[39]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[3]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[40]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[41]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[42]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[43]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[44]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[45]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[46]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[47]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[48]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[49]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[4]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[50]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[51]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[52]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[53]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[54]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[55]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[56]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[57]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[58]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[59]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[5]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[60]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[61]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[62]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[63]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[6]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[7]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[8]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane2_i[9]),
        .Q(pre_r1_rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[0]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[10]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[11]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[12]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[13]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[14]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[15]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[16]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[17]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[18]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[19]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[1]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[20]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[21]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[22]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[23]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[24]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[25]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[26]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[27]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[28]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[29]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[2]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[30]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[31]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[32]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[33]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[34]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[35]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[36]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[37]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[38]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[39]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[3]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[40]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[41]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[42]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[43]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[44]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[45]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[46]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[47]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[48]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[49]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[4]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[50]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[51]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[52]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[53]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[54]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[55]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[56]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[57]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[58]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[59]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[5]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[60]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[61]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[62]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[63]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[6]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[7]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[8]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxdata_from_gtx_lane3_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_lane3_i[9]),
        .Q(pre_r1_rxdata_from_gtx_lane3_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_i),
        .Q(pre_r1_rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_lane1_i),
        .Q(pre_r1_rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_lane2_i),
        .Q(pre_r1_rxdatavalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxdatavalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_lane3_i),
        .Q(pre_r1_rxdatavalid_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_i[0]),
        .Q(pre_r1_rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_i[1]),
        .Q(pre_r1_rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane1_i[0]),
        .Q(pre_r1_rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane1_i[1]),
        .Q(pre_r1_rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane2_i[0]),
        .Q(pre_r1_rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane2_i[1]),
        .Q(pre_r1_rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane3_i[0]),
        .Q(pre_r1_rxheader_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \pre_r1_rxheader_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_lane3_i[1]),
        .Q(pre_r1_rxheader_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_i),
        .Q(pre_r1_rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_lane1_i),
        .Q(pre_r1_rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_lane2_i),
        .Q(pre_r1_rxheadervalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE pre_r1_rxheadervalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_lane3_i),
        .Q(pre_r1_rxheadervalid_lane3_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rx_elastic_buf_err_int
       (.I0(int_gt_rxbufstatus[11]),
        .I1(int_gt_rxbufstatus[2]),
        .I2(int_gt_rxbufstatus[5]),
        .I3(int_gt_rxbufstatus[8]),
        .O(rx_elastic_buf_err_int__0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[0]),
        .Q(rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[10]),
        .Q(rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[11]),
        .Q(rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[12]),
        .Q(rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[13]),
        .Q(rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[14]),
        .Q(rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[15]),
        .Q(rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[16]),
        .Q(rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[17]),
        .Q(rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[18]),
        .Q(rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[19]),
        .Q(rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[1]),
        .Q(rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[20]),
        .Q(rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[21]),
        .Q(rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[22]),
        .Q(rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[23]),
        .Q(rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[24]),
        .Q(rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[25]),
        .Q(rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[26]),
        .Q(rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[27]),
        .Q(rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[28]),
        .Q(rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[29]),
        .Q(rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[2]),
        .Q(rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[30]),
        .Q(rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[31]),
        .Q(rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[32]),
        .Q(rxdata_from_gtx_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[33]),
        .Q(rxdata_from_gtx_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[34]),
        .Q(rxdata_from_gtx_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[35]),
        .Q(rxdata_from_gtx_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[36]),
        .Q(rxdata_from_gtx_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[37]),
        .Q(rxdata_from_gtx_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[38]),
        .Q(rxdata_from_gtx_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[39]),
        .Q(rxdata_from_gtx_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[3]),
        .Q(rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[40]),
        .Q(rxdata_from_gtx_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[41]),
        .Q(rxdata_from_gtx_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[42]),
        .Q(rxdata_from_gtx_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[43]),
        .Q(rxdata_from_gtx_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[44]),
        .Q(rxdata_from_gtx_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[45]),
        .Q(rxdata_from_gtx_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[46]),
        .Q(rxdata_from_gtx_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[47]),
        .Q(rxdata_from_gtx_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[48]),
        .Q(rxdata_from_gtx_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[49]),
        .Q(rxdata_from_gtx_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[4]),
        .Q(rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[50]),
        .Q(rxdata_from_gtx_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[51]),
        .Q(rxdata_from_gtx_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[52]),
        .Q(rxdata_from_gtx_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[53]),
        .Q(rxdata_from_gtx_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[54]),
        .Q(rxdata_from_gtx_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[55]),
        .Q(rxdata_from_gtx_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[56]),
        .Q(rxdata_from_gtx_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[57]),
        .Q(rxdata_from_gtx_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[58]),
        .Q(rxdata_from_gtx_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[59]),
        .Q(rxdata_from_gtx_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[5]),
        .Q(rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[60]),
        .Q(rxdata_from_gtx_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[61]),
        .Q(rxdata_from_gtx_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[62]),
        .Q(rxdata_from_gtx_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[63]),
        .Q(rxdata_from_gtx_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[6]),
        .Q(rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[7]),
        .Q(rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[8]),
        .Q(rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[9]),
        .Q(rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[0]),
        .Q(rxdata_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[10]),
        .Q(rxdata_from_gtx_lane1_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[11]),
        .Q(rxdata_from_gtx_lane1_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[12]),
        .Q(rxdata_from_gtx_lane1_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[13]),
        .Q(rxdata_from_gtx_lane1_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[14]),
        .Q(rxdata_from_gtx_lane1_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[15]),
        .Q(rxdata_from_gtx_lane1_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[16]),
        .Q(rxdata_from_gtx_lane1_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[17]),
        .Q(rxdata_from_gtx_lane1_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[18]),
        .Q(rxdata_from_gtx_lane1_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[19]),
        .Q(rxdata_from_gtx_lane1_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[1]),
        .Q(rxdata_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[20]),
        .Q(rxdata_from_gtx_lane1_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[21]),
        .Q(rxdata_from_gtx_lane1_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[22]),
        .Q(rxdata_from_gtx_lane1_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[23]),
        .Q(rxdata_from_gtx_lane1_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[24]),
        .Q(rxdata_from_gtx_lane1_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[25]),
        .Q(rxdata_from_gtx_lane1_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[26]),
        .Q(rxdata_from_gtx_lane1_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[27]),
        .Q(rxdata_from_gtx_lane1_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[28]),
        .Q(rxdata_from_gtx_lane1_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[29]),
        .Q(rxdata_from_gtx_lane1_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[2]),
        .Q(rxdata_from_gtx_lane1_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[30]),
        .Q(rxdata_from_gtx_lane1_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[31]),
        .Q(rxdata_from_gtx_lane1_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[32]),
        .Q(rxdata_from_gtx_lane1_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[33]),
        .Q(rxdata_from_gtx_lane1_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[34]),
        .Q(rxdata_from_gtx_lane1_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[35]),
        .Q(rxdata_from_gtx_lane1_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[36]),
        .Q(rxdata_from_gtx_lane1_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[37]),
        .Q(rxdata_from_gtx_lane1_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[38]),
        .Q(rxdata_from_gtx_lane1_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[39]),
        .Q(rxdata_from_gtx_lane1_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[3]),
        .Q(rxdata_from_gtx_lane1_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[40]),
        .Q(rxdata_from_gtx_lane1_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[41]),
        .Q(rxdata_from_gtx_lane1_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[42]),
        .Q(rxdata_from_gtx_lane1_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[43]),
        .Q(rxdata_from_gtx_lane1_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[44]),
        .Q(rxdata_from_gtx_lane1_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[45]),
        .Q(rxdata_from_gtx_lane1_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[46]),
        .Q(rxdata_from_gtx_lane1_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[47]),
        .Q(rxdata_from_gtx_lane1_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[48]),
        .Q(rxdata_from_gtx_lane1_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[49]),
        .Q(rxdata_from_gtx_lane1_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[4]),
        .Q(rxdata_from_gtx_lane1_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[50]),
        .Q(rxdata_from_gtx_lane1_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[51]),
        .Q(rxdata_from_gtx_lane1_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[52]),
        .Q(rxdata_from_gtx_lane1_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[53]),
        .Q(rxdata_from_gtx_lane1_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[54]),
        .Q(rxdata_from_gtx_lane1_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[55]),
        .Q(rxdata_from_gtx_lane1_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[56]),
        .Q(rxdata_from_gtx_lane1_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[57]),
        .Q(rxdata_from_gtx_lane1_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[58]),
        .Q(rxdata_from_gtx_lane1_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[59]),
        .Q(rxdata_from_gtx_lane1_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[5]),
        .Q(rxdata_from_gtx_lane1_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[60]),
        .Q(rxdata_from_gtx_lane1_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[61]),
        .Q(rxdata_from_gtx_lane1_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[62]),
        .Q(rxdata_from_gtx_lane1_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[63]),
        .Q(rxdata_from_gtx_lane1_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[6]),
        .Q(rxdata_from_gtx_lane1_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[7]),
        .Q(rxdata_from_gtx_lane1_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[8]),
        .Q(rxdata_from_gtx_lane1_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane1_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane1_i[9]),
        .Q(rxdata_from_gtx_lane1_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[0]),
        .Q(rxdata_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[10]),
        .Q(rxdata_from_gtx_lane2_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[11]),
        .Q(rxdata_from_gtx_lane2_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[12]),
        .Q(rxdata_from_gtx_lane2_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[13]),
        .Q(rxdata_from_gtx_lane2_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[14]),
        .Q(rxdata_from_gtx_lane2_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[15]),
        .Q(rxdata_from_gtx_lane2_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[16]),
        .Q(rxdata_from_gtx_lane2_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[17]),
        .Q(rxdata_from_gtx_lane2_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[18]),
        .Q(rxdata_from_gtx_lane2_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[19]),
        .Q(rxdata_from_gtx_lane2_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[1]),
        .Q(rxdata_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[20]),
        .Q(rxdata_from_gtx_lane2_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[21]),
        .Q(rxdata_from_gtx_lane2_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[22]),
        .Q(rxdata_from_gtx_lane2_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[23]),
        .Q(rxdata_from_gtx_lane2_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[24]),
        .Q(rxdata_from_gtx_lane2_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[25]),
        .Q(rxdata_from_gtx_lane2_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[26]),
        .Q(rxdata_from_gtx_lane2_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[27]),
        .Q(rxdata_from_gtx_lane2_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[28]),
        .Q(rxdata_from_gtx_lane2_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[29]),
        .Q(rxdata_from_gtx_lane2_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[2]),
        .Q(rxdata_from_gtx_lane2_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[30]),
        .Q(rxdata_from_gtx_lane2_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[31]),
        .Q(rxdata_from_gtx_lane2_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[32]),
        .Q(rxdata_from_gtx_lane2_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[33]),
        .Q(rxdata_from_gtx_lane2_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[34]),
        .Q(rxdata_from_gtx_lane2_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[35]),
        .Q(rxdata_from_gtx_lane2_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[36]),
        .Q(rxdata_from_gtx_lane2_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[37]),
        .Q(rxdata_from_gtx_lane2_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[38]),
        .Q(rxdata_from_gtx_lane2_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[39]),
        .Q(rxdata_from_gtx_lane2_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[3]),
        .Q(rxdata_from_gtx_lane2_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[40]),
        .Q(rxdata_from_gtx_lane2_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[41]),
        .Q(rxdata_from_gtx_lane2_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[42]),
        .Q(rxdata_from_gtx_lane2_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[43]),
        .Q(rxdata_from_gtx_lane2_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[44]),
        .Q(rxdata_from_gtx_lane2_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[45]),
        .Q(rxdata_from_gtx_lane2_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[46]),
        .Q(rxdata_from_gtx_lane2_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[47]),
        .Q(rxdata_from_gtx_lane2_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[48]),
        .Q(rxdata_from_gtx_lane2_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[49]),
        .Q(rxdata_from_gtx_lane2_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[4]),
        .Q(rxdata_from_gtx_lane2_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[50]),
        .Q(rxdata_from_gtx_lane2_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[51]),
        .Q(rxdata_from_gtx_lane2_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[52]),
        .Q(rxdata_from_gtx_lane2_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[53]),
        .Q(rxdata_from_gtx_lane2_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[54]),
        .Q(rxdata_from_gtx_lane2_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[55]),
        .Q(rxdata_from_gtx_lane2_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[56]),
        .Q(rxdata_from_gtx_lane2_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[57]),
        .Q(rxdata_from_gtx_lane2_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[58]),
        .Q(rxdata_from_gtx_lane2_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[59]),
        .Q(rxdata_from_gtx_lane2_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[5]),
        .Q(rxdata_from_gtx_lane2_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[60]),
        .Q(rxdata_from_gtx_lane2_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[61]),
        .Q(rxdata_from_gtx_lane2_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[62]),
        .Q(rxdata_from_gtx_lane2_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[63]),
        .Q(rxdata_from_gtx_lane2_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[6]),
        .Q(rxdata_from_gtx_lane2_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[7]),
        .Q(rxdata_from_gtx_lane2_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[8]),
        .Q(rxdata_from_gtx_lane2_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane2_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane2_i[9]),
        .Q(rxdata_from_gtx_lane2_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[0]),
        .Q(rxdata_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[10]),
        .Q(rxdata_from_gtx_lane3_i[10]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[11]),
        .Q(rxdata_from_gtx_lane3_i[11]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[12]),
        .Q(rxdata_from_gtx_lane3_i[12]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[13]),
        .Q(rxdata_from_gtx_lane3_i[13]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[14]),
        .Q(rxdata_from_gtx_lane3_i[14]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[15]),
        .Q(rxdata_from_gtx_lane3_i[15]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[16]),
        .Q(rxdata_from_gtx_lane3_i[16]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[17]),
        .Q(rxdata_from_gtx_lane3_i[17]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[18]),
        .Q(rxdata_from_gtx_lane3_i[18]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[19]),
        .Q(rxdata_from_gtx_lane3_i[19]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[1]),
        .Q(rxdata_from_gtx_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[20]),
        .Q(rxdata_from_gtx_lane3_i[20]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[21]),
        .Q(rxdata_from_gtx_lane3_i[21]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[22]),
        .Q(rxdata_from_gtx_lane3_i[22]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[23]),
        .Q(rxdata_from_gtx_lane3_i[23]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[24]),
        .Q(rxdata_from_gtx_lane3_i[24]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[25]),
        .Q(rxdata_from_gtx_lane3_i[25]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[26]),
        .Q(rxdata_from_gtx_lane3_i[26]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[27]),
        .Q(rxdata_from_gtx_lane3_i[27]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[28]),
        .Q(rxdata_from_gtx_lane3_i[28]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[29]),
        .Q(rxdata_from_gtx_lane3_i[29]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[2]),
        .Q(rxdata_from_gtx_lane3_i[2]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[30]),
        .Q(rxdata_from_gtx_lane3_i[30]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[31]),
        .Q(rxdata_from_gtx_lane3_i[31]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[32] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[32]),
        .Q(rxdata_from_gtx_lane3_i[32]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[33] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[33]),
        .Q(rxdata_from_gtx_lane3_i[33]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[34] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[34]),
        .Q(rxdata_from_gtx_lane3_i[34]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[35] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[35]),
        .Q(rxdata_from_gtx_lane3_i[35]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[36] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[36]),
        .Q(rxdata_from_gtx_lane3_i[36]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[37] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[37]),
        .Q(rxdata_from_gtx_lane3_i[37]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[38] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[38]),
        .Q(rxdata_from_gtx_lane3_i[38]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[39] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[39]),
        .Q(rxdata_from_gtx_lane3_i[39]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[3]),
        .Q(rxdata_from_gtx_lane3_i[3]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[40] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[40]),
        .Q(rxdata_from_gtx_lane3_i[40]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[41] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[41]),
        .Q(rxdata_from_gtx_lane3_i[41]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[42] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[42]),
        .Q(rxdata_from_gtx_lane3_i[42]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[43] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[43]),
        .Q(rxdata_from_gtx_lane3_i[43]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[44] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[44]),
        .Q(rxdata_from_gtx_lane3_i[44]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[45] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[45]),
        .Q(rxdata_from_gtx_lane3_i[45]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[46] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[46]),
        .Q(rxdata_from_gtx_lane3_i[46]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[47] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[47]),
        .Q(rxdata_from_gtx_lane3_i[47]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[48] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[48]),
        .Q(rxdata_from_gtx_lane3_i[48]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[49] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[49]),
        .Q(rxdata_from_gtx_lane3_i[49]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[4]),
        .Q(rxdata_from_gtx_lane3_i[4]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[50] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[50]),
        .Q(rxdata_from_gtx_lane3_i[50]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[51] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[51]),
        .Q(rxdata_from_gtx_lane3_i[51]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[52] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[52]),
        .Q(rxdata_from_gtx_lane3_i[52]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[53] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[53]),
        .Q(rxdata_from_gtx_lane3_i[53]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[54] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[54]),
        .Q(rxdata_from_gtx_lane3_i[54]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[55] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[55]),
        .Q(rxdata_from_gtx_lane3_i[55]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[56] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[56]),
        .Q(rxdata_from_gtx_lane3_i[56]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[57] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[57]),
        .Q(rxdata_from_gtx_lane3_i[57]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[58] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[58]),
        .Q(rxdata_from_gtx_lane3_i[58]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[59] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[59]),
        .Q(rxdata_from_gtx_lane3_i[59]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[5]),
        .Q(rxdata_from_gtx_lane3_i[5]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[60] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[60]),
        .Q(rxdata_from_gtx_lane3_i[60]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[61] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[61]),
        .Q(rxdata_from_gtx_lane3_i[61]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[62] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[62]),
        .Q(rxdata_from_gtx_lane3_i[62]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[63] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[63]),
        .Q(rxdata_from_gtx_lane3_i[63]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[6]),
        .Q(rxdata_from_gtx_lane3_i[6]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[7]),
        .Q(rxdata_from_gtx_lane3_i[7]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[8]),
        .Q(rxdata_from_gtx_lane3_i[8]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxdata_from_gtx_lane3_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_lane3_i[9]),
        .Q(rxdata_from_gtx_lane3_i[9]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_i),
        .Q(rxdatavalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane1_i),
        .Q(rxdatavalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane2_i),
        .Q(rxdatavalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxdatavalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_lane3_i),
        .Q(rxdatavalid_lane3_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_i),
        .Q(rxdatavalid_to_fifo_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lane1_i),
        .Q(rxdatavalid_to_fifo_lane1_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lane2_i),
        .Q(rxdatavalid_to_fifo_lane2_i),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_lane3_i),
        .Q(rxdatavalid_to_fifo_lane3_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_i[0]),
        .Q(rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_i[1]),
        .Q(rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane1_i[0]),
        .Q(rxheader_from_gtx_lane1_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane1_i[1]),
        .Q(rxheader_from_gtx_lane1_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane2_i[0]),
        .Q(rxheader_from_gtx_lane2_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane2_i[1]),
        .Q(rxheader_from_gtx_lane2_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane3_i[0]),
        .Q(rxheader_from_gtx_lane3_i[0]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE \rxheader_from_gtx_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_lane3_i[1]),
        .Q(rxheader_from_gtx_lane3_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_i[0]),
        .Q(rxheader_to_fifo_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_i[1]),
        .Q(rxheader_to_fifo_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane1_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane1_i[0]),
        .Q(rxheader_to_fifo_lane1_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane1_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane1_i[1]),
        .Q(rxheader_to_fifo_lane1_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane2_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane2_i[0]),
        .Q(rxheader_to_fifo_lane2_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane2_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane2_i[1]),
        .Q(rxheader_to_fifo_lane2_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane3_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane3_i[0]),
        .Q(rxheader_to_fifo_lane3_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_lane3_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_lane3_i[1]),
        .Q(rxheader_to_fifo_lane3_i[1]),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_i),
        .Q(rxheadervalid_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane1_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane1_i),
        .Q(rxheadervalid_lane1_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane2_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane2_i),
        .Q(rxheadervalid_lane2_i),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE rxheadervalid_lane3_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_lane3_i),
        .Q(rxheadervalid_lane3_i),
        .R(1'b0));
  FDRE rxlossofsync_out_lane1_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_lane1_i),
        .Q(rxlossofsync_out_lane1_q_reg_0),
        .R(rxlossofsync_out_q_reg_1));
  FDRE rxlossofsync_out_lane2_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_lane2_i),
        .Q(rxlossofsync_out_lane2_q_reg_0),
        .R(rxlossofsync_out_q_reg_1));
  FDRE rxlossofsync_out_lane3_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_lane3_i),
        .Q(rxlossofsync_out_lane3_q_reg_0),
        .R(rxlossofsync_out_q_reg_1));
  FDRE rxlossofsync_out_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_i),
        .Q(rxlossofsync_out_q_reg_0),
        .R(rxlossofsync_out_q_reg_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxreset_for_lanes
       (.I0(rx_reset_i_3),
        .I1(rx_reset_i_2),
        .I2(rx_reset_i_1),
        .I3(rx_reset_i_0),
        .O(rxreset_for_lanes__0));
  FDRE rxreset_for_lanes_q_reg
       (.C(stg3_reg_0),
        .CE(1'b1),
        .D(rxreset_for_lanes__0),
        .Q(rxreset_for_lanes_q),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_34 u_cdc__check_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_35 u_cdc__in_polarity
       (.Q(pol_state),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[0]),
        .out(in_polarity_i_0),
        .s_level_out_d2_reg_0(u_cdc__in_polarity_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_36 u_cdc__lane1_check_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_37 u_cdc__lane1_in_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[1]),
        .out(in_polarity_i_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_38 u_cdc__lane2_check_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_39 u_cdc__lane2_in_polarity
       (.Q(pol_state_20),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[2]),
        .out(in_polarity_i_2),
        .s_level_out_d2_reg_0(u_cdc__lane2_in_polarity_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_40 u_cdc__lane3_check_polarity
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_41 u_cdc__lane3_in_polarity
       (.Q(pol_state_21),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in_polarity_i(in_polarity_i[3]),
        .out(in_polarity_i_3),
        .s_level_out_d2_reg_0(u_cdc__lane3_in_polarity_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0 u_cdc_gt_qplllock_quad1_i
       (.gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .init_clk(init_clk),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_42 u_cdc_hard_err_init
       (.E(hard_err_cntr_r),
        .Q(\hard_err_cntr_r_reg[2]_0 ),
        .\hard_err_cntr_r_reg[0] (\hard_err_cntr_r[7]_i_4_n_0 ),
        .\hard_err_cntr_r_reg[0]_0 (\hard_err_cntr_r[7]_i_5_n_0 ),
        .in0(hard_err_usr),
        .init_clk(init_clk),
        .s_level_out_d5_reg_0(s_level_out_d5_reg_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized1 u_cdc_rx_elastic_buferr
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(rx_elastic_buf_err),
        .rx_elastic_buf_err_int(rx_elastic_buf_err_int__0),
        .s_level_out_d5_reg_0(stg3_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_43 u_cdc_rx_fsm_resetdone_i
       (.init_clk(init_clk),
        .out(rx_fsm_resetdone_i),
        .rx_fsm_resetdone_ii(rx_fsm_resetdone_ii));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2 u_cdc_rxpolarity_
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[0]),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_44 u_cdc_rxpolarity__LANE1
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[1]),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_45 u_cdc_rxpolarity__LANE2
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[2]),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_46 u_cdc_rxpolarity__LANE3
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r_j[3]),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0 u_rst_done_sync_rx
       (.out(rx_fsm_resetdone_i),
        .stg3_reg_0(stg3_reg),
        .stg3_reg_1(stg3_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0_47 u_rst_done_sync_rx1
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(rx_fsm_resetdone_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1 u_rst_sync_blocksyncall_initclk_sync
       (.E(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .\FSM_onehot_cdr_reset_fsm_r_reg[0] (\FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ),
        .Q({allow_block_sync_propagation,cdr_reset_fsm_lnkreset,\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] }),
        .in0(blocksync_all_lanes_inrxclk_q),
        .init_clk(init_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_48 u_rst_sync_blocksyncprop_inrxclk_sync
       (.allow_block_sync_propagation_inrxclk(allow_block_sync_propagation_inrxclk),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(allow_block_sync_propagation_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_49 u_rst_sync_fsm_resetdone
       (.fsm_resetdone_to_new_gtx_rx_comb(fsm_resetdone_to_new_gtx_rx_comb),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(FSM_RESETDONE_j));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_50 u_rst_sync_fsm_resetdone_initclk
       (.SR(HPCNT_RESET_IN),
        .\hard_err_cntr_r_reg[7] (cdr_reset_fsm_lnkreset_reg_0),
        .\hard_err_cntr_r_reg[7]_0 (reset_initclk),
        .\hard_err_cntr_r_reg[7]_1 (\count_for_reset_r_reg[23] ),
        .in0(FSM_RESETDONE_j),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .stg5_reg_0(fsm_resetdone_initclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_51 u_rst_sync_reset_initclk
       (.\count_for_reset_r_reg[23] (\count_for_reset_r_reg[23] ),
        .\count_for_reset_r_reg[23]_0 (fsm_resetdone_initclk),
        .\count_for_reset_r_reg[23]_1 (cdr_reset_fsm_lnkreset_reg_0),
        .\dly_gt_rst_r_reg[18] (u_rst_sync_reset_initclk_n_1),
        .\dly_gt_rst_r_reg[18]_0 (u_rst_sync_reset_initclk_n_2),
        .\dly_gt_rst_r_reg[18]_1 (u_rst_sync_reset_initclk_n_3),
        .\dly_gt_rst_r_reg[18]_2 (u_rst_sync_reset_initclk_n_4),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .stg5_reg_0(reset_initclk),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1),
        .valid_btf_detect_dlyd1_0(valid_btf_detect_dlyd1_3),
        .valid_btf_detect_dlyd1_1(valid_btf_detect_dlyd1_6),
        .valid_btf_detect_dlyd1_2(valid_btf_detect_dlyd1_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_52 u_rst_sync_rxreset_in
       (.fsm_resetdone_to_rxreset_in(fsm_resetdone_to_rxreset_in),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(rxreset_for_lanes_q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync
   (next_ready_c,
    next_polarity_c,
    hld_polarity_i,
    s_level_out_d6_reg_0,
    ready_r_reg,
    rx_lossofsync_i_0,
    ready_r,
    align_r,
    ready_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg);
  output next_ready_c;
  output next_polarity_c;
  input [0:0]hld_polarity_i;
  input s_level_out_d6_reg_0;
  input ready_r_reg;
  input rx_lossofsync_i_0;
  input ready_r;
  input align_r;
  input ready_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg;

  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_reg;
  wire ready_r;
  wire ready_r_i_2__0_n_0;
  wire ready_r_reg;
  wire ready_r_reg_0;
  wire rx_lossofsync_i_0;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = hld_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h0000D0D000F00000)) 
    polarity_r_i_2__0
       (.I0(rx_polarity_dlyd_i),
        .I1(s_level_out_d2),
        .I2(polarity_r_reg),
        .I3(rx_lossofsync_i_0),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000004400000C00)) 
    ready_r_i_1__2
       (.I0(ready_r_i_2__0_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_0),
        .I3(ready_r),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_ready_c));
  LUT2 #(
    .INIT(4'hB)) 
    ready_r_i_2__0
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .O(ready_r_i_2__0_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_10
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d5_reg_0,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d5_reg_0;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1__1
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_14
   (next_ready_c,
    next_polarity_c,
    hld_polarity_i,
    s_level_out_d6_reg_0,
    ready_r_reg,
    rx_lossofsync_i_2,
    ready_r,
    align_r,
    ready_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg);
  output next_ready_c;
  output next_polarity_c;
  input [0:0]hld_polarity_i;
  input s_level_out_d6_reg_0;
  input ready_r_reg;
  input rx_lossofsync_i_2;
  input ready_r;
  input align_r;
  input ready_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg;

  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_reg;
  wire ready_r;
  wire ready_r_i_2__2_n_0;
  wire ready_r_reg;
  wire ready_r_reg_0;
  wire rx_lossofsync_i_2;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = hld_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h0000D0D000F00000)) 
    polarity_r_i_2__2
       (.I0(rx_polarity_dlyd_i),
        .I1(s_level_out_d2),
        .I2(polarity_r_reg),
        .I3(rx_lossofsync_i_2),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000004400000C00)) 
    ready_r_i_1__0
       (.I0(ready_r_i_2__2_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_2),
        .I3(ready_r),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_ready_c));
  LUT2 #(
    .INIT(4'hB)) 
    ready_r_i_2__2
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .O(ready_r_i_2__2_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_15
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d6_reg_0,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg_0;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1__0
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_19
   (next_ready_c,
    next_polarity_c,
    hld_polarity_i,
    s_level_out_d6_reg_0,
    ready_r_reg,
    rx_lossofsync_i_3,
    ready_r,
    align_r,
    ready_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg);
  output next_ready_c;
  output next_polarity_c;
  input [0:0]hld_polarity_i;
  input s_level_out_d6_reg_0;
  input ready_r_reg;
  input rx_lossofsync_i_3;
  input ready_r;
  input align_r;
  input ready_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg;

  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_reg;
  wire ready_r;
  wire ready_r_i_3_n_0;
  wire ready_r_reg;
  wire ready_r_reg_0;
  wire rx_lossofsync_i_3;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = hld_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h0000D0D000F00000)) 
    polarity_r_i_1__2
       (.I0(rx_polarity_dlyd_i),
        .I1(s_level_out_d2),
        .I2(polarity_r_reg),
        .I3(rx_lossofsync_i_3),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000004400000C00)) 
    ready_r_i_2
       (.I0(ready_r_i_3_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_3),
        .I3(ready_r),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_ready_c));
  LUT2 #(
    .INIT(4'hB)) 
    ready_r_i_3
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .O(ready_r_i_3_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_20
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d6_reg_0,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg_0;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_34
   (s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_35
   (out,
    s_level_out_d2_reg_0,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out,
    Q);
  output out;
  output s_level_out_d2_reg_0;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \pol_state[1]_i_5 
       (.I0(s_level_out_d2),
        .I1(Q),
        .O(s_level_out_d2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_36
   (s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_37
   (out,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_38
   (s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_39
   (out,
    s_level_out_d2_reg_0,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out,
    Q);
  output out;
  output s_level_out_d2_reg_0;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \pol_state[1]_i_5__0 
       (.I0(s_level_out_d2),
        .I1(Q),
        .O(s_level_out_d2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_40
   (s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_41
   (out,
    s_level_out_d2_reg_0,
    in_polarity_i,
    gtwiz_userclk_rx_usrclk_out,
    Q);
  output out;
  output s_level_out_d2_reg_0;
  input [0:0]in_polarity_i;
  input gtwiz_userclk_rx_usrclk_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  wire s_level_out_d2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d2;
  assign p_level_in_int = in_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \pol_state[1]_i_5__1 
       (.I0(s_level_out_d2),
        .I1(Q),
        .O(s_level_out_d2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_5
   (SYSTEM_RESET_reg,
    polarity_val_i,
    s_level_out_d6_reg_0,
    rx_polarity_r_reg,
    rx_polarity_r_reg_0,
    prev_rx_polarity_r);
  output SYSTEM_RESET_reg;
  input [0:0]polarity_val_i;
  input s_level_out_d6_reg_0;
  input rx_polarity_r_reg;
  input rx_polarity_r_reg_0;
  input prev_rx_polarity_r;

  wire SYSTEM_RESET_reg;
  wire p_level_in_int;
  wire prev_rx_polarity_r;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = polarity_val_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT4 #(
    .INIT(16'h0544)) 
    rx_polarity_r_i_1__2
       (.I0(rx_polarity_r_reg),
        .I1(rx_polarity_r_reg_0),
        .I2(prev_rx_polarity_r),
        .I3(s_level_out_d2),
        .O(SYSTEM_RESET_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync_9
   (next_ready_c,
    next_polarity_c,
    hld_polarity_i,
    s_level_out_d5_reg_0,
    ready_r_reg,
    rx_lossofsync_i_1,
    ready_r,
    align_r,
    ready_r_reg_0,
    rx_polarity_dlyd_i,
    polarity_r_reg);
  output next_ready_c;
  output next_polarity_c;
  input [0:0]hld_polarity_i;
  input s_level_out_d5_reg_0;
  input ready_r_reg;
  input rx_lossofsync_i_1;
  input ready_r;
  input align_r;
  input ready_r_reg_0;
  input rx_polarity_dlyd_i;
  input polarity_r_reg;

  wire align_r;
  wire next_polarity_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r_reg;
  wire ready_r;
  wire ready_r_i_2__1_n_0;
  wire ready_r_reg;
  wire ready_r_reg_0;
  wire rx_lossofsync_i_1;
  wire rx_polarity_dlyd_i;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = hld_polarity_i[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT6 #(
    .INIT(64'h0000D0D000F00000)) 
    polarity_r_i_2__1
       (.I0(rx_polarity_dlyd_i),
        .I1(s_level_out_d2),
        .I2(polarity_r_reg),
        .I3(rx_lossofsync_i_1),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_polarity_c));
  LUT6 #(
    .INIT(64'h0000004400000C00)) 
    ready_r_i_1__1
       (.I0(ready_r_i_2__1_n_0),
        .I1(ready_r_reg),
        .I2(rx_lossofsync_i_1),
        .I3(ready_r),
        .I4(align_r),
        .I5(ready_r_reg_0),
        .O(next_ready_c));
  LUT2 #(
    .INIT(4'hB)) 
    ready_r_i_2__1
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .O(ready_r_i_2__1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0
   (out,
    gt_qplllock_quad1_out,
    init_clk);
  output out;
  input gt_qplllock_quad1_out;
  input init_clk;

  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = gt_qplllock_quad1_out;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_42
   (E,
    s_level_out_d5_reg_0,
    in0,
    init_clk,
    \hard_err_cntr_r_reg[0] ,
    \hard_err_cntr_r_reg[0]_0 ,
    Q);
  output [0:0]E;
  output s_level_out_d5_reg_0;
  input in0;
  input init_clk;
  input \hard_err_cntr_r_reg[0] ;
  input \hard_err_cntr_r_reg[0]_0 ;
  input [2:0]Q;

  wire [0:0]E;
  wire [2:0]Q;
  wire \hard_err_cntr_r_reg[0] ;
  wire \hard_err_cntr_r_reg[0]_0 ;
  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = in0;
  LUT6 #(
    .INIT(64'hAAFFFFFFFFFFFFFC)) 
    \hard_err_cntr_r[7]_i_2 
       (.I0(\hard_err_cntr_r_reg[0] ),
        .I1(\hard_err_cntr_r_reg[0]_0 ),
        .I2(s_level_out_d5),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(E));
  LUT3 #(
    .INIT(8'hFE)) 
    hard_err_rst_int_i_4
       (.I0(s_level_out_d5),
        .I1(Q[2]),
        .I2(\hard_err_cntr_r_reg[0]_0 ),
        .O(s_level_out_d5_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_43
   (rx_fsm_resetdone_ii,
    out,
    init_clk);
  output rx_fsm_resetdone_ii;
  input out;
  input init_clk;

  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = out;
  assign rx_fsm_resetdone_ii = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_53
   (s_level_out_d5_reg_0,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output s_level_out_d5_reg_0;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = in0;
  assign s_level_out_d5_reg_0 = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_60
   (s_level_out_d5_reg_0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    s_level_out_d6_reg_0);
  output s_level_out_d5_reg_0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input s_level_out_d6_reg_0;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  assign s_level_out_d5_reg_0 = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_61
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_65
   (s_level_out_d5_reg_0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    s_level_out_d5_reg_1);
  output s_level_out_d5_reg_0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input s_level_out_d5_reg_1;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_1;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  assign s_level_out_d5_reg_0 = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_66
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_71
   (s_level_out_d5_reg_0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    s_level_out_d5_reg_1);
  output s_level_out_d5_reg_0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input s_level_out_d5_reg_1;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_1;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  assign s_level_out_d5_reg_0 = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_1),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_72
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_83
   (s_level_out_d5_reg_0,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    s_level_out_d6_reg_0);
  output s_level_out_d5_reg_0;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input s_level_out_d6_reg_0;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  assign s_level_out_d5_reg_0 = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_84
   (out,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized1
   (out,
    rx_elastic_buf_err_int,
    gtwiz_userclk_rx_usrclk_out,
    s_level_out_d5_reg_0);
  output out;
  input rx_elastic_buf_err_int;
  input gtwiz_userclk_rx_usrclk_out;
  input s_level_out_d5_reg_0;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  wire rx_elastic_buf_err_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  FDRE p_level_in_d1_cdc_from_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rx_elastic_buf_err_int),
        .Q(p_level_in_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2
   (out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_44
   (out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_45
   (out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized2_46
   (out,
    s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3
   (cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d6_reg_0);
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d6_reg_0;

  wire cbcc_reset_cbstg2_rd_clk;
  wire full;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_62
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d6_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d6_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_64
   (rxchanisaligned1_out,
    cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d5_reg_0,
    empty);
  output rxchanisaligned1_out;
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d5_reg_0;
  input empty;

  wire cbcc_reset_cbstg2_rd_clk;
  wire empty;
  wire full;
  wire rxchanisaligned1_out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    rxchanisaligned_i_1
       (.I0(empty),
        .I1(s_level_out_d5),
        .O(rxchanisaligned1_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_67
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d5_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d5_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_70
   (cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d5_reg_0);
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d5_reg_0;

  wire cbcc_reset_cbstg2_rd_clk;
  wire full;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_73
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d5_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d5_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d5_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_82
   (cbcc_reset_cbstg2_rd_clk,
    full,
    s_level_out_d6_reg_0);
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input s_level_out_d6_reg_0;

  wire cbcc_reset_cbstg2_rd_clk;
  wire full;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized3_85
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    s_level_out_d6_reg_0);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input s_level_out_d6_reg_0;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_level_out_d6;
  wire s_level_out_d6_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d3;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d4;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d5;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d6;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire s_out_d7;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_rx_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_rx_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d2_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_rx_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d3_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d4_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d5_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE s_level_out_d6_reg
       (.C(s_level_out_d6_reg_0),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_logic_cbcc
   (in0,
    master_do_rd_en_i,
    second_cb_write_failed,
    cb_bit_err_i,
    all_vld_btf_flag_i,
    first_cb_write_failed,
    out,
    second_cb_write_failed_reg_0,
    second_cb_write_failed_reg_1,
    second_cb_write_failed_reg_2,
    any_vld_btf_lane3_i,
    any_vld_btf_i,
    any_vld_btf_lane1_i,
    any_vld_btf_lane2_i,
    all_vld_btf_out_reg_0,
    all_start_cb_writes_out_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    cbcc_fifo_reset_rd_clk,
    master_do_rd_en_out_reg_0,
    master_do_rd_en_out_reg_1,
    cb_bit_err_out0,
    \first_cb_to_fifo_wr_window_reg[0]_0 ,
    \first_cb_to_fifo_wr_window_reg[0]_1 ,
    \first_cb_to_fifo_wr_window_reg[0]_2 ,
    \first_cb_to_fifo_wr_window_reg[0]_3 ,
    SR);
  output in0;
  output master_do_rd_en_i;
  output second_cb_write_failed;
  output cb_bit_err_i;
  output all_vld_btf_flag_i;
  output first_cb_write_failed;
  input out;
  input second_cb_write_failed_reg_0;
  input second_cb_write_failed_reg_1;
  input second_cb_write_failed_reg_2;
  input any_vld_btf_lane3_i;
  input any_vld_btf_i;
  input any_vld_btf_lane1_i;
  input any_vld_btf_lane2_i;
  input all_vld_btf_out_reg_0;
  input all_start_cb_writes_out_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input cbcc_fifo_reset_rd_clk;
  input master_do_rd_en_out_reg_0;
  input master_do_rd_en_out_reg_1;
  input cb_bit_err_out0;
  input \first_cb_to_fifo_wr_window_reg[0]_0 ;
  input \first_cb_to_fifo_wr_window_reg[0]_1 ;
  input \first_cb_to_fifo_wr_window_reg[0]_2 ;
  input \first_cb_to_fifo_wr_window_reg[0]_3 ;
  input [0:0]SR;

  wire [0:0]SR;
  wire all_start_cb_writes_out_reg_0;
  wire all_vld_btf_flag_i;
  wire all_vld_btf_out0__0;
  wire all_vld_btf_out_reg_0;
  wire any_vld_btf_i;
  wire any_vld_btf_lane1_i;
  wire any_vld_btf_lane2_i;
  wire any_vld_btf_lane3_i;
  wire cb_bit_err_i;
  wire cb_bit_err_out0;
  wire cbcc_fifo_reset_rd_clk;
  wire first_cb_to_fifo_wr_window0;
  wire [3:0]first_cb_to_fifo_wr_window_reg;
  wire \first_cb_to_fifo_wr_window_reg[0]_0 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_1 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_2 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_3 ;
  wire first_cb_write_failed;
  wire first_cb_write_failed_i_1_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire master_do_rd_en_i;
  wire master_do_rd_en_out_reg_0;
  wire master_do_rd_en_out_reg_1;
  wire out;
  wire [3:0]p_0_in__25;
  wire second_cb_write_failed;
  wire second_cb_write_failed0__0;
  wire second_cb_write_failed_reg_0;
  wire second_cb_write_failed_reg_1;
  wire second_cb_write_failed_reg_2;

  FDRE all_start_cb_writes_out_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(all_start_cb_writes_out_reg_0),
        .Q(in0),
        .R(all_vld_btf_out_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    all_vld_btf_out0
       (.I0(any_vld_btf_lane3_i),
        .I1(any_vld_btf_i),
        .I2(any_vld_btf_lane1_i),
        .I3(any_vld_btf_lane2_i),
        .O(all_vld_btf_out0__0));
  FDRE all_vld_btf_out_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(all_vld_btf_out0__0),
        .Q(all_vld_btf_flag_i),
        .R(all_vld_btf_out_reg_0));
  FDRE cb_bit_err_out_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cb_bit_err_out0),
        .Q(cb_bit_err_i),
        .R(all_vld_btf_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \first_cb_to_fifo_wr_window[0]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[0]),
        .O(p_0_in__25[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \first_cb_to_fifo_wr_window[1]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[0]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .O(p_0_in__25[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \first_cb_to_fifo_wr_window[2]_i_1 
       (.I0(first_cb_to_fifo_wr_window_reg[2]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .I2(first_cb_to_fifo_wr_window_reg[0]),
        .O(p_0_in__25[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \first_cb_to_fifo_wr_window[3]_i_2 
       (.I0(\first_cb_to_fifo_wr_window_reg[0]_0 ),
        .I1(\first_cb_to_fifo_wr_window_reg[0]_1 ),
        .I2(\first_cb_to_fifo_wr_window_reg[0]_2 ),
        .I3(\first_cb_to_fifo_wr_window_reg[0]_3 ),
        .O(first_cb_to_fifo_wr_window0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \first_cb_to_fifo_wr_window[3]_i_3 
       (.I0(first_cb_to_fifo_wr_window_reg[3]),
        .I1(first_cb_to_fifo_wr_window_reg[0]),
        .I2(first_cb_to_fifo_wr_window_reg[1]),
        .I3(first_cb_to_fifo_wr_window_reg[2]),
        .O(p_0_in__25[3]));
  FDRE \first_cb_to_fifo_wr_window_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[0]),
        .Q(first_cb_to_fifo_wr_window_reg[0]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[1]),
        .Q(first_cb_to_fifo_wr_window_reg[1]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[2]),
        .Q(first_cb_to_fifo_wr_window_reg[2]),
        .R(SR));
  FDRE \first_cb_to_fifo_wr_window_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(first_cb_to_fifo_wr_window0),
        .D(p_0_in__25[3]),
        .Q(first_cb_to_fifo_wr_window_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    first_cb_write_failed_i_1
       (.I0(first_cb_to_fifo_wr_window_reg[2]),
        .I1(first_cb_to_fifo_wr_window_reg[1]),
        .I2(first_cb_to_fifo_wr_window_reg[0]),
        .I3(first_cb_to_fifo_wr_window_reg[3]),
        .I4(first_cb_write_failed),
        .O(first_cb_write_failed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    first_cb_write_failed_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(first_cb_write_failed_i_1_n_0),
        .Q(first_cb_write_failed),
        .R(all_vld_btf_out_reg_0));
  FDRE master_do_rd_en_out_reg
       (.C(master_do_rd_en_out_reg_1),
        .CE(1'b1),
        .D(master_do_rd_en_out_reg_0),
        .Q(master_do_rd_en_i),
        .R(cbcc_fifo_reset_rd_clk));
  LUT4 #(
    .INIT(16'hFFFE)) 
    second_cb_write_failed0
       (.I0(out),
        .I1(second_cb_write_failed_reg_0),
        .I2(second_cb_write_failed_reg_1),
        .I3(second_cb_write_failed_reg_2),
        .O(second_cb_write_failed0__0));
  FDRE #(
    .INIT(1'b0)) 
    second_cb_write_failed_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(second_cb_write_failed0__0),
        .Q(second_cb_write_failed),
        .R(all_vld_btf_out_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_common_reset_cbcc
   (fifo_reset_comb_user_clk_int,
    cbcc_fifo_reset_to_fifo_wr_clk,
    cbcc_fifo_reset_wr_clk_reg_0,
    cbcc_fifo_reset_rd_clk,
    s_level_out_d5_reg,
    reset_cbcc_comb_reg_0,
    fifo_reset_comb_user_clk_int_22q_reg_0,
    cbcc_only_reset_rd_clk,
    fifo_reset_wr_sync3,
    srst,
    stg5,
    rd_stg1,
    cbcc_reset_cbstg2_rd_clk,
    SR,
    Q,
    gtwiz_userclk_rx_usrclk_out,
    stg5_reg,
    stg1_aurora_64b66b_rx_0_cdc_to_reg,
    in0,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    dbg_srst_assert0,
    cbcc_reset_cbstg2_rd_clk_reg_0,
    reset_cbcc_comb_reg_1,
    en_chan_sync_rx,
    out,
    \first_cb_to_fifo_wr_window_reg[0] ,
    \first_cb_to_fifo_wr_window_reg[0]_0 ,
    \first_cb_to_fifo_wr_window_reg[0]_1 ,
    cb_bit_err_i);
  output fifo_reset_comb_user_clk_int;
  output cbcc_fifo_reset_to_fifo_wr_clk;
  output cbcc_fifo_reset_wr_clk_reg_0;
  output cbcc_fifo_reset_rd_clk;
  output s_level_out_d5_reg;
  output reset_cbcc_comb_reg_0;
  output fifo_reset_comb_user_clk_int_22q_reg_0;
  output cbcc_only_reset_rd_clk;
  output fifo_reset_wr_sync3;
  output srst;
  output stg5;
  output rd_stg1;
  output cbcc_reset_cbstg2_rd_clk;
  output [0:0]SR;
  output [3:0]Q;
  input gtwiz_userclk_rx_usrclk_out;
  input stg5_reg;
  input [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg;
  input in0;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input dbg_srst_assert0;
  input cbcc_reset_cbstg2_rd_clk_reg_0;
  input reset_cbcc_comb_reg_1;
  input en_chan_sync_rx;
  input out;
  input \first_cb_to_fifo_wr_window_reg[0] ;
  input \first_cb_to_fifo_wr_window_reg[0]_0 ;
  input \first_cb_to_fifo_wr_window_reg[0]_1 ;
  input cb_bit_err_i;

  wire [3:0]Q;
  wire [0:0]SR;
  wire \cb_bit_err_ext_cnt[0]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[1]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[2]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[3]_i_1_n_0 ;
  wire cb_bit_err_i;
  wire cbc_rd_if_reset;
  wire cbc_wr_if_reset;
  wire cbcc_data_srst0;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  wire cbcc_fifo_reset_wr_clk_reg_0;
  wire cbcc_only_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk_reg_0;
  wire dbg_extend_srst0;
  wire [3:0]dbg_extend_srst_reg;
  wire dbg_srst_assert;
  wire dbg_srst_assert0;
  wire en_chan_sync_rx;
  wire fifo_reset_comb_read_clk;
  wire fifo_reset_comb_user_clk;
  wire fifo_reset_comb_user_clk_int;
  wire fifo_reset_comb_user_clk_int_22q_reg_0;
  wire fifo_reset_rd;
  wire fifo_reset_rd_i_1_n_0;
  wire fifo_reset_wr_sync3;
  wire \first_cb_to_fifo_wr_window_reg[0] ;
  wire \first_cb_to_fifo_wr_window_reg[0]_0 ;
  wire \first_cb_to_fifo_wr_window_reg[0]_1 ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire out;
  wire [3:0]p_0_in__0;
  wire rd_stg1;
  wire reset_cbcc_comb_reg_0;
  wire reset_cbcc_comb_reg_1;
  wire s_level_out_d5_reg;
  wire srst;
  wire [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  wire stg5;
  wire stg5_reg;
  wire u_rst_sync_reset_rd_clk_n_0;
  wire u_rst_sync_reset_to_fifo_rd_clk_n_1;
  wire u_rst_sync_reset_to_fifo_wr_clk_n_1;
  wire u_rst_sync_reset_wr_clk_n_0;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFF5554)) 
    \cb_bit_err_ext_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFF9998)) 
    \cb_bit_err_ext_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFFE1E0)) 
    \cb_bit_err_ext_cnt[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    \cb_bit_err_ext_cnt[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(cb_bit_err_i),
        .O(\cb_bit_err_ext_cnt[3]_i_1_n_0 ));
  FDRE \cb_bit_err_ext_cnt_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(stg1_aurora_64b66b_rx_0_cdc_to_reg));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbc_rd_if_reset_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(u_rst_sync_reset_to_fifo_rd_clk_n_1),
        .Q(cbc_rd_if_reset),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbc_wr_if_reset_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(u_rst_sync_reset_to_fifo_wr_clk_n_1),
        .Q(cbc_wr_if_reset),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hABBBFFFF)) 
    cbcc_data_srst_i_1
       (.I0(dbg_srst_assert),
        .I1(dbg_extend_srst_reg[2]),
        .I2(dbg_extend_srst_reg[1]),
        .I3(dbg_extend_srst_reg[0]),
        .I4(dbg_extend_srst_reg[3]),
        .O(cbcc_data_srst0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_data_srst_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cbcc_data_srst0),
        .Q(srst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_fifo_reset_rd_clk_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(u_rst_sync_reset_rd_clk_n_0),
        .Q(cbcc_fifo_reset_rd_clk),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(cbcc_fifo_reset_to_fifo_rd_clk),
        .Q(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cbcc_fifo_reset_to_fifo_wr_clk),
        .Q(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_fifo_reset_wr_clk_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(u_rst_sync_reset_wr_clk_n_0),
        .Q(cbcc_fifo_reset_wr_clk_reg_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE cbcc_reset_cbstg2_rd_clk_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(cbcc_reset_cbstg2_rd_clk_reg_0),
        .Q(cbcc_reset_cbstg2_rd_clk),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_extend_srst[0]_i_1 
       (.I0(dbg_extend_srst_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dbg_extend_srst[1]_i_1 
       (.I0(dbg_extend_srst_reg[0]),
        .I1(dbg_extend_srst_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \dbg_extend_srst[2]_i_1 
       (.I0(dbg_extend_srst_reg[2]),
        .I1(dbg_extend_srst_reg[1]),
        .I2(dbg_extend_srst_reg[0]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h557F)) 
    \dbg_extend_srst[3]_i_1 
       (.I0(dbg_extend_srst_reg[3]),
        .I1(dbg_extend_srst_reg[0]),
        .I2(dbg_extend_srst_reg[1]),
        .I3(dbg_extend_srst_reg[2]),
        .O(dbg_extend_srst0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \dbg_extend_srst[3]_i_2 
       (.I0(dbg_extend_srst_reg[3]),
        .I1(dbg_extend_srst_reg[0]),
        .I2(dbg_extend_srst_reg[1]),
        .I3(dbg_extend_srst_reg[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[0]),
        .Q(dbg_extend_srst_reg[0]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[1]),
        .Q(dbg_extend_srst_reg[1]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_extend_srst_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[2]),
        .Q(dbg_extend_srst_reg[2]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__0[3]),
        .Q(dbg_extend_srst_reg[3]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b0)) 
    dbg_srst_assert_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(dbg_srst_assert0),
        .Q(dbg_srst_assert),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    fifo_reset_comb_user_clk_int_22q_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(fifo_reset_comb_user_clk_int),
        .Q(fifo_reset_comb_user_clk_int_22q_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_reset_rd_i_1
       (.I0(fifo_reset_rd),
        .I1(en_chan_sync_rx),
        .O(fifo_reset_rd_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    fifo_reset_rd_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(fifo_reset_rd_i_1_n_0),
        .Q(fifo_reset_rd),
        .S(cbcc_reset_cbstg2_rd_clk));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \first_cb_to_fifo_wr_window[3]_i_1 
       (.I0(cbcc_fifo_reset_wr_clk_reg_0),
        .I1(out),
        .I2(\first_cb_to_fifo_wr_window_reg[0] ),
        .I3(\first_cb_to_fifo_wr_window_reg[0]_0 ),
        .I4(\first_cb_to_fifo_wr_window_reg[0]_1 ),
        .O(SR));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    rd_stg1_reg
       (.C(stg5_reg),
        .CE(1'b1),
        .D(stg5),
        .Q(rd_stg1),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    reset_cbcc_comb_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(reset_cbcc_comb_reg_1),
        .Q(reset_cbcc_comb_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_cdc_sync__parameterized0_53 u_cdc_chan_bond_reset
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(in0),
        .s_level_out_d5_reg_0(s_level_out_d5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_54 u_rst_sync_cbcc_fifo_reset_rd_clk
       (.in0(fifo_reset_comb_user_clk),
        .stg4_reg_0(stg5_reg),
        .stg5_reg_0(fifo_reset_comb_read_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_55 u_rst_sync_cbcc_only_reset_rd_clk
       (.cbcc_only_reset_rd_clk(cbcc_only_reset_rd_clk),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg),
        .stg4_reg_0(stg5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized3 u_rst_sync_fifo_reset_comb_user_clk_in
       (.fifo_reset_comb_user_clk_int(fifo_reset_comb_user_clk_int),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_comb_user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized2 u_rst_sync_fifo_reset_user_clk
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_comb_user_clk),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(stg1_aurora_64b66b_rx_0_cdc_to_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_56 u_rst_sync_r_sync3
       (.fifo_reset_wr_sync3(fifo_reset_wr_sync3),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_rd));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_57 u_rst_sync_reset_rd_clk
       (.in0(cbc_rd_if_reset),
        .stg2_reg_0(stg5_reg),
        .stg3_reg_0(u_rst_sync_reset_rd_clk_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized5 u_rst_sync_reset_to_fifo_rd_clk
       (.cbcc_fifo_reset_to_fifo_rd_clk(cbcc_fifo_reset_to_fifo_rd_clk),
        .cbcc_fifo_reset_to_fifo_rd_clk_dlyd(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg(u_rst_sync_reset_to_fifo_rd_clk_n_1),
        .in0(cbc_rd_if_reset),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(fifo_reset_comb_read_clk),
        .stg31_reg_0(stg5_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized4 u_rst_sync_reset_to_fifo_wr_clk
       (.cbc_wr_if_reset_reg(fifo_reset_comb_user_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk(cbcc_fifo_reset_to_fifo_wr_clk),
        .cbcc_fifo_reset_to_fifo_wr_clk_dlyd(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg(u_rst_sync_reset_to_fifo_wr_clk_n_1),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(cbc_wr_if_reset),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(fifo_reset_comb_user_clk_int_22q_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_58 u_rst_sync_reset_wr_clk
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(cbc_wr_if_reset),
        .stg3_reg_0(u_rst_sync_reset_wr_clk_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_59 u_rst_sync_rst_cbcc_rd_clk
       (.stg1_aurora_64b66b_rx_0_cdc_to_reg_0(reset_cbcc_comb_reg_0),
        .stg5(stg5),
        .stg5_reg_0(stg5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_core
   (link_reset_out,
    lane_up_flop_i,
    SYSTEM_RESET_reg,
    lane_up_flop_i_0,
    lane_up_flop_i_1,
    lane_up_flop_i_2,
    RX_CHANNEL_UP_reg,
    rx_soft_err,
    reset2fc,
    rx_hard_err,
    s_axi_wready,
    s_axi_wready_lane1,
    s_axi_wready_lane2,
    s_axi_wready_lane3,
    m_axi_rx_tvalid,
    init_clk_0,
    s_axi_bvalid,
    s_axi_rvalid,
    s_axi_bvalid_lane1,
    s_axi_rvalid_lane1,
    s_axi_bvalid_lane2,
    s_axi_rvalid_lane2,
    s_axi_bvalid_lane3,
    s_axi_rvalid_lane3,
    s_axi_rdata,
    s_axi_rdata_lane1,
    s_axi_rdata_lane2,
    s_axi_rdata_lane3,
    m_axi_rx_tdata,
    s_axi_awready,
    s_axi_arready,
    s_axi_awready_lane1,
    s_axi_arready_lane1,
    s_axi_awready_lane2,
    s_axi_arready_lane2,
    s_axi_awready_lane3,
    s_axi_arready_lane3,
    gt_to_common_qpllreset_out,
    gt_powergood,
    tx_out_clk,
    gt_pll_lock,
    power_down,
    sysreset_from_support,
    m_axi_rx_tvalid_reg,
    init_clk,
    s_axi_arvalid,
    s_axi_arvalid_lane1,
    s_axi_arvalid_lane2,
    s_axi_arvalid_lane3,
    pma_init_r_reg_0,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_awvalid_lane1,
    s_axi_awaddr_lane1,
    s_axi_araddr_lane1,
    s_axi_wvalid_lane1,
    s_axi_wdata_lane1,
    s_axi_awvalid_lane2,
    s_axi_awaddr_lane2,
    s_axi_araddr_lane2,
    s_axi_wvalid_lane2,
    s_axi_wdata_lane2,
    s_axi_awvalid_lane3,
    s_axi_awaddr_lane3,
    s_axi_araddr_lane3,
    s_axi_wvalid_lane3,
    s_axi_wdata_lane3,
    s_axi_rready,
    s_axi_bready,
    s_axi_bready_lane1,
    s_axi_rready_lane1,
    s_axi_bready_lane2,
    s_axi_rready_lane2,
    s_axi_bready_lane3,
    s_axi_rready_lane3,
    gt_qplllock_quad1_out,
    gt_refclk1_out,
    rxn,
    rxp,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_rxcdrovrden_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output link_reset_out;
  output lane_up_flop_i;
  output SYSTEM_RESET_reg;
  output lane_up_flop_i_0;
  output lane_up_flop_i_1;
  output lane_up_flop_i_2;
  output RX_CHANNEL_UP_reg;
  output rx_soft_err;
  output reset2fc;
  output rx_hard_err;
  output s_axi_wready;
  output s_axi_wready_lane1;
  output s_axi_wready_lane2;
  output s_axi_wready_lane3;
  output m_axi_rx_tvalid;
  output init_clk_0;
  output s_axi_bvalid;
  output s_axi_rvalid;
  output s_axi_bvalid_lane1;
  output s_axi_rvalid_lane1;
  output s_axi_bvalid_lane2;
  output s_axi_rvalid_lane2;
  output s_axi_bvalid_lane3;
  output s_axi_rvalid_lane3;
  output [15:0]s_axi_rdata;
  output [15:0]s_axi_rdata_lane1;
  output [15:0]s_axi_rdata_lane2;
  output [15:0]s_axi_rdata_lane3;
  output [0:255]m_axi_rx_tdata;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_awready_lane1;
  output s_axi_arready_lane1;
  output s_axi_awready_lane2;
  output s_axi_arready_lane2;
  output s_axi_awready_lane3;
  output s_axi_arready_lane3;
  output gt_to_common_qpllreset_out;
  output [3:0]gt_powergood;
  output tx_out_clk;
  output gt_pll_lock;
  input power_down;
  input sysreset_from_support;
  input m_axi_rx_tvalid_reg;
  input init_clk;
  input s_axi_arvalid;
  input s_axi_arvalid_lane1;
  input s_axi_arvalid_lane2;
  input s_axi_arvalid_lane3;
  input pma_init_r_reg_0;
  input s_axi_awvalid;
  input [9:0]s_axi_awaddr;
  input [9:0]s_axi_araddr;
  input s_axi_wvalid;
  input [15:0]s_axi_wdata;
  input s_axi_awvalid_lane1;
  input [9:0]s_axi_awaddr_lane1;
  input [9:0]s_axi_araddr_lane1;
  input s_axi_wvalid_lane1;
  input [15:0]s_axi_wdata_lane1;
  input s_axi_awvalid_lane2;
  input [9:0]s_axi_awaddr_lane2;
  input [9:0]s_axi_araddr_lane2;
  input s_axi_wvalid_lane2;
  input [15:0]s_axi_wdata_lane2;
  input s_axi_awvalid_lane3;
  input [9:0]s_axi_awaddr_lane3;
  input [9:0]s_axi_araddr_lane3;
  input s_axi_wvalid_lane3;
  input [15:0]s_axi_wdata_lane3;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_bready_lane1;
  input s_axi_rready_lane1;
  input s_axi_bready_lane2;
  input s_axi_rready_lane2;
  input s_axi_bready_lane3;
  input s_axi_rready_lane3;
  input gt_qplllock_quad1_out;
  input gt_refclk1_out;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt_qpllclk_quad1_out;
  input gt_qpllrefclk_quad1_out;
  input gt_rxcdrovrden_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire CC_RXLOSSOFSYNC_OUT_i_1__0_n_0;
  wire CC_RXLOSSOFSYNC_OUT_i_1__1_n_0;
  wire CC_RXLOSSOFSYNC_OUT_i_1__2_n_0;
  wire CC_RXLOSSOFSYNC_OUT_i_1_n_0;
  wire RESET2FC_i;
  wire RESET2FC_ii__0;
  wire RESET2FC_lane1_i;
  wire RESET2FC_lane2_i;
  wire RESET2FC_lane3_i;
  wire RX_CHANNEL_UP_reg;
  wire [0:255]RX_PE_DATA;
  wire [0:3]RX_PE_DATA_V;
  wire START_CB_WRITES_OUT_i_1_n_0;
  wire SYSTEM_RESET_reg;
  wire alignment_done_r_i_1_n_0;
  wire allow_block_sync_propagation_inrxclk;
  wire aurora_64b66b_rx_0_wrapper_i_n_114;
  wire aurora_64b66b_rx_0_wrapper_i_n_133;
  wire aurora_64b66b_rx_0_wrapper_i_n_138;
  wire aurora_64b66b_rx_0_wrapper_i_n_149;
  wire aurora_64b66b_rx_0_wrapper_i_n_156;
  wire aurora_64b66b_rx_0_wrapper_i_n_157;
  wire aurora_64b66b_rx_0_wrapper_i_n_174;
  wire aurora_64b66b_rx_0_wrapper_i_n_175;
  wire aurora_64b66b_rx_0_wrapper_i_n_176;
  wire aurora_64b66b_rx_0_wrapper_i_n_177;
  wire aurora_64b66b_rx_0_wrapper_i_n_178;
  wire aurora_64b66b_rx_0_wrapper_i_n_179;
  wire aurora_64b66b_rx_0_wrapper_i_n_180;
  wire aurora_64b66b_rx_0_wrapper_i_n_181;
  wire aurora_64b66b_rx_0_wrapper_i_n_182;
  wire aurora_64b66b_rx_0_wrapper_i_n_183;
  wire aurora_64b66b_rx_0_wrapper_i_n_184;
  wire aurora_64b66b_rx_0_wrapper_i_n_185;
  wire aurora_64b66b_rx_0_wrapper_i_n_186;
  wire aurora_64b66b_rx_0_wrapper_i_n_187;
  wire aurora_64b66b_rx_0_wrapper_i_n_188;
  wire aurora_64b66b_rx_0_wrapper_i_n_189;
  wire aurora_64b66b_rx_0_wrapper_i_n_190;
  wire aurora_64b66b_rx_0_wrapper_i_n_191;
  wire aurora_64b66b_rx_0_wrapper_i_n_192;
  wire aurora_64b66b_rx_0_wrapper_i_n_193;
  wire aurora_64b66b_rx_0_wrapper_i_n_194;
  wire aurora_64b66b_rx_0_wrapper_i_n_195;
  wire aurora_64b66b_rx_0_wrapper_i_n_196;
  wire aurora_64b66b_rx_0_wrapper_i_n_197;
  wire aurora_64b66b_rx_0_wrapper_i_n_198;
  wire aurora_64b66b_rx_0_wrapper_i_n_199;
  wire aurora_64b66b_rx_0_wrapper_i_n_200;
  wire aurora_64b66b_rx_0_wrapper_i_n_201;
  wire aurora_64b66b_rx_0_wrapper_i_n_202;
  wire aurora_64b66b_rx_0_wrapper_i_n_203;
  wire aurora_64b66b_rx_0_wrapper_i_n_204;
  wire aurora_64b66b_rx_0_wrapper_i_n_205;
  wire aurora_64b66b_rx_0_wrapper_i_n_206;
  wire aurora_64b66b_rx_0_wrapper_i_n_207;
  wire aurora_64b66b_rx_0_wrapper_i_n_208;
  wire aurora_64b66b_rx_0_wrapper_i_n_209;
  wire aurora_64b66b_rx_0_wrapper_i_n_210;
  wire aurora_64b66b_rx_0_wrapper_i_n_211;
  wire aurora_64b66b_rx_0_wrapper_i_n_212;
  wire aurora_64b66b_rx_0_wrapper_i_n_213;
  wire aurora_64b66b_rx_0_wrapper_i_n_214;
  wire aurora_64b66b_rx_0_wrapper_i_n_215;
  wire aurora_64b66b_rx_0_wrapper_i_n_216;
  wire aurora_64b66b_rx_0_wrapper_i_n_217;
  wire aurora_64b66b_rx_0_wrapper_i_n_218;
  wire aurora_64b66b_rx_0_wrapper_i_n_219;
  wire aurora_64b66b_rx_0_wrapper_i_n_220;
  wire aurora_64b66b_rx_0_wrapper_i_n_221;
  wire aurora_64b66b_rx_0_wrapper_i_n_222;
  wire aurora_64b66b_rx_0_wrapper_i_n_223;
  wire aurora_64b66b_rx_0_wrapper_i_n_240;
  wire aurora_64b66b_rx_0_wrapper_i_n_241;
  wire aurora_64b66b_rx_0_wrapper_i_n_242;
  wire aurora_64b66b_rx_0_wrapper_i_n_243;
  wire aurora_64b66b_rx_0_wrapper_i_n_244;
  wire aurora_64b66b_rx_0_wrapper_i_n_245;
  wire aurora_64b66b_rx_0_wrapper_i_n_246;
  wire aurora_64b66b_rx_0_wrapper_i_n_247;
  wire aurora_64b66b_rx_0_wrapper_i_n_248;
  wire aurora_64b66b_rx_0_wrapper_i_n_249;
  wire aurora_64b66b_rx_0_wrapper_i_n_250;
  wire aurora_64b66b_rx_0_wrapper_i_n_251;
  wire aurora_64b66b_rx_0_wrapper_i_n_252;
  wire aurora_64b66b_rx_0_wrapper_i_n_253;
  wire aurora_64b66b_rx_0_wrapper_i_n_254;
  wire aurora_64b66b_rx_0_wrapper_i_n_255;
  wire aurora_64b66b_rx_0_wrapper_i_n_256;
  wire aurora_64b66b_rx_0_wrapper_i_n_257;
  wire aurora_64b66b_rx_0_wrapper_i_n_258;
  wire aurora_64b66b_rx_0_wrapper_i_n_259;
  wire aurora_64b66b_rx_0_wrapper_i_n_260;
  wire aurora_64b66b_rx_0_wrapper_i_n_261;
  wire aurora_64b66b_rx_0_wrapper_i_n_262;
  wire aurora_64b66b_rx_0_wrapper_i_n_263;
  wire aurora_64b66b_rx_0_wrapper_i_n_264;
  wire aurora_64b66b_rx_0_wrapper_i_n_265;
  wire aurora_64b66b_rx_0_wrapper_i_n_266;
  wire aurora_64b66b_rx_0_wrapper_i_n_267;
  wire aurora_64b66b_rx_0_wrapper_i_n_268;
  wire aurora_64b66b_rx_0_wrapper_i_n_269;
  wire aurora_64b66b_rx_0_wrapper_i_n_270;
  wire aurora_64b66b_rx_0_wrapper_i_n_271;
  wire aurora_64b66b_rx_0_wrapper_i_n_272;
  wire aurora_64b66b_rx_0_wrapper_i_n_273;
  wire aurora_64b66b_rx_0_wrapper_i_n_274;
  wire aurora_64b66b_rx_0_wrapper_i_n_275;
  wire aurora_64b66b_rx_0_wrapper_i_n_276;
  wire aurora_64b66b_rx_0_wrapper_i_n_277;
  wire aurora_64b66b_rx_0_wrapper_i_n_278;
  wire aurora_64b66b_rx_0_wrapper_i_n_279;
  wire aurora_64b66b_rx_0_wrapper_i_n_280;
  wire aurora_64b66b_rx_0_wrapper_i_n_281;
  wire aurora_64b66b_rx_0_wrapper_i_n_282;
  wire aurora_64b66b_rx_0_wrapper_i_n_283;
  wire aurora_64b66b_rx_0_wrapper_i_n_284;
  wire aurora_64b66b_rx_0_wrapper_i_n_285;
  wire aurora_64b66b_rx_0_wrapper_i_n_286;
  wire aurora_64b66b_rx_0_wrapper_i_n_287;
  wire aurora_64b66b_rx_0_wrapper_i_n_307;
  wire aurora_64b66b_rx_0_wrapper_i_n_308;
  wire aurora_64b66b_rx_0_wrapper_i_n_309;
  wire aurora_64b66b_rx_0_wrapper_i_n_310;
  wire aurora_64b66b_rx_0_wrapper_i_n_311;
  wire aurora_64b66b_rx_0_wrapper_i_n_312;
  wire aurora_64b66b_rx_0_wrapper_i_n_313;
  wire aurora_64b66b_rx_0_wrapper_i_n_314;
  wire aurora_64b66b_rx_0_wrapper_i_n_315;
  wire aurora_64b66b_rx_0_wrapper_i_n_316;
  wire aurora_64b66b_rx_0_wrapper_i_n_317;
  wire aurora_64b66b_rx_0_wrapper_i_n_318;
  wire aurora_64b66b_rx_0_wrapper_i_n_319;
  wire aurora_64b66b_rx_0_wrapper_i_n_320;
  wire aurora_64b66b_rx_0_wrapper_i_n_321;
  wire aurora_64b66b_rx_0_wrapper_i_n_322;
  wire aurora_64b66b_rx_0_wrapper_i_n_323;
  wire aurora_64b66b_rx_0_wrapper_i_n_324;
  wire aurora_64b66b_rx_0_wrapper_i_n_325;
  wire aurora_64b66b_rx_0_wrapper_i_n_326;
  wire aurora_64b66b_rx_0_wrapper_i_n_327;
  wire aurora_64b66b_rx_0_wrapper_i_n_328;
  wire aurora_64b66b_rx_0_wrapper_i_n_329;
  wire aurora_64b66b_rx_0_wrapper_i_n_330;
  wire aurora_64b66b_rx_0_wrapper_i_n_331;
  wire aurora_64b66b_rx_0_wrapper_i_n_332;
  wire aurora_64b66b_rx_0_wrapper_i_n_333;
  wire aurora_64b66b_rx_0_wrapper_i_n_334;
  wire aurora_64b66b_rx_0_wrapper_i_n_335;
  wire aurora_64b66b_rx_0_wrapper_i_n_336;
  wire aurora_64b66b_rx_0_wrapper_i_n_337;
  wire aurora_64b66b_rx_0_wrapper_i_n_338;
  wire aurora_64b66b_rx_0_wrapper_i_n_339;
  wire aurora_64b66b_rx_0_wrapper_i_n_340;
  wire aurora_64b66b_rx_0_wrapper_i_n_341;
  wire aurora_64b66b_rx_0_wrapper_i_n_342;
  wire aurora_64b66b_rx_0_wrapper_i_n_343;
  wire aurora_64b66b_rx_0_wrapper_i_n_344;
  wire aurora_64b66b_rx_0_wrapper_i_n_345;
  wire aurora_64b66b_rx_0_wrapper_i_n_346;
  wire aurora_64b66b_rx_0_wrapper_i_n_347;
  wire aurora_64b66b_rx_0_wrapper_i_n_348;
  wire aurora_64b66b_rx_0_wrapper_i_n_349;
  wire aurora_64b66b_rx_0_wrapper_i_n_350;
  wire aurora_64b66b_rx_0_wrapper_i_n_351;
  wire aurora_64b66b_rx_0_wrapper_i_n_352;
  wire aurora_64b66b_rx_0_wrapper_i_n_353;
  wire aurora_64b66b_rx_0_wrapper_i_n_354;
  wire aurora_64b66b_rx_0_wrapper_i_n_357;
  wire aurora_64b66b_rx_0_wrapper_i_n_358;
  wire aurora_64b66b_rx_0_wrapper_i_n_375;
  wire aurora_64b66b_rx_0_wrapper_i_n_376;
  wire aurora_64b66b_rx_0_wrapper_i_n_377;
  wire aurora_64b66b_rx_0_wrapper_i_n_378;
  wire aurora_64b66b_rx_0_wrapper_i_n_379;
  wire aurora_64b66b_rx_0_wrapper_i_n_380;
  wire aurora_64b66b_rx_0_wrapper_i_n_381;
  wire aurora_64b66b_rx_0_wrapper_i_n_382;
  wire aurora_64b66b_rx_0_wrapper_i_n_383;
  wire aurora_64b66b_rx_0_wrapper_i_n_384;
  wire aurora_64b66b_rx_0_wrapper_i_n_385;
  wire aurora_64b66b_rx_0_wrapper_i_n_386;
  wire aurora_64b66b_rx_0_wrapper_i_n_387;
  wire aurora_64b66b_rx_0_wrapper_i_n_388;
  wire aurora_64b66b_rx_0_wrapper_i_n_389;
  wire aurora_64b66b_rx_0_wrapper_i_n_390;
  wire aurora_64b66b_rx_0_wrapper_i_n_391;
  wire aurora_64b66b_rx_0_wrapper_i_n_392;
  wire aurora_64b66b_rx_0_wrapper_i_n_393;
  wire aurora_64b66b_rx_0_wrapper_i_n_394;
  wire aurora_64b66b_rx_0_wrapper_i_n_395;
  wire aurora_64b66b_rx_0_wrapper_i_n_396;
  wire aurora_64b66b_rx_0_wrapper_i_n_397;
  wire aurora_64b66b_rx_0_wrapper_i_n_398;
  wire aurora_64b66b_rx_0_wrapper_i_n_399;
  wire aurora_64b66b_rx_0_wrapper_i_n_400;
  wire aurora_64b66b_rx_0_wrapper_i_n_401;
  wire aurora_64b66b_rx_0_wrapper_i_n_402;
  wire aurora_64b66b_rx_0_wrapper_i_n_403;
  wire aurora_64b66b_rx_0_wrapper_i_n_404;
  wire aurora_64b66b_rx_0_wrapper_i_n_405;
  wire aurora_64b66b_rx_0_wrapper_i_n_406;
  wire aurora_64b66b_rx_0_wrapper_i_n_407;
  wire aurora_64b66b_rx_0_wrapper_i_n_408;
  wire aurora_64b66b_rx_0_wrapper_i_n_409;
  wire aurora_64b66b_rx_0_wrapper_i_n_410;
  wire aurora_64b66b_rx_0_wrapper_i_n_411;
  wire aurora_64b66b_rx_0_wrapper_i_n_412;
  wire aurora_64b66b_rx_0_wrapper_i_n_413;
  wire aurora_64b66b_rx_0_wrapper_i_n_414;
  wire aurora_64b66b_rx_0_wrapper_i_n_415;
  wire aurora_64b66b_rx_0_wrapper_i_n_416;
  wire aurora_64b66b_rx_0_wrapper_i_n_417;
  wire aurora_64b66b_rx_0_wrapper_i_n_418;
  wire aurora_64b66b_rx_0_wrapper_i_n_419;
  wire aurora_64b66b_rx_0_wrapper_i_n_420;
  wire aurora_64b66b_rx_0_wrapper_i_n_421;
  wire aurora_64b66b_rx_0_wrapper_i_n_422;
  wire aurora_64b66b_rx_0_wrapper_i_n_429;
  wire aurora_64b66b_rx_0_wrapper_i_n_431;
  wire aurora_64b66b_rx_0_wrapper_i_n_433;
  wire aurora_64b66b_rx_0_wrapper_i_n_435;
  wire aurora_64b66b_rx_0_wrapper_i_n_439;
  wire aurora_64b66b_rx_0_wrapper_i_n_440;
  wire cbcc_fifo_reset_wr_clk;
  wire \cbcc_gtx0_i/cc_rxlossofsync_r3 ;
  wire \cbcc_gtx0_i/enchansync_dlyd_i ;
  wire \cbcc_gtx0_i/hold_rd_ptr_i ;
  wire \cbcc_gtx0_i/hold_reg_r ;
  wire [15:0]\cbcc_gtx0_i/p_0_in ;
  wire \cbcc_gtx0_i/rxchanisaligned ;
  wire \cbcc_gtx0_i/slave.slave/CB_av_s_r ;
  wire \cbcc_gtx0_i/slave.slave/master_stop_next_cb_r ;
  wire \cbcc_gtx0_i/slave.slave/master_stop_prev_cb_r ;
  wire \cbcc_gtx0_i/underflow_flag_c ;
  wire \cbcc_gtx0_lane1_i/cc_rxlossofsync_r3 ;
  wire \cbcc_gtx0_lane1_i/enchansync_dlyd_i ;
  wire \cbcc_gtx0_lane1_i/hold_rd_ptr_i ;
  wire \cbcc_gtx0_lane1_i/hold_reg_r ;
  wire [15:0]\cbcc_gtx0_lane1_i/p_0_in ;
  wire \cbcc_gtx0_lane1_i/rxchanisaligned ;
  wire \cbcc_gtx0_lane1_i/slave.slave/CB_av_s_r ;
  wire \cbcc_gtx0_lane1_i/slave.slave/master_stop_next_cb_r ;
  wire \cbcc_gtx0_lane1_i/slave.slave/master_stop_prev_cb_r ;
  wire \cbcc_gtx0_lane1_i/underflow_flag_c ;
  wire \cbcc_gtx0_lane2_i/alignment_done_r ;
  wire \cbcc_gtx0_lane2_i/cc_rxlossofsync_r3 ;
  wire \cbcc_gtx0_lane2_i/enchansync_dlyd_i ;
  wire \cbcc_gtx0_lane2_i/hold_rd_ptr_i ;
  wire \cbcc_gtx0_lane2_i/hold_reg_r ;
  wire [2:0]\cbcc_gtx0_lane2_i/master.master/count_maxskew_load ;
  wire [15:0]\cbcc_gtx0_lane2_i/p_0_in ;
  wire \cbcc_gtx0_lane3_i/cc_rxlossofsync_r3 ;
  wire \cbcc_gtx0_lane3_i/enchansync_dlyd_i ;
  wire \cbcc_gtx0_lane3_i/hold_rd_ptr_i ;
  wire \cbcc_gtx0_lane3_i/hold_reg_r ;
  wire [15:0]\cbcc_gtx0_lane3_i/p_0_in ;
  wire \cbcc_gtx0_lane3_i/rxchanisaligned ;
  wire \cbcc_gtx0_lane3_i/slave.slave/CB_av_s_r ;
  wire \cbcc_gtx0_lane3_i/slave.slave/master_stop_next_cb_r ;
  wire \cbcc_gtx0_lane3_i/slave.slave/master_stop_prev_cb_r ;
  wire \cbcc_gtx0_lane3_i/underflow_flag_c ;
  wire cbcc_reset_cbstg2_rd_clk_i_1_n_0;
  wire [0:3]ch_bond_done_i;
  wire chan_bond_reset_i;
  wire [1:0]chbondi;
  wire check_polarity_i_0;
  wire check_polarity_i_1;
  wire check_polarity_i_2;
  wire check_polarity_i_3;
  wire \common_logic_cbcc_i/cb_bit_err_out0 ;
  wire \common_logic_cbcc_i/first_cb_write_failed ;
  wire \common_logic_cbcc_i/second_cb_write_failed ;
  wire [3:0]\common_reset_cbcc_i/cb_bit_err_ext_cnt ;
  wire \common_reset_cbcc_i/chan_bond_reset_r2 ;
  wire \common_reset_cbcc_i/dbg_srst_assert0 ;
  wire \common_reset_cbcc_i/fifo_reset_comb ;
  wire \common_reset_cbcc_i/fifo_reset_comb_user_clk_int ;
  wire \common_reset_cbcc_i/fifo_reset_comb_user_clk_int_22q ;
  wire \common_reset_cbcc_i/fifo_reset_wr_sync3 ;
  wire \common_reset_cbcc_i/rd_stg1 ;
  wire \common_reset_cbcc_i/reset_cbcc_comb ;
  wire \common_reset_cbcc_i/stg5 ;
  wire \descrambler[57]_i_1__0_n_0 ;
  wire \descrambler[57]_i_1__1_n_0 ;
  wire \descrambler[57]_i_1__2_n_0 ;
  wire \descrambler[57]_i_1_n_0 ;
  wire do_rd_en_lane2_i_inferred_i_1_n_0;
  wire [9:0]drpaddr_in_i;
  wire [9:0]drpaddr_in_lane1_i;
  wire [9:0]drpaddr_in_lane2_i;
  wire [9:0]drpaddr_in_lane3_i;
  wire [15:0]drpdi_in_i;
  wire [15:0]drpdi_in_lane1_i;
  wire [15:0]drpdi_in_lane2_i;
  wire [15:0]drpdi_in_lane3_i;
  wire [15:0]drpdo_out_i;
  wire [15:0]drpdo_out_lane1_i;
  wire [15:0]drpdo_out_lane2_i;
  wire [15:0]drpdo_out_lane3_i;
  wire drpen_in_i;
  wire drpen_in_lane1_i;
  wire drpen_in_lane2_i;
  wire drpen_in_lane3_i;
  wire drprdy_out_i;
  wire drprdy_out_lane1_i;
  wire drprdy_out_lane2_i;
  wire drprdy_out_lane3_i;
  wire drpwe_in_i;
  wire drpwe_in_lane1_i;
  wire drpwe_in_lane2_i;
  wire drpwe_in_lane3_i;
  wire en_chan_sync_rx;
  wire fsm_resetdone;
  wire fsm_resetdone_initclk;
  wire gt_pll_lock;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_i;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_refclk1_out;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_out;
  wire [2:0]hard_err_cntr_r_reg;
  wire hard_err_rst_int;
  wire hard_err_rst_int_i_1_n_0;
  wire hard_err_rst_int_i_2_n_0;
  wire [3:0]hld_polarity_i;
  wire [3:0]in_polarity_i;
  wire init_clk;
  wire init_clk_0;
  wire lane_up_flop_i;
  wire lane_up_flop_i_0;
  wire lane_up_flop_i_1;
  wire lane_up_flop_i_2;
  wire link_reset_out;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [0:255]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire m_axi_rx_tvalid_reg;
  wire master_stop_next_cb_r_i_1__0_n_0;
  wire master_stop_next_cb_r_i_1__1_n_0;
  wire master_stop_next_cb_r_i_1_n_0;
  wire master_stop_prev_cb_r_i_1__0_n_0;
  wire master_stop_prev_cb_r_i_1__1_n_0;
  wire master_stop_prev_cb_r_i_1_n_0;
  wire mmcm_reset_i;
  wire new_gtx_rx_pcsreset_comb;
  wire p_0_in;
  wire pma_init_r;
  wire pma_init_r_reg_0;
  wire [3:0]polarity_val_i;
  wire power_down;
  wire reset2fc;
  wire reset_cbcc_comb_i_1_n_0;
  wire reset_initclk;
  wire reset_lanes_i;
  wire rst_drp;
  wire rst_drp_i_1_n_0;
  wire rx_channel_hard_err_c;
  wire rx_hard_err;
  wire [0:3]rx_hard_err_i;
  wire rx_header_1_i_0;
  wire rx_header_1_i_1;
  wire rx_header_1_i_2;
  wire rx_header_1_i_3;
  wire rx_header_err_i_0;
  wire rx_header_err_i_1;
  wire rx_header_err_i_2;
  wire rx_header_err_i_3;
  wire rx_lossofsync_i_0;
  wire rx_lossofsync_i_1;
  wire rx_lossofsync_i_2;
  wire rx_lossofsync_i_3;
  wire rx_polarity_i_0;
  wire rx_polarity_i_1;
  wire rx_polarity_i_2;
  wire rx_polarity_i_3;
  wire rx_reset_i_0;
  wire rx_reset_i_1;
  wire rx_reset_i_2;
  wire rx_reset_i_3;
  wire rx_soft_err;
  wire rx_soft_err0;
  wire [0:3]rx_soft_err_i;
  wire rxchanisaligned_i_1__0__0_n_0;
  wire rxchanisaligned_i_1__0_n_0;
  wire rxchanisaligned_i_1__1_n_0;
  wire rxdatavalid_to_lanes_i;
  wire rxlossofsync_out_lane1_q;
  wire rxlossofsync_out_lane2_q;
  wire rxlossofsync_out_lane3_q;
  wire rxlossofsync_out_q;
  wire rxlossofsync_out_q_i_1_n_0;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [9:0]s_axi_araddr;
  wire [9:0]s_axi_araddr_lane1;
  wire [9:0]s_axi_araddr_lane2;
  wire [9:0]s_axi_araddr_lane3;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane3;
  wire [9:0]s_axi_awaddr;
  wire [9:0]s_axi_awaddr_lane1;
  wire [9:0]s_axi_awaddr_lane2;
  wire [9:0]s_axi_awaddr_lane3;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane3;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane3;
  wire [15:0]s_axi_rdata;
  wire [15:0]s_axi_rdata_lane1;
  wire [15:0]s_axi_rdata_lane2;
  wire [15:0]s_axi_rdata_lane3;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane3;
  wire [15:0]s_axi_wdata;
  wire [15:0]s_axi_wdata_lane1;
  wire [15:0]s_axi_wdata_lane2;
  wire [15:0]s_axi_wdata_lane3;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane3;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire simplex_rx_aurora_lane_0_i_n_10;
  wire simplex_rx_aurora_lane_1_i_n_10;
  wire simplex_rx_aurora_lane_1_i_n_9;
  wire simplex_rx_aurora_lane_2_i_n_8;
  wire simplex_rx_aurora_lane_3_i_n_9;
  wire simplex_rx_global_logic_i_n_5;
  wire \simplex_rx_lane_init_sm_i/ready_r_reg0 ;
  wire \simplex_rx_lane_init_sm_i/ready_r_reg0_0 ;
  wire start_cb_writes_lane1_i;
  wire \sym_dec_i/RXDATAVALID_IN_REG ;
  wire sysreset_from_support;
  wire tx_out_clk;

  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1
       (.I0(\cbcc_gtx0_i/cc_rxlossofsync_r3 ),
        .O(CC_RXLOSSOFSYNC_OUT_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__0
       (.I0(\cbcc_gtx0_lane1_i/cc_rxlossofsync_r3 ),
        .O(CC_RXLOSSOFSYNC_OUT_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__1
       (.I0(\cbcc_gtx0_lane2_i/cc_rxlossofsync_r3 ),
        .O(CC_RXLOSSOFSYNC_OUT_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1__2
       (.I0(\cbcc_gtx0_lane3_i/cc_rxlossofsync_r3 ),
        .O(CC_RXLOSSOFSYNC_OUT_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    RESET2FC_ii
       (.I0(RESET2FC_lane3_i),
        .I1(RESET2FC_i),
        .I2(RESET2FC_lane1_i),
        .I3(RESET2FC_lane2_i),
        .O(RESET2FC_ii__0));
  FDRE RESET2FC_r_reg
       (.C(m_axi_rx_tvalid_reg),
        .CE(1'b1),
        .D(RESET2FC_ii__0),
        .Q(reset2fc),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    START_CB_WRITES_OUT_i_1
       (.I0(start_cb_writes_lane1_i),
        .I1(aurora_64b66b_rx_0_wrapper_i_n_133),
        .I2(cbcc_fifo_reset_wr_clk),
        .O(START_CB_WRITES_OUT_i_1_n_0));
  LUT5 #(
    .INIT(32'hFF020202)) 
    alignment_done_r_i_1
       (.I0(\cbcc_gtx0_lane2_i/master.master/count_maxskew_load [2]),
        .I1(\cbcc_gtx0_lane2_i/master.master/count_maxskew_load [0]),
        .I2(\cbcc_gtx0_lane2_i/master.master/count_maxskew_load [1]),
        .I3(\cbcc_gtx0_lane2_i/enchansync_dlyd_i ),
        .I4(\cbcc_gtx0_lane2_i/alignment_done_r ),
        .O(alignment_done_r_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_WRAPPER aurora_64b66b_rx_0_wrapper_i
       (.CB_av_s_r(\cbcc_gtx0_i/slave.slave/CB_av_s_r ),
        .CB_av_s_r_10(\cbcc_gtx0_lane3_i/slave.slave/CB_av_s_r ),
        .CB_av_s_r_2(\cbcc_gtx0_lane1_i/slave.slave/CB_av_s_r ),
        .CC_RXLOSSOFSYNC_OUT_reg(CC_RXLOSSOFSYNC_OUT_i_1_n_0),
        .CC_RXLOSSOFSYNC_OUT_reg_0(CC_RXLOSSOFSYNC_OUT_i_1__0_n_0),
        .CC_RXLOSSOFSYNC_OUT_reg_1(CC_RXLOSSOFSYNC_OUT_i_1__1_n_0),
        .CC_RXLOSSOFSYNC_OUT_reg_2(CC_RXLOSSOFSYNC_OUT_i_1__2_n_0),
        .\CHBONDO_reg[1] (chbondi),
        .Q(\common_reset_cbcc_i/cb_bit_err_ext_cnt ),
        .SR(new_gtx_rx_pcsreset_comb),
        .START_CB_WRITES_OUT_reg(START_CB_WRITES_OUT_i_1_n_0),
        .alignment_done_r(\cbcc_gtx0_lane2_i/alignment_done_r ),
        .alignment_done_r_reg(alignment_done_r_i_1_n_0),
        .all_vld_btf_out_reg(aurora_64b66b_rx_0_wrapper_i_n_133),
        .allow_block_sync_propagation_inrxclk(allow_block_sync_propagation_inrxclk),
        .cb_bit_err_out0(\common_logic_cbcc_i/cb_bit_err_out0 ),
        .cbcc_fifo_reset_wr_clk(cbcc_fifo_reset_wr_clk),
        .cbcc_reset_cbstg2_rd_clk_reg(cbcc_reset_cbstg2_rd_clk_i_1_n_0),
        .cdr_reset_fsm_lnkreset_reg_0(aurora_64b66b_rx_0_wrapper_i_n_138),
        .ch_bond_done_i(ch_bond_done_i),
        .\count_for_reset_r_reg[23] (pma_init_r_reg_0),
        .\count_maxskew_load_reg[2] (\cbcc_gtx0_lane2_i/master.master/count_maxskew_load ),
        .dbg_srst_assert0(\common_reset_cbcc_i/dbg_srst_assert0 ),
        .\descrambler_reg[0] (\descrambler[57]_i_1_n_0 ),
        .\descrambler_reg[0]_0 (\descrambler[57]_i_1__0_n_0 ),
        .\descrambler_reg[0]_1 (\descrambler[57]_i_1__1_n_0 ),
        .\descrambler_reg[0]_2 (\descrambler[57]_i_1__2_n_0 ),
        .do_rd_en_reg(aurora_64b66b_rx_0_wrapper_i_n_114),
        .drpaddr_in({drpaddr_in_lane3_i,drpaddr_in_lane2_i,drpaddr_in_lane1_i,drpaddr_in_i}),
        .drpdi_in({drpdi_in_lane3_i,drpdi_in_lane2_i,drpdi_in_lane1_i,drpdi_in_i}),
        .drpdo_out({drpdo_out_lane3_i,drpdo_out_lane2_i,drpdo_out_lane1_i,drpdo_out_i}),
        .drpen_in({drpen_in_lane3_i,drpen_in_lane2_i,drpen_in_lane1_i,drpen_in_i}),
        .drprdy_out({drprdy_out_lane3_i,drprdy_out_lane2_i,drprdy_out_lane1_i,drprdy_out_i}),
        .drpwe_in({drpwe_in_lane3_i,drpwe_in_lane2_i,drpwe_in_lane1_i,drpwe_in_i}),
        .empty(\cbcc_gtx0_i/underflow_flag_c ),
        .en_chan_sync_rx(en_chan_sync_rx),
        .enchansync_dlyd_i(\cbcc_gtx0_i/enchansync_dlyd_i ),
        .enchansync_dlyd_i_0(\cbcc_gtx0_lane1_i/enchansync_dlyd_i ),
        .enchansync_dlyd_i_5(\cbcc_gtx0_lane2_i/enchansync_dlyd_i ),
        .enchansync_dlyd_i_8(\cbcc_gtx0_lane3_i/enchansync_dlyd_i ),
        .\fifo_dout_reg[63] ({\cbcc_gtx0_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_174,aurora_64b66b_rx_0_wrapper_i_n_175,aurora_64b66b_rx_0_wrapper_i_n_176,aurora_64b66b_rx_0_wrapper_i_n_177,aurora_64b66b_rx_0_wrapper_i_n_178,aurora_64b66b_rx_0_wrapper_i_n_179,aurora_64b66b_rx_0_wrapper_i_n_180,aurora_64b66b_rx_0_wrapper_i_n_181,aurora_64b66b_rx_0_wrapper_i_n_182,aurora_64b66b_rx_0_wrapper_i_n_183,aurora_64b66b_rx_0_wrapper_i_n_184,aurora_64b66b_rx_0_wrapper_i_n_185,aurora_64b66b_rx_0_wrapper_i_n_186,aurora_64b66b_rx_0_wrapper_i_n_187,aurora_64b66b_rx_0_wrapper_i_n_188,aurora_64b66b_rx_0_wrapper_i_n_189,aurora_64b66b_rx_0_wrapper_i_n_190,aurora_64b66b_rx_0_wrapper_i_n_191,aurora_64b66b_rx_0_wrapper_i_n_192,aurora_64b66b_rx_0_wrapper_i_n_193,aurora_64b66b_rx_0_wrapper_i_n_194,aurora_64b66b_rx_0_wrapper_i_n_195,aurora_64b66b_rx_0_wrapper_i_n_196,aurora_64b66b_rx_0_wrapper_i_n_197,aurora_64b66b_rx_0_wrapper_i_n_198,aurora_64b66b_rx_0_wrapper_i_n_199,aurora_64b66b_rx_0_wrapper_i_n_200,aurora_64b66b_rx_0_wrapper_i_n_201,aurora_64b66b_rx_0_wrapper_i_n_202,aurora_64b66b_rx_0_wrapper_i_n_203,aurora_64b66b_rx_0_wrapper_i_n_204,aurora_64b66b_rx_0_wrapper_i_n_205,aurora_64b66b_rx_0_wrapper_i_n_206,aurora_64b66b_rx_0_wrapper_i_n_207,aurora_64b66b_rx_0_wrapper_i_n_208,aurora_64b66b_rx_0_wrapper_i_n_209,aurora_64b66b_rx_0_wrapper_i_n_210,aurora_64b66b_rx_0_wrapper_i_n_211,aurora_64b66b_rx_0_wrapper_i_n_212,aurora_64b66b_rx_0_wrapper_i_n_213,aurora_64b66b_rx_0_wrapper_i_n_214,aurora_64b66b_rx_0_wrapper_i_n_215,aurora_64b66b_rx_0_wrapper_i_n_216,aurora_64b66b_rx_0_wrapper_i_n_217,aurora_64b66b_rx_0_wrapper_i_n_218,aurora_64b66b_rx_0_wrapper_i_n_219,aurora_64b66b_rx_0_wrapper_i_n_220,aurora_64b66b_rx_0_wrapper_i_n_221}),
        .\fifo_dout_reg[63]_0 ({\cbcc_gtx0_lane1_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_240,aurora_64b66b_rx_0_wrapper_i_n_241,aurora_64b66b_rx_0_wrapper_i_n_242,aurora_64b66b_rx_0_wrapper_i_n_243,aurora_64b66b_rx_0_wrapper_i_n_244,aurora_64b66b_rx_0_wrapper_i_n_245,aurora_64b66b_rx_0_wrapper_i_n_246,aurora_64b66b_rx_0_wrapper_i_n_247,aurora_64b66b_rx_0_wrapper_i_n_248,aurora_64b66b_rx_0_wrapper_i_n_249,aurora_64b66b_rx_0_wrapper_i_n_250,aurora_64b66b_rx_0_wrapper_i_n_251,aurora_64b66b_rx_0_wrapper_i_n_252,aurora_64b66b_rx_0_wrapper_i_n_253,aurora_64b66b_rx_0_wrapper_i_n_254,aurora_64b66b_rx_0_wrapper_i_n_255,aurora_64b66b_rx_0_wrapper_i_n_256,aurora_64b66b_rx_0_wrapper_i_n_257,aurora_64b66b_rx_0_wrapper_i_n_258,aurora_64b66b_rx_0_wrapper_i_n_259,aurora_64b66b_rx_0_wrapper_i_n_260,aurora_64b66b_rx_0_wrapper_i_n_261,aurora_64b66b_rx_0_wrapper_i_n_262,aurora_64b66b_rx_0_wrapper_i_n_263,aurora_64b66b_rx_0_wrapper_i_n_264,aurora_64b66b_rx_0_wrapper_i_n_265,aurora_64b66b_rx_0_wrapper_i_n_266,aurora_64b66b_rx_0_wrapper_i_n_267,aurora_64b66b_rx_0_wrapper_i_n_268,aurora_64b66b_rx_0_wrapper_i_n_269,aurora_64b66b_rx_0_wrapper_i_n_270,aurora_64b66b_rx_0_wrapper_i_n_271,aurora_64b66b_rx_0_wrapper_i_n_272,aurora_64b66b_rx_0_wrapper_i_n_273,aurora_64b66b_rx_0_wrapper_i_n_274,aurora_64b66b_rx_0_wrapper_i_n_275,aurora_64b66b_rx_0_wrapper_i_n_276,aurora_64b66b_rx_0_wrapper_i_n_277,aurora_64b66b_rx_0_wrapper_i_n_278,aurora_64b66b_rx_0_wrapper_i_n_279,aurora_64b66b_rx_0_wrapper_i_n_280,aurora_64b66b_rx_0_wrapper_i_n_281,aurora_64b66b_rx_0_wrapper_i_n_282,aurora_64b66b_rx_0_wrapper_i_n_283,aurora_64b66b_rx_0_wrapper_i_n_284,aurora_64b66b_rx_0_wrapper_i_n_285,aurora_64b66b_rx_0_wrapper_i_n_286,aurora_64b66b_rx_0_wrapper_i_n_287}),
        .\fifo_dout_reg[63]_1 ({\cbcc_gtx0_lane2_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_307,aurora_64b66b_rx_0_wrapper_i_n_308,aurora_64b66b_rx_0_wrapper_i_n_309,aurora_64b66b_rx_0_wrapper_i_n_310,aurora_64b66b_rx_0_wrapper_i_n_311,aurora_64b66b_rx_0_wrapper_i_n_312,aurora_64b66b_rx_0_wrapper_i_n_313,aurora_64b66b_rx_0_wrapper_i_n_314,aurora_64b66b_rx_0_wrapper_i_n_315,aurora_64b66b_rx_0_wrapper_i_n_316,aurora_64b66b_rx_0_wrapper_i_n_317,aurora_64b66b_rx_0_wrapper_i_n_318,aurora_64b66b_rx_0_wrapper_i_n_319,aurora_64b66b_rx_0_wrapper_i_n_320,aurora_64b66b_rx_0_wrapper_i_n_321,aurora_64b66b_rx_0_wrapper_i_n_322,aurora_64b66b_rx_0_wrapper_i_n_323,aurora_64b66b_rx_0_wrapper_i_n_324,aurora_64b66b_rx_0_wrapper_i_n_325,aurora_64b66b_rx_0_wrapper_i_n_326,aurora_64b66b_rx_0_wrapper_i_n_327,aurora_64b66b_rx_0_wrapper_i_n_328,aurora_64b66b_rx_0_wrapper_i_n_329,aurora_64b66b_rx_0_wrapper_i_n_330,aurora_64b66b_rx_0_wrapper_i_n_331,aurora_64b66b_rx_0_wrapper_i_n_332,aurora_64b66b_rx_0_wrapper_i_n_333,aurora_64b66b_rx_0_wrapper_i_n_334,aurora_64b66b_rx_0_wrapper_i_n_335,aurora_64b66b_rx_0_wrapper_i_n_336,aurora_64b66b_rx_0_wrapper_i_n_337,aurora_64b66b_rx_0_wrapper_i_n_338,aurora_64b66b_rx_0_wrapper_i_n_339,aurora_64b66b_rx_0_wrapper_i_n_340,aurora_64b66b_rx_0_wrapper_i_n_341,aurora_64b66b_rx_0_wrapper_i_n_342,aurora_64b66b_rx_0_wrapper_i_n_343,aurora_64b66b_rx_0_wrapper_i_n_344,aurora_64b66b_rx_0_wrapper_i_n_345,aurora_64b66b_rx_0_wrapper_i_n_346,aurora_64b66b_rx_0_wrapper_i_n_347,aurora_64b66b_rx_0_wrapper_i_n_348,aurora_64b66b_rx_0_wrapper_i_n_349,aurora_64b66b_rx_0_wrapper_i_n_350,aurora_64b66b_rx_0_wrapper_i_n_351,aurora_64b66b_rx_0_wrapper_i_n_352,aurora_64b66b_rx_0_wrapper_i_n_353,aurora_64b66b_rx_0_wrapper_i_n_354}),
        .\fifo_dout_reg[63]_2 ({\cbcc_gtx0_lane3_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_375,aurora_64b66b_rx_0_wrapper_i_n_376,aurora_64b66b_rx_0_wrapper_i_n_377,aurora_64b66b_rx_0_wrapper_i_n_378,aurora_64b66b_rx_0_wrapper_i_n_379,aurora_64b66b_rx_0_wrapper_i_n_380,aurora_64b66b_rx_0_wrapper_i_n_381,aurora_64b66b_rx_0_wrapper_i_n_382,aurora_64b66b_rx_0_wrapper_i_n_383,aurora_64b66b_rx_0_wrapper_i_n_384,aurora_64b66b_rx_0_wrapper_i_n_385,aurora_64b66b_rx_0_wrapper_i_n_386,aurora_64b66b_rx_0_wrapper_i_n_387,aurora_64b66b_rx_0_wrapper_i_n_388,aurora_64b66b_rx_0_wrapper_i_n_389,aurora_64b66b_rx_0_wrapper_i_n_390,aurora_64b66b_rx_0_wrapper_i_n_391,aurora_64b66b_rx_0_wrapper_i_n_392,aurora_64b66b_rx_0_wrapper_i_n_393,aurora_64b66b_rx_0_wrapper_i_n_394,aurora_64b66b_rx_0_wrapper_i_n_395,aurora_64b66b_rx_0_wrapper_i_n_396,aurora_64b66b_rx_0_wrapper_i_n_397,aurora_64b66b_rx_0_wrapper_i_n_398,aurora_64b66b_rx_0_wrapper_i_n_399,aurora_64b66b_rx_0_wrapper_i_n_400,aurora_64b66b_rx_0_wrapper_i_n_401,aurora_64b66b_rx_0_wrapper_i_n_402,aurora_64b66b_rx_0_wrapper_i_n_403,aurora_64b66b_rx_0_wrapper_i_n_404,aurora_64b66b_rx_0_wrapper_i_n_405,aurora_64b66b_rx_0_wrapper_i_n_406,aurora_64b66b_rx_0_wrapper_i_n_407,aurora_64b66b_rx_0_wrapper_i_n_408,aurora_64b66b_rx_0_wrapper_i_n_409,aurora_64b66b_rx_0_wrapper_i_n_410,aurora_64b66b_rx_0_wrapper_i_n_411,aurora_64b66b_rx_0_wrapper_i_n_412,aurora_64b66b_rx_0_wrapper_i_n_413,aurora_64b66b_rx_0_wrapper_i_n_414,aurora_64b66b_rx_0_wrapper_i_n_415,aurora_64b66b_rx_0_wrapper_i_n_416,aurora_64b66b_rx_0_wrapper_i_n_417,aurora_64b66b_rx_0_wrapper_i_n_418,aurora_64b66b_rx_0_wrapper_i_n_419,aurora_64b66b_rx_0_wrapper_i_n_420,aurora_64b66b_rx_0_wrapper_i_n_421,aurora_64b66b_rx_0_wrapper_i_n_422}),
        .\fifo_dout_reg[64] (aurora_64b66b_rx_0_wrapper_i_n_429),
        .\fifo_dout_reg[64]_0 (aurora_64b66b_rx_0_wrapper_i_n_431),
        .\fifo_dout_reg[64]_1 (aurora_64b66b_rx_0_wrapper_i_n_433),
        .\fifo_dout_reg[64]_2 (aurora_64b66b_rx_0_wrapper_i_n_435),
        .fifo_reset_comb_user_clk_int(\common_reset_cbcc_i/fifo_reset_comb_user_clk_int ),
        .fifo_reset_comb_user_clk_int_22q_reg(\common_reset_cbcc_i/fifo_reset_comb_user_clk_int_22q ),
        .fifo_reset_wr_sync3(\common_reset_cbcc_i/fifo_reset_wr_sync3 ),
        .first_cb_write_failed(\common_logic_cbcc_i/first_cb_write_failed ),
        .fsm_resetdone_initclk(fsm_resetdone_initclk),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .\hard_err_cntr_r_reg[2]_0 (hard_err_cntr_r_reg),
        .\hard_err_cntr_r_reg[2]_1 (aurora_64b66b_rx_0_wrapper_i_n_439),
        .hard_err_rst_int(hard_err_rst_int),
        .hard_err_rst_int_reg_0(p_0_in),
        .hard_err_rst_int_reg_1(hard_err_rst_int_i_1_n_0),
        .hard_err_usr_reg_0(RX_CHANNEL_UP_reg),
        .hld_polarity_i(hld_polarity_i),
        .hold_rd_ptr_i(\cbcc_gtx0_i/hold_rd_ptr_i ),
        .hold_rd_ptr_i_1(\cbcc_gtx0_lane1_i/hold_rd_ptr_i ),
        .hold_rd_ptr_i_6(\cbcc_gtx0_lane2_i/hold_rd_ptr_i ),
        .hold_rd_ptr_i_9(\cbcc_gtx0_lane3_i/hold_rd_ptr_i ),
        .hold_reg_r(\cbcc_gtx0_i/hold_reg_r ),
        .hold_reg_r_11(\cbcc_gtx0_lane3_i/hold_reg_r ),
        .hold_reg_r_3(\cbcc_gtx0_lane1_i/hold_reg_r ),
        .hold_reg_r_7(\cbcc_gtx0_lane2_i/hold_reg_r ),
        .in0(chan_bond_reset_i),
        .in_polarity_i(in_polarity_i),
        .init_clk(init_clk),
        .init_clk_0(init_clk_0),
        .link_reset_out(link_reset_out),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .\master_ack_cnt_reg[1] ({aurora_64b66b_rx_0_wrapper_i_n_156,aurora_64b66b_rx_0_wrapper_i_n_157}),
        .\master_ack_cnt_reg[1]_0 ({aurora_64b66b_rx_0_wrapper_i_n_222,aurora_64b66b_rx_0_wrapper_i_n_223}),
        .\master_ack_cnt_reg[1]_1 ({aurora_64b66b_rx_0_wrapper_i_n_357,aurora_64b66b_rx_0_wrapper_i_n_358}),
        .master_do_rd_en_out_reg(\cbcc_gtx0_lane1_i/underflow_flag_c ),
        .master_do_rd_en_out_reg_0(\cbcc_gtx0_lane3_i/underflow_flag_c ),
        .master_do_rd_en_out_reg_1(do_rd_en_lane2_i_inferred_i_1_n_0),
        .master_stop_next_cb_r(\cbcc_gtx0_i/slave.slave/master_stop_next_cb_r ),
        .master_stop_next_cb_r_13(\cbcc_gtx0_lane1_i/slave.slave/master_stop_next_cb_r ),
        .master_stop_next_cb_r_15(\cbcc_gtx0_lane3_i/slave.slave/master_stop_next_cb_r ),
        .master_stop_next_cb_r_reg(master_stop_next_cb_r_i_1_n_0),
        .master_stop_next_cb_r_reg_0(master_stop_next_cb_r_i_1__0_n_0),
        .master_stop_next_cb_r_reg_1(master_stop_next_cb_r_i_1__1_n_0),
        .master_stop_prev_cb_r(\cbcc_gtx0_i/slave.slave/master_stop_prev_cb_r ),
        .master_stop_prev_cb_r_14(\cbcc_gtx0_lane1_i/slave.slave/master_stop_prev_cb_r ),
        .master_stop_prev_cb_r_16(\cbcc_gtx0_lane3_i/slave.slave/master_stop_prev_cb_r ),
        .master_stop_prev_cb_r_reg(master_stop_prev_cb_r_i_1_n_0),
        .master_stop_prev_cb_r_reg_0(master_stop_prev_cb_r_i_1__0_n_0),
        .master_stop_prev_cb_r_reg_1(master_stop_prev_cb_r_i_1__1_n_0),
        .out(gt_qplllock_quad1_i),
        .polarity_val_i(polarity_val_i),
        .rd_err_q_reg(aurora_64b66b_rx_0_wrapper_i_n_149),
        .rd_stg1(\common_reset_cbcc_i/rd_stg1 ),
        .reset_cbcc_comb_reg(\common_reset_cbcc_i/reset_cbcc_comb ),
        .reset_cbcc_comb_reg_0(reset_cbcc_comb_i_1_n_0),
        .reset_initclk(reset_initclk),
        .rx_header_1_i_0(rx_header_1_i_0),
        .rx_header_1_i_1(rx_header_1_i_1),
        .rx_header_1_i_2(rx_header_1_i_2),
        .rx_header_1_i_3(rx_header_1_i_3),
        .rx_header_err_i_0(rx_header_err_i_0),
        .rx_header_err_i_1(rx_header_err_i_1),
        .rx_header_err_i_2(rx_header_err_i_2),
        .rx_header_err_i_3(rx_header_err_i_3),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .rx_lossofsync_i_3(rx_lossofsync_i_3),
        .rx_reset_i_0(rx_reset_i_0),
        .rx_reset_i_1(rx_reset_i_1),
        .rx_reset_i_2(rx_reset_i_2),
        .rx_reset_i_3(rx_reset_i_3),
        .rxchanisaligned(\cbcc_gtx0_i/rxchanisaligned ),
        .rxchanisaligned_12(\cbcc_gtx0_lane3_i/rxchanisaligned ),
        .rxchanisaligned_4(\cbcc_gtx0_lane1_i/rxchanisaligned ),
        .rxchanisaligned_reg(rxchanisaligned_i_1__0_n_0),
        .rxchanisaligned_reg_0(rxchanisaligned_i_1__0__0_n_0),
        .rxchanisaligned_reg_1(rxchanisaligned_i_1__1_n_0),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i),
        .rxlossofsync_out_lane1_q_reg_0(rxlossofsync_out_lane1_q),
        .rxlossofsync_out_lane2_q_reg_0(rxlossofsync_out_lane2_q),
        .rxlossofsync_out_lane3_q_reg_0(rxlossofsync_out_lane3_q),
        .rxlossofsync_out_q_reg_0(rxlossofsync_out_q),
        .rxlossofsync_out_q_reg_1(rxlossofsync_out_q_i_1_n_0),
        .rxn(rxn),
        .rxp(rxp),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg(check_polarity_i_3),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_0(rx_polarity_i_3),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_1(check_polarity_i_2),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_2(rx_polarity_i_2),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_3(check_polarity_i_1),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_4(rx_polarity_i_1),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_5(check_polarity_i_0),
        .s_level_out_d1_aurora_64b66b_rx_0_cdc_to_reg_6(rx_polarity_i_0),
        .s_level_out_d5_reg(\common_reset_cbcc_i/chan_bond_reset_r2 ),
        .s_level_out_d5_reg_0(\cbcc_gtx0_i/cc_rxlossofsync_r3 ),
        .s_level_out_d5_reg_1(\cbcc_gtx0_lane1_i/cc_rxlossofsync_r3 ),
        .s_level_out_d5_reg_2(\cbcc_gtx0_lane2_i/cc_rxlossofsync_r3 ),
        .s_level_out_d5_reg_3(\cbcc_gtx0_lane3_i/cc_rxlossofsync_r3 ),
        .s_level_out_d5_reg_4(mmcm_reset_i),
        .s_level_out_d5_reg_5(aurora_64b66b_rx_0_wrapper_i_n_440),
        .second_cb_write_failed(\common_logic_cbcc_i/second_cb_write_failed ),
        .start_cb_writes_lane1_i(start_cb_writes_lane1_i),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg(\common_reset_cbcc_i/fifo_reset_comb ),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg_0(SYSTEM_RESET_reg),
        .stg3_reg(fsm_resetdone),
        .stg3_reg_0(m_axi_rx_tvalid_reg),
        .stg5(\common_reset_cbcc_i/stg5 ),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_AXI_TO_DRP axi_to_drp_i
       (.drpaddr_in({drpaddr_in_lane3_i,drpaddr_in_lane2_i,drpaddr_in_lane1_i,drpaddr_in_i}),
        .drpdi_in({drpdi_in_lane3_i,drpdi_in_lane2_i,drpdi_in_lane1_i,drpdi_in_i}),
        .\drpdo_out_lane3_reg[15]_0 ({drpdo_out_lane3_i,drpdo_out_lane2_i,drpdo_out_lane1_i,drpdo_out_i}),
        .drpen_in({drpen_in_lane3_i,drpen_in_lane2_i,drpen_in_lane1_i,drpen_in_i}),
        .drprdy_out({drprdy_out_lane3_i,drprdy_out_lane2_i,drprdy_out_lane1_i,drprdy_out_i}),
        .drpwe_in({drpwe_in_lane3_i,drpwe_in_lane2_i,drpwe_in_lane1_i,drpwe_in_i}),
        .in0(rst_drp),
        .init_clk(init_clk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_araddr_lane1(s_axi_araddr_lane1),
        .s_axi_araddr_lane2(s_axi_araddr_lane2),
        .s_axi_araddr_lane3(s_axi_araddr_lane3),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arready_lane3(s_axi_arready_lane3),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_arvalid_lane3(s_axi_arvalid_lane3),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awaddr_lane1(s_axi_awaddr_lane1),
        .s_axi_awaddr_lane2(s_axi_awaddr_lane2),
        .s_axi_awaddr_lane3(s_axi_awaddr_lane3),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awready_lane3(s_axi_awready_lane3),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_awvalid_lane3(s_axi_awvalid_lane3),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bready_lane3(s_axi_bready_lane3),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_bvalid_lane3(s_axi_bvalid_lane3),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rdata_lane1(s_axi_rdata_lane1),
        .s_axi_rdata_lane2(s_axi_rdata_lane2),
        .s_axi_rdata_lane3(s_axi_rdata_lane3),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rready_lane3(s_axi_rready_lane3),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_rvalid_lane3(s_axi_rvalid_lane3),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wdata_lane1(s_axi_wdata_lane1),
        .s_axi_wdata_lane2(s_axi_wdata_lane2),
        .s_axi_wdata_lane3(s_axi_wdata_lane3),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wready_lane3(s_axi_wready_lane3),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2),
        .s_axi_wvalid_lane3(s_axi_wvalid_lane3));
  LUT2 #(
    .INIT(4'hE)) 
    cb_bit_err_out_i_1
       (.I0(\common_logic_cbcc_i/first_cb_write_failed ),
        .I1(\common_logic_cbcc_i/second_cb_write_failed ),
        .O(\common_logic_cbcc_i/cb_bit_err_out0 ));
  LUT2 #(
    .INIT(4'hE)) 
    cbcc_reset_cbstg2_rd_clk_i_1
       (.I0(\common_reset_cbcc_i/rd_stg1 ),
        .I1(\common_reset_cbcc_i/stg5 ),
        .O(cbcc_reset_cbstg2_rd_clk_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_RESET_LOGIC core_reset_logic_i
       (.SYSTEM_RESET_reg_0(SYSTEM_RESET_reg),
        .link_reset_out(link_reset_out),
        .power_down(power_down),
        .ready_r_reg0(\simplex_rx_lane_init_sm_i/ready_r_reg0_0 ),
        .ready_r_reg0_0(\simplex_rx_lane_init_sm_i/ready_r_reg0 ),
        .rx_hard_err_i({rx_hard_err_i[0],rx_hard_err_i[1]}),
        .stg1_aurora_64b66b_rx_0_cdc_to_reg(fsm_resetdone),
        .stg5_reg(m_axi_rx_tvalid_reg),
        .sysreset_from_support(sysreset_from_support));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_srst_assert_i_1
       (.I0(\common_reset_cbcc_i/fifo_reset_comb_user_clk_int_22q ),
        .I1(\common_reset_cbcc_i/fifo_reset_comb_user_clk_int ),
        .O(\common_reset_cbcc_i/dbg_srst_assert0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1 
       (.I0(rxlossofsync_out_q),
        .O(\descrambler[57]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__0 
       (.I0(rxlossofsync_out_lane1_q),
        .O(\descrambler[57]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__1 
       (.I0(rxlossofsync_out_lane2_q),
        .O(\descrambler[57]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1__2 
       (.I0(rxlossofsync_out_lane3_q),
        .O(\descrambler[57]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    do_rd_en_lane2_i_inferred_i_1
       (.I0(aurora_64b66b_rx_0_wrapper_i_n_114),
        .I1(\cbcc_gtx0_lane2_i/hold_rd_ptr_i ),
        .O(do_rd_en_lane2_i_inferred_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    gt_pll_lock_INST_0
       (.I0(gt_qplllock_quad1_i),
        .I1(mmcm_reset_i),
        .O(gt_pll_lock));
  LUT6 #(
    .INIT(64'h0000000020222020)) 
    hard_err_rst_int_i_1
       (.I0(hard_err_rst_int_i_2_n_0),
        .I1(pma_init_r_reg_0),
        .I2(p_0_in),
        .I3(reset_initclk),
        .I4(fsm_resetdone_initclk),
        .I5(aurora_64b66b_rx_0_wrapper_i_n_138),
        .O(hard_err_rst_int_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAAE0)) 
    hard_err_rst_int_i_2
       (.I0(aurora_64b66b_rx_0_wrapper_i_n_439),
        .I1(hard_err_cntr_r_reg[2]),
        .I2(aurora_64b66b_rx_0_wrapper_i_n_440),
        .I3(hard_err_cntr_r_reg[1]),
        .I4(hard_err_cntr_r_reg[0]),
        .I5(hard_err_rst_int),
        .O(hard_err_rst_int_i_2_n_0));
  LUT6 #(
    .INIT(64'h00FFFFFF002A0000)) 
    master_stop_next_cb_r_i_1
       (.I0(\cbcc_gtx0_i/enchansync_dlyd_i ),
        .I1(aurora_64b66b_rx_0_wrapper_i_n_157),
        .I2(aurora_64b66b_rx_0_wrapper_i_n_156),
        .I3(chbondi[0]),
        .I4(chbondi[1]),
        .I5(\cbcc_gtx0_i/slave.slave/master_stop_next_cb_r ),
        .O(master_stop_next_cb_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h3F3F3F3F00080808)) 
    master_stop_next_cb_r_i_1__0
       (.I0(\cbcc_gtx0_lane1_i/enchansync_dlyd_i ),
        .I1(chbondi[1]),
        .I2(chbondi[0]),
        .I3(aurora_64b66b_rx_0_wrapper_i_n_223),
        .I4(aurora_64b66b_rx_0_wrapper_i_n_222),
        .I5(\cbcc_gtx0_lane1_i/slave.slave/master_stop_next_cb_r ),
        .O(master_stop_next_cb_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h3F3F3F3F00080808)) 
    master_stop_next_cb_r_i_1__1
       (.I0(\cbcc_gtx0_lane3_i/enchansync_dlyd_i ),
        .I1(chbondi[1]),
        .I2(chbondi[0]),
        .I3(aurora_64b66b_rx_0_wrapper_i_n_358),
        .I4(aurora_64b66b_rx_0_wrapper_i_n_357),
        .I5(\cbcc_gtx0_lane3_i/slave.slave/master_stop_next_cb_r ),
        .O(master_stop_next_cb_r_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h3F20)) 
    master_stop_prev_cb_r_i_1
       (.I0(\cbcc_gtx0_i/enchansync_dlyd_i ),
        .I1(chbondi[0]),
        .I2(chbondi[1]),
        .I3(\cbcc_gtx0_i/slave.slave/master_stop_prev_cb_r ),
        .O(master_stop_prev_cb_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h7740)) 
    master_stop_prev_cb_r_i_1__0
       (.I0(chbondi[0]),
        .I1(chbondi[1]),
        .I2(\cbcc_gtx0_lane1_i/enchansync_dlyd_i ),
        .I3(\cbcc_gtx0_lane1_i/slave.slave/master_stop_prev_cb_r ),
        .O(master_stop_prev_cb_r_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7740)) 
    master_stop_prev_cb_r_i_1__1
       (.I0(chbondi[0]),
        .I1(chbondi[1]),
        .I2(\cbcc_gtx0_lane3_i/enchansync_dlyd_i ),
        .I3(\cbcc_gtx0_lane3_i/slave.slave/master_stop_prev_cb_r ),
        .O(master_stop_prev_cb_r_i_1__1_n_0));
  FDRE pma_init_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(pma_init_r_reg_0),
        .Q(pma_init_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    prmry_in_inferred_i_1
       (.I0(\common_reset_cbcc_i/fifo_reset_wr_sync3 ),
        .I1(\common_reset_cbcc_i/reset_cbcc_comb ),
        .O(\common_reset_cbcc_i/fifo_reset_comb ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset_cbcc_comb_i_1
       (.I0(\common_reset_cbcc_i/cb_bit_err_ext_cnt [3]),
        .I1(\common_reset_cbcc_i/cb_bit_err_ext_cnt [2]),
        .I2(\common_reset_cbcc_i/cb_bit_err_ext_cnt [0]),
        .I3(\common_reset_cbcc_i/cb_bit_err_ext_cnt [1]),
        .I4(\common_reset_cbcc_i/chan_bond_reset_r2 ),
        .I5(new_gtx_rx_pcsreset_comb),
        .O(reset_cbcc_comb_i_1_n_0));
  LUT3 #(
    .INIT(8'hF4)) 
    rst_drp_i_1
       (.I0(pma_init_r),
        .I1(rst_drp),
        .I2(pma_init_r_reg_0),
        .O(rst_drp_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    rst_drp_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rst_drp_i_1_n_0),
        .Q(rst_drp),
        .R(1'b0));
  FDRE rx_soft_err_reg
       (.C(m_axi_rx_tvalid_reg),
        .CE(1'b1),
        .D(rx_soft_err0),
        .Q(rx_soft_err),
        .R(SYSTEM_RESET_reg));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__0
       (.I0(chbondi[1]),
        .I1(chbondi[0]),
        .I2(\cbcc_gtx0_i/slave.slave/CB_av_s_r ),
        .I3(\cbcc_gtx0_i/hold_rd_ptr_i ),
        .I4(\cbcc_gtx0_i/underflow_flag_c ),
        .I5(\cbcc_gtx0_i/rxchanisaligned ),
        .O(rxchanisaligned_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__0__0
       (.I0(chbondi[1]),
        .I1(chbondi[0]),
        .I2(\cbcc_gtx0_lane1_i/slave.slave/CB_av_s_r ),
        .I3(\cbcc_gtx0_lane1_i/hold_rd_ptr_i ),
        .I4(\cbcc_gtx0_lane1_i/underflow_flag_c ),
        .I5(\cbcc_gtx0_lane1_i/rxchanisaligned ),
        .O(rxchanisaligned_i_1__0__0_n_0));
  LUT6 #(
    .INIT(64'h0000FFFB0000FF00)) 
    rxchanisaligned_i_1__1
       (.I0(chbondi[1]),
        .I1(chbondi[0]),
        .I2(\cbcc_gtx0_lane3_i/slave.slave/CB_av_s_r ),
        .I3(\cbcc_gtx0_lane3_i/hold_rd_ptr_i ),
        .I4(\cbcc_gtx0_lane3_i/underflow_flag_c ),
        .I5(\cbcc_gtx0_lane3_i/rxchanisaligned ),
        .O(rxchanisaligned_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rxlossofsync_out_q_i_1
       (.I0(allow_block_sync_propagation_inrxclk),
        .O(rxlossofsync_out_q_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE simplex_rx_aurora_lane_0_i
       (.Q({RX_PE_DATA[0],RX_PE_DATA[1],RX_PE_DATA[2],RX_PE_DATA[3],RX_PE_DATA[4],RX_PE_DATA[5],RX_PE_DATA[6],RX_PE_DATA[7],RX_PE_DATA[8],RX_PE_DATA[9],RX_PE_DATA[10],RX_PE_DATA[11],RX_PE_DATA[12],RX_PE_DATA[13],RX_PE_DATA[14],RX_PE_DATA[15],RX_PE_DATA[16],RX_PE_DATA[17],RX_PE_DATA[18],RX_PE_DATA[19],RX_PE_DATA[20],RX_PE_DATA[21],RX_PE_DATA[22],RX_PE_DATA[23],RX_PE_DATA[24],RX_PE_DATA[25],RX_PE_DATA[26],RX_PE_DATA[27],RX_PE_DATA[28],RX_PE_DATA[29],RX_PE_DATA[30],RX_PE_DATA[31],RX_PE_DATA[32],RX_PE_DATA[33],RX_PE_DATA[34],RX_PE_DATA[35],RX_PE_DATA[36],RX_PE_DATA[37],RX_PE_DATA[38],RX_PE_DATA[39],RX_PE_DATA[40],RX_PE_DATA[41],RX_PE_DATA[42],RX_PE_DATA[43],RX_PE_DATA[44],RX_PE_DATA[45],RX_PE_DATA[46],RX_PE_DATA[47],RX_PE_DATA[48],RX_PE_DATA[49],RX_PE_DATA[50],RX_PE_DATA[51],RX_PE_DATA[52],RX_PE_DATA[53],RX_PE_DATA[54],RX_PE_DATA[55],RX_PE_DATA[56],RX_PE_DATA[57],RX_PE_DATA[58],RX_PE_DATA[59],RX_PE_DATA[60],RX_PE_DATA[61],RX_PE_DATA[62],RX_PE_DATA[63]}),
        .RESET2FC_i(RESET2FC_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_174,aurora_64b66b_rx_0_wrapper_i_n_175,aurora_64b66b_rx_0_wrapper_i_n_176,aurora_64b66b_rx_0_wrapper_i_n_177,aurora_64b66b_rx_0_wrapper_i_n_178,aurora_64b66b_rx_0_wrapper_i_n_179,aurora_64b66b_rx_0_wrapper_i_n_180,aurora_64b66b_rx_0_wrapper_i_n_181,aurora_64b66b_rx_0_wrapper_i_n_182,aurora_64b66b_rx_0_wrapper_i_n_183,aurora_64b66b_rx_0_wrapper_i_n_184,aurora_64b66b_rx_0_wrapper_i_n_185,aurora_64b66b_rx_0_wrapper_i_n_186,aurora_64b66b_rx_0_wrapper_i_n_187,aurora_64b66b_rx_0_wrapper_i_n_188,aurora_64b66b_rx_0_wrapper_i_n_189,aurora_64b66b_rx_0_wrapper_i_n_190,aurora_64b66b_rx_0_wrapper_i_n_191,aurora_64b66b_rx_0_wrapper_i_n_192,aurora_64b66b_rx_0_wrapper_i_n_193,aurora_64b66b_rx_0_wrapper_i_n_194,aurora_64b66b_rx_0_wrapper_i_n_195,aurora_64b66b_rx_0_wrapper_i_n_196,aurora_64b66b_rx_0_wrapper_i_n_197,aurora_64b66b_rx_0_wrapper_i_n_198,aurora_64b66b_rx_0_wrapper_i_n_199,aurora_64b66b_rx_0_wrapper_i_n_200,aurora_64b66b_rx_0_wrapper_i_n_201,aurora_64b66b_rx_0_wrapper_i_n_202,aurora_64b66b_rx_0_wrapper_i_n_203,aurora_64b66b_rx_0_wrapper_i_n_204,aurora_64b66b_rx_0_wrapper_i_n_205,aurora_64b66b_rx_0_wrapper_i_n_206,aurora_64b66b_rx_0_wrapper_i_n_207,aurora_64b66b_rx_0_wrapper_i_n_208,aurora_64b66b_rx_0_wrapper_i_n_209,aurora_64b66b_rx_0_wrapper_i_n_210,aurora_64b66b_rx_0_wrapper_i_n_211,aurora_64b66b_rx_0_wrapper_i_n_212,aurora_64b66b_rx_0_wrapper_i_n_213,aurora_64b66b_rx_0_wrapper_i_n_214,aurora_64b66b_rx_0_wrapper_i_n_215,aurora_64b66b_rx_0_wrapper_i_n_216,aurora_64b66b_rx_0_wrapper_i_n_217,aurora_64b66b_rx_0_wrapper_i_n_218,aurora_64b66b_rx_0_wrapper_i_n_219,aurora_64b66b_rx_0_wrapper_i_n_220,aurora_64b66b_rx_0_wrapper_i_n_221}),
        .RX_HARD_ERR_reg(aurora_64b66b_rx_0_wrapper_i_n_149),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_429),
        .RX_PE_DATA_V(RX_PE_DATA_V[0]),
        .check_polarity_r_reg(check_polarity_i_3),
        .hld_polarity_i(hld_polarity_i[0]),
        .hold_reg_r(\cbcc_gtx0_i/hold_reg_r ),
        .in_polarity_i(in_polarity_i[0]),
        .lane_up_flop_i(lane_up_flop_i),
        .polarity_val_i(polarity_val_i[0]),
        .ready_r_reg0(\simplex_rx_lane_init_sm_i/ready_r_reg0_0 ),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_0_i_n_10),
        .remote_ready_det_reg(SYSTEM_RESET_reg),
        .reset_lanes_i(reset_lanes_i),
        .rx_hard_err_i(rx_hard_err_i[0]),
        .rx_header_1_i_3(rx_header_1_i_3),
        .rx_header_err_i_3(rx_header_err_i_3),
        .rx_lossofsync_i_3(rx_lossofsync_i_3),
        .\rx_na_idles_cntr_reg[4] (m_axi_rx_tvalid_reg),
        .rx_polarity_r_reg(rx_polarity_i_3),
        .rx_reset_i_3(rx_reset_i_3),
        .rx_soft_err_i(rx_soft_err_i[0]),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_2 simplex_rx_aurora_lane_1_i
       (.Q({RX_PE_DATA[64],RX_PE_DATA[65],RX_PE_DATA[66],RX_PE_DATA[67],RX_PE_DATA[68],RX_PE_DATA[69],RX_PE_DATA[70],RX_PE_DATA[71],RX_PE_DATA[72],RX_PE_DATA[73],RX_PE_DATA[74],RX_PE_DATA[75],RX_PE_DATA[76],RX_PE_DATA[77],RX_PE_DATA[78],RX_PE_DATA[79],RX_PE_DATA[80],RX_PE_DATA[81],RX_PE_DATA[82],RX_PE_DATA[83],RX_PE_DATA[84],RX_PE_DATA[85],RX_PE_DATA[86],RX_PE_DATA[87],RX_PE_DATA[88],RX_PE_DATA[89],RX_PE_DATA[90],RX_PE_DATA[91],RX_PE_DATA[92],RX_PE_DATA[93],RX_PE_DATA[94],RX_PE_DATA[95],RX_PE_DATA[96],RX_PE_DATA[97],RX_PE_DATA[98],RX_PE_DATA[99],RX_PE_DATA[100],RX_PE_DATA[101],RX_PE_DATA[102],RX_PE_DATA[103],RX_PE_DATA[104],RX_PE_DATA[105],RX_PE_DATA[106],RX_PE_DATA[107],RX_PE_DATA[108],RX_PE_DATA[109],RX_PE_DATA[110],RX_PE_DATA[111],RX_PE_DATA[112],RX_PE_DATA[113],RX_PE_DATA[114],RX_PE_DATA[115],RX_PE_DATA[116],RX_PE_DATA[117],RX_PE_DATA[118],RX_PE_DATA[119],RX_PE_DATA[120],RX_PE_DATA[121],RX_PE_DATA[122],RX_PE_DATA[123],RX_PE_DATA[124],RX_PE_DATA[125],RX_PE_DATA[126],RX_PE_DATA[127]}),
        .RESET2FC_lane1_i(RESET2FC_lane1_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_lane1_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_240,aurora_64b66b_rx_0_wrapper_i_n_241,aurora_64b66b_rx_0_wrapper_i_n_242,aurora_64b66b_rx_0_wrapper_i_n_243,aurora_64b66b_rx_0_wrapper_i_n_244,aurora_64b66b_rx_0_wrapper_i_n_245,aurora_64b66b_rx_0_wrapper_i_n_246,aurora_64b66b_rx_0_wrapper_i_n_247,aurora_64b66b_rx_0_wrapper_i_n_248,aurora_64b66b_rx_0_wrapper_i_n_249,aurora_64b66b_rx_0_wrapper_i_n_250,aurora_64b66b_rx_0_wrapper_i_n_251,aurora_64b66b_rx_0_wrapper_i_n_252,aurora_64b66b_rx_0_wrapper_i_n_253,aurora_64b66b_rx_0_wrapper_i_n_254,aurora_64b66b_rx_0_wrapper_i_n_255,aurora_64b66b_rx_0_wrapper_i_n_256,aurora_64b66b_rx_0_wrapper_i_n_257,aurora_64b66b_rx_0_wrapper_i_n_258,aurora_64b66b_rx_0_wrapper_i_n_259,aurora_64b66b_rx_0_wrapper_i_n_260,aurora_64b66b_rx_0_wrapper_i_n_261,aurora_64b66b_rx_0_wrapper_i_n_262,aurora_64b66b_rx_0_wrapper_i_n_263,aurora_64b66b_rx_0_wrapper_i_n_264,aurora_64b66b_rx_0_wrapper_i_n_265,aurora_64b66b_rx_0_wrapper_i_n_266,aurora_64b66b_rx_0_wrapper_i_n_267,aurora_64b66b_rx_0_wrapper_i_n_268,aurora_64b66b_rx_0_wrapper_i_n_269,aurora_64b66b_rx_0_wrapper_i_n_270,aurora_64b66b_rx_0_wrapper_i_n_271,aurora_64b66b_rx_0_wrapper_i_n_272,aurora_64b66b_rx_0_wrapper_i_n_273,aurora_64b66b_rx_0_wrapper_i_n_274,aurora_64b66b_rx_0_wrapper_i_n_275,aurora_64b66b_rx_0_wrapper_i_n_276,aurora_64b66b_rx_0_wrapper_i_n_277,aurora_64b66b_rx_0_wrapper_i_n_278,aurora_64b66b_rx_0_wrapper_i_n_279,aurora_64b66b_rx_0_wrapper_i_n_280,aurora_64b66b_rx_0_wrapper_i_n_281,aurora_64b66b_rx_0_wrapper_i_n_282,aurora_64b66b_rx_0_wrapper_i_n_283,aurora_64b66b_rx_0_wrapper_i_n_284,aurora_64b66b_rx_0_wrapper_i_n_285,aurora_64b66b_rx_0_wrapper_i_n_286,aurora_64b66b_rx_0_wrapper_i_n_287}),
        .RX_HARD_ERR_reg(aurora_64b66b_rx_0_wrapper_i_n_149),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_431),
        .RX_PE_DATA_V(RX_PE_DATA_V[1]),
        .RX_PE_DATA_V_reg(SYSTEM_RESET_reg),
        .\chan_bond_timer_reg[0] (lane_up_flop_i),
        .\chan_bond_timer_reg[0]_0 (lane_up_flop_i_2),
        .\chan_bond_timer_reg[0]_1 (lane_up_flop_i_1),
        .check_polarity_r_reg(check_polarity_i_2),
        .hld_polarity_i(hld_polarity_i[1]),
        .hold_reg_r(\cbcc_gtx0_lane1_i/hold_reg_r ),
        .in_polarity_i(in_polarity_i[1]),
        .lane_up_flop_i(lane_up_flop_i_0),
        .lane_up_flop_i_0(simplex_rx_aurora_lane_1_i_n_10),
        .polarity_val_i(polarity_val_i[1]),
        .ready_r_reg0(\simplex_rx_lane_init_sm_i/ready_r_reg0 ),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_1_i_n_9),
        .reset_lanes_i(reset_lanes_i),
        .rx_hard_err_i(rx_hard_err_i[1]),
        .rx_header_1_i_2(rx_header_1_i_2),
        .rx_header_err_i_2(rx_header_err_i_2),
        .rx_lossofsync_i_2(rx_lossofsync_i_2),
        .\rx_na_idles_cntr_reg[4] (m_axi_rx_tvalid_reg),
        .rx_polarity_r_reg(rx_polarity_i_2),
        .rx_reset_i_2(rx_reset_i_2),
        .rx_soft_err0(rx_soft_err0),
        .rx_soft_err_reg({rx_soft_err_i[0],rx_soft_err_i[2],rx_soft_err_i[3]}),
        .rx_soft_err_reg_0(RX_CHANNEL_UP_reg),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_3 simplex_rx_aurora_lane_2_i
       (.Q({RX_PE_DATA[128],RX_PE_DATA[129],RX_PE_DATA[130],RX_PE_DATA[131],RX_PE_DATA[132],RX_PE_DATA[133],RX_PE_DATA[134],RX_PE_DATA[135],RX_PE_DATA[136],RX_PE_DATA[137],RX_PE_DATA[138],RX_PE_DATA[139],RX_PE_DATA[140],RX_PE_DATA[141],RX_PE_DATA[142],RX_PE_DATA[143],RX_PE_DATA[144],RX_PE_DATA[145],RX_PE_DATA[146],RX_PE_DATA[147],RX_PE_DATA[148],RX_PE_DATA[149],RX_PE_DATA[150],RX_PE_DATA[151],RX_PE_DATA[152],RX_PE_DATA[153],RX_PE_DATA[154],RX_PE_DATA[155],RX_PE_DATA[156],RX_PE_DATA[157],RX_PE_DATA[158],RX_PE_DATA[159],RX_PE_DATA[160],RX_PE_DATA[161],RX_PE_DATA[162],RX_PE_DATA[163],RX_PE_DATA[164],RX_PE_DATA[165],RX_PE_DATA[166],RX_PE_DATA[167],RX_PE_DATA[168],RX_PE_DATA[169],RX_PE_DATA[170],RX_PE_DATA[171],RX_PE_DATA[172],RX_PE_DATA[173],RX_PE_DATA[174],RX_PE_DATA[175],RX_PE_DATA[176],RX_PE_DATA[177],RX_PE_DATA[178],RX_PE_DATA[179],RX_PE_DATA[180],RX_PE_DATA[181],RX_PE_DATA[182],RX_PE_DATA[183],RX_PE_DATA[184],RX_PE_DATA[185],RX_PE_DATA[186],RX_PE_DATA[187],RX_PE_DATA[188],RX_PE_DATA[189],RX_PE_DATA[190],RX_PE_DATA[191]}),
        .RESET2FC_lane2_i(RESET2FC_lane2_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .RX_CHANNEL_HARD_ERR_reg({rx_hard_err_i[0],rx_hard_err_i[1],rx_hard_err_i[3]}),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_lane2_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_307,aurora_64b66b_rx_0_wrapper_i_n_308,aurora_64b66b_rx_0_wrapper_i_n_309,aurora_64b66b_rx_0_wrapper_i_n_310,aurora_64b66b_rx_0_wrapper_i_n_311,aurora_64b66b_rx_0_wrapper_i_n_312,aurora_64b66b_rx_0_wrapper_i_n_313,aurora_64b66b_rx_0_wrapper_i_n_314,aurora_64b66b_rx_0_wrapper_i_n_315,aurora_64b66b_rx_0_wrapper_i_n_316,aurora_64b66b_rx_0_wrapper_i_n_317,aurora_64b66b_rx_0_wrapper_i_n_318,aurora_64b66b_rx_0_wrapper_i_n_319,aurora_64b66b_rx_0_wrapper_i_n_320,aurora_64b66b_rx_0_wrapper_i_n_321,aurora_64b66b_rx_0_wrapper_i_n_322,aurora_64b66b_rx_0_wrapper_i_n_323,aurora_64b66b_rx_0_wrapper_i_n_324,aurora_64b66b_rx_0_wrapper_i_n_325,aurora_64b66b_rx_0_wrapper_i_n_326,aurora_64b66b_rx_0_wrapper_i_n_327,aurora_64b66b_rx_0_wrapper_i_n_328,aurora_64b66b_rx_0_wrapper_i_n_329,aurora_64b66b_rx_0_wrapper_i_n_330,aurora_64b66b_rx_0_wrapper_i_n_331,aurora_64b66b_rx_0_wrapper_i_n_332,aurora_64b66b_rx_0_wrapper_i_n_333,aurora_64b66b_rx_0_wrapper_i_n_334,aurora_64b66b_rx_0_wrapper_i_n_335,aurora_64b66b_rx_0_wrapper_i_n_336,aurora_64b66b_rx_0_wrapper_i_n_337,aurora_64b66b_rx_0_wrapper_i_n_338,aurora_64b66b_rx_0_wrapper_i_n_339,aurora_64b66b_rx_0_wrapper_i_n_340,aurora_64b66b_rx_0_wrapper_i_n_341,aurora_64b66b_rx_0_wrapper_i_n_342,aurora_64b66b_rx_0_wrapper_i_n_343,aurora_64b66b_rx_0_wrapper_i_n_344,aurora_64b66b_rx_0_wrapper_i_n_345,aurora_64b66b_rx_0_wrapper_i_n_346,aurora_64b66b_rx_0_wrapper_i_n_347,aurora_64b66b_rx_0_wrapper_i_n_348,aurora_64b66b_rx_0_wrapper_i_n_349,aurora_64b66b_rx_0_wrapper_i_n_350,aurora_64b66b_rx_0_wrapper_i_n_351,aurora_64b66b_rx_0_wrapper_i_n_352,aurora_64b66b_rx_0_wrapper_i_n_353,aurora_64b66b_rx_0_wrapper_i_n_354}),
        .RX_HARD_ERR_reg(aurora_64b66b_rx_0_wrapper_i_n_149),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_433),
        .RX_PE_DATA_V(RX_PE_DATA_V[2]),
        .RX_SOFT_ERR_reg(rx_soft_err_i[2]),
        .check_polarity_r_reg(check_polarity_i_1),
        .hld_polarity_i(hld_polarity_i[2]),
        .hold_reg_r(\cbcc_gtx0_lane2_i/hold_reg_r ),
        .in_polarity_i(in_polarity_i[2]),
        .lane_up_flop_i(lane_up_flop_i_1),
        .polarity_val_i(polarity_val_i[2]),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_2_i_n_8),
        .remote_ready_det_reg(SYSTEM_RESET_reg),
        .reset_lanes_i(reset_lanes_i),
        .rx_channel_hard_err_c(rx_channel_hard_err_c),
        .rx_header_1_i_1(rx_header_1_i_1),
        .rx_header_err_i_1(rx_header_err_i_1),
        .rx_lossofsync_i_1(rx_lossofsync_i_1),
        .\rx_na_idles_cntr_reg[4] (m_axi_rx_tvalid_reg),
        .rx_polarity_r_reg(rx_polarity_i_1),
        .rx_reset_i_1(rx_reset_i_1),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_AURORA_LANE_4 simplex_rx_aurora_lane_3_i
       (.Q({RX_PE_DATA[192],RX_PE_DATA[193],RX_PE_DATA[194],RX_PE_DATA[195],RX_PE_DATA[196],RX_PE_DATA[197],RX_PE_DATA[198],RX_PE_DATA[199],RX_PE_DATA[200],RX_PE_DATA[201],RX_PE_DATA[202],RX_PE_DATA[203],RX_PE_DATA[204],RX_PE_DATA[205],RX_PE_DATA[206],RX_PE_DATA[207],RX_PE_DATA[208],RX_PE_DATA[209],RX_PE_DATA[210],RX_PE_DATA[211],RX_PE_DATA[212],RX_PE_DATA[213],RX_PE_DATA[214],RX_PE_DATA[215],RX_PE_DATA[216],RX_PE_DATA[217],RX_PE_DATA[218],RX_PE_DATA[219],RX_PE_DATA[220],RX_PE_DATA[221],RX_PE_DATA[222],RX_PE_DATA[223],RX_PE_DATA[224],RX_PE_DATA[225],RX_PE_DATA[226],RX_PE_DATA[227],RX_PE_DATA[228],RX_PE_DATA[229],RX_PE_DATA[230],RX_PE_DATA[231],RX_PE_DATA[232],RX_PE_DATA[233],RX_PE_DATA[234],RX_PE_DATA[235],RX_PE_DATA[236],RX_PE_DATA[237],RX_PE_DATA[238],RX_PE_DATA[239],RX_PE_DATA[240],RX_PE_DATA[241],RX_PE_DATA[242],RX_PE_DATA[243],RX_PE_DATA[244],RX_PE_DATA[245],RX_PE_DATA[246],RX_PE_DATA[247],RX_PE_DATA[248],RX_PE_DATA[249],RX_PE_DATA[250],RX_PE_DATA[251],RX_PE_DATA[252],RX_PE_DATA[253],RX_PE_DATA[254],RX_PE_DATA[255]}),
        .RESET2FC_lane3_i(RESET2FC_lane3_i),
        .RXDATAVALID_IN_REG(\sym_dec_i/RXDATAVALID_IN_REG ),
        .\RX_DATA_REG_reg[63] ({\cbcc_gtx0_lane3_i/p_0_in ,aurora_64b66b_rx_0_wrapper_i_n_375,aurora_64b66b_rx_0_wrapper_i_n_376,aurora_64b66b_rx_0_wrapper_i_n_377,aurora_64b66b_rx_0_wrapper_i_n_378,aurora_64b66b_rx_0_wrapper_i_n_379,aurora_64b66b_rx_0_wrapper_i_n_380,aurora_64b66b_rx_0_wrapper_i_n_381,aurora_64b66b_rx_0_wrapper_i_n_382,aurora_64b66b_rx_0_wrapper_i_n_383,aurora_64b66b_rx_0_wrapper_i_n_384,aurora_64b66b_rx_0_wrapper_i_n_385,aurora_64b66b_rx_0_wrapper_i_n_386,aurora_64b66b_rx_0_wrapper_i_n_387,aurora_64b66b_rx_0_wrapper_i_n_388,aurora_64b66b_rx_0_wrapper_i_n_389,aurora_64b66b_rx_0_wrapper_i_n_390,aurora_64b66b_rx_0_wrapper_i_n_391,aurora_64b66b_rx_0_wrapper_i_n_392,aurora_64b66b_rx_0_wrapper_i_n_393,aurora_64b66b_rx_0_wrapper_i_n_394,aurora_64b66b_rx_0_wrapper_i_n_395,aurora_64b66b_rx_0_wrapper_i_n_396,aurora_64b66b_rx_0_wrapper_i_n_397,aurora_64b66b_rx_0_wrapper_i_n_398,aurora_64b66b_rx_0_wrapper_i_n_399,aurora_64b66b_rx_0_wrapper_i_n_400,aurora_64b66b_rx_0_wrapper_i_n_401,aurora_64b66b_rx_0_wrapper_i_n_402,aurora_64b66b_rx_0_wrapper_i_n_403,aurora_64b66b_rx_0_wrapper_i_n_404,aurora_64b66b_rx_0_wrapper_i_n_405,aurora_64b66b_rx_0_wrapper_i_n_406,aurora_64b66b_rx_0_wrapper_i_n_407,aurora_64b66b_rx_0_wrapper_i_n_408,aurora_64b66b_rx_0_wrapper_i_n_409,aurora_64b66b_rx_0_wrapper_i_n_410,aurora_64b66b_rx_0_wrapper_i_n_411,aurora_64b66b_rx_0_wrapper_i_n_412,aurora_64b66b_rx_0_wrapper_i_n_413,aurora_64b66b_rx_0_wrapper_i_n_414,aurora_64b66b_rx_0_wrapper_i_n_415,aurora_64b66b_rx_0_wrapper_i_n_416,aurora_64b66b_rx_0_wrapper_i_n_417,aurora_64b66b_rx_0_wrapper_i_n_418,aurora_64b66b_rx_0_wrapper_i_n_419,aurora_64b66b_rx_0_wrapper_i_n_420,aurora_64b66b_rx_0_wrapper_i_n_421,aurora_64b66b_rx_0_wrapper_i_n_422}),
        .RX_HARD_ERR_reg(rx_hard_err_i[3]),
        .RX_HARD_ERR_reg_0(aurora_64b66b_rx_0_wrapper_i_n_149),
        .RX_HEADER_0_REG_reg(aurora_64b66b_rx_0_wrapper_i_n_435),
        .RX_PE_DATA_V(RX_PE_DATA_V[3]),
        .RX_PE_DATA_V_reg(SYSTEM_RESET_reg),
        .RX_SOFT_ERR_reg(rx_soft_err_i[3]),
        .check_polarity_r_reg(check_polarity_i_0),
        .hld_polarity_i(hld_polarity_i[3]),
        .hold_reg_r(\cbcc_gtx0_lane3_i/hold_reg_r ),
        .in_polarity_i(in_polarity_i[3]),
        .lane_up_flop_i(lane_up_flop_i_2),
        .polarity_val_i(polarity_val_i[3]),
        .\remote_rdy_cntr_reg[1] (simplex_rx_aurora_lane_3_i_n_9),
        .remote_ready_r_reg(simplex_rx_aurora_lane_2_i_n_8),
        .remote_ready_r_reg_0(simplex_rx_aurora_lane_0_i_n_10),
        .remote_ready_r_reg_1(simplex_rx_aurora_lane_1_i_n_9),
        .reset_lanes_i(reset_lanes_i),
        .rx_header_1_i_0(rx_header_1_i_0),
        .rx_header_err_i_0(rx_header_err_i_0),
        .rx_lossofsync_i_0(rx_lossofsync_i_0),
        .\rx_na_idles_cntr_reg[4] (m_axi_rx_tvalid_reg),
        .rx_polarity_r_reg(rx_polarity_i_0),
        .rx_reset_i_0(rx_reset_i_0),
        .rxdatavalid_to_lanes_i(rxdatavalid_to_lanes_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_GLOBAL_LOGIC simplex_rx_global_logic_i
       (.RX_CHANNEL_UP_reg(RX_CHANNEL_UP_reg),
        .RX_CHANNEL_UP_reg_0(simplex_rx_global_logic_i_n_5),
        .RX_CHANNEL_UP_reg_1(SYSTEM_RESET_reg),
        .RX_PE_DATA_V(RX_PE_DATA_V),
        .ch_bond_done_i(ch_bond_done_i),
        .\chan_bond_timer_reg[0] (simplex_rx_aurora_lane_1_i_n_10),
        .en_chan_sync_rx(en_chan_sync_rx),
        .in0(chan_bond_reset_i),
        .ready_r_reg(m_axi_rx_tvalid_reg),
        .remote_ready_r_reg(simplex_rx_aurora_lane_3_i_n_9),
        .reset_lanes_flop_0_i(lane_up_flop_i_1),
        .reset_lanes_flop_0_i_0(lane_up_flop_i_2),
        .reset_lanes_flop_0_i_1(lane_up_flop_i),
        .reset_lanes_flop_0_i_2(lane_up_flop_i_0),
        .reset_lanes_i(reset_lanes_i),
        .rx_channel_hard_err_c(rx_channel_hard_err_c),
        .rx_hard_err(rx_hard_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SIMPLEX_RX_STREAM simplex_rx_stream_i
       (.D({RX_PE_DATA[0],RX_PE_DATA[1],RX_PE_DATA[2],RX_PE_DATA[3],RX_PE_DATA[4],RX_PE_DATA[5],RX_PE_DATA[6],RX_PE_DATA[7],RX_PE_DATA[8],RX_PE_DATA[9],RX_PE_DATA[10],RX_PE_DATA[11],RX_PE_DATA[12],RX_PE_DATA[13],RX_PE_DATA[14],RX_PE_DATA[15],RX_PE_DATA[16],RX_PE_DATA[17],RX_PE_DATA[18],RX_PE_DATA[19],RX_PE_DATA[20],RX_PE_DATA[21],RX_PE_DATA[22],RX_PE_DATA[23],RX_PE_DATA[24],RX_PE_DATA[25],RX_PE_DATA[26],RX_PE_DATA[27],RX_PE_DATA[28],RX_PE_DATA[29],RX_PE_DATA[30],RX_PE_DATA[31],RX_PE_DATA[32],RX_PE_DATA[33],RX_PE_DATA[34],RX_PE_DATA[35],RX_PE_DATA[36],RX_PE_DATA[37],RX_PE_DATA[38],RX_PE_DATA[39],RX_PE_DATA[40],RX_PE_DATA[41],RX_PE_DATA[42],RX_PE_DATA[43],RX_PE_DATA[44],RX_PE_DATA[45],RX_PE_DATA[46],RX_PE_DATA[47],RX_PE_DATA[48],RX_PE_DATA[49],RX_PE_DATA[50],RX_PE_DATA[51],RX_PE_DATA[52],RX_PE_DATA[53],RX_PE_DATA[54],RX_PE_DATA[55],RX_PE_DATA[56],RX_PE_DATA[57],RX_PE_DATA[58],RX_PE_DATA[59],RX_PE_DATA[60],RX_PE_DATA[61],RX_PE_DATA[62],RX_PE_DATA[63],RX_PE_DATA[64],RX_PE_DATA[65],RX_PE_DATA[66],RX_PE_DATA[67],RX_PE_DATA[68],RX_PE_DATA[69],RX_PE_DATA[70],RX_PE_DATA[71],RX_PE_DATA[72],RX_PE_DATA[73],RX_PE_DATA[74],RX_PE_DATA[75],RX_PE_DATA[76],RX_PE_DATA[77],RX_PE_DATA[78],RX_PE_DATA[79],RX_PE_DATA[80],RX_PE_DATA[81],RX_PE_DATA[82],RX_PE_DATA[83],RX_PE_DATA[84],RX_PE_DATA[85],RX_PE_DATA[86],RX_PE_DATA[87],RX_PE_DATA[88],RX_PE_DATA[89],RX_PE_DATA[90],RX_PE_DATA[91],RX_PE_DATA[92],RX_PE_DATA[93],RX_PE_DATA[94],RX_PE_DATA[95],RX_PE_DATA[96],RX_PE_DATA[97],RX_PE_DATA[98],RX_PE_DATA[99],RX_PE_DATA[100],RX_PE_DATA[101],RX_PE_DATA[102],RX_PE_DATA[103],RX_PE_DATA[104],RX_PE_DATA[105],RX_PE_DATA[106],RX_PE_DATA[107],RX_PE_DATA[108],RX_PE_DATA[109],RX_PE_DATA[110],RX_PE_DATA[111],RX_PE_DATA[112],RX_PE_DATA[113],RX_PE_DATA[114],RX_PE_DATA[115],RX_PE_DATA[116],RX_PE_DATA[117],RX_PE_DATA[118],RX_PE_DATA[119],RX_PE_DATA[120],RX_PE_DATA[121],RX_PE_DATA[122],RX_PE_DATA[123],RX_PE_DATA[124],RX_PE_DATA[125],RX_PE_DATA[126],RX_PE_DATA[127],RX_PE_DATA[128],RX_PE_DATA[129],RX_PE_DATA[130],RX_PE_DATA[131],RX_PE_DATA[132],RX_PE_DATA[133],RX_PE_DATA[134],RX_PE_DATA[135],RX_PE_DATA[136],RX_PE_DATA[137],RX_PE_DATA[138],RX_PE_DATA[139],RX_PE_DATA[140],RX_PE_DATA[141],RX_PE_DATA[142],RX_PE_DATA[143],RX_PE_DATA[144],RX_PE_DATA[145],RX_PE_DATA[146],RX_PE_DATA[147],RX_PE_DATA[148],RX_PE_DATA[149],RX_PE_DATA[150],RX_PE_DATA[151],RX_PE_DATA[152],RX_PE_DATA[153],RX_PE_DATA[154],RX_PE_DATA[155],RX_PE_DATA[156],RX_PE_DATA[157],RX_PE_DATA[158],RX_PE_DATA[159],RX_PE_DATA[160],RX_PE_DATA[161],RX_PE_DATA[162],RX_PE_DATA[163],RX_PE_DATA[164],RX_PE_DATA[165],RX_PE_DATA[166],RX_PE_DATA[167],RX_PE_DATA[168],RX_PE_DATA[169],RX_PE_DATA[170],RX_PE_DATA[171],RX_PE_DATA[172],RX_PE_DATA[173],RX_PE_DATA[174],RX_PE_DATA[175],RX_PE_DATA[176],RX_PE_DATA[177],RX_PE_DATA[178],RX_PE_DATA[179],RX_PE_DATA[180],RX_PE_DATA[181],RX_PE_DATA[182],RX_PE_DATA[183],RX_PE_DATA[184],RX_PE_DATA[185],RX_PE_DATA[186],RX_PE_DATA[187],RX_PE_DATA[188],RX_PE_DATA[189],RX_PE_DATA[190],RX_PE_DATA[191],RX_PE_DATA[192],RX_PE_DATA[193],RX_PE_DATA[194],RX_PE_DATA[195],RX_PE_DATA[196],RX_PE_DATA[197],RX_PE_DATA[198],RX_PE_DATA[199],RX_PE_DATA[200],RX_PE_DATA[201],RX_PE_DATA[202],RX_PE_DATA[203],RX_PE_DATA[204],RX_PE_DATA[205],RX_PE_DATA[206],RX_PE_DATA[207],RX_PE_DATA[208],RX_PE_DATA[209],RX_PE_DATA[210],RX_PE_DATA[211],RX_PE_DATA[212],RX_PE_DATA[213],RX_PE_DATA[214],RX_PE_DATA[215],RX_PE_DATA[216],RX_PE_DATA[217],RX_PE_DATA[218],RX_PE_DATA[219],RX_PE_DATA[220],RX_PE_DATA[221],RX_PE_DATA[222],RX_PE_DATA[223],RX_PE_DATA[224],RX_PE_DATA[225],RX_PE_DATA[226],RX_PE_DATA[227],RX_PE_DATA[228],RX_PE_DATA[229],RX_PE_DATA[230],RX_PE_DATA[231],RX_PE_DATA[232],RX_PE_DATA[233],RX_PE_DATA[234],RX_PE_DATA[235],RX_PE_DATA[236],RX_PE_DATA[237],RX_PE_DATA[238],RX_PE_DATA[239],RX_PE_DATA[240],RX_PE_DATA[241],RX_PE_DATA[242],RX_PE_DATA[243],RX_PE_DATA[244],RX_PE_DATA[245],RX_PE_DATA[246],RX_PE_DATA[247],RX_PE_DATA[248],RX_PE_DATA[249],RX_PE_DATA[250],RX_PE_DATA[251],RX_PE_DATA[252],RX_PE_DATA[253],RX_PE_DATA[254],RX_PE_DATA[255]}),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .m_axi_rx_tvalid_reg(simplex_rx_global_logic_i_n_5),
        .m_axi_rx_tvalid_reg_0(m_axi_rx_tvalid_reg));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_master,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_master
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "8" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "6" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "7" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "aurora_64b66b_rx_0_fifo_gen_slave" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__1
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "6" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "7" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_fifo_gen_slave,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "aurora_64b66b_rx_0_fifo_gen_slave" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_fifo_gen_slave__xdcDup__2
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire \<const0> ;
  wire [71:0]din;
  wire [70:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:67]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign dout[71] = \<const0> ;
  assign dout[70:68] = \^dout [70:68];
  assign dout[67] = \<const0> ;
  assign dout[66:0] = \^dout [66:0];
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "6" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "7" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__4 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71],\^dout }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_rx_0_gt,aurora_64b66b_rx_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "aurora_64b66b_rx_0_gt_gtwizard_top,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    eyescanreset_in,
    eyescantrigger_in,
    gtrefclk0_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    pcsrsvdin_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    rxbufreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxdfelpmreset_in,
    rxgearboxslip_in,
    rxlpmen_in,
    rxpcsreset_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxusrclk_in,
    rxusrclk2_in,
    txdiffctrl_in,
    txheader_in,
    txinhibit_in,
    txpcsreset_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txsequence_in,
    txusrclk_in,
    txusrclk2_in,
    dmonitorout_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxbufstatus_out,
    rxdatavalid_out,
    rxheader_out,
    rxheadervalid_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxresetdone_out,
    rxstartofseq_out,
    txbufstatus_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txpmaresetdone_out,
    txresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [255:0]gtwiz_userdata_tx_in;
  output [255:0]gtwiz_userdata_rx_out;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [63:0]pcsrsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxpcsreset_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [19:0]txdiffctrl_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txpcsreset_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [27:0]txsequence_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [63:0]dmonitorout_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [11:0]rxbufstatus_out;
  output [7:0]rxdatavalid_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxresetdone_out;
  output [7:0]rxstartofseq_out;
  output [7:0]txbufstatus_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [39:0]drpaddr_in;
  wire [3:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [3:0]gtpowergood_out;
  wire [3:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [3:0]qpll0clk_in;
  wire [3:0]qpll0refclk_in;
  wire [11:2]\^rxbufstatus_out ;
  wire [3:0]rxcdrovrden_in;
  wire [6:0]\^rxdatavalid_out ;
  wire [3:0]rxgearboxslip_in;
  wire [19:0]\^rxheader_out ;
  wire [6:0]\^rxheadervalid_out ;
  wire [2:2]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [2:2]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [10:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:0]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:0]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:0]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:1]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:2]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:1]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtytxn_out[3] = \<const0> ;
  assign gtytxn_out[2] = \<const0> ;
  assign gtytxn_out[1] = \<const0> ;
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[3] = \<const0> ;
  assign gtytxp_out[2] = \<const0> ;
  assign gtytxp_out[1] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \^rxbufstatus_out [11];
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \^rxbufstatus_out [8];
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \^rxbufstatus_out [5];
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \^rxbufstatus_out [2];
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \^rxdatavalid_out [6];
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \^rxdatavalid_out [4];
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \^rxdatavalid_out [2];
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \^rxdatavalid_out [0];
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19:18] = \^rxheader_out [19:18];
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13:12] = \^rxheader_out [13:12];
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7:6] = \^rxheader_out [7:6];
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1:0] = \^rxheader_out [1:0];
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \^rxheadervalid_out [6];
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \^rxheadervalid_out [4];
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \^rxheadervalid_out [2];
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \^rxheadervalid_out [0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \^rxoutclk_out [2];
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \^txoutclk_out [2];
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \<const0> ;
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "1" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "2" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "64" *) 
  (* C_RX_LINE_RATE = "25.000000" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "9" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "390.625000" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "64" *) 
  (* C_RX_USRCLK2_FREQUENCY = "390.625000" *) 
  (* C_RX_USRCLK_FREQUENCY = "390.625000" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "0" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "390.625000" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "2" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "64" *) 
  (* C_TX_LINE_RATE = "25.000000" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "9" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "390.625000" *) 
  (* C_TX_OUTCLK_SOURCE = "1" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "64" *) 
  (* C_TX_USRCLK2_FREQUENCY = "390.625000" *) 
  (* C_TX_USRCLK_FREQUENCY = "390.625000" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,drpclk_in[2],1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(drpdo_out),
        .drpen_common_in(1'b0),
        .drpen_in(drpen_in),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(drprdy_out),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in(drpwe_in),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,gtrefclk0_in[2],1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(1'b0),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(1'b0),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(1'b0),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[3:0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[3:0]),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,qpll0clk_in[2],1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({1'b0,qpll0refclk_in[2],1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out({\^rxbufstatus_out ,NLW_inst_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,rxcdrovrden_in[2],1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out(NLW_inst_rxctrl0_out_UNCONNECTED[63:0]),
        .rxctrl1_out(NLW_inst_rxctrl1_out_UNCONNECTED[63:0]),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out(NLW_inst_rxdata_out_UNCONNECTED[511:0]),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out({NLW_inst_rxdatavalid_out_UNCONNECTED[7],\^rxdatavalid_out }),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out({NLW_inst_rxheader_out_UNCONNECTED[23:20],\^rxheader_out }),
        .rxheadervalid_out({NLW_inst_rxheadervalid_out_UNCONNECTED[7],\^rxheadervalid_out }),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3],\^rxoutclk_out ,NLW_inst_rxoutclk_out_UNCONNECTED[1:0]}),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[3:0]),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,rxusrclk2_in[2],1'b0,1'b0}),
        .rxusrclk_in({1'b0,rxusrclk_in[2],1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3],\^txoutclk_out ,NLW_inst_txoutclk_out_UNCONNECTED[1:0]}),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(NLW_inst_txprgdivresetdone_out_UNCONNECTED[3:0]),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({1'b0,1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_common_wrapper
   (gt_qplllock_quad1_out,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qpllrefclklost_quad1_out,
    gt_refclk1_out,
    init_clk,
    gt_to_common_qpllreset_out);
  output gt_qplllock_quad1_out;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  input gt_refclk1_out;
  input init_clk;
  input gt_to_common_qpllreset_out;

  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_out;
  wire gt_to_common_qpllreset_out;
  wire init_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_common_wrapper aurora_64b66b_rx_0_gt_gtye4_common_wrapper_i
       (.gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .init_clk(init_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_gtye4
   (drprdy_out,
    rxpmaresetdone_out,
    txpmaresetdone_out,
    gtwiz_userdata_rx_out,
    drpdo_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxbufstatus_out,
    rxheader_out,
    rxoutclk_out,
    txoutclk_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    drpclk_in,
    drpen_in,
    drpwe_in,
    gtrefclk0_in,
    gtyrxn_in,
    gtyrxp_in,
    qpll0clk_in,
    qpll0refclk_in,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    rxusrclk_in,
    rxusrclk2_in,
    drpdi_in,
    drpaddr_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]drprdy_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]txpmaresetdone_out;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]rxdatavalid_out;
  output [3:0]rxheadervalid_out;
  output [3:0]rxbufstatus_out;
  output [7:0]rxheader_out;
  output [0:0]rxoutclk_out;
  output [0:0]txoutclk_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]drpclk_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [0:0]gtrefclk0_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [63:0]drpdi_in;
  input [39:0]drpaddr_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_12 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_13 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_14 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_15 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_33 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [3:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_12 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_13 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_14 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_15 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_33 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .init_clk(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .init_clk_0(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .init_clk_1(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .init_clk_2(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxdatavalid_out(rxdatavalid_out),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_27 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_93 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_26 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_94 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_25 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_95 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_24 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_23 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_96 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_97 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_22 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_98 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_99 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_21 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_100 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_33 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_101 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_20 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_102 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .rxusrclk2_in(rxusrclk2_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_14 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_15 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_12 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst_n_13 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "1" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "2" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "64" *) (* C_RX_LINE_RATE = "25.000000" *) 
(* C_RX_MASTER_CHANNEL_IDX = "9" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "390.625000" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "156.250000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "64" *) (* C_RX_USRCLK2_FREQUENCY = "390.625000" *) 
(* C_RX_USRCLK_FREQUENCY = "390.625000" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "0" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "390.625000" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "2" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "64" *) (* C_TX_LINE_RATE = "25.000000" *) (* C_TX_MASTER_CHANNEL_IDX = "9" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "390.625000" *) (* C_TX_OUTCLK_SOURCE = "1" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "156.250000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "64" *) (* C_TX_USRCLK2_FREQUENCY = "390.625000" *) 
(* C_TX_USRCLK_FREQUENCY = "390.625000" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [255:0]gtwiz_userdata_tx_in;
  output [255:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [39:0]drpaddr_in;
  wire [3:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [3:0]gtpowergood_out;
  wire [3:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [3:0]qpll0clk_in;
  wire [3:0]qpll0refclk_in;
  wire [11:2]\^rxbufstatus_out ;
  wire [3:0]rxcdrovrden_in;
  wire [6:0]\^rxdatavalid_out ;
  wire [3:0]rxgearboxslip_in;
  wire [19:0]\^rxheader_out ;
  wire [6:0]\^rxheadervalid_out ;
  wire [2:2]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [3:0]rxusrclk2_in;
  wire [3:0]rxusrclk_in;
  wire [2:2]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtytxn_out[3] = \<const0> ;
  assign gtytxn_out[2] = \<const0> ;
  assign gtytxn_out[1] = \<const0> ;
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[3] = \<const0> ;
  assign gtytxp_out[2] = \<const0> ;
  assign gtytxp_out[1] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \^rxbufstatus_out [11];
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \^rxbufstatus_out [8];
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \^rxbufstatus_out [5];
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \^rxbufstatus_out [2];
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55] = \<const0> ;
  assign rxctrl0_out[54] = \<const0> ;
  assign rxctrl0_out[53] = \<const0> ;
  assign rxctrl0_out[52] = \<const0> ;
  assign rxctrl0_out[51] = \<const0> ;
  assign rxctrl0_out[50] = \<const0> ;
  assign rxctrl0_out[49] = \<const0> ;
  assign rxctrl0_out[48] = \<const0> ;
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39] = \<const0> ;
  assign rxctrl0_out[38] = \<const0> ;
  assign rxctrl0_out[37] = \<const0> ;
  assign rxctrl0_out[36] = \<const0> ;
  assign rxctrl0_out[35] = \<const0> ;
  assign rxctrl0_out[34] = \<const0> ;
  assign rxctrl0_out[33] = \<const0> ;
  assign rxctrl0_out[32] = \<const0> ;
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23] = \<const0> ;
  assign rxctrl0_out[22] = \<const0> ;
  assign rxctrl0_out[21] = \<const0> ;
  assign rxctrl0_out[20] = \<const0> ;
  assign rxctrl0_out[19] = \<const0> ;
  assign rxctrl0_out[18] = \<const0> ;
  assign rxctrl0_out[17] = \<const0> ;
  assign rxctrl0_out[16] = \<const0> ;
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7] = \<const0> ;
  assign rxctrl0_out[6] = \<const0> ;
  assign rxctrl0_out[5] = \<const0> ;
  assign rxctrl0_out[4] = \<const0> ;
  assign rxctrl0_out[3] = \<const0> ;
  assign rxctrl0_out[2] = \<const0> ;
  assign rxctrl0_out[1] = \<const0> ;
  assign rxctrl0_out[0] = \<const0> ;
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55] = \<const0> ;
  assign rxctrl1_out[54] = \<const0> ;
  assign rxctrl1_out[53] = \<const0> ;
  assign rxctrl1_out[52] = \<const0> ;
  assign rxctrl1_out[51] = \<const0> ;
  assign rxctrl1_out[50] = \<const0> ;
  assign rxctrl1_out[49] = \<const0> ;
  assign rxctrl1_out[48] = \<const0> ;
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39] = \<const0> ;
  assign rxctrl1_out[38] = \<const0> ;
  assign rxctrl1_out[37] = \<const0> ;
  assign rxctrl1_out[36] = \<const0> ;
  assign rxctrl1_out[35] = \<const0> ;
  assign rxctrl1_out[34] = \<const0> ;
  assign rxctrl1_out[33] = \<const0> ;
  assign rxctrl1_out[32] = \<const0> ;
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23] = \<const0> ;
  assign rxctrl1_out[22] = \<const0> ;
  assign rxctrl1_out[21] = \<const0> ;
  assign rxctrl1_out[20] = \<const0> ;
  assign rxctrl1_out[19] = \<const0> ;
  assign rxctrl1_out[18] = \<const0> ;
  assign rxctrl1_out[17] = \<const0> ;
  assign rxctrl1_out[16] = \<const0> ;
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7] = \<const0> ;
  assign rxctrl1_out[6] = \<const0> ;
  assign rxctrl1_out[5] = \<const0> ;
  assign rxctrl1_out[4] = \<const0> ;
  assign rxctrl1_out[3] = \<const0> ;
  assign rxctrl1_out[2] = \<const0> ;
  assign rxctrl1_out[1] = \<const0> ;
  assign rxctrl1_out[0] = \<const0> ;
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447] = \<const0> ;
  assign rxdata_out[446] = \<const0> ;
  assign rxdata_out[445] = \<const0> ;
  assign rxdata_out[444] = \<const0> ;
  assign rxdata_out[443] = \<const0> ;
  assign rxdata_out[442] = \<const0> ;
  assign rxdata_out[441] = \<const0> ;
  assign rxdata_out[440] = \<const0> ;
  assign rxdata_out[439] = \<const0> ;
  assign rxdata_out[438] = \<const0> ;
  assign rxdata_out[437] = \<const0> ;
  assign rxdata_out[436] = \<const0> ;
  assign rxdata_out[435] = \<const0> ;
  assign rxdata_out[434] = \<const0> ;
  assign rxdata_out[433] = \<const0> ;
  assign rxdata_out[432] = \<const0> ;
  assign rxdata_out[431] = \<const0> ;
  assign rxdata_out[430] = \<const0> ;
  assign rxdata_out[429] = \<const0> ;
  assign rxdata_out[428] = \<const0> ;
  assign rxdata_out[427] = \<const0> ;
  assign rxdata_out[426] = \<const0> ;
  assign rxdata_out[425] = \<const0> ;
  assign rxdata_out[424] = \<const0> ;
  assign rxdata_out[423] = \<const0> ;
  assign rxdata_out[422] = \<const0> ;
  assign rxdata_out[421] = \<const0> ;
  assign rxdata_out[420] = \<const0> ;
  assign rxdata_out[419] = \<const0> ;
  assign rxdata_out[418] = \<const0> ;
  assign rxdata_out[417] = \<const0> ;
  assign rxdata_out[416] = \<const0> ;
  assign rxdata_out[415] = \<const0> ;
  assign rxdata_out[414] = \<const0> ;
  assign rxdata_out[413] = \<const0> ;
  assign rxdata_out[412] = \<const0> ;
  assign rxdata_out[411] = \<const0> ;
  assign rxdata_out[410] = \<const0> ;
  assign rxdata_out[409] = \<const0> ;
  assign rxdata_out[408] = \<const0> ;
  assign rxdata_out[407] = \<const0> ;
  assign rxdata_out[406] = \<const0> ;
  assign rxdata_out[405] = \<const0> ;
  assign rxdata_out[404] = \<const0> ;
  assign rxdata_out[403] = \<const0> ;
  assign rxdata_out[402] = \<const0> ;
  assign rxdata_out[401] = \<const0> ;
  assign rxdata_out[400] = \<const0> ;
  assign rxdata_out[399] = \<const0> ;
  assign rxdata_out[398] = \<const0> ;
  assign rxdata_out[397] = \<const0> ;
  assign rxdata_out[396] = \<const0> ;
  assign rxdata_out[395] = \<const0> ;
  assign rxdata_out[394] = \<const0> ;
  assign rxdata_out[393] = \<const0> ;
  assign rxdata_out[392] = \<const0> ;
  assign rxdata_out[391] = \<const0> ;
  assign rxdata_out[390] = \<const0> ;
  assign rxdata_out[389] = \<const0> ;
  assign rxdata_out[388] = \<const0> ;
  assign rxdata_out[387] = \<const0> ;
  assign rxdata_out[386] = \<const0> ;
  assign rxdata_out[385] = \<const0> ;
  assign rxdata_out[384] = \<const0> ;
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319] = \<const0> ;
  assign rxdata_out[318] = \<const0> ;
  assign rxdata_out[317] = \<const0> ;
  assign rxdata_out[316] = \<const0> ;
  assign rxdata_out[315] = \<const0> ;
  assign rxdata_out[314] = \<const0> ;
  assign rxdata_out[313] = \<const0> ;
  assign rxdata_out[312] = \<const0> ;
  assign rxdata_out[311] = \<const0> ;
  assign rxdata_out[310] = \<const0> ;
  assign rxdata_out[309] = \<const0> ;
  assign rxdata_out[308] = \<const0> ;
  assign rxdata_out[307] = \<const0> ;
  assign rxdata_out[306] = \<const0> ;
  assign rxdata_out[305] = \<const0> ;
  assign rxdata_out[304] = \<const0> ;
  assign rxdata_out[303] = \<const0> ;
  assign rxdata_out[302] = \<const0> ;
  assign rxdata_out[301] = \<const0> ;
  assign rxdata_out[300] = \<const0> ;
  assign rxdata_out[299] = \<const0> ;
  assign rxdata_out[298] = \<const0> ;
  assign rxdata_out[297] = \<const0> ;
  assign rxdata_out[296] = \<const0> ;
  assign rxdata_out[295] = \<const0> ;
  assign rxdata_out[294] = \<const0> ;
  assign rxdata_out[293] = \<const0> ;
  assign rxdata_out[292] = \<const0> ;
  assign rxdata_out[291] = \<const0> ;
  assign rxdata_out[290] = \<const0> ;
  assign rxdata_out[289] = \<const0> ;
  assign rxdata_out[288] = \<const0> ;
  assign rxdata_out[287] = \<const0> ;
  assign rxdata_out[286] = \<const0> ;
  assign rxdata_out[285] = \<const0> ;
  assign rxdata_out[284] = \<const0> ;
  assign rxdata_out[283] = \<const0> ;
  assign rxdata_out[282] = \<const0> ;
  assign rxdata_out[281] = \<const0> ;
  assign rxdata_out[280] = \<const0> ;
  assign rxdata_out[279] = \<const0> ;
  assign rxdata_out[278] = \<const0> ;
  assign rxdata_out[277] = \<const0> ;
  assign rxdata_out[276] = \<const0> ;
  assign rxdata_out[275] = \<const0> ;
  assign rxdata_out[274] = \<const0> ;
  assign rxdata_out[273] = \<const0> ;
  assign rxdata_out[272] = \<const0> ;
  assign rxdata_out[271] = \<const0> ;
  assign rxdata_out[270] = \<const0> ;
  assign rxdata_out[269] = \<const0> ;
  assign rxdata_out[268] = \<const0> ;
  assign rxdata_out[267] = \<const0> ;
  assign rxdata_out[266] = \<const0> ;
  assign rxdata_out[265] = \<const0> ;
  assign rxdata_out[264] = \<const0> ;
  assign rxdata_out[263] = \<const0> ;
  assign rxdata_out[262] = \<const0> ;
  assign rxdata_out[261] = \<const0> ;
  assign rxdata_out[260] = \<const0> ;
  assign rxdata_out[259] = \<const0> ;
  assign rxdata_out[258] = \<const0> ;
  assign rxdata_out[257] = \<const0> ;
  assign rxdata_out[256] = \<const0> ;
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191] = \<const0> ;
  assign rxdata_out[190] = \<const0> ;
  assign rxdata_out[189] = \<const0> ;
  assign rxdata_out[188] = \<const0> ;
  assign rxdata_out[187] = \<const0> ;
  assign rxdata_out[186] = \<const0> ;
  assign rxdata_out[185] = \<const0> ;
  assign rxdata_out[184] = \<const0> ;
  assign rxdata_out[183] = \<const0> ;
  assign rxdata_out[182] = \<const0> ;
  assign rxdata_out[181] = \<const0> ;
  assign rxdata_out[180] = \<const0> ;
  assign rxdata_out[179] = \<const0> ;
  assign rxdata_out[178] = \<const0> ;
  assign rxdata_out[177] = \<const0> ;
  assign rxdata_out[176] = \<const0> ;
  assign rxdata_out[175] = \<const0> ;
  assign rxdata_out[174] = \<const0> ;
  assign rxdata_out[173] = \<const0> ;
  assign rxdata_out[172] = \<const0> ;
  assign rxdata_out[171] = \<const0> ;
  assign rxdata_out[170] = \<const0> ;
  assign rxdata_out[169] = \<const0> ;
  assign rxdata_out[168] = \<const0> ;
  assign rxdata_out[167] = \<const0> ;
  assign rxdata_out[166] = \<const0> ;
  assign rxdata_out[165] = \<const0> ;
  assign rxdata_out[164] = \<const0> ;
  assign rxdata_out[163] = \<const0> ;
  assign rxdata_out[162] = \<const0> ;
  assign rxdata_out[161] = \<const0> ;
  assign rxdata_out[160] = \<const0> ;
  assign rxdata_out[159] = \<const0> ;
  assign rxdata_out[158] = \<const0> ;
  assign rxdata_out[157] = \<const0> ;
  assign rxdata_out[156] = \<const0> ;
  assign rxdata_out[155] = \<const0> ;
  assign rxdata_out[154] = \<const0> ;
  assign rxdata_out[153] = \<const0> ;
  assign rxdata_out[152] = \<const0> ;
  assign rxdata_out[151] = \<const0> ;
  assign rxdata_out[150] = \<const0> ;
  assign rxdata_out[149] = \<const0> ;
  assign rxdata_out[148] = \<const0> ;
  assign rxdata_out[147] = \<const0> ;
  assign rxdata_out[146] = \<const0> ;
  assign rxdata_out[145] = \<const0> ;
  assign rxdata_out[144] = \<const0> ;
  assign rxdata_out[143] = \<const0> ;
  assign rxdata_out[142] = \<const0> ;
  assign rxdata_out[141] = \<const0> ;
  assign rxdata_out[140] = \<const0> ;
  assign rxdata_out[139] = \<const0> ;
  assign rxdata_out[138] = \<const0> ;
  assign rxdata_out[137] = \<const0> ;
  assign rxdata_out[136] = \<const0> ;
  assign rxdata_out[135] = \<const0> ;
  assign rxdata_out[134] = \<const0> ;
  assign rxdata_out[133] = \<const0> ;
  assign rxdata_out[132] = \<const0> ;
  assign rxdata_out[131] = \<const0> ;
  assign rxdata_out[130] = \<const0> ;
  assign rxdata_out[129] = \<const0> ;
  assign rxdata_out[128] = \<const0> ;
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63] = \<const0> ;
  assign rxdata_out[62] = \<const0> ;
  assign rxdata_out[61] = \<const0> ;
  assign rxdata_out[60] = \<const0> ;
  assign rxdata_out[59] = \<const0> ;
  assign rxdata_out[58] = \<const0> ;
  assign rxdata_out[57] = \<const0> ;
  assign rxdata_out[56] = \<const0> ;
  assign rxdata_out[55] = \<const0> ;
  assign rxdata_out[54] = \<const0> ;
  assign rxdata_out[53] = \<const0> ;
  assign rxdata_out[52] = \<const0> ;
  assign rxdata_out[51] = \<const0> ;
  assign rxdata_out[50] = \<const0> ;
  assign rxdata_out[49] = \<const0> ;
  assign rxdata_out[48] = \<const0> ;
  assign rxdata_out[47] = \<const0> ;
  assign rxdata_out[46] = \<const0> ;
  assign rxdata_out[45] = \<const0> ;
  assign rxdata_out[44] = \<const0> ;
  assign rxdata_out[43] = \<const0> ;
  assign rxdata_out[42] = \<const0> ;
  assign rxdata_out[41] = \<const0> ;
  assign rxdata_out[40] = \<const0> ;
  assign rxdata_out[39] = \<const0> ;
  assign rxdata_out[38] = \<const0> ;
  assign rxdata_out[37] = \<const0> ;
  assign rxdata_out[36] = \<const0> ;
  assign rxdata_out[35] = \<const0> ;
  assign rxdata_out[34] = \<const0> ;
  assign rxdata_out[33] = \<const0> ;
  assign rxdata_out[32] = \<const0> ;
  assign rxdata_out[31] = \<const0> ;
  assign rxdata_out[30] = \<const0> ;
  assign rxdata_out[29] = \<const0> ;
  assign rxdata_out[28] = \<const0> ;
  assign rxdata_out[27] = \<const0> ;
  assign rxdata_out[26] = \<const0> ;
  assign rxdata_out[25] = \<const0> ;
  assign rxdata_out[24] = \<const0> ;
  assign rxdata_out[23] = \<const0> ;
  assign rxdata_out[22] = \<const0> ;
  assign rxdata_out[21] = \<const0> ;
  assign rxdata_out[20] = \<const0> ;
  assign rxdata_out[19] = \<const0> ;
  assign rxdata_out[18] = \<const0> ;
  assign rxdata_out[17] = \<const0> ;
  assign rxdata_out[16] = \<const0> ;
  assign rxdata_out[15] = \<const0> ;
  assign rxdata_out[14] = \<const0> ;
  assign rxdata_out[13] = \<const0> ;
  assign rxdata_out[12] = \<const0> ;
  assign rxdata_out[11] = \<const0> ;
  assign rxdata_out[10] = \<const0> ;
  assign rxdata_out[9] = \<const0> ;
  assign rxdata_out[8] = \<const0> ;
  assign rxdata_out[7] = \<const0> ;
  assign rxdata_out[6] = \<const0> ;
  assign rxdata_out[5] = \<const0> ;
  assign rxdata_out[4] = \<const0> ;
  assign rxdata_out[3] = \<const0> ;
  assign rxdata_out[2] = \<const0> ;
  assign rxdata_out[1] = \<const0> ;
  assign rxdata_out[0] = \<const0> ;
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \^rxdatavalid_out [6];
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \^rxdatavalid_out [4];
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \^rxdatavalid_out [2];
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \^rxdatavalid_out [0];
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19:18] = \^rxheader_out [19:18];
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13:12] = \^rxheader_out [13:12];
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7:6] = \^rxheader_out [7:6];
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1:0] = \^rxheader_out [1:0];
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \^rxheadervalid_out [6];
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \^rxheadervalid_out [4];
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \^rxheadervalid_out [2];
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \^rxheadervalid_out [0];
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \^rxoutclk_out [2];
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \<const0> ;
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxrecclkout_out[3] = \<const0> ;
  assign rxrecclkout_out[2] = \<const0> ;
  assign rxrecclkout_out[1] = \<const0> ;
  assign rxrecclkout_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \^txoutclk_out [2];
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \<const0> ;
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txprgdivresetdone_out[3] = \<const0> ;
  assign txprgdivresetdone_out[2] = \<const0> ;
  assign txprgdivresetdone_out[1] = \<const0> ;
  assign txprgdivresetdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.aurora_64b66b_rx_0_gt_gtwizard_gtye4_inst 
       (.drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in[2]),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in[2]),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0clk_in(qpll0clk_in[2]),
        .qpll0refclk_in(qpll0refclk_in[2]),
        .rxbufstatus_out({\^rxbufstatus_out [11],\^rxbufstatus_out [8],\^rxbufstatus_out [5],\^rxbufstatus_out [2]}),
        .rxcdrovrden_in(rxcdrovrden_in[2]),
        .rxdatavalid_out({\^rxdatavalid_out [6],\^rxdatavalid_out [4],\^rxdatavalid_out [2],\^rxdatavalid_out [0]}),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out({\^rxheader_out [19:18],\^rxheader_out [13:12],\^rxheader_out [7:6],\^rxheader_out [1:0]}),
        .rxheadervalid_out({\^rxheadervalid_out [6],\^rxheadervalid_out [4],\^rxheadervalid_out [2],\^rxheadervalid_out [0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxusrclk2_in(rxusrclk2_in[2]),
        .rxusrclk_in(rxusrclk_in[2]),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_channel_wrapper
   (init_clk,
    GTYE4_CHANNEL_GTPOWERGOOD,
    init_clk_0,
    init_clk_1,
    init_clk_2,
    drprdy_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxpmaresetdone_out,
    GTYE4_CHANNEL_RXRESETDONE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_userdata_rx_out,
    drpdo_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxbufstatus_out,
    rxheader_out,
    rxoutclk_out,
    txoutclk_out,
    drpclk_in,
    drpen_in,
    drpwe_in,
    gtrefclk0_in,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0clk_in,
    qpll0refclk_in,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    drpdi_in,
    drpaddr_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output init_clk;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output init_clk_0;
  output init_clk_1;
  output init_clk_2;
  output [3:0]drprdy_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [3:0]rxpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]rxdatavalid_out;
  output [3:0]rxheadervalid_out;
  output [3:0]rxbufstatus_out;
  output [7:0]rxheader_out;
  output [0:0]rxoutclk_out;
  output [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [0:0]gtrefclk0_in;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [63:0]drpdi_in;
  input [39:0]drpaddr_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [0:0]gtrefclk0_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire init_clk;
  wire init_clk_0;
  wire init_clk_1;
  wire init_clk_2;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [3:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .init_clk(init_clk),
        .init_clk_0(init_clk_0),
        .init_clk_1(init_clk_1),
        .init_clk_2(init_clk_2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxdatavalid_out(rxdatavalid_out),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_gtye4_common_wrapper
   (gt_qplllock_quad1_out,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qpllrefclklost_quad1_out,
    gt_refclk1_out,
    init_clk,
    gt_to_common_qpllreset_out);
  output gt_qplllock_quad1_out;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  input gt_refclk1_out;
  input init_clk;
  input gt_to_common_qpllreset_out;

  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_out;
  wire gt_to_common_qpllreset_out;
  wire init_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common common_inst
       (.gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_out),
        .init_clk(init_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync
   (D,
    pma_init,
    init_clk);
  output [0:0]D;
  input pma_init;
  input init_clk;

  wire [0:0]D;
  wire init_clk;
  wire pma_init;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(pma_init),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_0
   (D,
    reset_pb,
    stg4_reg_0);
  output [0:0]D;
  input reset_pb;
  input stg4_reg_0;

  wire [0:0]D;
  wire reset_pb;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg4_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(reset_pb),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_1
   (SS,
    in0,
    stg5_reg_0);
  output [0:0]SS;
  input in0;
  input stg5_reg_0;

  wire [0:0]SS;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(SS),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_21
   (link_reset_sync,
    link_reset_out,
    stg4_reg_0);
  output link_reset_sync;
  input link_reset_out;
  input stg4_reg_0;

  wire link_reset_out;
  wire link_reset_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_0;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(link_reset_out),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(link_reset_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_22
   (power_down_sync,
    power_down,
    stg5_reg_0);
  output power_down_sync;
  input power_down;
  input stg5_reg_0;

  wire power_down;
  wire power_down_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(power_down),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(power_down_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_23
   (fsm_resetdone_sync,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    stg5_reg_0);
  output fsm_resetdone_sync;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input stg5_reg_0;

  wire fsm_resetdone_sync;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_24
   (reset,
    stg5_reg_0,
    SR,
    stg5_reg_1,
    stg5_reg_2,
    stg5_reg_3,
    stg5_reg_4,
    stg5_reg_5,
    stg5_reg_6,
    stg5_reg_7,
    in0,
    init_clk,
    ready_det__1,
    Q,
    ready_det_r_reg,
    tx_done,
    drprdy_out_1,
    \s_axi_rdata_reg[15] ,
    tx_done_r,
    \drpaddr_in_lane1_reg[0] ,
    tx_done_lane1,
    drprdy_out_lane1,
    \s_axi_rdata_lane1_reg[15] ,
    tx_done_lane1_r,
    \drpaddr_in_lane2_reg[0] ,
    tx_done_lane2,
    drprdy_out_lane2,
    \s_axi_rdata_lane2_reg[15] ,
    tx_done_lane2_r,
    \drpaddr_in_lane3_reg[0] ,
    tx_done_lane3,
    drprdy_out_lane3,
    \s_axi_rdata_lane3_reg[15] ,
    tx_done_lane3_r);
  output reset;
  output stg5_reg_0;
  output [0:0]SR;
  output [0:0]stg5_reg_1;
  output [0:0]stg5_reg_2;
  output [0:0]stg5_reg_3;
  output [0:0]stg5_reg_4;
  output [0:0]stg5_reg_5;
  output [0:0]stg5_reg_6;
  output [0:0]stg5_reg_7;
  input in0;
  input init_clk;
  input ready_det__1;
  input [4:0]Q;
  input ready_det_r_reg;
  input tx_done;
  input drprdy_out_1;
  input \s_axi_rdata_reg[15] ;
  input tx_done_r;
  input [3:0]\drpaddr_in_lane1_reg[0] ;
  input tx_done_lane1;
  input drprdy_out_lane1;
  input \s_axi_rdata_lane1_reg[15] ;
  input tx_done_lane1_r;
  input [3:0]\drpaddr_in_lane2_reg[0] ;
  input tx_done_lane2;
  input drprdy_out_lane2;
  input \s_axi_rdata_lane2_reg[15] ;
  input tx_done_lane2_r;
  input [3:0]\drpaddr_in_lane3_reg[0] ;
  input tx_done_lane3;
  input drprdy_out_lane3;
  input \s_axi_rdata_lane3_reg[15] ;
  input tx_done_lane3_r;

  wire [4:0]Q;
  wire [0:0]SR;
  wire [3:0]\drpaddr_in_lane1_reg[0] ;
  wire [3:0]\drpaddr_in_lane2_reg[0] ;
  wire [3:0]\drpaddr_in_lane3_reg[0] ;
  wire drprdy_out_1;
  wire drprdy_out_lane1;
  wire drprdy_out_lane2;
  wire drprdy_out_lane3;
  wire in0;
  wire init_clk;
  wire ready_det__1;
  wire ready_det_r_reg;
  wire reset;
  wire \s_axi_rdata_lane1_reg[15] ;
  wire \s_axi_rdata_lane2_reg[15] ;
  wire \s_axi_rdata_lane3_reg[15] ;
  wire \s_axi_rdata_reg[15] ;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire [0:0]stg5_reg_1;
  wire [0:0]stg5_reg_2;
  wire [0:0]stg5_reg_3;
  wire [0:0]stg5_reg_4;
  wire [0:0]stg5_reg_5;
  wire [0:0]stg5_reg_6;
  wire [0:0]stg5_reg_7;
  wire tx_done;
  wire tx_done_lane1;
  wire tx_done_lane1_r;
  wire tx_done_lane2;
  wire tx_done_lane2_r;
  wire tx_done_lane3;
  wire tx_done_lane3_r;
  wire tx_done_r;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in[9]_i_1 
       (.I0(reset),
        .I1(Q[3]),
        .I2(tx_done),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane1[9]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane1_reg[0] [2]),
        .I2(tx_done_lane1),
        .I3(\drpaddr_in_lane1_reg[0] [0]),
        .I4(\drpaddr_in_lane1_reg[0] [3]),
        .I5(\drpaddr_in_lane1_reg[0] [1]),
        .O(stg5_reg_2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane2[9]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane2_reg[0] [2]),
        .I2(tx_done_lane2),
        .I3(\drpaddr_in_lane2_reg[0] [0]),
        .I4(\drpaddr_in_lane2_reg[0] [3]),
        .I5(\drpaddr_in_lane2_reg[0] [1]),
        .O(stg5_reg_4));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in_lane3[9]_i_1 
       (.I0(reset),
        .I1(\drpaddr_in_lane3_reg[0] [2]),
        .I2(tx_done_lane3),
        .I3(\drpaddr_in_lane3_reg[0] [0]),
        .I4(\drpaddr_in_lane3_reg[0] [3]),
        .I5(\drpaddr_in_lane3_reg[0] [1]),
        .O(stg5_reg_6));
  LUT6 #(
    .INIT(64'h2222220322222200)) 
    ready_det_r_i_1
       (.I0(ready_det__1),
        .I1(reset),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(ready_det_r_reg),
        .O(stg5_reg_0));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_1),
        .I2(\s_axi_rdata_reg[15] ),
        .I3(tx_done_r),
        .I4(tx_done),
        .O(stg5_reg_1));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane1[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane1),
        .I2(\s_axi_rdata_lane1_reg[15] ),
        .I3(tx_done_lane1_r),
        .I4(tx_done_lane1),
        .O(stg5_reg_3));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane2[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane2),
        .I2(\s_axi_rdata_lane2_reg[15] ),
        .I3(tx_done_lane2_r),
        .I4(tx_done_lane2),
        .O(stg5_reg_5));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata_lane3[15]_i_1 
       (.I0(reset),
        .I1(drprdy_out_lane3),
        .I2(\s_axi_rdata_lane3_reg[15] ),
        .I3(tx_done_lane3_r),
        .I4(tx_done_lane3),
        .O(stg5_reg_7));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(reset),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0
   (stg3_reg_0,
    out,
    stg3_reg_1);
  output stg3_reg_0;
  input out;
  input stg3_reg_1;

  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_1;

  assign stg3_reg_0 = stg3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg3_reg_1),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg3_reg_1),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg3_reg_1),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized0_47
   (out,
    gtwiz_userclk_rx_usrclk_out);
  input out;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1
   (E,
    in0,
    init_clk,
    Q,
    \FSM_onehot_cdr_reset_fsm_r_reg[0] );
  output [0:0]E;
  input in0;
  input init_clk;
  input [2:0]Q;
  input \FSM_onehot_cdr_reset_fsm_r_reg[0] ;

  wire [0:0]E;
  wire \FSM_onehot_cdr_reset_fsm_r_reg[0] ;
  wire [2:0]Q;
  wire blocksync_all_lanes_instableclk;
  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_2 
       (.I0(Q[1]),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg[0] ),
        .I2(blocksync_all_lanes_instableclk),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(blocksync_all_lanes_instableclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_48
   (allow_block_sync_propagation_inrxclk,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output allow_block_sync_propagation_inrxclk;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire allow_block_sync_propagation_inrxclk;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(allow_block_sync_propagation_inrxclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_49
   (fsm_resetdone_to_new_gtx_rx_comb,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output fsm_resetdone_to_new_gtx_rx_comb;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4),
        .Q(fsm_resetdone_to_new_gtx_rx_comb),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_50
   (stg5_reg_0,
    SR,
    in0,
    init_clk,
    \hard_err_cntr_r_reg[7] ,
    \hard_err_cntr_r_reg[7]_0 ,
    out,
    \hard_err_cntr_r_reg[7]_1 );
  output stg5_reg_0;
  output [0:0]SR;
  input in0;
  input init_clk;
  input \hard_err_cntr_r_reg[7] ;
  input \hard_err_cntr_r_reg[7]_0 ;
  input out;
  input \hard_err_cntr_r_reg[7]_1 ;

  wire [0:0]SR;
  wire \hard_err_cntr_r_reg[7] ;
  wire \hard_err_cntr_r_reg[7]_0 ;
  wire \hard_err_cntr_r_reg[7]_1 ;
  wire in0;
  wire init_clk;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  LUT5 #(
    .INIT(32'hFFFFAAFB)) 
    \hard_err_cntr_r[7]_i_1 
       (.I0(\hard_err_cntr_r_reg[7] ),
        .I1(stg5_reg_0),
        .I2(\hard_err_cntr_r_reg[7]_0 ),
        .I3(out),
        .I4(\hard_err_cntr_r_reg[7]_1 ),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_51
   (stg5_reg_0,
    \dly_gt_rst_r_reg[18] ,
    \dly_gt_rst_r_reg[18]_0 ,
    \dly_gt_rst_r_reg[18]_1 ,
    \dly_gt_rst_r_reg[18]_2 ,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    init_clk,
    \count_for_reset_r_reg[23] ,
    out,
    \count_for_reset_r_reg[23]_0 ,
    \count_for_reset_r_reg[23]_1 ,
    valid_btf_detect_dlyd1,
    valid_btf_detect_dlyd1_0,
    valid_btf_detect_dlyd1_1,
    valid_btf_detect_dlyd1_2);
  output stg5_reg_0;
  output \dly_gt_rst_r_reg[18] ;
  output \dly_gt_rst_r_reg[18]_0 ;
  output \dly_gt_rst_r_reg[18]_1 ;
  output \dly_gt_rst_r_reg[18]_2 ;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input init_clk;
  input \count_for_reset_r_reg[23] ;
  input out;
  input \count_for_reset_r_reg[23]_0 ;
  input \count_for_reset_r_reg[23]_1 ;
  input valid_btf_detect_dlyd1;
  input valid_btf_detect_dlyd1_0;
  input valid_btf_detect_dlyd1_1;
  input valid_btf_detect_dlyd1_2;

  wire \count_for_reset_r_reg[23] ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[23]_1 ;
  wire \dly_gt_rst_r_reg[18] ;
  wire \dly_gt_rst_r_reg[18]_0 ;
  wire \dly_gt_rst_r_reg[18]_1 ;
  wire \dly_gt_rst_r_reg[18]_2 ;
  wire init_clk;
  wire out;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire valid_btf_detect_dlyd1;
  wire valid_btf_detect_dlyd1_0;
  wire valid_btf_detect_dlyd1_1;
  wire valid_btf_detect_dlyd1_2;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(stg5_reg_0),
        .I3(\count_for_reset_r_reg[23]_0 ),
        .I4(\count_for_reset_r_reg[23]_1 ),
        .I5(valid_btf_detect_dlyd1),
        .O(\dly_gt_rst_r_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__0 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(stg5_reg_0),
        .I3(\count_for_reset_r_reg[23]_0 ),
        .I4(\count_for_reset_r_reg[23]_1 ),
        .I5(valid_btf_detect_dlyd1_0),
        .O(\dly_gt_rst_r_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__1 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(stg5_reg_0),
        .I3(\count_for_reset_r_reg[23]_0 ),
        .I4(\count_for_reset_r_reg[23]_1 ),
        .I5(valid_btf_detect_dlyd1_1),
        .O(\dly_gt_rst_r_reg[18]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABB)) 
    \count_for_reset_r[0]_i_1__2 
       (.I0(\count_for_reset_r_reg[23] ),
        .I1(out),
        .I2(stg5_reg_0),
        .I3(\count_for_reset_r_reg[23]_0 ),
        .I4(\count_for_reset_r_reg[23]_1 ),
        .I5(valid_btf_detect_dlyd1_2),
        .O(\dly_gt_rst_r_reg[18]_2 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_52
   (fsm_resetdone_to_rxreset_in,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output fsm_resetdone_to_rxreset_in;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire fsm_resetdone_to_rxreset_in;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_to_rxreset_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_54
   (stg5_reg_0,
    in0,
    stg4_reg_0);
  output stg5_reg_0;
  input in0;
  input stg4_reg_0;

  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_0;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_55
   (cbcc_only_reset_rd_clk,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    stg4_reg_0);
  output cbcc_only_reset_rd_clk;
  input [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input stg4_reg_0;

  wire cbcc_only_reset_rd_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire [0:0]stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4;
  wire stg4_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg4_reg_0),
        .CE(1'b1),
        .D(stg4),
        .Q(cbcc_only_reset_rd_clk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_56
   (fifo_reset_wr_sync3,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output fifo_reset_wr_sync3;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire fifo_reset_wr_sync3;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fifo_reset_wr_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_57
   (stg3_reg_0,
    stg2_reg_0,
    in0);
  output stg3_reg_0;
  input stg2_reg_0;
  input in0;

  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  wire stg2_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg2_reg_0),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg2_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg2_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(stg2_reg_0),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_58
   (stg3_reg_0,
    gtwiz_userclk_rx_usrclk_out,
    in0);
  output stg3_reg_0;
  input gtwiz_userclk_rx_usrclk_out;
  input in0;

  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_59
   (stg5,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    stg5_reg_0);
  output stg5;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input stg5_reg_0;

  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(stg5_reg_0),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_63
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_68
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane2_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_74
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_lane1_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized1_86
   (stg3_reg_0,
    init_clk,
    in0);
  output stg3_reg_0;
  input init_clk;
  input in0;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    stg5_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(init_clk),
        .D(stg3),
        .Q(stg3_reg_0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized2
   (in0,
    gtwiz_userclk_rx_usrclk_out,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0);
  output in0;
  input gtwiz_userclk_rx_usrclk_out;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;

  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire stg10_reg_srl7_n_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;

  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7 " *) 
  SRL16E #(
    .INIT(16'h007F)) 
    stg10_reg_srl7
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg10_reg_srl7_n_0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg11_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg10_reg_srl7_n_0),
        .Q(in0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized3
   (fifo_reset_comb_user_clk_int,
    gtwiz_userclk_rx_usrclk_out,
    in0);
  output fifo_reset_comb_user_clk_int;
  input gtwiz_userclk_rx_usrclk_out;
  input in0;

  wire fifo_reset_comb_user_clk_int;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  wire stg20_reg_srl17_n_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire NLW_stg20_reg_srl17_Q31_UNCONNECTED;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_comb_user_clk_in/stg20_reg_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0001FFFF)) 
    stg20_reg_srl17
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg20_reg_srl17_n_0),
        .Q31(NLW_stg20_reg_srl17_Q31_UNCONNECTED));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg21_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg20_reg_srl17_n_0),
        .Q(fifo_reset_comb_user_clk_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized4
   (cbcc_fifo_reset_to_fifo_wr_clk,
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg,
    gtwiz_userclk_rx_usrclk_out,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
    in0,
    cbc_wr_if_reset_reg);
  output cbcc_fifo_reset_to_fifo_wr_clk;
  output cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg;
  input gtwiz_userclk_rx_usrclk_out;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  input in0;
  input cbc_wr_if_reset_reg;

  wire cbc_wr_if_reset_reg;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg8_reg_srl5_n_0;

  LUT4 #(
    .INIT(16'hFFD0)) 
    cbc_wr_if_reset_i_1
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .I1(cbcc_fifo_reset_to_fifo_wr_clk),
        .I2(in0),
        .I3(cbc_wr_if_reset_reg),
        .O(cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg8_reg_srl5 " *) 
  SRL16E #(
    .INIT(16'h001F)) 
    stg8_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(stg3),
        .Q(stg8_reg_srl5_n_0));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg9_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg8_reg_srl5_n_0),
        .Q(cbcc_fifo_reset_to_fifo_wr_clk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_rx_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync__parameterized5
   (cbcc_fifo_reset_to_fifo_rd_clk,
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg,
    stg31_reg_0,
    stg1_aurora_64b66b_rx_0_cdc_to_reg_0,
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
    in0);
  output cbcc_fifo_reset_to_fifo_rd_clk;
  output cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg;
  input stg31_reg_0;
  input stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  input cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  input in0;

  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg;
  wire in0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg1_aurora_64b66b_rx_0_cdc_to;
  wire stg1_aurora_64b66b_rx_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg2;
  (* async_reg = "true" *) (* shift_extract = "{no}" *) wire stg3;
  wire stg30_reg_srl27_n_0;
  wire stg31_reg_0;
  wire NLW_stg30_reg_srl27_Q31_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFD0)) 
    cbc_rd_if_reset_i_1
       (.I0(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .I1(cbcc_fifo_reset_to_fifo_rd_clk),
        .I2(in0),
        .I3(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .O(cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_rx_0_cdc_to_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_rx_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_rx_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* srl_name = "inst/\aurora_64b66b_rx_0_core_i/aurora_64b66b_rx_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27 " *) 
  SRLC32E #(
    .INIT(32'h07FFFFFF)) 
    stg30_reg_srl27
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(stg31_reg_0),
        .D(stg3),
        .Q(stg30_reg_srl27_n_0),
        .Q31(NLW_stg30_reg_srl27_Q31_UNCONNECTED));
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg31_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg30_reg_srl27_n_0),
        .Q(cbcc_fifo_reset_to_fifo_rd_clk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* shift_extract = "{no}" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(stg31_reg_0),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_support
   (m_axi_rx_tdata,
    m_axi_rx_tvalid,
    rxp,
    rxn,
    rx_hard_err,
    rx_soft_err,
    rx_channel_up,
    rx_lane_up,
    user_clk_out,
    reset2fc,
    reset_pb,
    gt_rxcdrovrden_in,
    power_down,
    pma_init,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_awvalid,
    s_axi_rready,
    s_axi_awaddr_lane1,
    s_axi_araddr_lane1,
    s_axi_wdata_lane1,
    s_axi_wstrb_lane1,
    s_axi_awvalid_lane1,
    s_axi_rready_lane1,
    s_axi_awaddr_lane2,
    s_axi_araddr_lane2,
    s_axi_wdata_lane2,
    s_axi_wstrb_lane2,
    s_axi_awvalid_lane2,
    s_axi_rready_lane2,
    s_axi_awaddr_lane3,
    s_axi_araddr_lane3,
    s_axi_wdata_lane3,
    s_axi_wstrb_lane3,
    s_axi_awvalid_lane3,
    s_axi_rready_lane3,
    s_axi_rdata,
    s_axi_awready,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_rresp,
    s_axi_bready,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    s_axi_rdata_lane1,
    s_axi_awready_lane1,
    s_axi_wready_lane1,
    s_axi_bvalid_lane1,
    s_axi_bresp_lane1,
    s_axi_rresp_lane1,
    s_axi_bready_lane1,
    s_axi_arready_lane1,
    s_axi_rvalid_lane1,
    s_axi_arvalid_lane1,
    s_axi_wvalid_lane1,
    s_axi_rdata_lane2,
    s_axi_awready_lane2,
    s_axi_wready_lane2,
    s_axi_bvalid_lane2,
    s_axi_bresp_lane2,
    s_axi_rresp_lane2,
    s_axi_bready_lane2,
    s_axi_arready_lane2,
    s_axi_rvalid_lane2,
    s_axi_arvalid_lane2,
    s_axi_wvalid_lane2,
    s_axi_rdata_lane3,
    s_axi_awready_lane3,
    s_axi_wready_lane3,
    s_axi_bvalid_lane3,
    s_axi_bresp_lane3,
    s_axi_rresp_lane3,
    s_axi_bready_lane3,
    s_axi_arready_lane3,
    s_axi_rvalid_lane3,
    s_axi_arvalid_lane3,
    s_axi_wvalid_lane3,
    init_clk,
    link_reset_out,
    gt_pll_lock,
    sys_reset_out,
    gt_reset_out,
    gt_refclk1_p,
    gt_refclk1_n,
    gt_refclk1_out,
    gt_powergood,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qplllock_quad1_out,
    gt_qpllrefclklost_quad1_out,
    mmcm_not_locked_out,
    mmcm_not_locked_out2,
    tx_out_clk);
  output [0:255]m_axi_rx_tdata;
  output m_axi_rx_tvalid;
  input [0:3]rxp;
  input [0:3]rxn;
  output rx_hard_err;
  output rx_soft_err;
  output rx_channel_up;
  output [0:3]rx_lane_up;
  output user_clk_out;
  output reset2fc;
  input reset_pb;
  input gt_rxcdrovrden_in;
  input power_down;
  input pma_init;
  input [31:0]s_axi_awaddr;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_awvalid;
  input s_axi_rready;
  input [31:0]s_axi_awaddr_lane1;
  input [31:0]s_axi_araddr_lane1;
  input [31:0]s_axi_wdata_lane1;
  input [3:0]s_axi_wstrb_lane1;
  input s_axi_awvalid_lane1;
  input s_axi_rready_lane1;
  input [31:0]s_axi_awaddr_lane2;
  input [31:0]s_axi_araddr_lane2;
  input [31:0]s_axi_wdata_lane2;
  input [3:0]s_axi_wstrb_lane2;
  input s_axi_awvalid_lane2;
  input s_axi_rready_lane2;
  input [31:0]s_axi_awaddr_lane3;
  input [31:0]s_axi_araddr_lane3;
  input [31:0]s_axi_wdata_lane3;
  input [3:0]s_axi_wstrb_lane3;
  input s_axi_awvalid_lane3;
  input s_axi_rready_lane3;
  output [31:0]s_axi_rdata;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  output [1:0]s_axi_rresp;
  input s_axi_bready;
  output s_axi_arready;
  output s_axi_rvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  output [31:0]s_axi_rdata_lane1;
  output s_axi_awready_lane1;
  output s_axi_wready_lane1;
  output s_axi_bvalid_lane1;
  output [1:0]s_axi_bresp_lane1;
  output [1:0]s_axi_rresp_lane1;
  input s_axi_bready_lane1;
  output s_axi_arready_lane1;
  output s_axi_rvalid_lane1;
  input s_axi_arvalid_lane1;
  input s_axi_wvalid_lane1;
  output [31:0]s_axi_rdata_lane2;
  output s_axi_awready_lane2;
  output s_axi_wready_lane2;
  output s_axi_bvalid_lane2;
  output [1:0]s_axi_bresp_lane2;
  output [1:0]s_axi_rresp_lane2;
  input s_axi_bready_lane2;
  output s_axi_arready_lane2;
  output s_axi_rvalid_lane2;
  input s_axi_arvalid_lane2;
  input s_axi_wvalid_lane2;
  output [31:0]s_axi_rdata_lane3;
  output s_axi_awready_lane3;
  output s_axi_wready_lane3;
  output s_axi_bvalid_lane3;
  output [1:0]s_axi_bresp_lane3;
  output [1:0]s_axi_rresp_lane3;
  input s_axi_bready_lane3;
  output s_axi_arready_lane3;
  output s_axi_rvalid_lane3;
  input s_axi_arvalid_lane3;
  input s_axi_wvalid_lane3;
  input init_clk;
  output link_reset_out;
  output gt_pll_lock;
  output sys_reset_out;
  output gt_reset_out;
  input gt_refclk1_p;
  input gt_refclk1_n;
  output gt_refclk1_out;
  output [3:0]gt_powergood;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qplllock_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  output mmcm_not_locked_out;
  output mmcm_not_locked_out2;
  output tx_out_clk;

  wire \<const0> ;
  wire aurora_64b66b_rx_0_core_i_n_15;
  wire gt_pll_lock;
  wire [3:0]gt_powergood;
  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_n;
  wire gt_refclk1_out;
  wire gt_refclk1_p;
  wire gt_reset_out;
  wire gt_reset_sync_n_0;
  wire gt_rxcdrovrden_in;
  wire gt_to_common_qpllreset_i;
  wire init_clk;
  wire link_reset_out;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire [0:255]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire mmcm_not_locked_out;
  wire mmcm_not_locked_out2;
  wire pma_init;
  wire power_down;
  wire reset2fc;
  wire reset_pb;
  wire rx_channel_up;
  wire rx_hard_err;
  wire [0:3]rx_lane_up;
  wire rx_soft_err;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [31:0]s_axi_araddr;
  wire [31:0]s_axi_araddr_lane1;
  wire [31:0]s_axi_araddr_lane2;
  wire [31:0]s_axi_araddr_lane3;
  wire s_axi_arready;
  wire s_axi_arready_lane1;
  wire s_axi_arready_lane2;
  wire s_axi_arready_lane3;
  wire s_axi_arvalid;
  wire s_axi_arvalid_lane1;
  wire s_axi_arvalid_lane2;
  wire s_axi_arvalid_lane3;
  wire [31:0]s_axi_awaddr;
  wire [31:0]s_axi_awaddr_lane1;
  wire [31:0]s_axi_awaddr_lane2;
  wire [31:0]s_axi_awaddr_lane3;
  wire s_axi_awready;
  wire s_axi_awready_lane1;
  wire s_axi_awready_lane2;
  wire s_axi_awready_lane3;
  wire s_axi_awvalid;
  wire s_axi_awvalid_lane1;
  wire s_axi_awvalid_lane2;
  wire s_axi_awvalid_lane3;
  wire s_axi_bready;
  wire s_axi_bready_lane1;
  wire s_axi_bready_lane2;
  wire s_axi_bready_lane3;
  wire s_axi_bvalid;
  wire s_axi_bvalid_lane1;
  wire s_axi_bvalid_lane2;
  wire s_axi_bvalid_lane3;
  wire [15:0]\^s_axi_rdata ;
  wire [15:0]\^s_axi_rdata_lane1 ;
  wire [15:0]\^s_axi_rdata_lane2 ;
  wire [15:0]\^s_axi_rdata_lane3 ;
  wire s_axi_rready;
  wire s_axi_rready_lane1;
  wire s_axi_rready_lane2;
  wire s_axi_rready_lane3;
  wire s_axi_rvalid;
  wire s_axi_rvalid_lane1;
  wire s_axi_rvalid_lane2;
  wire s_axi_rvalid_lane3;
  wire [31:0]s_axi_wdata;
  wire [31:0]s_axi_wdata_lane1;
  wire [31:0]s_axi_wdata_lane2;
  wire [31:0]s_axi_wdata_lane3;
  wire s_axi_wready;
  wire s_axi_wready_lane1;
  wire s_axi_wready_lane2;
  wire s_axi_wready_lane3;
  wire s_axi_wvalid;
  wire s_axi_wvalid_lane1;
  wire s_axi_wvalid_lane2;
  wire s_axi_wvalid_lane3;
  wire stg5;
  wire sys_reset_out;
  wire sysreset_from_support;
  wire tx_out_clk;
  wire user_clk_out;
  wire NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bresp_lane1[1] = \<const0> ;
  assign s_axi_bresp_lane1[0] = \<const0> ;
  assign s_axi_bresp_lane2[1] = \<const0> ;
  assign s_axi_bresp_lane2[0] = \<const0> ;
  assign s_axi_bresp_lane3[1] = \<const0> ;
  assign s_axi_bresp_lane3[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rdata_lane1[31] = \<const0> ;
  assign s_axi_rdata_lane1[30] = \<const0> ;
  assign s_axi_rdata_lane1[29] = \<const0> ;
  assign s_axi_rdata_lane1[28] = \<const0> ;
  assign s_axi_rdata_lane1[27] = \<const0> ;
  assign s_axi_rdata_lane1[26] = \<const0> ;
  assign s_axi_rdata_lane1[25] = \<const0> ;
  assign s_axi_rdata_lane1[24] = \<const0> ;
  assign s_axi_rdata_lane1[23] = \<const0> ;
  assign s_axi_rdata_lane1[22] = \<const0> ;
  assign s_axi_rdata_lane1[21] = \<const0> ;
  assign s_axi_rdata_lane1[20] = \<const0> ;
  assign s_axi_rdata_lane1[19] = \<const0> ;
  assign s_axi_rdata_lane1[18] = \<const0> ;
  assign s_axi_rdata_lane1[17] = \<const0> ;
  assign s_axi_rdata_lane1[16] = \<const0> ;
  assign s_axi_rdata_lane1[15:0] = \^s_axi_rdata_lane1 [15:0];
  assign s_axi_rdata_lane2[31] = \<const0> ;
  assign s_axi_rdata_lane2[30] = \<const0> ;
  assign s_axi_rdata_lane2[29] = \<const0> ;
  assign s_axi_rdata_lane2[28] = \<const0> ;
  assign s_axi_rdata_lane2[27] = \<const0> ;
  assign s_axi_rdata_lane2[26] = \<const0> ;
  assign s_axi_rdata_lane2[25] = \<const0> ;
  assign s_axi_rdata_lane2[24] = \<const0> ;
  assign s_axi_rdata_lane2[23] = \<const0> ;
  assign s_axi_rdata_lane2[22] = \<const0> ;
  assign s_axi_rdata_lane2[21] = \<const0> ;
  assign s_axi_rdata_lane2[20] = \<const0> ;
  assign s_axi_rdata_lane2[19] = \<const0> ;
  assign s_axi_rdata_lane2[18] = \<const0> ;
  assign s_axi_rdata_lane2[17] = \<const0> ;
  assign s_axi_rdata_lane2[16] = \<const0> ;
  assign s_axi_rdata_lane2[15:0] = \^s_axi_rdata_lane2 [15:0];
  assign s_axi_rdata_lane3[31] = \<const0> ;
  assign s_axi_rdata_lane3[30] = \<const0> ;
  assign s_axi_rdata_lane3[29] = \<const0> ;
  assign s_axi_rdata_lane3[28] = \<const0> ;
  assign s_axi_rdata_lane3[27] = \<const0> ;
  assign s_axi_rdata_lane3[26] = \<const0> ;
  assign s_axi_rdata_lane3[25] = \<const0> ;
  assign s_axi_rdata_lane3[24] = \<const0> ;
  assign s_axi_rdata_lane3[23] = \<const0> ;
  assign s_axi_rdata_lane3[22] = \<const0> ;
  assign s_axi_rdata_lane3[21] = \<const0> ;
  assign s_axi_rdata_lane3[20] = \<const0> ;
  assign s_axi_rdata_lane3[19] = \<const0> ;
  assign s_axi_rdata_lane3[18] = \<const0> ;
  assign s_axi_rdata_lane3[17] = \<const0> ;
  assign s_axi_rdata_lane3[16] = \<const0> ;
  assign s_axi_rdata_lane3[15:0] = \^s_axi_rdata_lane3 [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rresp_lane1[1] = \<const0> ;
  assign s_axi_rresp_lane1[0] = \<const0> ;
  assign s_axi_rresp_lane2[1] = \<const0> ;
  assign s_axi_rresp_lane2[0] = \<const0> ;
  assign s_axi_rresp_lane3[1] = \<const0> ;
  assign s_axi_rresp_lane3[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_refclk1
       (.CEB(1'b0),
        .I(gt_refclk1_p),
        .IB(gt_refclk1_n),
        .O(gt_refclk1_out),
        .ODIV2(NLW_IBUFDS_GTE4_refclk1_ODIV2_UNCONNECTED));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_core aurora_64b66b_rx_0_core_i
       (.RX_CHANNEL_UP_reg(rx_channel_up),
        .SYSTEM_RESET_reg(sys_reset_out),
        .gt_pll_lock(gt_pll_lock),
        .gt_powergood(gt_powergood),
        .gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_i),
        .init_clk(init_clk),
        .init_clk_0(aurora_64b66b_rx_0_core_i_n_15),
        .lane_up_flop_i(rx_lane_up[0]),
        .lane_up_flop_i_0(rx_lane_up[1]),
        .lane_up_flop_i_1(rx_lane_up[2]),
        .lane_up_flop_i_2(rx_lane_up[3]),
        .link_reset_out(link_reset_out),
        .lopt(lopt),
        .lopt_1(aurora_64b66b_rx_0_core_i_n_15),
        .lopt_2(lopt_1),
        .lopt_3(lopt_2),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .m_axi_rx_tvalid_reg(user_clk_out),
        .pma_init_r_reg_0(gt_reset_out),
        .power_down(power_down),
        .reset2fc(reset2fc),
        .rx_hard_err(rx_hard_err),
        .rx_soft_err(rx_soft_err),
        .rxn(rxn),
        .rxp(rxp),
        .s_axi_araddr(s_axi_araddr[11:2]),
        .s_axi_araddr_lane1(s_axi_araddr_lane1[11:2]),
        .s_axi_araddr_lane2(s_axi_araddr_lane2[11:2]),
        .s_axi_araddr_lane3(s_axi_araddr_lane3[11:2]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_lane1(s_axi_arready_lane1),
        .s_axi_arready_lane2(s_axi_arready_lane2),
        .s_axi_arready_lane3(s_axi_arready_lane3),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_lane1(s_axi_arvalid_lane1),
        .s_axi_arvalid_lane2(s_axi_arvalid_lane2),
        .s_axi_arvalid_lane3(s_axi_arvalid_lane3),
        .s_axi_awaddr(s_axi_awaddr[11:2]),
        .s_axi_awaddr_lane1(s_axi_awaddr_lane1[11:2]),
        .s_axi_awaddr_lane2(s_axi_awaddr_lane2[11:2]),
        .s_axi_awaddr_lane3(s_axi_awaddr_lane3[11:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_lane1(s_axi_awready_lane1),
        .s_axi_awready_lane2(s_axi_awready_lane2),
        .s_axi_awready_lane3(s_axi_awready_lane3),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_lane1(s_axi_awvalid_lane1),
        .s_axi_awvalid_lane2(s_axi_awvalid_lane2),
        .s_axi_awvalid_lane3(s_axi_awvalid_lane3),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_lane1(s_axi_bready_lane1),
        .s_axi_bready_lane2(s_axi_bready_lane2),
        .s_axi_bready_lane3(s_axi_bready_lane3),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_lane1(s_axi_bvalid_lane1),
        .s_axi_bvalid_lane2(s_axi_bvalid_lane2),
        .s_axi_bvalid_lane3(s_axi_bvalid_lane3),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rdata_lane1(\^s_axi_rdata_lane1 ),
        .s_axi_rdata_lane2(\^s_axi_rdata_lane2 ),
        .s_axi_rdata_lane3(\^s_axi_rdata_lane3 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_lane1(s_axi_rready_lane1),
        .s_axi_rready_lane2(s_axi_rready_lane2),
        .s_axi_rready_lane3(s_axi_rready_lane3),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_lane1(s_axi_rvalid_lane1),
        .s_axi_rvalid_lane2(s_axi_rvalid_lane2),
        .s_axi_rvalid_lane3(s_axi_rvalid_lane3),
        .s_axi_wdata(s_axi_wdata[15:0]),
        .s_axi_wdata_lane1(s_axi_wdata_lane1[15:0]),
        .s_axi_wdata_lane2(s_axi_wdata_lane2[15:0]),
        .s_axi_wdata_lane3(s_axi_wdata_lane3[15:0]),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_lane1(s_axi_wready_lane1),
        .s_axi_wready_lane2(s_axi_wready_lane2),
        .s_axi_wready_lane3(s_axi_wready_lane3),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_lane1(s_axi_wvalid_lane1),
        .s_axi_wvalid_lane2(s_axi_wvalid_lane2),
        .s_axi_wvalid_lane3(s_axi_wvalid_lane3),
        .sysreset_from_support(sysreset_from_support),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_CLOCK_MODULE clock_module_i
       (.\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg (aurora_64b66b_rx_0_core_i_n_15),
        .init_clk(user_clk_out),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mmcm_not_locked_out(mmcm_not_locked_out),
        .mmcm_not_locked_out2(mmcm_not_locked_out2),
        .tx_out_clk(tx_out_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync gt_reset_sync
       (.D(gt_reset_sync_n_0),
        .init_clk(init_clk),
        .pma_init(pma_init));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_rst_sync_0 reset_pb_sync
       (.D(stg5),
        .reset_pb(reset_pb),
        .stg4_reg_0(user_clk_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_SUPPORT_RESET_LOGIC support_reset_logic_i
       (.D(stg5),
        .\debounce_gt_rst_r_reg[0]_0 (gt_reset_sync_n_0),
        .gt_reset_out(gt_reset_out),
        .init_clk(init_clk),
        .stg5_reg(user_clk_out),
        .sysreset_from_support(sysreset_from_support));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_gt_common_wrapper ultrascale_gt_common_1
       (.gt_qpllclk_quad1_out(gt_qpllclk_quad1_out),
        .gt_qplllock_quad1_out(gt_qplllock_quad1_out),
        .gt_qpllrefclk_quad1_out(gt_qpllrefclk_quad1_out),
        .gt_qpllrefclklost_quad1_out(gt_qpllrefclklost_quad1_out),
        .gt_refclk1_out(gt_refclk1_out),
        .gt_to_common_qpllreset_out(gt_to_common_qpllreset_i),
        .init_clk(init_clk));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* P_CONTENTS = "0" *) (* P_FREQ_RATIO_SOURCE_TO_USRCLK = "1" *) 
(* P_FREQ_RATIO_USRCLK_TO_USRCLK2 = "1" *) (* P_USRCLK2_DIV = "3'b000" *) (* P_USRCLK2_INT_DIV = "0" *) 
(* P_USRCLK_DIV = "3'b000" *) (* P_USRCLK_INT_DIV = "0" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_rx_userclk
   (gtwiz_reset_clk_freerun_in,
    gtwiz_userclk_rx_srcclk_in,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    lopt,
    lopt_1,
    lopt_2);
  input gtwiz_reset_clk_freerun_in;
  input gtwiz_userclk_rx_srcclk_in;
  input gtwiz_userclk_rx_reset_in;
  output gtwiz_userclk_rx_usrclk_out;
  output gtwiz_userclk_rx_usrclk2_out;
  output gtwiz_userclk_rx_active_out;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ;
  wire gtwiz_userclk_rx_active_out;
  wire gtwiz_userclk_rx_reset_in;
  wire gtwiz_userclk_rx_srcclk_in;
  wire gtwiz_userclk_rx_usrclk2_out;
  wire \^lopt ;
  wire \^lopt_1 ;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign gtwiz_userclk_rx_usrclk_out = gtwiz_userclk_rx_usrclk2_out;
  assign lopt = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gtwiz_userclk_rx_srcclk_in),
        .O(gtwiz_userclk_rx_usrclk2_out));
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ),
        .Q(gtwiz_userclk_rx_active_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(\gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_rx_0_cdc_to ),
        .Q(\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_rx_0_ultrascale_tx_userclk
   (init_clk,
    mmcm_not_locked_out,
    mmcm_not_locked_out2,
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ,
    tx_out_clk,
    lopt,
    lopt_1,
    lopt_2);
  output init_clk;
  output mmcm_not_locked_out;
  output mmcm_not_locked_out2;
  input \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ;
  input tx_out_clk;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to ;
  wire \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2 ;
  wire init_clk;
  wire \^lopt ;
  wire \^lopt_1 ;
  (* async_reg = "true" *) wire mmcm_not_locked_out;
  wire mmcm_not_locked_out2;
  wire tx_out_clk;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign lopt = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(tx_out_clk),
        .O(init_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg 
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ),
        .D(\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2 ),
        .Q(mmcm_not_locked_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg 
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg 
       (.C(init_clk),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to_reg_0 ),
        .D(\gen_gtwiz_userclk_tx_main.tx_active_aurora_64b66b_rx_0_cdc_to ),
        .Q(\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2 ));
  LUT1 #(
    .INIT(2'h1)) 
    mmcm_not_locked_out2_INST_0
       (.I0(mmcm_not_locked_out),
        .O(mmcm_not_locked_out2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_100
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_101
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_102
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_103
   (E,
    in0,
    drpclk_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]drpclk_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtpowergood_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_104
   (E,
    in0,
    drpclk_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_105
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    drpclk_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_106
   (i_in_out_reg_0,
    in0,
    drpclk_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]drpclk_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_107
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    drpclk_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_108
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    drpclk_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]drpclk_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_109
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    drpclk_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_110
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    gtwiz_reset_qpll0lock_in,
    drpclk_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_111
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    gtwiz_reset_qpll0lock_in,
    drpclk_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]drpclk_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_112
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    drpclk_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_96
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_97
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_98
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_99
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    gtwiz_reset_qpll0reset_out,
    in0,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    drpclk_in,
    rxusrclk2_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input in0;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]drpclk_in;
  input [0:0]rxusrclk2_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire p_1_in;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_2;
  wire [0:0]rxusrclk2_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_103 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .drpclk_in(drpclk_in),
        .in0(in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_104 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_105 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_106 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_107 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_108 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_109 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_110 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_111 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_112 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \gtwiz_reset_qpll0reset_out[0]_INST_0 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(gtwiz_reset_qpll0reset_out));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_113 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_114 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_115 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_116 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_2),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .p_1_in(p_1_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_117 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.drpclk_in(drpclk_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_118 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .p_1_in(p_1_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk2_in(rxusrclk2_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_119 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync3_reg_0(gtwiz_reset_tx_done_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_120 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[11]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[5]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[14]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel
   (init_clk,
    GTYE4_CHANNEL_GTPOWERGOOD,
    init_clk_0,
    init_clk_1,
    init_clk_2,
    drprdy_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxpmaresetdone_out,
    GTYE4_CHANNEL_RXRESETDONE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_userdata_rx_out,
    drpdo_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxbufstatus_out,
    rxheader_out,
    rxoutclk_out,
    txoutclk_out,
    drpclk_in,
    drpen_in,
    drpwe_in,
    gtrefclk0_in,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0clk_in,
    qpll0refclk_in,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    drpdi_in,
    drpaddr_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output init_clk;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output init_clk_0;
  output init_clk_1;
  output init_clk_2;
  output [3:0]drprdy_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [3:0]rxpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]gtwiz_userdata_rx_out;
  output [63:0]drpdo_out;
  output [3:0]rxdatavalid_out;
  output [3:0]rxheadervalid_out;
  output [3:0]rxbufstatus_out;
  output [7:0]rxheader_out;
  output [0:0]rxoutclk_out;
  output [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [3:0]drpen_in;
  input [3:0]drpwe_in;
  input [0:0]gtrefclk0_in;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]rxcdrovrden_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxpolarity_in;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [63:0]drpdi_in;
  input [39:0]drpaddr_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [39:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [63:0]drpdi_in;
  wire [63:0]drpdo_out;
  wire [3:0]drpen_in;
  wire [3:0]drprdy_out;
  wire [3:0]drpwe_in;
  wire [0:0]gtrefclk0_in;
  wire [255:0]gtwiz_userdata_rx_out;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_10 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire init_clk;
  wire init_clk_0;
  wire init_clk_1;
  wire init_clk_2;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [3:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [3:0]rxdatavalid_out;
  wire [3:0]rxgearboxslip_in;
  wire [7:0]rxheader_out;
  wire [3:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(init_clk));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(init_clk_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(init_clk_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(init_clk_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[9:0]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[15:0]),
        .DRPDO(drpdo_out[15:0]),
        .DRPEN(drpen_in[0]),
        .DRPRDY(drprdy_out[0]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[0]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[0],\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[0]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[0]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[1:0]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[0]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(rxpolarity_in[0]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[19:10]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[31:16]),
        .DRPDO(drpdo_out[31:16]),
        .DRPEN(drpen_in[1]),
        .DRPRDY(drprdy_out[1]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[1]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[1],\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[1]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[1]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[3:2]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[1]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(rxpolarity_in[1]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[29:20]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[47:32]),
        .DRPDO(drpdo_out[47:32]),
        .DRPEN(drpen_in[2]),
        .DRPRDY(drprdy_out[2]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[2]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[2],\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[2]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[2]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[5:4]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[2]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(rxpolarity_in[2]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0010),
    .RXCDR_CFG3_GEN2(6'h10),
    .RXCDR_CFG3_GEN3(16'h0010),
    .RXCDR_CFG3_GEN4(16'h0010),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(64),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b111),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(1),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b1001),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000E),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(drpaddr_in[39:30]),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_in[63:48]),
        .DRPDO(drpdo_out[63:48]),
        .DRPEN(drpen_in[3]),
        .DRPRDY(drprdy_out[3]),
        .DRPRST(1'b0),
        .DRPWE(drpwe_in[3]),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_10 ),
        .GTYTXP(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_11 ),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out[3],\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_275 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_276 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_277 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_278 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_279 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_280 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_281 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_282 }),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_291 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_292 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_293 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_294 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_295 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_296 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_297 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_298 }),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,gtwiz_userdata_rx_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,rxdatavalid_out[3]}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in[3]),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,rxheader_out[7:6]}),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,rxheadervalid_out[3]}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(rxpolarity_in[3]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(1'b0),
        .TXUSRCLK2(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common
   (gt_qplllock_quad1_out,
    gt_qpllclk_quad1_out,
    gt_qpllrefclk_quad1_out,
    gt_qpllrefclklost_quad1_out,
    gt_refclk1_out,
    init_clk,
    gt_to_common_qpllreset_out);
  output gt_qplllock_quad1_out;
  output gt_qpllclk_quad1_out;
  output gt_qpllrefclk_quad1_out;
  output gt_qpllrefclklost_quad1_out;
  input gt_refclk1_out;
  input init_clk;
  input gt_to_common_qpllreset_out;

  wire gt_qpllclk_quad1_out;
  wire gt_qplllock_quad1_out;
  wire gt_qpllrefclk_quad1_out;
  wire gt_qpllrefclklost_quad1_out;
  wire gt_refclk1_out;
  wire gt_to_common_qpllreset_out;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_8 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_9 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire init_clk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0524),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0800),
    .PPF1_CFG(16'h0600),
    .QPLL0CLKOUT_RATE("FULL"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC3),
    .QPLL0_CFG2_G3(16'h0FC3),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0084),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(80),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000011111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC3),
    .QPLL1_CFG2_G3(16'h0FC3),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0002),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(66),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1000011111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gt_refclk1_out),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(gt_qplllock_quad1_out),
        .QPLL0LOCKDETCLK(init_clk),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(gt_qpllclk_quad1_out),
        .QPLL0OUTREFCLK(gt_qpllrefclk_quad1_out),
        .QPLL0PD(1'b0),
        .QPLL0REFCLKLOST(gt_qpllrefclklost_quad1_out),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(gt_to_common_qpllreset_out),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b0),
        .QPLL1OUTCLK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_8 ),
        .QPLL1OUTREFCLK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_9 ),
        .QPLL1PD(1'b1),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(1'b1),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_93
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_94
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_95
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk2_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk2_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_119
   (gtwiz_reset_tx_done_out,
    rst_in_sync3_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input rst_in_sync3_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire rst_in_sync3_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync3_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer
   (gtwiz_reset_all_sync,
    drpclk_in);
  output gtwiz_reset_all_sync;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_all_sync;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rst_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_all_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .Q(rst_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .Q(rst_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .Q(rst_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_113
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    drpclk_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rst_in_meta_i_1__0
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(gtwiz_reset_rx_pll_and_datapath_in),
        .I3(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_114
   (in0,
    drpclk_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_1;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__2
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_1),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_1),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_115
   (in0,
    drpclk_in,
    rst_in_out_reg_0,
    gtwiz_reset_rx_pll_and_datapath_in);
  output in0;
  input [0:0]drpclk_in;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire in0;
  wire p_0_in_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_0_in_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_0_in_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_0_in_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_0_in_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_0_in_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_0_in_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_116
   (p_1_in,
    gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    drpclk_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ,
    rst_in_out_reg_0,
    gtwiz_reset_rx_pll_and_datapath_in);
  output p_1_in;
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_tx_any_sync;
  wire p_1_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_1_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_1_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_1_in),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_1_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_1_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_1_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_117
   (in0,
    drpclk_in);
  output in0;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rst_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .Q(in0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .Q(rst_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .Q(rst_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .Q(rst_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_118
   (in0,
    drpclk_in,
    p_1_in);
  output in0;
  input [0:0]drpclk_in;
  input p_1_in;

  wire [0:0]drpclk_in;
  wire in0;
  wire p_1_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_1_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_1_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_1_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_1_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_1_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_120
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    drpclk_in,
    gtwiz_reset_qpll0lock_in);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__3
       (.I0(gtwiz_reset_qpll0lock_in),
        .O(rst_in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 223280)
`pragma protect data_block
HS4uNloBgVG0L2Vo+0Ty5mgpiMPqkB1KjiKgzlvT97NpvFLUeExUBKsuMzn9iU7qKzq55PDv1KAB
t4DoUauJMGGeP1JSvxlb9GW2fo9MJWjckzJNEE1VOl0nt1kj9nbu0A6NKvQBEWfO0GLBgjgMhFFN
o67iWzQjBWR4OTFKiKr1TyOOFEMVHyN4ewweYQW/u6iPg6yPmR+kvZfWs/0IvzDdUXgxDXxa1Nfd
kAx1jwg9TzD2X0aX1sHW/tbHTWmvS8ybZSq2uQVQ+oAuvG9xndKKkufJuVbdxDGImR1xxyJznkSs
GO5hh4P2PfUhx+tEM91KgKfdcFKoYylVSBz2z1GQjNyAyc/gEpAYeKxrxCZVewOabjuM+zGGv53o
cM59WbVs2pzq321nZS/+G2hBQZlIbjhJNQnZB1hgY4U/7iJXVOh6ZSawSTojkPYiq9lZz0oCF/ML
rnFIaBZCx6TPmPEhV/SC0Ti9phYMbDdzj5gSu3PxZow9+jqQOo0Krr6NsS0oN8EVCGim7jShaicY
dfhyALJyn4y/Wv1Vjq2vEBoOVsoVYIaG3eNF0qEDVIE242vlIILeHzvJnpin4nOTB0hQXGyODvb/
N3oehgUDWA6EF3uvFtvIsztJ1HuYQMbP1hgU05vr9GtWuRDQQFHx9MUWHU8dyxWZj1DuOaK3vwme
dDSvC2SLkGEvJkMCU41xSEbS2DHQNd9fPXHQxb8RRtLRvumzKIo1T/VPaU8J6e0flg99Aldm7rfD
6hp01VEa0Ry3IVfo7J9eSUUkjMrfJ+wwbT83y34T5KyFePBr4hALu9PD50fbs3vjMWNmVoYhjfq7
iDWYS0fxJeunMiUed5lL7Nc95SBOGikpE8EI7NLW/0yE83PtRc/6EnYGsTBLpsmSiGmYgCW2nkwJ
EGY80+mPUkiRXi3O65YjxkkZ0435Xc1MQzwpO+xlDqaladcEJwYtJ1WhHu94go9gL1mrPVHLaoXQ
nPxxO4D6ysLtN+PolQnWirPK5MuVZdAe7SkgeQaQZrCj8Kr4zAd3z6Lal/4LYPpEA6TDsIje+I7W
aGq6kiLcuOpvGRS8fm0EK/mxa/E+Q+KMcBFu1h8GMuc3pbflDWmSU+9obTMxQDd4NueN0R4T4sbh
u+kyZtfFMcu3FEM3fK68G4VaC+32s/SQqKffry8XnC0hn40hXdTc4nWQVjI3GG8B0qSU9ichL8zi
TTOT/4AAortlFPqPbRWI838P9ocTugeNBFPYLVWan/aiL1CqA3xgTxUtCRqfxRprWyd+mUkKz6BY
aKwItCvJBZP+Ly1v0cwjma8AMO8Vt3N5Vv/hGciSrLP2t311Jn6y53C8Z2txP2aGEMomXPVSfkg+
6deeGtKs6dbxJMyobwnPGCT9+70lW1AN3fk+MwXw5/M3//i59xaVsj7Xn09S4Z70D7Nb4Ltp4/Pu
nxSo8tNVbKkhQ+FwG6xbcRKngyaxU8iDMzqZPLibllK3kLeMQenZ3UH7KIL4wwYY48zw/29jnOut
Ag0nh7I5iFFB9FRFk7zVLlKJj+BxNiUkft6XerYJ/W2qES06NBqVbgRu/sH2Wj1wlgkpOL8ckCfA
8vIPwwv9cAi6f6pmR9L/hgfB9mqSzMIkUMh5gbWqkIG5BqN3y1yR7Rb340YlDs512T+AzWv60xe1
FE7gWjOi36PWkm2im0uRJqju71xxLRaSgy/mrZs3LOZbAkVklYUoXllGRxnv6V0+fLrLVHgHin92
aP106ED5oxvalHE0vexC559vypYL6qkYPQVs9cBXmaUWvv7UghRXHu5gPyH7jjehqYD+iQ7zo5Vd
acxlczsadr5zPHicgK9HlH9qe4cjYLAfqj4woDNX+1h/+3APNOYCzSem6ZZ2UUIiqNGYXRAXiclU
bONEYhgXd9GnSoi1UEd/QUjGrI/s8Y4vV9+aipE121vh4NNLRCniw0nmhQHz2E1+kO8rCDnohnJT
BmGSNNqLIXdCAGHvmAhaHAlFWYfQNNruwSu77Be/LLOQMclR7WgLD8goOAkaXSBSF5kwdxbH2frP
lGls3rAlzYAOcoT3lNi8/SJQL8jBgzOviXsZopZx8hpuldIwmRZFg1j/kRv9bKXFdQlokfh1KkTf
S6TRIM5KgquRmVIgjEVY57zUeQYVOOC6bXY860/o74LJJ0UnQr9JgcQZfdugkaHuf6CqB/+xuCJL
Yq7QTIGt/z09PH0XaZw8t3I1DoVlOcmNUsPar8iAmCoH4hV3BpTNE4zVKYsMOQc0d7PxyDrFlQCQ
cuuYn23r6Iz8A9BYPGcvUqBxX59H/8QLQzTjn4+i4hsZMO/+Kt19cHslzK7fwM7XimK8QSE62auh
/X0rUAH1PxpH9idFlacmj4B+cIcMHEaMzrVGk3Wc5NNhLS1WbpTc1UNBbAPKPyuOXqQo+PD+1jvB
Alh4ucN7jG1ppADXFiE9HQS7Fjbv8IbKdh6o6vZjKuQKnNHd76Lwdzmrp2r/fuWclCn09NUmx3ru
ddlTFh1N+L43GP2cqI3aVceKOqGF/SlcYSGOIpPbrVtg8qoaKUwRHQLF9aiRuoYOsnlajZrt0uYo
YK+4vxybHpcHDMP07AKopV/CNKZ3zxRKnnpC3pEsDwcMXezAr2MDWZChjP554m40b+5eo7L1ayFO
le+f7NLOhC34UpekW40H99BKIVtNhfzWtc6XmPsVOaoJCxZTIi8PU7YZ7mwFqE1g9ZGe1YdnUCzV
fze8J/qNlOtnaJEda9D+FAIXKkBNq3WspGLBc1SejICbaIOr3bB5IlA1vU/JHLzwiiY5U4lqauES
5m5AxzlhMKsZnr3KxVfdQJ7QtDcJkmLG+I9bSZROSMGVf0BG/LoLt/5K8JzfTGDhfqvpxKFeoG47
y/0/XnWubFftlnM4MePwOqt95j2VWxb0fI/xKsUTXzVa9TuaU9mD9KjHBheLmUjXoR8glsgYVZSY
5fmrNyqQaMmWVojY2sYUwBN6k/IDit/SeR1O9ICZkCgxqGJWY4t3yMom+gv+xoqwQCTBo2FUCQbF
ycIxDp+VvHg7P/fD74nFFrLbuF3BWHgK9KXmW0+1sMpwrE5dpDt67orjIRWuAkyqMRXYvcINXojb
W/v+hzMH091Cv1eo7UDI8y8h/8ffOIl2Y2XxCeWmErigcFKoz+H2kotZR/Lo1LHzxqdSZI3Uo/vm
eJaRvRlzyFmuln06Ld0UeWU52d+xx9M+dK3RW8G2DSFLrnjCLOyynrebwp1UsroZFDoTGAoc+nSp
2lD9+8092/kcTGKgcxL9KOEj1APg/cmZRxWgPoqfFBKz59L4nbg4lQpxLkd7Ff97CFagCjryrm6C
VwgsykYLfTmZ5nR8aM0HZqVPvP/XuRKBU9SyZCcELxvLf0IxyXDTbTajecFKFiT6bDsuDVum8ihi
OeB/wBYoFoG12PdCXY6edl1lJJ/SgQ7p3tJxkkO1VZU+T1KLqkqf49sLmaQAt7ieNIit03Bh37tQ
LqaFjXdV72dLV5bvYXh7+eNLkx7J5TpXLGjIu2+8v0VpyyLCrUBDS6geHIOj+2P06dljtnRox3F4
E4XOVblJCJxT4pDevc/9CUJgqxuIVnpE+COxqiPUcAv89YXblOkLAV8DHejXKLDaSMf5pftEOMlh
b+d5TyVsEwZXgRbb47J8jXUHfn+6/JrPVWr+Ez2LsHSWZydo5DnS4gK+kPfRxu2Y7pH4jFh7SIkE
bQCLPbQtjhja5u+ijkyO79IPchZVEBPAlgMG44Ro2cOA/qluChjwp9ddjzHp2oe1AteQDZkFtBvF
Hz0U5P85XlYjcclBK6aiQhWPC6t5Wmd+qmV22YrviLS0jRrZN+T7ebHjJKDmB4PKNDq/ZWeLyTAd
xtS4PKOZVrOgeqpQQ6txd3jUwSZD5m1JQZHjvBxRjYgMPC/IaBG9EFtdiPzZXP9gvGoMhI4uep0O
OhhuEveLLrNyTC/Eb2nOpcrUzWFfTG7FxoaT7odgAzWLix3c4u7c9PxEl7Jbf+6Lgw9WHuSeKBH4
rMsB1TDnkFH60OFN3NDGLqDvFT4SLKpEKOceRZQd11fHBfnvvu6s3zQ21XUL/UWYtRkpQqpNlYEG
rzsVtLWzTQNdkyJ8XbbE5MCACJfEAVv0ig+qaeaz1x3VO7ldFotp32fDM/DEGa9GqVrGYx4TPpiN
wEURBSQa+zMsSXvdOeFzwifFQmea6s1i7kiG8GxbGffuIJcLSu9b2vHSynfSSwjHlmYNaoDpLHak
AY0GHF6wxnlqJ0HP/dq6WhxDSLkRUYTXLQoDyc195roLmVg8IWmwooglaZiPvKiDOTRdwz42eLbE
mVpvdCtJgHNeg3waD6Br0ik2vzNqXnYldp/5/t4k52W69HVbj9V5VIegj+zIz/PoTg8fr6bSnVpA
Qqcx3EvjPrtqmfCy3yEsDE84R7ucNwl68Z2s5XuK0ou5utySDPAnmJpf0M7roUUvDVdl2vuCHdtJ
wX2Jjet0EPgE3zwDJJzYVwDvQvQ8Y/QZ2bBDewnLsZbwHX3b+i9r9Pc5QOiEp+t6CAytQcgNR5hz
nlvSajMi28IyTVkYZ1Up7QVRagB5Cc78O1JAVQTvie1Cis5oMu+SqMtc+y7gVkigwC8vqGHX/ZMH
uayF1GYQYBPa+MQdv36CS2Grmri18EBUHbxaRNvTLZL198dowm4SgSqgv8lOxMYvY5VyBZpKFWVN
YA9DXpy+NL5W1BtIYEIIcCtrRrNhnB+UsOPnpUQLGCPMOTWsjPoIFG5/zuc5rJ7ds0TN7w/5+0kr
fcPhmqJhyIZFiBY6yUgoN3FK1DUz3nX49W0n9cOkIir10pHsVkuY2WMmDLE7OSBAnFqbfmmiOQpo
pn0TEryDRGggXkqDn6WjgjP7JP+wCo7NRnLf7UlqVbFJ76Hzo7mcRETp+UZog6b6D3/NXSQO0UZK
sh8Keq3oWQqm+D+LrXijeGJF8z9jmgA8TKRI2zMZt2N6o3r9m69vRc3edECPBDYN+5jKDxlOgds1
lP34J+HwlhMjivIxMGmzcEoOFNv3i+YaX2yoXL22NEDe63AEZTM3zsnv3nFeYH1R+cs5OvzgFaBl
FDdzDmHh0wZtVAj+o7p/9yrQXDu5LnZzSwFOPoYsJEFIkJxErMf1BlmYA9YJ+ef00O3NHq4fJbcw
5BGtlIuLzE7nCaynogbTgDbCBbT/4UF7cOvDrZahbfdAgZ2FQhp/xrjmMukXpcs5C0X34OaLB/Pm
HR2oCcmm022ImZYrYMoeoKu/4zErdCUN/tSPpkhFgjWvdd/6xLdxBM4ZGM1D0inG+ThmIT8ChNpq
d6AZIDPY/lZ1YLLgZgikAyQ7nqrce2tOTtEwPdLR0a6rxjl2pLhnQ9O1ASdhtnKl1jxek3GPSiGk
S341LgPyP0PJ3ZXO5U+HcTAkIABL/T0S4j7oIhlJVqtz5sW/bxb5dzJCLheNyNhnTGKT7PmZeWmR
FRWzoY4bitwr7r/YL5rh5y8gZpDm0aJ5ZoW1WLobdhWqpgeK4BZLLPKIerBekdtmMM+KgI6J7uEw
Z8UsXtCPfjXD7KNGdoePikg+R3bOVvYOacj397DkIz1ASUqYxMUVb3JlifnuMmtJJ8AHRIMGK0Ll
PJyp0viB1/9+PqqnMDQE3KrMyuDbp/v2JA8aFhuEt8+XQV7MOGtuRhQXxOp0wWhuad/IS9ezM3wX
6ClZZUtQ3gM97kEGNsIzS5ouezzMPdpZOnGOcVhhcXsM/B/AJ/2huKTlah4as4FTM3chSdj5LnQW
1BOs9YRrYYEO4vcTWJ+Idah/sNTzRYnZIDSPBSueciSwJY2YCKE3/mlswJHDemjEYNv2Kr22CXdV
ss0JQw3U3/ZVzdlRBKMVU9u06TTHWdF0G/t74cLGvHD/QTUFDPM41wT5UUL3FN815JBNP0zhUE3L
FgQRBiEaGDnBWqCWgB2pnXJ2lV65XT/q1Q3zZorZMQ6CfG+xo1sv4DWcXW6JUw0Y3t/Am5ho/XW8
zCSA/zL8hk4CUzSs7XwtqlF6wj8QG2jsyWTPUENy+0yq5/Hg8k0ZDn4ZuTOSAuPaPEQZyzW3Omlu
rl+oVCMQXc44Ar5r/lG3lEUlZVulC5HImUH5MS2iATEINLgSG8oWrGoKi8ipsOeZ6/ZRHGPvlQvp
bnpQzPg5Jertq/hTTpBBMcrKjSNCvVdoMgMZmHtXAG2Lw0JgcInuj0ATSj2lqkZYLU9eTiyFQlbP
+bjDrEK10UwFl/CI5dob/OT2b9OT+w0lhigra5CQmJZGqNR7d3DCe4YVNewowOECsqejILEcZy/N
yacd30gMtl9CjmJa4l6aMO2ioezFTHwJSqq3RRD74CNS5LC/REDypcmM7ik2/eHW6Z/u3wcc5bA8
6NO4w/jRKyLMpPPpFKQw67cIOIImXIHQPEcs2ZJ/huhFR/xQhm3t5n4EiKR6ztDeVmClkmg+9X5e
D4KL5KOAEZQu9HT0TNBa9Qb8eILqGj088kVzIJOSzIi/sK7g+lNnjqDa8D2X69jvgIsFp23gGFQZ
mQ8HXu/mBf5hZI9RociAc52V7xVFtplV4Tbp6eyr91RCU82yDL298BwBibd5DcSppDXcsaeZ7T32
DvFM7MGjOTc78T3zu5cIwXodNk67Qyyqxb8mAPQBNAvPN15/tjvCa3HCRJhWXPdrX/UXRpLPFcRF
OsNdp7C97+QJVyHioMkxyQ7dyKx3ho7FWT5Y/I0TuSZMm2+f6+mMQyEBTsnlZPM0w8PI4iONC3if
a4+9P7NK9xhwWRI8oJjj/bjjVC8o7X/eBIKIKu0ajK2XW9uWUSplYL2I2MEiYLIBrtovXYGhHWHd
oGwraf3sHclflCJryuUH37mwxCBZ2L52U+YV+GRrGXPMg7ZacEi9l4ntyHOtuyGHlNfh0pzN7OS8
U//uYPtSAWwFDefnnPOpa3mQyt4bIBkCvnDYPtdkbIBKSm0Js7UEJdiCbxmPqcFQKRtvvD8fdTzk
Nk2O1CWyTnJzIkFTiidZdYIOYVex8ku0TVFRPZOWnEXHf+jAQw2tONF/aWiuAIfJzHs8rjVCWS1U
wn5h7/YgX/LBAB/DYC17CUWx8KOfrPw4282MHlWscDN2LCJzKZc13gWSEkgLDlWInafRvQp2KyCH
bdBuaeQzqzyfXry42ZVs1VKHN5FIHl5JUYDgJYx5k+xhWaRWu1BJ8gyoRq0/xhOw/WRaUFxAgJz7
1dPqHrZXWhmi/6GEN2ZEREI0hbuGdzFdJCSfxB7xWJJYV/jgo/8UfvF1QwcxoAbM/u+AORQMXyCl
XRO/UvpxrzVS5gK+qognT3Xib7WeAD1rR/WHn3c/Tqh75se84lZlfPy1MCuSCHHINbHcINtmL11U
BFeyIJl9CBNuvULcxazZFlqQpm0Hsf6qkTkuQ9wWlYu06LDk9GpQaDjTNVEpsgSbvL8zRn0LCCv7
AaWfrIaEkUEpU3pgw34EEsg83kVL4zA1e3fy+kMQFQJqTZf0FhtnOM+Hp6EIxdWhyb77iNY4HtqH
EGs3ZWIcxJ3bj78OSj1siYjFMmt8M3h5sbMhKtaF3jhC8diz/i0ffZ02zt4m28GvxG6Zx0w3LYeQ
8Z3v243IfdmkcNKPw+sBPgc6y1ng5b3zOGNJdQC21lZ65EFRm30dzMX0lPAlN8nZudA4aYRrCMME
6iSfEp1trDxjTFiMDh38VzZdns/O0+DoayUB0yVjH8MZnBSMWZkx1tpK2/4NoHhqf5PpGqN2qO9Y
58lWPibRvmfuiYB6xjY9zyUuZ3cHEyV4fIikstzP59g1C2nY7drTeY3ng8wHp4T5tq+6xyIoZVgM
dQ3hcwI6J9l1enk1GYoQo/jkFyF5G6JzViSEg73oLbyViw9hptystD8R13R44BkzfJ/QzyLfdnRj
JjPCCf8iw8XWS2as5NBZLtLUhEUAoVaAoGh/UvNNca9EZRBdxJ7Aervc/HiHveHQm0pOp8C0qEb+
wHWChIcnMy9ZcW8ZnC+6/jJjK4ZK54wEjvGpWHUH5bk5Nkn7qHVbocZ2b1Pb0jbqnswtqy7zAX3j
MzHqmppUpCjuo5l6vuPhVLNuhAcOccSkS2V9H7E8SQc8rvn5LYTRtoY+One/qVhvPwBntS3MpQkl
xgTzrWKaxVddzUnEI+Af2b7xqGImOm6e+FKhiB+3jLEnIPeEi3qvwTMR+RjH2r+rdaczKWJzNBoY
oa8ce6pBoNd85J6scVEVRwoGtiSNH7zb4ImK3pqPNvaze7BgZDgldwQg5uFI/U/eHk74BFpWCXfd
DzOONRcM6xOD8GebSySdmoFhesZV6IkfPyThVFQ052HRsr2gPvFu+BzBc/BgpIHVLUYq26r8Hw4j
yYpYguwH0GsAj6l1aHt/XTEDMJTRX3EMu+1CRJmxoE/DkBpT6pweMALbmabh8WiXyVjpOFHgWr40
HEkl9YDgIO5mmi8DXayFb7gXvggJbaSv4yr+9L/5t9LXdYBq5+h3D6IiBfxlhrmaoi/3X9tI/8Ik
fZnCXnmaDJipEQMF/k5Cx2IiqZjCA9YvaU3O2ac9+GmxLSFpPaOq70SQ2QGcLtRMlqxW1hjz2tGP
mPGne7Zc6WSMJHMnz04XPzB1481kkSj++TE6YIQGKMeBQoZAMKVDo13O0xkCvHv0mDnNhg2TB/v1
qAdM2NymBUDJ3v243JgvabC4Z/EGHmPwtFGez0c27Js38h9nsklGupfOdClb4tjk8w/jHk04tCfu
qP1oI81XLJf/Vsjl+Tdu1KOcsZ/HlGT9yqKqeMGzBOhzxPugd2gQCqSNbTrpGxWlRtK2J/yLzoks
krqzBAaQv+xWKJDxHPjSweGyVaL04Z4AKCCqA1SNcWdvWFt1n6tXNxybP3rO9NCxvk8kCO5oilL0
8qZV4rZS7E/it6tjP2jOmDUVHpi7/w+hcp1OaMIKqFkPUKXU+crxi4TzLwBmP0jCEiDEfnSPX5Fk
rgRQ/w+/IlA1vniTn2KZdgUbiuqCDg3YkTH7Rq/gy4FJeCK2jHksgNXDTcs26JdIEy4b4wlpZOMw
7OzrOFCGpLUDH9UShlIAq9dSj2ti5KClFsZx+kfrfU1BJlbHBIgVMRydVlDxpsDxOlT1IzjWJD8A
igrOTtolsaA8UY3knXRfOJtZ9c3gk8rEoeV8IsliULSS7GsB2lUnY5so7VSdrt0v9vluHnjCqdF/
zGBGj4U4uiC+dKptD3Vl3RpDV9LZJLOCAneRqAkgdc/mqOPLdjfnAUq4CC8opQ/cHze6savaXMkr
HhEpKBIQmj+1qqHxcGyC1hA+mz7XmuHbGPKErsvYyNGg8QCitSUkiE5re0MbP6FwufzW3zhFVGFs
/tqDPkQFUjgQ8M7ORQyfx6jCZx4XAzNHxW+rbL/xGrasGylMupJIP45Vnab+4FXEtWg+M0jCUOZv
T+RfiDN1Jd1N8YZdmAArhYOnM2U/pEk5MHd0TNFsBcfLx/7chqPJBh2ySO+JjBQ4q0ZEW6o3fT7+
yYnTS0Sein/TG9aDeobaQrZkpwrIa6orrO2QmISVSxcQLB6YIphytjXvBL5MZtFGzDYsDb0yD8ec
t3rPfQexnTfj4Asz85kkP32/kgZcHxlJpv1DL/M+SdOjULaKMa6Vq2qkqVdkDUNs/afE9+WSNSOj
PdL5mm9WqPABPaJLzLQNjWyKLqS6ExiceSlpnsZMUwdZz/yAjwGLviz1pXsDFl7bLdE7FZv1MRw1
ovEMoRn/fDEDaPqxVgGZcm0j1++M67Nuu7D13jMbcSkKvuVe0FknWjW83UJz+idzab6vndBwSerL
3dkaBebk4HsBhP3CP5YP3SIii28tlBDcYcjIyvDteKnmNNCzTavWfRQhpAryg39qSMbPDcgbPR3f
KfqM1wuGEK+6CAtwbItj6f2YADsEaDMNGYDYiZ8LGREtLSJiuURdA4Y6L7zVnhOEg1GU3hgWTKBT
5Zte26dHBra4WANaYVDuYmi0BVIws/TvRG5EKDmqiMciCrZCFhffAYZWV1u78KOcb0HwaYuwajA2
ohmOyH9kp2rjbnWQwROIfFhml1NNZCEN1xru0t7ZOTZSs+X7Z1rOP7MFItaU0sZLKaUxbwsQhCGG
BLYo32Qb7XQHvmhYK7fgM9R+1w3QTaxIxiGtMcWa9Z9dGJl/x0b4qIO8+kUDpFpZbcXKs2ie5Sx4
vV95AxlWpkJtGpkPpI+zoIX3hHdBiNet34f3J1sRuosMsWb6tEdVE3ATfluj0PYZOiFU8YBvMV69
ShDV1Rlmtot8LCFMfw1Fqr8uovV9BQwBNCXEH0zX39L4KB6aAGBbfY/JKjQfQjIjrBjutrydeDJa
jg300kXmYvSH2ntL21XxeXgBn6aZlAoKyGXg330KuTsnCJmxkTWvZ3aJunjkCHxIdx53N22syRbT
FzsU6brwfmceJtFjh2mreMu2icKS8OE6FZLFvzIlJmJIFvuFI3k2Gy2uwNcMBtC+Y6ECmDC2lWgS
nirfcQxGNAtfxduk96v/V58efblIt4UHF85H5GUL0XSBB2+pUos9zBPNxyLQU5byOTFacxXtsdbB
6bkSinTExqtPRP5MPG3g6wlSFAkzPzvJWBYJqorJ1ZrKU4DDnK+6Tb3HbBrGWutmWniVfWJSg9DU
juGpZB1vNG7VR34ALetFNlD8UDd9zcs6Wdt3or7BidAp1+4m3nOnqIGbJmfFbxZSXQgMWTqrDpgV
VBq/3G6LN4JgXe3QgZLijQp7b/eDgdHORtYtKTBncHdb5zeEM/4jVi7uGXDFEaJDJttYC7YCz/Cx
eSQCIGFF3zl4S/o/c6dqliMu9cgw/hVym9yzeNRmssafLzErZuN/p2OCaxKYfBE4H4CRJoS1f6IQ
py4Xk3WK80bRIpUOgQCfxzDzZYACmmlxnzAWgafL25oByAGiaa2y8N43bR3omxYPpmaTLcUOk/z2
n1wKdOwInn8B0xuTW3nQt3lx5+Zpu5jFb3AG/UJcF8r9pa+rXZIiKAPf8yEapSLefFIuHy75GoFh
zOR0Pj2999K2O5Yx8gih4sJMTVX+hYOIzS7X38vAjSERIuPtQ6XAp/ynDuuteziLCDw6gk7a9r3b
mNRHRWXJG2TDJzBnNE1tAQmqeoaiQ4GHhG9NOg50NRgPjlOxCa54JxrfjdELHnj3SYxF2nQs9ZoW
4IGGg4S7Yh6Qn66bs/LPCTmsmdDRELmhplyDTxvlAmB1vDI3MV8ZiMg2tPhjn29aAFqwDJIc3gof
x/z41eDPiWRvSjtGOtQj3gbptiQVJJKEWNYKqX36LBOIz1EOxKkgsKR8prbFdCIBcp0Z0z+qmIF2
4Qbz8dnogLIbHmEshtkDj5Uh2HhVKQuaM8ed2VznEzPqjGgTeJ2DeMMDs6iD1ByUFVD/XN1QPS/2
lKXvVbQ5nJ9Fc/lc5kBbVI7HdpAJzRXEIR/vMRm3ls0dmZvaUJlhTds/owB6p1jhVPmx6RXGwEO8
fNKjM8QUESoCb/S71nN0+aAnuEHxrcfH3XZAiCluEAHLqhxRjrdnqwBxFuy0sHgMDN94+6iRUzV4
6Ar6WbMV2Bqq+LNeJxl6trZo9gRi+9eEEuQTEx1LC8YC2VugjclNnHuO5S6uyjNrl770rRfQeItR
p+vTl3b3ZAbH9DBDLGeMeOPzZhK/ZX8mVW0o6h/OvejeESyRbL0RjUJRnwieBVkfsBz/qDl99JhH
OzyQ7czQBZvBMHlkDJFVhrNb8ZpvxLuY6kInDrBDNDZ2kdguiSqZh/DAbG842acsnzZjYh1vnleJ
VgCtFiQ4AgsY+RGsB8OlN+f39wLAA1TnQ8JaKety/XsaihuAHH33JIfzNe+i6XpNCqXKwh38CHpr
KpSDHCyGSsAfGMFO+vvZplouIsd+c7vZMftJgQEb3h+qTL9LGSCWnqw0QbQynL2XtokIyo8H08Wn
GlSZHsE00KNW0olcq1gIc6qa2LCZetA52c3z3r+Y2MWUBr5UydfvOUOysdb4Ct+u80v+Sffhxfvj
5tkikInA4VsxauPfLwMpVAVV5ZyySU2WVwpuMwxKN157sTeaRxdPGiGTQvkNEtk5Gnl7HVTxTOiP
0BDL5lQMH391m8gCZjHkIGB4TC0RY3jNQowt5Fjwn25vubp2GYvU9yvXK7NIFeSTErV3SIFcChqN
lhFV1INVfKOIolPHFYhmvEcOTww3L6DTRu+gyf+7uTjwwz/U5dPe/PcyC9Y0LyxXpwXp1O52qIQc
AvilIEA6LsR2YdMrfwK/6PhtlGE/XZe4LOM/Ko4d6bE7RSsd1wYUmMT3X27eE5l77EvFZ0itcAc/
3rlm1Y17zhdDWIBvc/iybB92D3EGj8leY/cppQ/BfmugMEpnX7Z4rg4SVFeBv5CD9u4+3CpmPaQA
xGanQ+rzKJwAG8VesXBD0Y5ywl54/qn6CWb4nEYF9VCGzxkTmlhuj3dSYxkXNa+iYcdSGQq3wTPN
57mp6KRk6++1oBDjSZ9vIKPw1WSHV1VZLw90DJR2F0UnaHOUKLtcD/UMHOsVaHUD99kvKCG3n/lI
TbffrXblI3kE+oVtlCL/1RIbsPVwc4UuPmy5i5pMIe+bP/xcpd5LJz/iyFsE+olgJ+GtsS+K+LwD
TMD0ajoKFCm1U1/3MWZyohdmIse2ybCn3GKgC4SJkZVfzGi1QcZxFArLzgU1xKMleryKjrQ7nWhu
9/bf/reXx2JFN3DEInIkhhF16zfDsrFV6IFqdbtv4P++aXWbwzkKZPbSgSo9r5yEqsxtfVz/tux5
Wv2iu6QTfNwNmz16Ro/XFslP9R5DQrQ2375nC0/FPTwWvR3iRkJtG+InQF9inxhMazZr+Rpbk1UU
zRZk9lWJdYgjRs2BgVZHTWbADl107uY92FGhOS/7phZYYKZmkD9XhqaJt7jb0a2WWHv/FOm345xU
4zj6FifjNtf/jjrvP0ojXGRnik2/CavskEsz+ep4uELl1WR2KxhfJA6HmSZUlSdHksh3GuLk+0sI
g49K4h2ZsBbv7WxhQ5t1lkw/DhVD7RnGMlxxSDXNxm84ZEmC47l+IWjzYKR2M5I92zU4q514RcWw
pX8S6qk34q4weF5xxIxrvItqkBjC94XQJY4FO69LdGgGNP2vkxsbo8+7tRZm+3jJ8Q/bAUlowtAT
Z0JAEVRskb90aWPFvIiuOOEn9QFkPcHitY/cnzJr7ucjFnQqqnCXAv8qi9Pzz4bAuqa34CYuHAVP
WnPvqkdewN5v7NcckyYnmOiSOGS+k+olIEHjf6ts5ykdFd++lw5++LjWKtP3Oa4bC9GJ9QizTId5
Of6vXoF8UA+IKvx9JnYS6Jvx6BfBQh084FHpbDKVAcCtIJQ6pUK2igwiwFkPqvVXTj2ehtLOHtY7
5EkOGUMJz71qNFnINd0GnjR9+XH9a0+nE+Y7GSIbV+hqf3jNIqZ64t/klwqZ9D7e3yBGA1yDREjz
KIaahIblcDC77e6sdnFRYLDq8uVV1T74m/WbfX4KuCdGdqwAH7zTdb5Vm00NyVTB0AixjJBPtXd6
zQJapR4pKWajXaugJJLrN4opc7gBgB7MXL03JVqWcU3Vdh8AaEzXdvmnvnp6zxLwcq4TB6ceGQT4
puB06+eoqIGX8qZ0P40Ykqffo6Mlm8SJoaRaNzTI4ahtesg+ylxuZ8zvr6pGs0/b58VjK2zWmqxc
1XwDO32tdOQnpra3fcczdoj1+6+nxtyzworZ3uZ+SMneCNouGYAwX7ZsCpIgwq7engy2sUjzLDKI
1/szgVVmitcbhMGp123wChNPTf1Gj8WZOGnLqQCgYDQjTCiaMWOWXAEzKSTxNNRLbkqzjutKvNPG
AyhcOHtuGberky2VSPKcjErCazS71EkE/tqidM9oozv5XlEjY+7tkgsA7WAd8QZhtsX8wqeHOXtm
EQuxItcXpAv9FyU41LLiM4bRAimYmpyiv1aetGmZL8a9ZTJBrseK21csFZSRLL84roRmZ0B9fpKU
+UirM6gCzr3XwaMc9WiQu/2CYJfnJdnm2XuOe4LC1g16BIosK46CwWGdJ03OYmQ9AqzSz11U94oD
WuvNAgNWS3/mI73/HtzF/PBPOMRgeKTvmKMKhw/DTuUUw+tI/1rNq1nqaMFjiw4W1O0T6oqNuIXC
XNLs1EAp+7esauKATv5K4sG/1q6ad4QZSHZ6wAinDvhUQ9qTSNxpp/Z3thf65SNPMnh/v/qiryd2
UW3Yl3iKdhfwxabE5mSqAwAcWwYh4U0SIgwVe5mc7pdreRWyMcQf6oXorQGL6uaA1StO8BHMFBBH
2MA5VYWu4X1cQG4mqeInwKINLe5XzROSl3P+n1qzfFL7KVRKxNxRxEjUkV5UXsGkOUyXmoP/30Zg
zpU2hEGYxryMqjnMon+ATMuSRvM1hI0QL9wuT822XRboNsZwp9bR9wA8a+9lM6bO3VEyu3xr7V3+
ZgbG6Jh/JX1dIm5ZofwMxw8jOjzkqJQz0ZIvZdpZdXIis2OVg2tVwujPHC9l0jYOFnZydwfGy7R5
IngJuE7LnmqT+fvF1mLBYbKdj+eqm9PjM/4witwjNw3BQT90G7A7s0+SPfUtJWxj4NevBjdggcFH
nKJei+lCc6xK/KhDtoyIV5jD1IpC2VQDU7gg95Xq35K6Ipk9HYeqjC897y+mKL7g4gaZxCPyMQl4
36+4kKwOt6xrJqZLm00rpJPdpgxPquoq4Hx8glcgtPSXsjydrPPv4uRmr9KrhPhVpHCX//raNDi7
qjoGFhw07cjFL7Fg+pLoUuJe3IihNVPtD+SwjsxcnBTC/l6veiTrUPnFPnq0z/+V7kF5uHDpVINI
y774CRMfmU7EStjpmynkNAmzqFgFDd6fRSNSpb0aCOjLv8s9y5JZ7ovTYiia46z+37jD81ixEuxu
0omIEzArCDBJA3MtEGKlca4hXehvaT4LJK7sosmzQIdawoLCDOkfc2YBDw4O04NDGDKXvR7w4+MP
OS7Sxhni84F3jp7DX0LirCObEpoaDfV5Yi9cSFHJ1BAl/pGup7Dtuc+/HGGi5A6qR7k6NhrV4MhI
LDBJZMAAiugS3pFxbJTJe525x/KTBgn8m41ERRgkBHaCeUlYFBsCGyAzqA2RIE0Ns9DvZQCVTLas
SceNXwQPOsO6/4hhpYjaFRPY/8I4Q8eU4KrNG57+8NmylaNKx2AD4thPTJW7NOjSmZvOz7z6iDLP
E6iGhDxjQlnKB7kSnMCKrZHN7AvAuSUFYLGmBQGsABSMQIFJBLlfrDvJXZgo6naXsYHrZOQWlrdL
uSDAqN/3hSa47JqzaK4r6o/ytBK8PWT499aBPdID2FXA8CgR2L41tse3DBxW/2wHB/P8vUSxLFne
4556ddHwFH0Pczy6BYShUqY1v/qO7LVWmGjy7kC15MPV/9nUm2q+n6sQv99aKY67AEcH3e6Gv3vY
EHNa9U96Q6R5Gnr+p6pwGpZtFnr2OwE1v27lpDDY8m8blRL6FTwwJLxoL9nJDkxQUkAKhtFgSKM4
DYiaaC2HIy03/QD5btdl50ylrlgQeK+COIIqBpLmwtYL/z9qcVvba5k2NlACbWh6DP7KLKIm3cfK
7qztLg901+0DRtZxrJogGYeJ7Gn3JJSAFVOcNcNEPf0pvQ8DAmCUOMkA0Wyzt+nWBPAa+fXRKl+i
bwJ4+GQGY5sgBD+wIRwRBXAb2Np8dR4ZTbL2sHo7ZgEmQtPhUFBp8pGIuWxLnDSuxgJ966Hud2Ub
8pWWA6wZEWS41TwJBr8LuYf/CAlO9XYetjtoRbeOjxzgT61qZF68tSxrJHOwgdBCYU7C7DcIeAXf
knnbNait6lGMJ3jEMrSqGAU6XVdZvSIdnVuQ3qHVOtbNORtUVABJD7DsdKQoxDXxrs2QnNSeHmDb
Hg/vZnOOvcZkARcnwNiot3o9xOlQ7k04Pb4AfbOQBXB9L+ksVsvOwIVjc5A3OMtZQhTV2lPjbK9V
kN1hBHzp/p7KzwKqWx4fEHh+csi/WD0aC0JHgEbL07BKKmfYp0jq4xXoWJl7Cgrmd4QAWb40eoHX
wXmYMvqZZFrqxk/FFnvebYhsLNbtlzxYbCKDOLKH1qT5ktlgT5tKWOheRAt17TMIseKmB6Jgukjx
DKQAvoNJcVAxL/CLdB3o5R1LMzJfVaVVxf88bBM/656Qc0eHxfbKFNt8bYyrBlOMP99AN6AVeFwL
t11cNXD/O/oOa9D/2je5SbSJRzNQWKr91JWLJ0XvoGH2Czr6wbXt6bjvEKvn1uoCLsNzAgtf3fOl
kGw5RsMUk0UZUkWLjd4kIeYg03XAj3QhW+h6EbchNFbVBQvGogoBFBenb+k+J7mifhz4lbvONFSK
ujXqNxA3xnfbBB/iDzX90RpyhIOtI6PKKTinzs7iPqAQIqEGuGoaGAqzfiq1OonXTsfEhejBFfRr
WhmswDm9qcyUlF2J7SnqDa9DPbrMUxKVtpKVjx9HBVAMTdew4iEiKCAPeSe3mIT0tZmn4DRK/luP
yF+/94pICQhvXxHdqSSlJTWjVUH6qIk35pNsufPyWTDFyYJHDWfJyGFApcZmwAXqco8DgBhn45Q/
iQX0YK2UHRtelVnb+gOV4t3kfPNRo3IcNLzNlyEbnIm0XFqJjxZ5wVpEpnAZQGIv5OMIS0wLOOXH
oE86DSUCCeoiNLHRdVSShlG7n94oU+otDJYPEJuJUS143FMbDhSEwTXK5i/NYKRP1+QNN05u2FyA
tZvncHh6WK3tjrjmfcBC0Tmj2q0id/Pb14UlpPJHdNT9qJFQMpkIxlQxqcC+Vd3UyOSYMRgloD7o
QtWWcTJf01Qe0RoHxaa+mvgDc3oLuAhaT63GsEfYt19aNS9+4bWw9MZR5Feao3p1VVjuYSPgjXbj
9s7cARiU0hNkZ94Dj+mRgadqhq83VOKlvjqDqN3oS/mReb92B808flie1WPI1eFkt7V3G0nGJU07
nA+h98UptT2oUnX1AHJItM0RmUYALfmH5cMkNFGLsNVh6MYrXP3fxV5l8dnl4MaGcAzrPIfuusQF
GgYlUjfrB7N/Tx4x27lj7TKGk07lM6m/66AUrzHLY8aNnVbWjmD92BuQDBH9pweLINxCM3saCP/7
lkW8y3czd690pRQxj5DiA8mMuAHr4AD8T8ufW3dCKCpIZr3zv49quDdE5DBZDv3LsIm6o+YFF2de
BLwsQSUrOXnmcsc4g5rhAFBrivIW5da+vIbRL10VC+xoxn18YMZjAZYNDjNKERVZq60x3/NGr8gD
sB4u6BE9FVOn19lheA50ob0EaZ44NY5ShY+gfEZKA3NCJRJe8U0FlCAw9vUjwVA+5GavLvmtmpdd
bxWhZfljyrXu3sUwNoksIrXK7MgKqbgZR4KV3A2cK3G8IktfnRHh7SX/ydkKot0Tt6EjgtqioCu9
WtnC6o03krDG/l1MCH9ZvjEeW0g5APjpIjfVwXqXDh5kYSakwGml1aa6Sn+sFYaoORx6v4f/CjLI
qgYN0/cPXJ9mZTsfIXbbW+MsB7jyh/NKdCT6OjqNpQiSta/PX1IRAV6xUKLIswyxC7UBHRgDlBQ+
0JifjSynVxodrTt5STOACv/0iSw0V167T6gK9SdOOAPY0W6SFzK4BznZ9r0g86EFbTxwiLQAxrI0
RJ/61J12PsQiAtljx5m5+VzUcDXK+z8eIKOjnEPgr/m3OkPwTWx3ZtKIE1ShBTVkysPXp9ZL7tEX
NHiADB20/4Ce7cIpWB3zBywOVI1bWaF69C/MHfg7oJlAJ1J8Ls/m6WHX6kWSmSVKpOSbBQcGabiY
PLfpXdemxF9sWPGivLL2Nb9Ibsz49JjhHy1hIFdZpxCMxeoQxsI4TNNKvmcV7fLfks8sEgWaEQxb
VoGLV4zrJLU/zQMBSkq66eMG5Lfw9rtzXa9ogZlZRN0lgBYKRJ1GtPLdxuwLbqmUJAg36QF5EJIv
0FWgzqv6Y2dctsiYURJhwJ4z0Qo9pe5RVrOxWtx2q2nh5eqIR2lVoVxbfIVmzfTQnJqgzeAWvWCQ
3GOO9sEMycA/lieo6HE23fA1/qskA15Aa7Wt95t2oHNh+SCLSTvwIDmhoo/dEUmtrW1HYrkH8a5Y
XXvbyjDlHOFa7mUEv7WZOO08tblBg8b78ZzGmE8vtefRbQct0dW3hbHqOi+CkiERDm/jTtEd73tZ
nPmz4Ze2dd3EKUIvFRaPBP52FBEzecFSuJtdg3Tp0msJDigtmzeZtmdhv56/wN7mjR9rhmqDS5ST
S6V42W47Vlnt5X3UNGGDv3kXbrSQzS+w3LCQ39MY2hT2h7Xx4wmWhjHpSJuCsOiPgVDulE5fzoWs
ab/UtcS68Sq/HXcWkq3F5ijn2DZEymmFfZmqCR+avfFXB89JwzFJ18REl2lKiWN3D1y5t4ED36IL
+CnnZgbQ2jFePUBd1Dj8kcI9gcUR+Bsj2jYMWvm8xck4zFg2r7USGx9iwt7zpfoYRfUfdHCXAF4B
wgbfxMmk1q3rRqFDk9tlZ5sv6bYBywkQGivEsLsRYhWGyDfv3GAcN/bHpLRaCus/4hIrh23pjKf1
fWe/dEuI7V3SQeck2DhB24tLYTpJZPh9lkPQ04b0tK8vemSIYceyKgR2eMMOihtLoTWmvDZQ7spv
vn9v3gP44f85RlER+Tp04kk7kaWSXjRN6pSqNVwMbkyK0NxD/+gg7HtQD3M8OrKk2fKZNDlE0TKa
TPNPwF40j+naYXMA/qdRZu1USnFakJQLo5tjpcbvM2n4RBMWls6dPtq1nrC3AKlsbGEPUhG9/JKM
oyBH5QcnouumL/cIMwCAilIAHj3qtIvH3uv2TsWTwHs39Er3Wbe2Jhyk2vHlHeE8nLru5nxR/3Bo
hlLOXW0cs9hw+VuZHC3pjAMzAyWjjMXv2qW2eoendXFqwKdImVkHa1ERs9e7bS1ZTOCWFCpjNX06
ig9GbvE75w9IVZE+MRXpXYI2VoPNGXLxm/tC6pAkaGuV7EhXfVh/xwurQgbaSOkEYhV8i6oDLBxN
LMQR9kmXq5gqGgHmMKusn8D4bpI205rpgc8I/4TwrFttlsR7bmvM0GCgjqKStFxmugVeQFgq/T1/
ymPCoAHaD0ICNYByrr9okUJd5DT+EWtJFR5+vzvHfHomzUTGW0OrI7wG4lF8YOSFSCkLgthWC/67
PBpGutpk+3TbeeXnYeW0rn1bjXXLL05gCPStD1KfU9VoCxeb57ke7as+luqdpKb3L+e+IXI0thJK
7FC8ZUUR/Cd67SnyGsjGq1Qq53KzZymPJYYob78EgWVBSKAdncJBS/OPhqTfnpYZF3hMi4svD/2i
SyRaREBwwFFK5PeOp1KJ56fUqzAK1UU9aK2X1xOZrbQhbwWZdjPbymbU86X6t1agDYWbFMYbPaGs
rh0z6Ip0eqhTuoj9Ce+qEMUdflwXVTbZRF/mElFklYFy8VlNUQbygKMv37j0yy8gczTzNMSEsyUS
VJ36iHEMlGKEds21wvGACED0bIGKmsrliwy/cRiDcsw/7XOgWGz+hHAv21PlCoWMJxqTZQqNsblc
XhOmvmbZdAmG/3J/U4xrx6SxhsBmA5pMXxsKfbt626FAD/KM/NpxWAjBm1zfLf/hhwm6p4uC/LqV
94CpjtUjnifNT4tMCpRN7yZL8RiXnH3gRJ8kmmEC1qOqCXuqOcztdhty+CAKkWzl1y2ggph0SGI8
Ne8MgTTD1q4Gj/5HUN1dngEYeeaz6mZ6xhNuwywkQUqWKlsbeYG1bC462AijpPlBUpPitnSeTfLC
Bty9t/iRJJWukGTuvvCO3E9m+DdbZYkrraIk77KZ2+Qz1WvHxfUL/CC++Fpr+U8UX253GPxeZpdO
zHn5os4j5H75x05xzvJ1dLPMJKzUkKtPpiO0xeTxhNIcp6/FeeboNVCVdlyIBADCjl4EUQk5HC/T
PWoL+G1zI7JPwqjoNLi5N+bAlj1dMk4N+amXltiGJ4L+85plaaptGwoj9mnppx2bKNfHOmJEkbNv
R4APFVGh+HGTux1OYscNdDT7lTTvp9ky5+2QKMEbG5Be3sXOZPoRDUDV5/Va7lND0t2kegzjiip1
DNRnAQ54SDhpA0CC1l8ARgf3XOa5tF/gBksZtzyQSSf8sg1ntCxzIv0AwXuRLoWcDNvm8LqhJVgh
LpmmuoNl0vossTeoAnogwWNRmZ5Ak/Q5BaVzB77XGRLs3YVUqlGUiwpqu7bFldzwth1XE6H8xiNd
gwyZCR6/tO7rtNaGqW+Vcz6c4p1M81Q3mtDpKH+OaczHjkTwkHYDA65T3EPa3IUtVr7Dt902wYTN
vlRdr8Wxg0LCvx18bcbuPtbV0UL+aBN7vkycco941EdU1qbSRo9/FC2T43TzKKx+T1UFLrUYBXd4
ygeSiHVeJ8tuYjnGF2rFJZNJwgLLKCxZkCGHeixSaKAIQ64DuEOO3Ge+sViHQZeFBVylDl++fXTH
RSlvg6YTeo0lwn4Z/orTdvuk71inpIpLWo6RcTbENGGGnzfBCP18F8qjyD8T+Su7g+MVNj108D8P
z2CcsXQcUEc6pzFbTW/KJZ+Ufs9Gs6aKRmvfE4oYvezhNWhauLKuZKGolTThdNnNMW4qz6NCzdbd
WtlVnfZCrJnlez/IBLy78YRXGZ8Rjjg/1mf0Ef0RQ0AVty3EepFhqt/jcdQONEItRZfX2EL6nHRL
oIkulKNw02KJan+6ie/oQ6q6+mNk6jbFFU8dSriTnFEZia030t1RwtvITJKsjQr9B3XPxWPNQksq
9I5kPstVIEpaDwBk/giAPMWND38coe+IKGMRJcrglRhUflYo2wqRSSRHA5SJ0NZ37Pn5liRzEEqs
Qsj4gp7QmzVHTaHsCMs4V1FVrvYwAqb/U1ttONCsL8Qmq+VeSDe43+4t1K5YkpBTzDfhiqI3G8Ao
55qTWMB7kI6iuGmvhzkzvlUOcpO/z3UVTNyG+cJZGjbsR2B95EPT0HsBuU9CnYhDtOf3/eZ5R+VV
1dgEqC7g/tT1pWGYhVDLfnC726yWcN5dbCZfd7xsP1er0A/KKenxzX1XHbuDMmfBpSDNKXD/Eoyt
QkS22FZwlSMPFq4s2Lk5Qvxa0eVDv/9wDBQ79y4Ap6S4Tds1a3ZKIDE4gy38gbIYF7DqJxwgBBbj
oZ0epG7fq2pN3kvt7JJta5y3SeO5Sj5nMTdflYWR9iejQns9OGjALdUcP7PB45L9ldUD1IfVTTGf
Btc4N+vNIq4PLoJ0HaK2s0bcd08f3LwVIIL1GZ8nBHkTdUoL/Bzsw8c3pswchtGyY1esiDti7FEe
UhlYtvwpPapn7SwtC5g3bTw1N9zV//4CaZ4rKL1rEVx87t8mocV3Utoeo6wwa+njdI0Sc52KA8h8
3UGfFAEolFlCdrGdWmD5XHa1g9H/lT7hwqzgnFtjOP+5ECUArZUy0fARAfVHjH8+UYcyx/c/kG+i
PkIqyg2vMgq6JI/SKWWz+nIPxyZr1K5B3K/4WtYFzmHcgCeo7cCzNGk27Z95oGz+kgt62uvsqob7
hzYjiADgdKJ4Uur73zveeCY/Rtx+tIa8t5dcNtSvUnsuRQeL5OFyz5mTOxURvunE+gseggI8rVW5
4blVT1PMrNvLAek8xxqeYmkbP+dybxw6ogGd3NdW4i+Bf1K+3tK8ybyp435bsJYEH9SLKMoGBMTJ
X6ZVMT7DKr7uXOITviMqjbCCpTYXfKmOUba7AMLjjex7kP5ohTrpeOvHIGXssydFIvcCWfBVtKhA
gXsLi8kx9Jf/A/cfC7qJ/mnbvx3oAGDJDC9jECBQBfZoznOKVI5mx8JkrEe2xu6gNBGnWHLw2UV+
Gmx22eMQn803BQ5W7vVOtvdGfiu6gq2WfwDejr9Wfuyfi5ND/DSP0MsPIM2QtE+5x4+hsn65/XKc
/wy08k17EE/sCInVpLwhkOYtYIZdR+hkrXTr1PhH2Z7M9knLXaR58UeZUo/vt9D0bP7kqTFo6bFc
wT8nzT9cnwpVvdCJsje5MXUDhGC3EOT+9M/wpO87L3IQlAzcCbZ7N6uJLDUwUhVfzaiDHEecZTQJ
ipnEXvLic84GZnoFGp8LAEqudrmFo1zZ87zYseaiBBeUCFIhRNnP0hIvVqfiuMxsimVGJMOORcA0
7SkbGQrRJQpnpmT7bWM9Wp87EW+aY+E3m+5+HxYfgXjXF+/Q5API0hoFZsh/p4PFh1XSeAnwBCDk
R6fCdmvvH00OGeXu/NRzIIJhnWMG+AnLhypBbYQ3Z7+8ZUtuAmPQv0L/Helv0sDwja0/Cg95RmOk
Hmx1fzq0ZzV66xgBLQnPO8OcAn6OzBlAUHXiv6ufuzXxkz97HPKrfnkXm0qWawmNRWqesujQh8cP
CDG6jI+G6btpUkFgQUP8bZHsIJ83lXpJYPksSjX6d5oBGmwTFskvadiPCVRl+kYkJs7YDEdtMZsZ
pAzr4sayBr3kMbp8RA4/kM6uaqvrugsChUXkY7Ia9PHo92s8Gghgp3faUSqBrb/lE3+oZSFhbtjk
kuXwuSE56ZVXysZ8cyT61sB4HGwzsAGMkfOknW2m6U/dWxe7W9dZNTgYVmhiBUa9KYgrlVqExm+S
qDOe/rwqEE4EfBKqR7xpBF1rAb7SP7u/l4F4jAOAP8JhF9w07vw22HbIEYrhx7q9vGFz/IfYmpXs
UVnCgL5LuOpaYhm/esux34HUjIYadV3QOF5kI2yHa44onaMqR5vf4483t/xkQOeqgTO2xuBUX4bu
mnra8HUrMTAlK6RdS9ioF8MxOYmtxdUhAbxDKIHAW/6WdQtqQT12dA8TIMtvNhx1ei2uTufi9/I+
s4aXwQXU6N1YNk76ZyD2457T2cN02RWCTV16vNU9c4S3UPQL8U4exlhiylKxxJ/fqBndcriTtKhp
UwKAkveoQPYf1lWnLLnK3oTFHG7JB1P/AHeewajTPKWMPmVgSqi6rPrUFngXTQHsxRvqDeox1B2a
yHx/RApVsiLr75YZKlnYQYWNMSwmMpEkODEI7s8nSqGRfrYxSgOl024om97+pqrnAGVigofV4HYM
5Yzhg9W49zp/TbPV4xir9NE7j+hv5rk+7xzoG2ekZsjhB05ufnjkEcjejfGl40rNC+cZDJhCKj1E
WZGZhF1x0uFIDtVW7CuGjrpWlxrXoimOezdpD21abPzZK8Ng5smETwXndUogPkI4Moqdo1x8/nGh
mUQkAvLW2clLbx7QJb0czTYligcTORVUuCXPxveiH/94K7j7d+LpVO4lsQbHoY2CJAFa3SmItpXy
mpscXt3IvKE13uE7k3RkKc1aR5NJoeXRi3nwh/PXKNe8DlBw620OA5tdKlM7Nr85Aglb7n3rM1wp
pZmY/pjciakWd2OgUUTSgFjkf9Lz5EoUiEVJe6287U4YNuAiiqaMdKhnAiKAA/qSXXh45d/dv0Os
adFZXJspYVmyT/j+TPtazj0wteHOSVpwnbsL5HAjYRWJQ0nJ1XvKPaGSnEOMvcPknS1cHbGtRy0H
FZay9FdfdoTA8BNB0GQr2UwkMDPe8GcT5vbIQmnlaNsVQKz+N/x5RpnWFFqkxd36hidUYLWSgWiV
O9JWMQ2Ll6K6g2MChabPzr1G+x5V39bjABOpngd+Ot9O1q3FJpx6bHFp9xhe6j02BzfURVHfiYbT
TcTLu7tsT8eXPp8i+0/mI/JGY6jslyUvxpXbYPGBd3Ryk5s6hoYHZFnLxtOW9WbJaY8CHf3wgXDM
NJIgXTqqL+fguLrWlH5E5poVY3wVj9v0hGwWxlLbLV0GracPpTj8qtkXJ/xbajW9OwzUxbfC1fLh
kLchvPpa4u75jF5SJiQkqRVSdv9WtfI389kcqsAITwqaEeTU7Y3Nz3SaLJrnolRaC1wk+fuahDfh
B95s52d5FhVGpXPjTSRex+D9zZVL6I/bOvByd0orh56TRVQI10xtmwLHmt2Sa5c/4Vbi47/jWPy5
r5blYBVpzE188qD/QLplhHwjZpjj0RRSmEZAcm2Tg348o06XLHfREaSV3SZk11Aycv7rONjlSXVO
zQChjeCKa2FPY2AJt5Hrl+h7x6ufWnCLIOm8VXwectSWG/fn7Fz9mlMTEzBmROy6OoQ+v7lggrAc
jG62Znog03ouJpEjTuswjILiGfEAGPrBZKUpLU+7vfsy4Z6a42x4M9Ika9u3uYAs+vH4CzPnnvrj
qqL3B9HEBlRkaB3WRGNc5uRu71lrlxBoWBfTWyjUvKRuZiM9Gi3iHeoeRsu3Kl8ddylUSsaO2Ufe
5nXDgd/ZfyYMCy4uRfp6x2wBuk6N9B27Lua7vLbEdnrEQDCxkb05o5WwtYOZVAr9qDFRfNDeFCOh
cEtOIYZP/z21prM1i+caeccDuyDFa9PR2PtxBge27ksnKWcytg98aIdX/HdLC2nUVzlab6N29pLg
mQe0/VrhHqKbt0c2owUka8qV64gawcfiy8MSHMFd0LWO6iC9bs6bFWZQiAA+oaLu/qhnjiuCE5AD
tMQExZfoQYhuEa0EwRyytdr9lTt9QYP6dsa62owkLlUbKhwU2EViJkz91kmrdCryQZlZRM4L2+AP
4hCFyrbSCw6h+UsRjV/R1VjhyHYURaLGZBPPP/Rwo2tO7WzMxpuzKuk0BbdSbjI+DDOzJn9Oqzp4
A4zQp1U2NEcdbWJiR4/56jh4RqsLkXb7qKCeNt49zeJQxanonbJq7wuum/AsTw/MCsI3Q6ZrJtPd
DwI7VgDh/QvWOP1c1zdhAYIcCcyF88VY6hJvG7Ki5f2i/Cawo4FHLxerzlZSsEUvKaTzc/PFy5SQ
8Nl7fZZr+MBqDHsETJ/Y0jMTWp9YOvfSK18FOvvN2sKkxfpkeXGjF9ZX14/zERojHrdWB6PGdmJt
EZzUNOh0cprg9iNIjRAjZGb6IaWpvqsjLpCSl7gBfuF9BmCotgR4VpRhMSeiYJuxGr6HBAmBzfFX
Gc8zEw3NDAd9LUDw+BxdVjo0tNB+uhKO1d6HPUXXB31EC9+zVmQwvcvp6gZWislxIUGNVnoohLYC
KoZpQRn1O7BihWUtugITGz+ibrAd3nWPr4crSeguS9YQW37rohY4J2Q7ZY85lwTOQRcXapAKd6oB
TxagQng3vW+8TJCMY5CY14qUMzHYosiAR0hgZfPKK8QeKopGDXxHXy1hWlAwWdPvkx+pVAF6Et8M
DkjEXBtUbi45FepKKAuImO5Zv5W6PpDbv8SINyf4hKy1FTzUZFCGhLsW1qXaUlxNUpMtNql2JHYU
YikD73iMPDjmSRieDpbusFOYtOEBJsDBCTyGWadLyuD0gS8uW3tjpo44NNxa0N3Gy0Pp7O6r16PN
EKIJcxaeWPMVltxIyphLUdykoWiILpVPYwY2DZ9hiXLC0/VoG1/GRhN/Nbg1Iup6ugTs3A4OoH0I
TAYQ/nXPgWQRoluUbc1AAdV1+GyaYIbf1B9wbNaTWz34gNxL67NEroQmTOWT+O4j+waIBwtIg/TN
tXlb909m/ESna1yaQGx159gfoykRToYg/BZwLlAJrGGxMkT+3TEIgXVBMigDszG1+qmApFrrmnfL
p3JZ816p+tC/qFCUHjdfbnaiZCxAe/O/pu7TETmHBwhG/t3GT9uWZFPPUzcR4WAZCPJvFiqL2K+2
ByLhIJA6TL7edcSuiTK+MtcqtGBaApZ1OTRJRGN175SnIFo3ktaTZ/rQeVsMV0yS1nMOqXqu5Gkv
Ur35E9+UgF7jVbI6+G0cfCD0sW17smYaiFL/37eRqCtDVoFw4bJgPt3vdLNLPVSus7s8jhXuT0b7
9SaP4FM4VwtJadui7mbt1ZNrxV7MqiP1e611of1x2QZDRi4VdYmDfal5SCEi62AgEBD1O7Hpa1d1
RiPs49yZ9gnsYCpicj9ePVdWwOluaIzaWcrUSIuAyCDNWRKVIZ/RMtmJ1q0AAnx/O0S6wxhJCXVJ
FXyXbCqF3KDvI3Up6Wdpk//5ZVaynnuMKetNd9vAkKgQ/U8b2v3M8Ph/Y2lUeM02kDnouq6v9TCg
eph13C73Y6rxjSr260pUrMeJqsanr3XiIZXyZAAB4rnClCpTudWHfSkQ/J+jD7MTSMqjbdV5EIXg
37DQ+r98totewan03jpAVu/iRLTBHLUbIho5FSxIUG85FB622/IKVrv00FqpL0Pr8RaI8oXjhzBh
76siNONJoxTv6sly8ZKY0VEZWvs6FghrejVZBNZiOXstoXD3TYxBNt1rPTHu9U9YEchRLHbZEGZA
373Ubt+Zcypxa/6Y+GJpT0cExZ5PbAR7B4i9XtgwpT4YeMqQWZRvXxnbtqVBc53Q6hiuZ7jnDmsN
to/TCyR6mJFz2kp3FYkEg/0h3KT+PgeZvD/0iIrDUTUlL2pMTHtvQm8EpaNoxLp847ho04HijDhz
z1DD+/lEtdeFVLJz0PPE7lo/9CMEYeDoDy9BM5n2D2AEK3uqqbz0Pyugj40TF8yI3j7NXk28ANdb
8X2H6OV5hayd5Fm0Ep9f15LT2CcpUav5D0wrrk/PvyuNnbptoEvFTC70kIwR53I6JqaLjq4VgnGv
32YAzBnepoB4ymVaSyjpo07701i1I2Csh0ELwZrgb+tsslVvmjxbdjKsqP8fzRpVKDBdZ2wxdlxn
/EIkABK7BlyDvb4F689Rhe267mTNs9HE/NNuwJvm5NnpNBQztgkI47oQ+9Fj1WlEd9aaQbFpENVU
oAhFqZsNq/NJzc2kqBM8FCXVhyvmLdw3nhAK7tsf0ciBX48y+/eIl/gvBqsRaMk7PSeBg4BEXWAC
tVlkw70cZraqW97PBTg8xNVI8N5Q9HhrgTShzUJfCLdl0hrvk7qaMsNpiLZb5yBhpIm2xmWd+EZe
5DOGkqMtA/cN60IrLa3MBME0tdSde7QRhbUiOoYaMjJv3dYT0E48AgPd7NZXCteoxypsZ6KgVR+L
etgWT75ruWayb1H/aP2m/W8OWBKb+jeG9vgyWrxL7wRjebDgk+edO40zxjeM6Idz/+jjFmjYTrdh
w5oa4gHXoCaBdN6WNQzegTIuR4R4uwX7aqqbtW/7nUqDMww51babTAjvt3xU9/51fKtA385VzwRu
XFrupYQlsbdgxfE5uPcXBPa/WJctssKP07ddkJYM2zz3m03C6EXRCwYX7cI9u34gK2rIJcDlAEw7
s7UJt72iHB1gFzJ1wtLMUkaY+uYEUUDqunVVTXNGu/T7DyjpOa2V9o795IM8TTdyYzbL9eN3XFRy
VoEaoaQGeEVLLogQzjbDS5VJBtAO7ueF91Hfx4xHDYOE+uTzzPLgeMHXarQgyS5GdoLe/V/Yi8DD
T3qUFTmXpd7O6JxwZghH/9DVhRXkBlIPPqVhRwvEkJJZMta/0eM0oq+MlRW6oKtyW1skOnPuw5f3
Uut7wv6qHH69kzBn4N/Np26fGJESeOrqr2lsUUNaQEKjBnnDFAHSiMtb2R2I3G0w4oxbGFjVuOuZ
L0x9o4+T5tz50oEzYOL9EdssnYcdMnbcGF1gYQk+bzW2MoK4LGEVPumCRcCr1cBftaVkrc1FixYJ
FwBoSVF7wp/C+T77g2Ecc3Q5Uqqe9xflZSoOKDy8Sh9vwirS8ORUcIS7K68h+4IvzPZFF4yI3CG2
DjvzBC1lk6VuRqoOi062koBGCD826W/HjxTuoZsiUUJE6CK+fD2k4iEfzAYfcdZOGlBpDF2uKSBC
gC1aYSr+/1Ip960fUXjFVmWKEWHStMqKh5nc7Vyg1Bdt/AMqKBIU4bvYMk8luBZsjdRyERd7n6aO
g32iG7rwYE36SU8AJosshrcfiqnEnZ+HqqUnGduTQvVzhrwXBZ37xrNRfTElbUT2fmBAjfXwn8UZ
quRCqZTrzyotctGznHgzcvjIA+5tnx6x5v7omjwdKm3DA/W7G43rNud00x2FnH55lwakiNtWNKq7
WVcWsyWID9jmKOvI/wvuOeRc7UNoV7OtjOd2BkIKUa8oodqWfQ5g74u8A1RIAZ5FUGZ9oTKyObOe
o9bur+RwrsqfOqDFPFZP1PwABgwhNc5L19i8Cs34vBDrEUHXwa7YnpdKSDNVY6kS2Mm0RJrhlh4u
UPp1mdcIDS6No4alxF1OBxbN9hluewGdsyj+wk+PZohRZW0PIW2LbAp+QLSGSV0jRKSc61kSBA6/
cZJvxKOhGx+xe137Y4JM7U2N/SHoPhPCNKUAvuIIqh3QXKoFgJKO8ZVb9gC2l4Fzx2ginFcYUxpk
a6qVLFVbPQnvqaNeqgeIwN73Uy12TggfZh6+0MNkPEIJarFNYZq7zHdSfHan+dvLcs6H9DpeHLxH
RH1LtZ1n3qA/E4b5F5cfwE0LMKTOgec7sRcQGCzS7H7CcNdU6FPXrXujvD+zUEexNchDL3XL/b5J
czY0UznyZfeOjmBHibE3y50YtFEbv8Kg6LlVubZlDdRU+Cyp9Z9oP+wt1rhqgZgf+9JXJ2SmCynL
LP0bSz9nCz3N5cXP07qOlrZi8vWcHfSrHU2Qc/GZhdbYOaGJX6oxGvZg01ozJrrFRp11Tro4k/yz
Y0YGdqW15VFB4CBGDkH/JTimQQ2aRmxTyBanR9Ca3ZWU2nI5/2ZqhxFQpwZet73JcUS2UqgOL+Oa
6e9lsEAAL/O4UbM4l/aGksEv1agOUmjFtoSYEoRjVAzVXCKH28K8qkC73DFkWena7D6TKAF/i8Sj
azepZ9+MJOwTLYNnBJdXF84uNRs/J8m1d49QoiiTg5tdfxASOYvHlnK9U3rtXkeLJxiuNGshCqCz
CFcXCJc1cEY1StOiuowICBYQ+3M2rme4px5K5ZereN2sJCtLj4pcvzgDN7vclipOmJdyCnJZc9mE
UFi19//MPINeRJeDVk3KmXreYOQqwF24QIMEWm33CRBTzdBouMqgnIHU6JdGDrFom5dkOwQM6Vj2
ouAPOe4FZ8k/p4MbpHPNlEL4w/dQ5sLxGvolAuIcsXablRWQ8SGXoiwRNbGZu3A/aiU/yBCgxQ1y
GwwZ3djdX9VVuRupfHIKazvAZ6ZKlbOTsJsNUB1+ek2CGDfm2eprWiO2SOFgSCINrA8EUJAOtIwg
srUrJBXC7vHb6D0nlCmruphyLXGDDhE0eWbQMD27Dd8LWkW+qeiAUvnX8BJl4VqjECKuVu0Anj3l
XeWHoIIr5YI0E6qZLORgBgRSPBbp5RzA0LcM2F5r2/YVOJ0RYiVheM2a3qNxf+vtaHXox9zzYRbH
TkRv230bCatA5FIBbRe9FZygvuVX4gjn5Es8FZYkFAm1zct3xNpf3LVwr9bbufIidCCMcmVhLxAA
offlIwUKpNPvsbc4yzBTnnnQx0iQ2uNj/6SjjtuI7E1NupRAFHtRX06ekNrJ8rG1RdXLOIsGiDeC
CMiuqRKB3njg2/JAVajJwfwOKereahs8EZV0ZbrvjWc+qN5t9omoilhYD3C6OSkKvaF4AjhTLNqn
NzV670wYHnbLgb2A5w8BEce3CqN9aym2Rhn3DSR7fQaDdm3rSF2nkL+3vuI4yVOVK8XpBn+pRbHj
5dHVBeKyL+V0196HGLEeRdKUCr2V+LXUCOkJRaa3Rlss1a5BuR+zbOzsBdz1AYu1pxki0GTiwAql
2lubRIu/7l5Q23xn8EIm/hNBGq/cUsKPEaT60mreVgWqKzIgVJgKxYMBTxAR2Oh8J5vrBPlaEorX
1XAUtQrwL8vbFBJYbuQKFO9+yrMvD51PNO5F1Z3VpzCOU+SwDB8SyeLj3zZJEUjG/DqlzmYTeBxe
gBdHZb8xle5B7opd9eD+g7Etxqt3rAuJ0kk71vGnqq4cyWutEdyE+HirVhb3fcYscb60zjTborqq
7T//cSKDG1ZJwTSSa+0RZ/JYTvJOAlzrnCTjjYFpGXsJXNxOQRG6o28p8d4vJR7La9XYB9HVPaS1
TkGpe6ripeQ6oCl9PzflHEBOrVNt0WPpc9KUqy6gE4M6m/a1YSxSig+7AcbKRfytZG5DBIwFbZb4
v7dHfgijC1wlkg/0qmkbqOlkyAG/7SH6PJYrXFQzoVjo+WwX2jbgSld/AHtAcK5dTsgwT5/9hI4n
qwjOootBHMPPwDpIWS9BglSI58rC1yY/b2ba969zvaSlnoWzHepOd6rsamf5aWzq8/Srk11BICnF
ncK0HiICBfHdXGakzwn5WcgkMV/+RebNAOp8uQxkO6PtgQ3kn7PFiSTZ2FLE0k3D3vbitdxJ/uD/
1Q9XJgvLb4v7/T5inPFD1B2WAcP5/GvqBqIMOc/tg1eAgdzd6/sgQLKJ7YIrYKlLHfuAjMq6dNqv
9tsVoRLC7QHLckjKYGCtp70sJ1nD1DMj6WZFU9nI9BF8ASLiMWF02k15JyxrVAjKbad2cBsYktNl
Gdy79HM9O0TlBIBOpr6wQMswupei408irza6JZjcsEx79ahYZiD9DR/BTlfN1MDKeF+ALUn7L2XN
/DuLzG/eW+mpWbfJIefdn2AzyNcr5jgMF2Obr078MTFirrobVkb6SNbcpYHqeZ8zWKzuC+IHPlnh
mC4Wv13iZ76uRVtpf6eL4ga/bwyXgK+IRZDPs94dRsZPHb0IQFe1ml4cZrEbDp2m+TyqYCalX9/j
H4WgxDk4spLdFZ94ooKpfLkR6L37LQIixtMJTcHWF3FmhABlz30JpbvIUAw4bOSbY8nkfsx/4B2G
Gg+1vdmDc7cJX/QUKULfcRnwZSKEBZ3PkJsvzLZLMV7uLcMRvUduSIap4t+pANce4/9IfNDleXWA
aSywC6rCdmXquOWE8EN0SAAq/BvZZffIrIyHVwv6ZPBq48YxHyOHsRnh6T8a6nJMHdLjmwrBg9GU
DvaaGOxwg6MxNt6QCJWKjtFE9F9Ym36VeyUvUKT9Deepiut39BsD0UGLR21P6LUtrlYTCtGqrsU1
dRR8xDtWFzKNUFb/NOeYtAhoyXRS1GnLuu4KEh4stGx2ryZNWzu/CGT8Ip6fpDGPmgENFtnqG21m
odj55O9sDTk3sUlmkKpdjiJuZGG2yBZIUB7ngIn+ooOF4kFALPm931/WwfW0TywaFHJeOmlAkCxe
o3xbN8C/8exAL+VSdywPpZKznUCavD5FbL6a8vYnhyhhcWCIohYRTWFhi6BjBBX78urff8GKQMVz
LuGLmroFQHTXeLRf6A3CyCePvW8dtTXbS65wkt/FbC98x6ymaWM1tz0fuDxm+3sxG8Y0956wYcjt
ob/Os1eDrR5d81sGzTmKwodNAFnPQEDuehkGiLQKC1Sp2sWgNgwIcasr9/dSmAI4wuDx7V6epqTO
FlksRdtKg27WTDcMVMlxXhvKsmaLYqDfv5RV9YsVPitLN3arQpvThQR0wkpwYVgYyMSRWP+Y6mnX
ocjdGzOdpY3Rw83XoGJfphHLHXg97u9sy9ShoxsOeif1X3iKbATVkWFQW6ziDeAGM3q+d/aFOuqQ
IMDo6r0kOk+xgLdHvJKIMZ4wz10h0qK2nrXnr4EiDWBnTTlF2MM+lgh1GHesIWr3i156OaV/7fVz
QUBdUUW5IrOeonguOz/q1Y5vc0ac7FGy8AVbUE7SXYJZaeUmGVDe1nP7rMawgxeQP3Kn57bToe3m
fhgPnaDR62K0LIVYkNwJTqn+8E9eWejgry9dQGb8PJszcsjkSVH2kCXJ/11LEsxKH7xMPFJDc7/U
noPCPJ68HW2pv4uy7xPpRJAEKhCxRqHy9Y/WePfCQJSXw/bwMCY2f93ZcV2BQ6qQMxvts63759uq
nA4x7frisCb6wYOb/9Bxexi20qM7gGeDOD/vdiJDWbIXikRcMMH1Fb3pDPIYonG/keGZip3f+0Bp
Cm07ubpd74Vgf2B1JiyZoh8XMY/Z2hwTAlR66ZOT7vVgiIy2bDozZi7RTwRZNjvbcLG115lT9DCq
/giUjJ8mtYz09lyn/5V0RgpFcP3ZlxHK4pPuJ+tOnIku4vqQ6CCNRa5POKeKjxGZLp2t1SleFCXD
RQ3YJHym2ZDdN6fgGlMhENpllyAY0zH5YTPX+38l8Hwen/5h/CVS1rCvBeMdmGYwex2yKD+0VfFc
j25h/7hgnYen2JK5uKVovONHAbBeQJGvGLRr6Z6Xn1s0OsHymVo5qgHScuoEzPH/nsV742aQ0ANT
1jj7TcVxGhCynSUG+Ay5gN4GzM7lYtJcVRfkhZw1J+ZLizTkw1RPEdOCJ21PZ27nO8sz1v641WCl
hWwh3gUimzwTwZy+ycuB3NPTPeGUtAnU/vs7dr+p70Y5GaZXzlbeo1zl3/a8Ojdc96C8YVr7dJ+W
Y+nBRjdK/zCEs/z4MYd8eiUsDPfPH0TXnu4UH/QdI38NBgarGc8NNAft5RueRbVO6h2u9I0kwqjU
AV+iQofqisx1JCNXYqbvS1GO0ezP90ggM1S+03K8qZIFTBinWu3xk7++ybD0ByqcJy2GtY92Dz+B
XpfhR6Qf2JD9czFfVXLlzuq1mWIkUw7KJmekVr0pSQjwO7NFHhpOskwbTJeOwWa68xs4TBPpK5OQ
2ZmO53F8pKXJKKceIx7e92TLRI2NpXMzSEyN0uGf5XZA9MbSvADOriV4ei72KvpF4pvLNCG5E4ST
xmclzaU2isHYxru7MB3RLqmacjdnS6EdSSQZpP5CuzLLpTptGXiPHv6dk4rICF4zHaa3Wqs5uvQU
HJYMGlfEN8vdA2+ft9W5VRWCfUkLX97FjALd4q1+jzD3XmKOqaPM6Hggz3sNjJuQWeOMaa3cTH5I
Kgd4LhC84N5S8iTzEd6OZM8ARhtmRGjg+bSciq+DmZE+/dGrlYizG+Zw5GFkYfitPcSWNzCCBDN3
io7/enB/cbdlQdtCDxman7AkvZ4p2CqEZNmP0KXd8qNjdc74eoLiokohKJ+DhMNPw3iny2IlzXPd
HAOFs25E7mAe3HOXSg63h+2tYbAPNpppCf9BD+05teBVvQaVykolr6WKO5RYOaG/4YnKneYuwLzL
UN+2cI+OjPy/Y8LT/oEXTE/GCdKZAzGa4lFZP1Mva9V1bqUFCPYfxIy18R9NW6tsxhCI91kVz8n3
Rz0wF8tGD0u7hxAX51/OeonHu2gNvqhQJjNddrM1iLc/+6v7Und7DQOIqujzu+4qu/pVl6jwm6uc
KJmH5mYf0gF9y2+CTy8K3IIWbN8COq2OnhAPmhnCn2iZ6C/F+Z6HZ1YspvjlxgWDxwG6Y8MTIlzs
xss+xOFRCEpAeUMrDnsYgLIxqQJKoNVWabrDjC3fUQknZLU0Lm2go37wA3boOqa2XGaUGPDPCfTg
t/Yf8mI7WRq4j18g+CoVBL+/pKeLZksd2ry5fDGpHmYjU/yeHHgDA2LEIsBVYgJsuDAx+kFlNZF8
eZtHbgqECqNNh/oxItel+pBkWXCfLNS7258xh5b2d79qE9Dbx27oGZBt8VNNiY0JYtFqHOhxfyHY
Gw0JPro62FyqzCZja1IPEDfh7fMoyDad8ViCAfKvapsHnJJaD4UnkMkfSxGyrfa2MWL1+u8++M6W
8p+SZf5pMk9ef2fJP+7HN19D3/EFjcoc5MPQqipnVduJ7jeoiqBfmHoPz/Iz9bqw2H2aR+nZHgTw
GkCfkpxHgVOQCDgibF5h/yLeb6eD0GsMHrXjqMZZBMbIwF6Hxweqvab/0RQxDY5hr/v9Z3fHOfmd
p0aro9TjGLeuunozM9eb2xC+7VghPUVJtZkYVLZW0Uf4y1Q5JdBU7JaK4h7XX+PR5dSZxk/LCvbW
9OY8qGIKn0a56bH74kv6Ryb9G6OB5oitSzyegIID+OL82QxN1slV0rogQxB4FMtyZyx6V45C0ote
IKg5FGTVBzCgvcF0SW/8MAxuCegBCVjgNN1Xd+ODh+otSIiNwKYGp0GwW3UEQF1rRjvUgxrex9pR
Z8vsfBoddHpi/m6UjDvgTD7BP1pvad9yna3Bs3Xv0YTPmsaJIouADpF80blR4wVDWdReQUMb9oJS
UrW8v9/kutYttWhF/1p8mVFAmz0o8tElfbS3xDJ0b3dX661w6yVBwZcDtN85ezutvEy9qF7ScpoN
o9Y0gdhejlYlNnkdGcTiG0gqfgrQOo/H+doPHup30mrfbxyF3IqjjwrIYq4GduGw5NS/fN4+0eZQ
12giMe1MpvwARqba1os3gOGpuXJJH4+R5tJ2pM1cT0svMEVOOYL2kTDui+TIeNelZZXQll0X4tDN
HCHLMFZ814e5OtgSsYT+aT6RlnJAfYLF2b439lFkZU5FO0tsJC/AwnxQCyEiA7438hs4rM7ZHPu6
K2qRClnH9dWn1OlnK+SlT8oWvDtw3XysEe6EM1beuHw09QALFf7PIU+2NhJH8r3n8oRjjHG3y+BW
eDvGBNANLuOMQezR18sD0lsbM0gT6TTczcknSP8X0Mo2DUUWykG89VHQDqVwEjYcQFDv0K53wXrk
WCzlHLwqHPl9GwBhJGLsJC6L0OqPWOAAXxqIi4er1/kHQawW6r+ZUqfvHMNQrJw0Jn3+a1fkIQn1
1sE/9BsuUrmameFTXT4AwyGh4wZFTX2K8czVNWnd2YJCQc0iXeU8BE1xZTqKcXrzBZJ51xjjS+w3
pHpIHV/YVjOx8cyEZZe3SbR2wY39kxkVb4prby7spBGWdEtVw/QMmmWIsEm6EdE9K2USSAyxcntN
NmagFToukmft82roc7w+tawzzoCWu57s760YLSIDldb58mQUDow4Z+NXT83IurfaOuAIA/ChYcMG
3t2v/TX58EBZa5uzTwIQqmHv8KIJccoqHTG1eH8RAVr20uIFxb3nhfZUNOPML3hQA+sq/+TtRfyY
IUNOwcM2uIhqSaxIuMB6iYLSlhHt6bC4APUCptb11sIdUmg+Uu56r3KKKQX0K+UD+i8oov4ZzM+h
EraUN/bOSbbmYnY43838uSrYvT22DSP57oRmVCz1hwrPR90eWbphYxcetNcbbaKhry3mDU3TGLhS
9+fipmr9jj5QYkVo7XxDBDxLWN++ZvFQ0KriS1Zw/LMTIwqN77F1b5cqHUm1PcQ60sQ63C64JmPt
KPCbAWw3ynfChkPw+uRT53CQDEhbjVvbzfHf93ZlMvukSIVnvRFeXCKXhOup+9aTZW1QNdPGgeEM
UjvsFypNCnqIqrBvkv+DaiaR7pb5zGdlVnZk+8UAovPWnCupaEPBZszYppvWJRu8hhTPAcIwgulm
hxZ0QxXtounuDwF6EuL7lHx1Bi1Z3Mn6PCpBBzR7HnY4LUE9jVqiYkc5VEiqIxRbaqHi0doW3glf
9r51ik6kQxzm0ACoGrCHPymbcSY6+uEZ+e45H98vMTqb5O/iouM1QRUY5v6ub4Bvvtw1oi5sjZHB
+m20F6QRoDQAvtq2Dmpm2ZsmLWFr8FUIWnAxGW2okdv9UJ1Chk9MONFzjzZmTLsBS8HbCkj/aYJ9
3PVtgLGuiB9X0l3Fswx5QJbfpZn0p2K6iKoMD2nXb8stX4x1oSiLF0mHCkrBz8Qpl7/NI8RmQ5Aq
R5UptZdB9zIObsKNFfHs3OdJLbN4i5xpGM9rChYQ2ONTxl3jS+x9ifFgOsnRCAuXfitDEwbRkY1W
dSPlQks2SA/UxvOaUkg/uk7Vt4hzm7xaO5vdq88pg2UxNCuWi7B6AoI98JYLuyZ/bwY8PpiVBAJX
Fr+DxzoDFaSixRPIMudwSMyILWGMxGvCzFe/p5fWr0IMPcC0+/82pnw58kOMhoo48XQ2PqAxB3+u
gN+cjAAigFxJ2R9In8DWDGuOBQZfk54ntaPWdkQuU/FSoWJjbJE1N4+9MfFgeHriUpJawSUIVwCZ
iYi/D3ZuHsLGgWCJy6DAmvZnZEpuVeYZgoW6q/ImzXf5JfaNL/BVLe6Imf2CzndYXrjvZfj/U9Gd
n94b42w/fECBTr9Hv3nyWty7FTSxmIFjl8pujM8JGh2kSTx8PDCVeCy/sngNIzKnHNGkVN9Loh6r
PQ53lsdw2LzkxhpHe/a5PtqkS3W2eYZxT6JW3UXsoM+QBGhCezEUcb7bYfS3jLm5UN6Wfar3MMUP
gTmHMpotBhBqR5BKS8ZSP1iBr9CouPckPqBO0kgkAwMm3kLvjAqzCsubGxW09GHbpuEFNl8Klznt
av4jcNIf8H7CkQCNM6QtfJ60Xw8LfuSna1hGJtoR6tOe2Xj/1X9LeCflgJynaxk5siNiuGeBNOWi
CBetrYf3PPAMJpYQlfAYhB8E0BLmvHX48wc8i16T7YeWZczWsRnYM3QvzmayQlYANEdF0Zk4FUyf
OkIg0rNcDKTTGBfLMrUEN4P8nDMxtfR3rPrqce5BX4leM9Bc4hAcWaLnA9ASdrikan6SGKb2axD4
NUCI5I3RME35rLLC8DclQM5zBZG6MClg5mew5ZVJV5UIdnW9st959EXD8i3NfNvq+bR8+t27xwiP
RDLLAQHxHuRtHB/tdIJJvJ+5MLOpWsRHPyIkLfg8QFSaLHmlzZ+atHHbQtxCf7pvFcGNpR6lYDZs
x6BhrDoyL1pfbQn0OW8vpLE/g4czjF1S/spEoeZzGTL9HC24xffNguy3lkVlzAq3FCkOgdUdNyUc
V9K/CgOPWCnTbw1qnBCABG6sNykbqlIHPib6d93v/P8cidsJ9zn1sUlXWAwCabAX34O3AOfSAXfS
xp9FmwayBD7DOaua6W48qd7Z1h1IbIpcM7r9s2+NZo3Q5SpkkPSr0NCCZxlf0H8St9QXfJmeB/qX
8z/ljy4JqVxQdRhOs2pxhMUbTiHA3ov3NvX/LqDODlIyJLp4o/5BxJ2Zxt4X6rYu8G6Eivsp309r
ECwBCaPtnHALaTxpq184wD1zM20KF9OB1LVGxBAcLe44Mc+RvHT4Qg5VMZDNe+L+8d1MmgxUpB0C
C0pPw+wx675ksYNaCLERP4Kz2freD1NGF/6nbTCLRCX0F6qd4GRkqwaR2QLMYx7P/cBponAX7G+G
Is5QNTyaDNbIH/H1qW9tFlSoxKWBLa+7K4HXmIxf+Al0weVyUOsxTKPMgVTsD/JdbRIzasX8EYS9
/G6o3YgwtGpKYuPb8jv9us5NNxKbwMwO6yHcDUMI1t8wdGGThBxu6vxoUCGcJILod6WGQ2rBk8S0
B6ffWmMV40/KZtbip5ME5BZfQHNeQWDc414Guc+sfWLt3VQ8wawNABjIve0Z/GFmcxwpvKwTwL5m
t3VDuEV+EzVhDXL9AsMQuOFH7F6IpJHZneR0nO9cIHaIDu/scDHemOj4NiYJU2PWnOeEwJRDhNxP
IgaqLs+wiDC9L1ROmFfDkTLgs34PhWdrWr++FIFrSpBqfWoGLg8bgYzg70CeqN5Kxzr0vH8e9TWO
JGHtujBf1ogIJt+dRM2298T3h1tPN0OqNFf6ebbDrZnx4Ir8y6OFLO/An2B6VAJqyVIHcNVZHOyJ
NhdEVMTDU2M4/b7gq6B9FE0lHcoytuCGR8y7e93UNGVGwDwx8p3zX4v2z6nknANp8aFHFrQGwMQp
NvpwLbbCQKzYCdAtEKAbbDWib+Q3FHPYyBYWoPPdgYjlXSjt/thDECZbQ406PLVS7lbZJiNjP0Ip
+YD9Kffu+OZhiVYAbqdW1WrpgU26cIJnNn9EhnVETii/rqiyjRtVccqRjfJtRdnlrmbb+F1gFGFI
/Oxo37Urr6hxTQn7+hay5beYE1lz5awMdca248+MWgUUrzL7UmwmkHPCiAWoE8Ao/X9sgEovxkAw
JzTeTKf+nylOQ/VnonVkd3znH8F01qF4BNwZJoOOeqL2HIT71DBWI0HP3m/Kl2HyjXvO9ulrkWvx
vXZ5sAOApEudrxgW7RMgvZ5dG/dwVpL6B2F1/YwaWgh+mu1VO1akmDINvEr33aFPejD+K9urWIRN
T+kqDIqrn6qIxEE6jO2CxmlEzhICvwDZNhADbuD70t5MerFn/CVIfZ/s3i13mo6p03vcwVcVu1I6
4Np8hMfcua7xXfbQ3VmyJwmEFAQgq3F0YhKMJQfSRXvJ13glnkM1SYgwku6H1jiV0xiuAHsjKptw
BjAOUk0urWmBZaxCaG2G6wbwfCJNXWi8Sqpi2bAX6J38YyszqOy/e7dMczLU4YW1oHTiJ5SLPWqM
s2OFraQfGJ4Nf0/SWXeDc6w6E7w9h5JQFeDHRcVAZphESzqlJV4VeszBMRQ8uLbw95vksmRLnnSY
Xu5XwmCdz2rxYiU+xAkXAWj6wWc2I4Aim3izobkR6MAIXlROheocBQPQFP79g9uEqmr/96LbjiTd
eXemgkhIq1znIicVqUYM5qWqEZRdfUdI7eP4bSoN5Y0tzlZHrjmsKpr66cO1Eg8wJJy+KOJAGIq+
bLmalXKWS4GGBaDR7qvZjFcS33smK5yA65jtL/ONCFadCPGA8o35W7lnBS8CKKthFiKaa/wjSFb3
9MBK9LvOGY3ZJcr435wN0h2z41nTgHh5pqKrxyUAD1odLVlaZuXhHhGD7HjDi8Tv9Jnnr2N9L3oy
xw3Z6i9+9j1mJ4iW1ogLXcQWYdZ2xqadSeUFPx/C2IryISHO0SgO9MZj2U9T6RMRUAUv5EO6QoX8
G92FaRCmUAwByoDrdWcWoCNietLayyWytDPHmpeWVDKGVOXyx+L6d5bYo6IeANn1hkmu1007Q0Uy
1+JF0WeOFxKJtAwUMeSCMPP4c0TfBIlgk1gmpj7pKikjf2yrcMiRnT/LjwT+G8twLPYT4K5+1I74
ChfywuJfuSLU503wxQH0bdsQpz2zdfXgrB7SSMAXDjIT++SmIJ9mgZdJV1xbcWeZp9/0OYRfxjUv
BUwxY2bs/lacFqBl7aRwbIFWMDwH6UMDzI8IKg5sEfTYkrnbF1lrQko0ekHT/XcC1IVOvXjZOPHh
qV7fbJpAC1whw2K0ocyMZTeETDUAelCKuhB4xPeIWb7Tpq5I/G9PfavAjk29dl959xVM/64KKWQ+
aiq6iVHCQ7aQowIZorLIbcdrj8QiIoOTn0Ew1M6rY61oQq8dN3F2mTwKBiHdgFwmQ3F0icFkYUrz
qLikx0fMgz3m88mF8Mc4pYqa6IdaSYH0meQTK4wbifnYZLnIIFj+vx4sZxR+8cGO2BpJ9jNViYfW
8J4bZop30vmEJ8i2mZCV5JqMNaoj+tsPPGrmPIOSaY+vZTCWI4O+5gnLs4bLjJk2voRhBNxAacjC
R5/Dc9GpVUKvcVLg9sZBg6Qm+bT7KgfwcDeV74ZXl1OuqUwCeBeuwI3z/BazkK1+rttOE3LjLOgi
rY1DfoPkH+UZhr7l8zEJWG3/cAFGxrFn7QH/cS09z0mHbY8IC0LDTfOQ/hXiLG+7wQcXpX+q6I9o
eEutmdiv8FsDlL0zaOI+N+8SMgPrGMlb6gkA8jgv0hZV67txAwmdGuaMXgJtE3Sb5yi829pvCTMO
ScQSAQ4elJlubElGGfV6p6dElKOerbirM7aVVT1lXZpYpfhUcFRtE0oaOsxUGs3WbuhKESiCCjK4
aEWq+ESuuxNoUDhG0Dv/tEq4tl0XUoy/Voq0+wSj8weD3vXVtgGkcRxirCpKp2EDq24soCCXFaIl
Y2ap0ilm1F/rKyMDnTNu/pKazUjr9eQRI35VUxTQIDzwURj3Od5rnovbqwqLCBCVayKP07w2aqkV
6RwEVflb0NLgEhii1seblnnlWUvR4tpyLXUWpqzTN3nHaUWf+KybfJehSkeUabZDL8IuSaszf6Al
JRp2mLXlHpY4nlOITVf23uCy0PHykCxACN7MslE4gdC0H4JpWCkNruE5fnSpr8Q/ja/sbE/AttO3
j6kZ+ykaIgi6kRUfWYTJyNIJa5z9ajTL4BrwLfL18NxWUiU3p/ei1PzoOfQBbV9rNqt57uSuG3Qy
ffrXFlxxGr6zXs5EteKKoZNhZq41pq7Cs3Bfv9Qhmg4lH4bMNfdRM9YGg0Y7PE/sUlC/Xl95wGCu
q1Lb4BKygyeXeopM8520xpxv/ee+nsr55fSzAWNzX9nvXZjRYUooI2UeaqMLh9vO54VOCu5WdjO+
ZpQwFGJzR+YfTDIzYFlMjK90ZjP0syZksfwqnDbFGOMFGqQ9C6xd1EB+OHosbgTjtqdcSRlWa+/y
r/3Lv1z8R2q83FFbqYK/qF+9QJaZSuNcgYpcbBPSoLnZDhYjaa44ZUG3IYmnl+RYjdoRC+Kcvq6l
XnA6GBrpXCqajBWEGyRe2jUd1MiaSEY8mxzUYLetEEAYSkmy4A1aAvizhACkUrpOi56bgN96JJ5C
zVlXMbyJlgWh1CrdhO7yobDYRMBmk0R1Alxv48lrcjcPUspsHHbIr3PWEfgQTtDSfIE72SGiSvPG
Yp33apiCLc4ibbhrNTjDABbYRnyfuBr/3gdUm3IrJpniXIKH1hS9xWcZE9hJJtbaxEhlaxSpD539
m3+BGJV1E2q8u3f4vYbSdE5pBOfxGzDEaHUm0jrX4VS6bzPRSAvNCLl/SDW95wfVlH+PyPeX+seS
OYsqdAGXGE+JgMwV0+JbYbXNa9iEV5Qa86HtwPPaKXQUHUrp78BTwL14ya7jmWYBMqTFPL8bDZ4e
/rNJikICbDlaC+X3cjlMZbbZTK1xvbqna//X6C89UiF+KWjEggl1NBiGFYSWfiQmdgM9UY1H1v6m
yvwAPMm2grvXIq1IDTd1sNtD9gPZoAP2rspH9lNrhTcZI4OEfMHQGdieA8dX7p014lL7Jvx0R3KY
ug1wB4aWLo+YSdG33+kmSmwV2AmoGSkG9YyZTvcKWXe1dWXx7MBLkMLbmk2vdvbSXVzuLMasTJOU
+YcMwn9daUFjw0qUxKER0Nk+409HBtbcQwQqvy5eeZweGJ6UIdiFK4rVKyiJcp1LvTKM52VcLIcA
E/IXwiPWNJNarOwDO9yD+iZQ0OZUb84cpzLbyl3XyKAaI51+ZgBlKCD/D3+09+Kk49JfGiD1GAyF
sbHW/+krOaPSZ/cdwS+634dQOrA4d4Bb3BU3Uj0xQTdXz7XcR4gJ/SYP1vIzP/Ik7ekre4gpNzsk
I/OeIzLg1+oRoe6p/naUidErc81PVBvBvNjOgYVIg4PlHaghMfPJm2HqakImBi/IBC09dTwbgBPV
RkyKK0IojJ9iZnQXG/JMZDkC49v7Ox3Lj+9z0lH6VuoPIx6klIN4WA2PnDgpm7yoE48/DU551TYw
jK8MN7MYu1dQmeiW/e16UjWJ2inhansNIqpxP+isIP48AkJqrbIAhyHjGkZzKafO26pnk1jUvO+O
rjpXGBaXaekvbnhucelizaVbEQSUHiGgCarb4F6MhaAa55fhvdJFH9PqarLfg+kEYUG6ZHc9OKIL
mj9w4XbOfQeJOkvwwvUgfRZcb6c6uvp/x8R1hD6NI1NbQxg/tNtyBApDpse5xtAMg3GHAJoQc6PU
NRzIpanhDrOIafgf6pahXCtclfQdUPe7OTrMi6TU2KzN8+U3XhTbHezCJeuSTQ93PImYy+tffjiH
nyDrGzouM7FCd0Spo7LmNbUbp1nxTXtoYHcbu1NlEvDTthMgksWd+HkOLpi0dzJ9LMeq2eBkflOL
j/WP/gzOuBmxkziehsOQpcNJzzr+bVTiFdMHZaLp6XfazycBRye7Vl0D0SWfFR+iiAe+53QUyLk5
DK7zy1r0QcubKUEgtuKSyDZvYFcB1o9Z+j26ZSGdjYj1E0IbnwkSCY4SX4OVQ5IVcC5kF31n+gfA
Q/fhEFBX3PHQvDcFGmpUevVbAHtN94rE/YP38PnKtAsZAjdt7I8SU3CCILUxBBgX7u7RQYofRZh3
FLPwYk5X0ILCEFUPh1mjNzLj2PuLS+6uUEb6CUeE3d9vyUoEzPbEDTePBHGxo/jxQDnmRaynbTu4
31OR2X+mn0dUikzyo+hWWvmYon0Fas3fBT7ghdPdaBlRHpEmpGaDdjt4JGXYtsa5JwfyTParFpik
NqHpODGkfSIRLqTbMoglEhW0MPiF2AcnWZdJjxmfsEGVZV+zOciTrw7p3y0Lvt0T2cYLZCtqaYkY
yHxbheOSX1+Y1+nL3D2N6ff59fK6Nt82RNJtOvgYxruqyxM4IMI3yRXCJ3+8HQ3UE5abrDjNDkQD
8e1iIbh9S25Wip1aXwdvFOrqgEtJWJ0bLZg1cuXcAZLHvgQDS0Pa6Oi0d7Y+TwugFXqNEiFxUKVF
6b2cjyfJlQg/KlXQ79xakLgfamyH+L7eLqnUtHcEEilGqDmOTMPrk0ZZt1dTFHThyu/HTwuwLkBl
n6nS7soPGf3aagmN0EoWEa2YgyrpleQe65+mJobT6u9FdpRCidrnrvKe4S9iTONb4OXQc9fN+yC7
TfUxEoBIV++TIJkGouBGdv+q2fv++dUWkdXyt52r4FC/msC/hJw5GFn9CU5yj5wZOz1C8v+4jja3
jkPrIPhgVI5A7ow3NrCILG2ZCacHBhGCRy7yPLCD2zX2Cewzx6dctcWIfwGX5I4yIo+JVAMwrpEb
YZTDnJm41qbR87+WBLZRwLZ9lVWwYJRpnQYwkv/L7MqeoRvhSR2cYvcHK/tldJ/j4s9wNIdcPs18
90dfStzSW9BvOndflF4d7joEio3vnCcMt/JD4GdWWpmOtuAJfHRgLT33ts/bNY2a0172EKihvN/p
990H86ja4pr5PywJoX9Ab+HSpe1rnNB3NeSvZFt++GAhI36HCUdvnWd6gYomANHCys5JlqNkacPL
enYcyvU8vGYVqf0XdPEn4MKdpk123nHyR9Ye4mMEvJtGlnWJ0VtR+BRGYo10DSPhKC4sL7Cv5dqY
5h+ksR97whe45MNMPiBOliLlAowkMOSKgtW8ccranTb9qTMq3oP/GjVA0U7r4UWkFL2m8lrevay6
WftFua7L6FbHe5ttL5wQKrnRPHI7SvBCvkYZRQgwwXipZSgfJP91+Hm1OPr+qyeTy9xE19dJ1fP1
SgzgAy8dtnz7UenJAPPCokLG3HL+vfLP8NJr771nHLN3HF42zUFlDveUb69LutGylq8ljaPzQrCl
FrsQzuUtqx7uP6/eJKm+s8Hfz8tNAMGG7LLGO12E1zNOMwPKHlzStNz8M7QiB7d+kwXofbHDmpQQ
lulvQVfzn9dZkI6OboxYKWYcvd/W90dSfS+AisSWFj/f9oMN4pJ1QHwen2POUMrvxZicgfPyBFBI
vvBbVfH+THD/LC4zlw3iv1bv1U6POD9LPi2YaMfBHQFQRZX7wow+mdoqeqWqV6taxJW5RrxOBVLA
pxNMGzYWlzNEHxI+Wffh8SeG0HXYgwfo2T3OtBs/Bd2LowUqNDm5+1WWo4D5g2GezwtMnroFFB86
7k+KlvnXVjJTYpYkjAlKwI2TJrVy6Neb/QKYeDphtOzMjOj5md0m/Py/HCPZ+c6sQMYokv/O0Pzs
VST9g9u/5wZsTX537ZKsvU/R3CvBA92260wYcszxmxCQ86g144zDpdsopHlCIiR5eggZoabnp9Lj
o9jUHx+SZTqbWu1N5jz6PKZa3kyTiRe0BGzcTj+tb2PAObxQ6CA+y7cGSAhXUmvpB3CiNPE/ZxmQ
XIdGTMhf1l0ZqsHmvdfU2AXs+AJ+RujZHpcNYM5vy0MlGXuVHA8wh2WfPYH79/KNAkeukYyZJwMm
k8IPfJwSENKD02hHP+4cxeuQt7ixQBcVF3efrzUWZdskQVfBIwHIsmMQSntCvMRG+hJ2R9a499pp
t/KX4GuARbxJytBckFEvpCf2CTCkY0DLYHNv1rqV7F4TDHlhC7fLWnOCAr87entmLt8h86EOZN2B
d6S7OGcxDmz4duF+9ib7/V1sCegpTMKbL3HxmxGZJD/Yi9ZeeDFZdz0G7D8FpiDQ6f9Dctw8hg97
oDCVlIoUlA/n+EYNWxayq+KZ5dP9iKO06/UuiPtvg5MZ3g9B3lLWu174lN2AUPkd7Zpkw8kim9L5
6D3NatXJmf1pNIuPrVI8exDfoEuqLGuTvwyFa1P23+Z4K7Z6PgCGaipQBl4GEACSY2moKbCx6b43
AUOH9dH/886QfV/0sh0tqNAtgiY5HZTk4mkamBw56+7ryCJ9s4hiTHImykOxkcvtULj2QDmfet4G
uqRq2BUTcJmkCu+0Y8Xgir3rDyjgJ1+0UnnuaO2gu3nHxHDK2zF5cBM5AIij1c16HALXJoZ+MmpI
iX+abf5ad8q0r+NvljAeoDQcoCZmBwJrz53+B/Vf1I49iXZ7mzpwzN5+S3ohiak841weYUVEYZa5
lMmvSx9nTu5NAv5HpIlLZfP9UhDVA2s9Wm7eb1+xoDT2RUyCf6v7Bqx3kAN3c78QiZC9v/WiMzJE
ZOGhUmknMEcxqp+QgIDrNhjA+466MWF2XKmAL5001xDz0lx4iepD3tr1Zjy1ugwe4GUgcXPh5Wu9
qZNVePDf/nKdxqRLuuuQiT6SmTSkQB+z/e1xqMho6JviSmFcD3082YNLGxlTUM0JEq25pYXfW4XG
0pPRsbXm/O93ituFm0lomhM69LFZEaLGM3lwEsyxxttyVxqgYPYRKoSA4hQEbAJgkvvxIIKcnLhq
u2HOEcmmUgJgpB3HknKj8eThpySeftqzz0y36+O0LBE0JfQNHqlze2jYEW8jpXEJPZzHw1ykGikC
fS2mZmbGu50awkhqmVvXbJSTeX5Yo+BmCZPvfVh/TSeRiCQuiX4CaC8WAsmMa9NeYElz+zuAxPhn
MW2TElVBOQyimBRFqAJmjc+OD9S+MMnrVUCz3k0rEw/9WSqCV0wTVpIPw2WrFtQoF8mRU1Pa+kzd
k3WNip3ZJzmXe2PemlvBdHNzFNvZ9eYTR8zmUiXYnDN4XpprRZEBoqtMD4ghWixhzKzcpAjqoGDG
u8P9uF93uconbIlY5yXy+BwEyudaTARbsoyRgauG94GeJaozMzgKMtLi0YkEj9m7MDTE1W0tOFru
JvRsq1xLh0laCwmx5/lyFSgvlgJTPf9YiBd2TqzVa6po5aQAQJgkLTPfOpt8i4upvOCd6sKMvfAG
0slGi30YZH20igRxffV71JMcwQhbJQth4tLly+OTKdmPb6juUOyiY4Q0aoRifx3kmzF8K6tofwSU
M0+0+VP1FdSsFiWvpUJXcH/Qp9iqa3Z3R4s6p3W9F6yso22gFnODw7j366RjAWSAOUPeEVASd3l6
hzowalCiEM/RTH+WajHni+rYH1zcDZJ06ac1827vG+LyjRdpRZ5guRd/o//evquLzApvsBjRRGFQ
JqHeWsKIrxDV5NXf1CqsZ4M9SeJtMGxmThW5uDaA1B9nz0v9ykXbzab/wDzYHDWeLqEVYBIvwFJW
se+AEWI91AvdQshZrSi/qY7onu4tH+UY/NnCUVhMH1xbyQxoYeUv4O727wfDNUtPyts5XunHLSWi
EBRRjP11xCFNmURDKYBUM7SKXqn4lYqf/5201iH15hVrbzySlXW3bmwfPF3vQEFIj9eFPUe7pTJT
5R8bqsXj54V1/vZVdPFIOhMaoTG9ViEvTHh6GJQ+4mMdx2wcDWhCGzm552QrGvlXVpdGiilo86tK
dwdT7DkwNQy73E7hXd8yGN/+zm5HAQa+awHyrMmxOF8jI8Y/YdduAtmgKaeSmSRKtwzll/vs86Pl
kMFLrBVT1j6LXwPQKO+4yDQbbyZ0y5eMWyUM9GS8fsE6VzuFqQ66CslEgp7NGSRdK4Fpj1hjR/RP
Pt7UysWXS1GiLYHxTO5M85/MJmPor/xWrihmSpCnJfIv10OQ29qLKYENhm40QMACBBRziAFk2LGp
1Q8LaAiWh4yFBjHawZJU7A5eGGLSCkvjW7vjs/orun470TZGq8SQIThZrmDMYy3fiy6huiFsgim1
uKT3U6VT0nG7Rx0suPJ4VTYv/M82ElGMize1EjWFNrSmJGPBcCX56ICzOIwxsFnzV4GG8PbKONUe
LD/EI2Dnoab3AIZ9SAkJp2umHJSSjqEpcmS+aGwIiTmpgY02sosaJWcMdZ8BQ+tRyNI6c9S8nTOb
eMUNXdMoXRYNu7ewVmTnHAGdRNQO4jUzpK1zCg4XwtkQtSNpbmsrRto9YynONgHyJqMVEvTOnVYN
pSo0JwuxxrVuLQ4IgMfBJqjeftiyz8Zn15hQmOZW9cYKJUk+CgD+jNJW8t5EZTuT39neqs+vuFt0
gJy8sXrRwyx2X3rJzsEF6B3/OLND6tB4lsBexTAcyCVzF3C21IpjhvWcAr9juSy/Id34x1Z0lKmC
cDe+pJR0OAAs4yYoYizT7Yz+3DMlT30xN+LEIHvqcdmxAVglO6Tb0Id4HeU4e6KpyiKA/jTOckhX
KzNRAG7LED2BJTMC2QzOtKpK5yhmgAXpsxbS7yr1Bn2Pj6wATlY6LUFpr37CWzmTZgCkG+JBvrGw
SxExzT3P71uweLoTuSv3CIQDPCzthgCzVyqROB6L5qSBzeI8EKIoEGYZFxIQDQa5dwPwFqH62rUo
iEUEkVwMldTxfPhnNmjJtcFI/R7i7T6CwrctqccKr81HwqESXIQO4+7CBWsAojnske29/8/CIa5V
cW7VpivFf22pzQ72LA3p8+mtJH4RywXOgFo7wQ//MrWW7T7DnUFTq15aF9pVeNy+uUWJfduqLVCt
JlSocmlhzcXB1v5ab345qKgHpCXCqrEptNTaU2FJxj2Hq001FU6koqzpHxxeujXIBDf4QINLyVPM
a+fwtYs8HbAxX+CEuYAGqHkuw+NSLP03ZONF3uevpBjZwBAtTFEjqvYetYw3TJU6Rzcdqvu88bTJ
IxwZElAKnBl65C64hjvK5uBJz96YFed4Qkdjk7DI+eEXrEe9v7Bd7MeuX/29awDUNLEHlmBcadYF
k/eifqIjvDKWpnBbHoRMfsTPcPbtxr+C8EoEfCTFy+0hCGcWsfkVp/IjyxsxE8VZN4LkSjvlUUtW
z2irKQGzXgz0tK4PIytMOwOj8VhLcmVYbargU8/fCMaZ8IrT+8ONHQiNgSJxW+ikeEy2UVC3cymi
985Nr+vimE43m0JeOYJZu/iOZ4WcHnpVIF8QSDZR4Ih+LTWPhnN0qjMmfCTSlVIjkbz5NH7x6D0/
hwxUWVIPIBViNGsHDOfOM/uBy9JCErO1KrpYiM3Kjs3hqI9be2N9naddQXn5KE2EA11TdJYdc5iZ
taj/sEuVgYuJF4fplP7YcJwdIXo6ivBTGmzP6Jk8bkMlPbOHqghbib7Bv/0wMz+nUIYucJSXjbef
yLkAGZwj8AxQutDLM2AUh+UkhQ0sUe42OOznj8O+A/XruAj64XN7/0DgOr5DoO8pzX1/XI4nFtXp
KLFUE9G5chOA8unuFHbyYdv8PzmizDAY4pQl44QUR1iSlCdQRAo1y/NfOxQN51rT9YVHjYda0rWo
jnJN570/ztUVTkjlKztoDj2lJIlKUP0FUWhMRtnmAZqJOpYwZfXjcF8VWeKUSOKZvuYrjDLqcQxI
yXkk3MyoC1YGL9XUCWZQsUTEsZFyAPSFXMbi6EzWAxp9+M8Mf9sSbjTqUh/gpjheNmk+Bf3WnLNk
G/ufCrRoY2cJVsb91C4T/Tiuw9LgOZ8SqXrLpt5mBgkVKu4Vqr4YzcVOpPJr0rFOcAiVbNgY+gYS
s3XIkEMbT3TYmZwFPGloQHJlFG64Gk2YkSqnyZ5+6aLzcr0hVjDTUD1+pJM0HFzxwgtrJ/+nDyDG
EIVjn1aMPeFEVTBE2Kn6oZ/XLDsMZcNFAIvwRpPh3bhuuaAco+rSfLpnKaBzXiiF0dP1iU4pwIff
V6Vf5lBK+4kXhicJK0/mZbswQWdK26+0VTQU4FsoFmQvgG85TzBCNo2SuA4wEG5DIbTV17Bh/ilV
Jr6w4rNgeckaFwAgK6YXaLt3wdBc6lh/QexNaccHRQAiqY6I8ZSvz8fSWEEgzfPuizak1jyEKSxh
BfsxIX+IVTk82wFg/9Omfuu17AibD3dQevI8RpjuiYM+ppKrfz8ZLnZzHodHnLnUtmZcQs9MsdEy
Fa8eQWHVHy9P0LfC+GLswECx80N4zuJq+Vz5fWK47aA1fqL86lrlnmtMRI2FEe2E1Y0EikUUEJGR
ZXfUmeogupMXGETFJEVWShHae0hZiEHY7tw5UKPTZp7QkABYyw/hgAi4KIdbMb90jpihxMSca5+u
ykZTaoEbpEb2Dt13gcwDUo9kPKNg60xYhZGBJnyI+xvs6oldSeHH6jb1OQD5HXalKTKzz3qE6jP7
zz5AA7h/dJeUMyVabRjff1hME10GPmKd2N9txmGBSYU1yMpHxggKYu/ec7Ag5iMM6qUnEUcnCkLR
cmpavBhvC0sLcw7aI+hd7rFbY512HmhjOXNZuVdjoTs3dS97PQYhLmcYlXwyn8RMnfndn3n0CkzM
HIfAHPgC5qP35KCajjCwfXF/JxSWrQ6sHoRtCodOUWp8Ntg5g6YJPpzLipfBhNxFuqFC6zaEG8n8
fACCLyDz1saY08NWTZjtoEo+0twHUVTLgO/cPXJPXXPphhrd4EWus5xQ2kRDv06ZGxSC36unXYbj
wx2q5OSW9DVuBhaA7vWRi6O0E92x8hn8LHeDhxp1za7I2Hdr1duVckX8SA6bQWbEzR3OGoBLSkRF
4hcECCXSA3B59hHIrgQaYSSmAfnd3GYlOk5c8lM7gPGPQP59ovEedIaxrCPOUFhvUDAPnJWmPJgv
sI69Uu8BuFsyoB792XL+iMvSSQV6IbN3R+VIGk/11Uarb+KXRLBy10LC+tgJ3cy20zy7l+8SyOSw
x7aJ50j2XtSwo1BQqF8iHyGWgA3Nf/tKnORz4BcqG3xfkOvfKLxfLYB2BJyNt3YYHBSkacdBE/wq
2S2DDNchOHV+Nq5h/kcKPq1kPRLQd5mooaG9GZXZlDA2fj5/6Xi8RIRvYJtRAzpv/pDmL7Ae4KWi
pJJ9jxsxDG/hsUUT12D9NophIjjeBGinmwMZRPo7MKYQtCRqcKmwRw/iGelYjE9AOG5V1hYgkbzX
UPLkELR43/CPbPnjCNqIdWhnWpc4aNCyAoxKDySwY0q6rkFqIS1xugscXgMZZF93b/MfqjEaJZbR
iUjbz46npaMp79XvCDBPkTZfwdeXQ05smCRLie91bglAF0d+QCBlXVPy3ES8NWaRIbID5M+07Lrl
9XiJFO///D3VrxRZI767WDzCJOODq2HaWNh9CX4Far97TchfFvhtwdge8Uhh0oaTOdhXxKVdXORg
KUufJzg4c32i33V0TDV8ucNLCHkTjCvAahm8XNfbTFTIUIZn2061tpMLpld3CtgxLcESTNq8DDxB
/l9aJ8WXM6CYcYP5h5QERRkcpHMtlo8WxjN5vZC3qjnJm89eN8TSQksdx4dFGuWM/4Ih/jASBWpe
JBRopQLYZrry7dI/nef82K2AO1NWgOzNSaazR3/lF9MHtzV0PClnnPM77zsLwW61ub1J2LXE1r7X
BDylaxCjHIsDvF8EGMMNRJoTZFcSxPVtGI4s4VzOMpUb727cfeSmcEM2Rt+WYVAbuybZdW0mgt5G
McO65LX/a9C3bv2YJhJAXkQF3k+s7Lhg4QduTYLdYcq2aweiR/iDuzvUZWZQrNKb2/7v03ZZYvPp
xEEKA/ewUctjdkVPKPfPEk89czwxFs9fNP+kT6P5/HpikrgjVvcacn9fqO1OOvCADgYgcnPuslRS
n9KhPbXSCiUwka+/4jk12PUMsAgaxSpQ9UY81zyZ1oMEpWh/dW1yclCUoawcXcBuIkMaX7/7JsY1
N29w3JLIHa8VrUlIq01FhK5ax+c95BCdi5UMFhJQ2q0sFRbaJzgnGy+H4A5yu3kL/rnMo8pjbSjz
ICLuPY1uFnyVDX3CxjJ48NHCq1ezyE3AJIURnF00/NzCSCDUm06l8oqH2MlNbHJx/W7D6TMKDKc2
Xaylv/6PTFYMKTaAR03Yflo9TRfBfMQZYMIxmhx9WeQ+TLx/r08OLzJKuKuFoDd6p9pF8e3RGUsp
EpSXZ4UmuFJd1IWArKzSXx4t7Oxv1tb3frg0qlpAV1ewZyL72dzeFs+qqUprTSSZWjSSvW6GupbD
MsYorEQmL65iG3UGfpyq41sIfLaZ2C2+HUnTXiiRja0G7hKVytjRn1tR3RW34LNY3yqzka078r15
Ecdz9nrFZJ45owJal2k7cN3BnggJcZA8GsMqqDIUTCML2fRb2qaGd2hW/+r1HGrCLAGiDFWi+VOQ
1PObDMHpErHaosCFgzjEiw+GyHIjW1fZwofQxY59Q+fCnAdpuNTvq4NkSCyt/iCU3cESPPYXSoAb
2bikQx9b+ehCullT0+P7hZ0FZ5MnLgJRrnO/tNbaiL7rdzQAQFRJrUjyrlgR3FLivgst3wIJXzuz
AAMuO770CmGbxJqrK0WR8n02lweqK+Nq9UNy8qRIthvh/2dGFPZ4iipZLXCX8HJNA8aiqaWABycz
NJc3Am6WHblAMNW4RlXtCJ0Ktsm4sJZOa+7wqazUIJRM6kBw51d7S3Rsev4O7lBvOY/iwvl3x2XV
d2fC/j+tbDfIGhOsi1LOvwfQkPUsGthfzCe+yQoszBQeF2DNRcYI7ZyUCEuwmcead8f6R6kDwlrs
ttcXgQM84vzAlUW9ov8286cCAbypgLuFFKUEdHt1r0d83bloB0+L8vvI/KT9znBpjQZUW57Rcl2I
KX3F9ThwFl4+ZTZVwYHIj/rL+tggqMjRyDqbwOYoLAYGJ64g6tApGPQUj8DdwXNXHrU77toJkDUe
5CLaz27lViNMMZ+XXMQRMm5m8ciaLg6WhrtkIG4dh7w/vq8LjqkrX210VIjtS3xNKH8oLB3xUSY4
6i62q3bwSnOx8LH5CubbC9jK0MAZKlzgw13E09yBNqlrwCxEnKJVE0+EGMuHZGdf7Hbp8HczyDRc
DtQ72EV6jtwSS6Uaj77+1lxSATxwHrAzQk1u3uQVo+2jIv2cADFaMQaRUqQ8k6rMUMUkcpdJT+Wn
q/Rd+nTG7l3hFg7Jtt3COOUhgNTdgh/yOswzbENR2TdvRRsrljT6oAbn9lrVMWJTPQW9sgO8nQWT
Ni4TsaV4NX/rlqJ10h5H/YBHw9GOQNQekckMpH9R80GAbly0/DkRvjJ+oBsjg/e5/0KX59hIzu1c
/xjxAihS+7AP9mwNddMXbDGSQ6t5q9ZJHebC8j88ON4GGBJVvPRNFIsVH5kgrhLdA2xuUkXkfV53
mERitgfqRMSVdIagwwCeqlIiSiG/6PvLKYmHxvvRfXZuT3R38PJH1pbDWXCkv4Po9hx9Vn7jgYSt
JD+e+1PwEuWbJ1QN7/fDT4AH5jm0fceJQFEWdD2kVF7xszZi2lDJTig+NG2mRcJt8rDXnpff0dHa
ACsm2atRAaSKlV1lgxfaH12C9fMkhKrh6wDg2uvrE4XEAo6qANRRPz80uTu/N5ll8g0wwpktgJ+8
s4C/NYJ6mkI8S2ywlXR4VW7+Mt4eCzqWp5B1eVm8xG8kwMb2rynZwWQBb09L2i7YUTttuTdvQctC
gNuZG3bl59ftMD+Djzlx4kg4idw4JvTTI6sQODytUpxXJpBa+TspOpfTcy1rdejr1fM8UDhEvQJi
CjuhfbegtgJOkU4+Cv7lBAbks3v+p7OrK8xmNSXzMf/0MZ61/7HHA/ofoqYLSShfa3htofVrv+Tm
bIJKCFB6cyfoL2zrPfXq++L8NMH/jZUc+LprWx+2rnfb8Y5PbzozhjZsPnbA6P3AtypystkW1ES3
gSQ3YXsjEqZd9MfwHePG1Esqq3NzSUmwBVGXy+zjnQClDOzU3Fvoo3SUJRy9XxkZ2+3LKSvjzXTh
+w9SuO/K0dSKz+2Byggx+RZKzwMCi//UJ0E6e6AF5j6TBIjszLK2LuahzwRVJnd/dHM1YdeeFah0
79A5r+drELZfWDsHPsYm0JUWwlqVNDThUzjU1J1bVPVI5pB4ThDsSHl/c3BeVoOsixG/rVo7S5Sk
4TjTStVmgPapYtlVL1vtPMktoo28eUMpxTwvDVO5BSYTiwjob6uDDK4YaIIPS9WJ4EtHCIfG7Ves
jCK+IuNA7gaunM5N+AkDpei2Gp5U3X6Ono+pj43vDdF27icszJpQG3q/NI4DP7d0k6jedl2JLMS+
0k0wE625eV1qjI4cukPweArAViCBhYE5jlvW/6TRtN5ENOP5Pdjr4SXtYKHy64CiP7czT+L7BtTC
RdCPFMuccWeGPiXeb0FZEScnQZyVBJXLzoK5r/9WQKXRBVTtyBlGHi17HMrlEoCrp/DuUG3R1/+z
Ve/NQDX3d+5xs/0oF/Yz9GaL9qdsXZyXN9f2gN0TIJo2207I4C5HTwtsmx4IHc8NboqKB2ax5o78
pun2hrX3EOKLBuvYt9w8U2UeHk+bd4RaRjWfiWuytQy/bstQsUaZa5Dd9UBjJ38geaykcN1Yu2/l
Z2ZgTVFXb3vWYpdLb0ww0edWTPyuiNclGL/ppR6vg5PZQOeWFo6ODH/kvmZevQbf0IooGvbBvUtt
Z+k3nED42fOdDOFuemunccpXGfGf4HBNxgXgPDYemRz2+dTUwvBmSwhpepU3gcI5xLtJcDP3+XZi
KAMfTBBzFjM+ZJgnC66ISSrSGrEd2+1S+E+ohkGDRCBfPx4eN30ZZA2Cr6ZRA59poYARauCeHPuu
roVIuLJ3mwQ/7LG9FdCAgCw5+ikTC2d7oQkdFso/Blt6oWYQNGoplPflPeqgUaMpENytUWGRLm4Q
y1zJu+hOGNFzH+1513FhilxIXu1UeXQsc6QX8vY9hJo8Rw58iPIxvQmcbL80eL4CEksV0islhZpR
FhuTZx/VrfRuprGSEEDSBRLTJJZZ9T1fHhu1kV+UBsyJRaxo36erQ7IyUQZmB/tm+jMuvFd+hCPQ
uHUE9LJHdK2PxBwzCPMDOSSKBixL/hIOiW8u+GbX912X6KEOvdYxcyWbYpGq1cmqVDMwXRQ/1H4q
+bYqB+js3NGX29BEuy76v714dJEdP5H9CpXqm/ZiLTd7W07w2E7xRkNB5a1/ZPoh/abcVl04fyIj
075BNvCtV9ErNj7hdmLH100VtywuHOiEmGV2up+YujYXrYMsY8pi3wOLFzpWAdMEUxVLNJUDO6f7
Nq//XDCcYmoFStDXxYG+xUgIeXNAk6xxNGxOG2kRiXh1CC45gXj0UXjknmE60DO5hMWOKFkzPB1/
bQiEABS37rfxesb/luKJ7lojQL5HTFJ3++XvMj9uNbtWWMmVR/rl+r+m7FCkPNhNYTZ8XiujmpAP
WXY1sAHLyXvxbe3nhzB2uZY8xspclEkwsg3x1fLWT4HMvWW/rxHzt8vnnIMo8CFgtIdhdWiaeTTY
8E7j6vNRkmT293bpC5upkll0hFt2Xf4QE740irCPj2qcxv7jNaH7eaJqhpO6ICGFzmMeBtbpBXRl
mb/kp+flOObsoUbH5zdnrXiQASb++BiLOtrluvEzMXMysJ67KHzXtBAismp4z+PZTZ578r4edqwR
CRyEBenMqsNaE9ADFFWkwMupSnQEOl1ek+n/HTIZgk4/I6itgzC2cmlGLVSnbwZA+g7ti4qflPLW
arQ0uKZKRrLLJGBId7MVjttYEvwUnomrMHW7F+LpUK1vi97bndVKooPJuhfzG6qDgtRdrv3HZbqP
QcTrnX4ynSf1+4wJ7B8XFFIRfwbs65wnJ+PPAcbr04Dm9jZqd0K9aO+XSgaGWUALCdZhjZufGrw/
bi8rhadH2m7rlaScT+kErpswOEyTt4Lq/cX2ad0rzENRB+b50k8fCqWJNFmMtRIhSsrfPcPJ05g9
vCfjT4KCcUNxqCuMagM2oQ1WCFFPhMBcolgNBDd7QxUOeYzlU1QFTnWusn4Fkw52VlTduNP4FXBE
t5HmbcJPzW5g4Y81aY6ii0bCyH9lvc8y1YXP6XWe3eAW+aUp39jqpOR0RGxoa484vATs/kNn/pSl
0rBJLYRL7vO5fMldFAbaTevx64xeDPObKU+XTNCDbEIC4eTntyyPu9P+BEimnbTQLK5dCFE/qjgJ
B2UpeKnSoYjPpn/HSnW/BLAq6Ajv7pbR+IAG+jmYNMqUgngBK+vkdmjSCWS4tJ9Y7UjsBl5EoACQ
w5h27YPMud5ijXOXmWHzYWb9n3QmwD7DqG0QkBkteaNm9eszESFioYlZeVv/UbAwpl0gftxVIpj+
rQ79F8xqxJVDsElIPsGYzngVBIfiFuU8INrTmK7odg6cjnooqcdJSDPMxKtgMtUNH+gjr8rmKC4L
4E+CZQjgNtK7JG3h63nCkk4mJfK2Z9wPtpncV0waUYz80J7dwLztNkjSufSOe3vkug1WWAe02PLa
QI9cZoe5X6l8HoxwVq3i+AsHWePs7UtoaxBsZ5Rh2DRJd++8U9oOa41fF6ByMjl1OBIr0wSvcgP/
rJRZxOCpGmP/h7JljXmg7OXfbri7nDeSAujFfzYICU3/RLqgnfsCik/BPbPi0PrRuQlY5w6trrKD
8K3m0eb97yBJRRTu3codDaT5zN0BUhVtkcq4CWPyHUO4BNsFaLcHrYMOhEhvongvIL8WeaDgLm/o
behB+6og49SXqNOuO38I/8TrnxTBwlRAVPoe9rCtlvAdXX4MoTLe74xpJI/Ke3fHk9uQJlx/cR9Z
s2emZFB6sgG60FhwAubrkdZPYlNO6tgeuRZ2FcjKavXIP0BN2rOuziK5giUHVLZFVOCqxRhOVkD9
KYUR6vw5uh2beatZ3ninQ68DpDQGb2MFp07YNki7cRucSdLZPmZRcruL7ndsPNkcgOvdrOiDwf9t
6lN3mCSvYUTmvTE+2UOStV87E85OkGebl189JasgoNTgVv5fmw7XSYDEvJlTvrXJVT37m0JF+rlv
VinsdtE0c8DpMKbG8nLZ4+3cR8b1SOBzFN9ix2URZtT0JsIZfYigBEImITeNlzJ2n/vPdaXTrhRf
hJbo3DdfgcheLJEprBTXRcJ7FORwpMJdvFCb2BA7tMBTnt8n1OJXWhLlrHEP6uh7O7+rzWEGXUBX
IA727GVg1fvgLKjkGAggT8Gw2P52w3ttzcUVtfnz5PhP6ccKTQrS4nl8eC4xas7uWByP5rzZuLk2
tIrPQ7XCBroW7qWofOEdXKn9xceil2ptSfZLYH95P9bHDh+TgJhzDv1ZesAz/eG1wt4UTRpUT6Go
U6eY/dXE+ZVf7EDygKrYzS7Tz9L7y7nbh2Y2XextsavNnFfZqytw7ESLdyK+ks7mZ6LiOodo00g7
hb1OT0TKtJVyIzXSGdn52kWU+8BmxzfNWFqV/+73w3CXCU6rd8uaD7VHwAF5mbdQjaSac2EvcS7I
/f9GpdItj0THkHmgBYQCfD/MYUs7x0HNEc0Tz4i5SuP+jdd69FD45jsyqEj9OxW7vr6qsldpVSmg
3gJUV2uKcHlW5bnAVS7wbDaScejCCUJpLZcBC9bTyfP89mm29Rmsxqi917/ZZ8QRDxY8x7e7+rBc
X6TUe+3r+h2xpmMHzfqxyeS7NElennbKtgEqkzDjTikxQJT8VlILunsGX+PCsSVJl3Hfm2fCPp9u
w2drWyiwK972VLYinzEqkydNzETc3qRzQau95B0SCp1tbTPs98ynrevYOgIhYIP1O5/Dk6+g6W/M
jxvGndu8bW6hD5qO3bRmh0sDcu6pj02yqOGUW+x+ceY+/nuNh8Vea8q3bs/uKJtzTUNnJjDVWnZm
XxQNqXv3tfrYO06hig1XS70l/A/CWUqkR5PEMwnITNNHNwjl+zig4ryJt87LlQtK5nUiOvCQknoM
ZYMaLPON0jUQr5y+lBLQxCcHVTDP9E7nLB6nhf8gZamv/gLys1karF9YLkyVj3xl0KvOEzQQhvnG
YxDmVgsuCvd8fxEFXHDj835iLAtvH2ZlKfnkX+Ta1y/4XPuoxIL68ZLuEogXobxtsdiKeEPH/nbf
FskuL1rgkbNBxmY0IntLRiUgd7meYtolF1RU4g5m3krOY44WpkX20r09q3Rc6LyLLuVN1BIP0UdZ
NCUnHD4j8TVawHnEQsvyvVMLZPKvAIH5Xsq0uFSiYoUBmcVAG1ln12URP3hESXnafoe0pLcluKDd
61IuRlEKSs+E0Bl7MdKu5abacTVScY5DosyUN0aqqGzyh2fZU0Q41zISyE26fBuwUrUjpCrp2KB5
QPlz6pyAt8mA234veZwrQjRdsVY2tXBFdNr4tdxe+l364Qzd+3+wb/yqvjJwzPxt0r4fP5YOUvB+
xw6RvvbNe+1VAYKVr7KN/Ce0tFjvYU7OGYzu2pcDKhkaJ7jH0gFNLTBaIqoOdx7U/TJNUeuQWACM
7QtQr1ZLXNColcsp2nH4k0sHfub/nayJFrXAgp99DrGgzS8YnHYos5J2v9onKTgRxsbUit2Ogrr/
mUOwPWtwunm/SsTyC6aeEdctN6/YYoD+cO4kzwQ9lpSj6poczcaC3oJPdN9yd8F+0aQkxRh80svN
0kx7hVW7s6vQ8rD7gIJeA2IHVPcKSoMlocMHOHq7Y9pIU7MqHKxt40ZSVyu27ZPESI/NOBgLdbSV
iskMkWrT85IpoknxaFh9MNawuyGpL5tWdaV22lAP1VQayHS1mxtaRqLeDGleo75EOg4x/RhimSw5
eDw0e0AzPGOQDTeZQFytBEHtqIUBm5SDDfN46I144oaqWbv2o5H0qt+Vyxu3M7Sigza/YpFjjSBd
0aQZYw8ECfRZREKqGFeeU97rrbw8swUmCJKy2Uxa89YTtQJF2aszx+jNcZPilRdzp/ChRhI31EDF
YZT7DGigipLNRNcf9MVqge7pGnEUgGXZ5bJ8NcxOBkB7HCCAfwKcbFiMcyFXPPbtO2R7efvLUu9S
KXcKDOdjpVx+oRoKQwVKG9tccB5YKiu5WWvgoDzKZwkk3LmLLcBDW6JOj6ssScxXE+nWL2WyoCop
ZxznvCwOTHb98IUAzvCTXPLpg93xmFRlj9VtsP3GpIVRpJXzW/vrKJjMJVqfZ9hbf7xSwZ3/Q1DM
Hrq7Rh+bnAormD1N4nLp1wpIYTNMkv/Y6S6SQUqH7kKMGYsHD+3Vpfp/K2/uf/joOZBSRzG+CfHq
q77yJW96Bltg4mBpHbzbK7V8GvBSBeSxGDXrZg9kVuR2Tnq8DZ28DbGLII8+R3I0WGFioF08d3wK
b03wO5R0XdJRmyzSIFADeDjax/C+cuMAfLoz24npmXYN0CZiyP64jvNSQaS/1TuROoQnVe9jXMHG
2/D02UJ/5a8kgDFLLUXF+5iioUip2ueEo6DT4ss9601PezBKl3NFUf9MuxajrdWI36r4du/ymbPk
2sNO5OrrFX4H03sB+K0MJlSIqQ1U9eDgNTELu956rj6bonfIkj+hbvO9ChukrzKu1vevwQl3+x+h
TApu6D5CVj1vS0HraHkycG4fNZ5OgWfsP9qXOwXPdQBVICgVPqkt4FfnlJKFH+3Gv88hzSxjkUX3
WYy067zM8V9uVx9qIiIWC7HJlEznFVsBVsb/EzvyLDvxMN6aNLoDqde2nwULsnezd+WOLDQRtbCA
vS8SVaLfeOFhdJyM0ndLzqLU/QyzpntGvadxt04Zp2TOSCJpmRPuOYrDoUTtbxeml5DwtrC6gzvH
unC8Rw+2XBLtuenAk6KO+VGYuXJ9p+DkpYTNbjMKBuvoVZGm50uPcWnIgLeRpzpMLEItAwLY2/82
p96sYf5FpJRTMHVyumuzQ+XbfjWdZiCYVWPXzmgHsY+Ex31NGhoLZKgjeNR2EyzTjHAWz3UrSI6d
x9xsaFapnM65xxuxI9WwqjIQMSf1s1mBDj9g4Xh+xB6c0KC8vD4p5UnMZ9Tz5iL0pZ3JWE6PxmD8
ps6sMyF9AOvPqxOoSAgeS0kE42MpQ4esXcGIzGzrPp03RqpbpL4VlYBdTgQzezU1fx8GsbbNOQIY
LuZOvnBr8ToPpVQ60cr2CcOR/uCdT3BcF6hW4RxBcRL7/weRdDFL8tJKy8QZQzCp5o/CpOucMdzH
oauvQPyd0aPl3Y5ujgJw0ncTYUklIhWq62l1vN44evM+/thq+qXZTH46TV53fERE8opdqrjLa6cs
/LNhYa2QkVBpCJnmgEa6UJLc6o0h4P2R2kx/uxnR1/6JEMTc9XYzr7VaiuBYyHJ0vWNn9Vu5D8LN
HxqoeG5Pk79F3JvDiiIcGCvBF5cox8v9NSSOdqRgK97sIPPPJ8OHJ7Z6aUqd4oOLT1/nHFD23aPq
Lg7PEvfwRZVp1XHhvcGI5s0GSkFyEiC0aU8YuZ/3EdwW42F4cLuJrMI4Sj5u/RiGS8NnwmXEQ5CQ
HNkvvjrJWkdjVW/jChjIU1xLDBweLRerQ3YbHcnRZrpBLsR/VfBrS+uuqWTosdDAhCy6+EZ0w819
J8u4hYtcqrXZn1BgbTCQH2ohjsxwfPbeWci6OppPhsxXu0GnZC/u7++Xq6Jzolm7GguprkIgk8yR
TLzaI9mJ5LH3UMMwnhDGgdJcvnhMyOjGjAl+fMgeViZDBprMtlsvearXc7Yd5Zsdl6Re8Ps6UX3x
euSNtKOVzE09qcQJY5/i4lsjYfItYGmp/MV2QVbMfpdi0gzMK9TQ6zbyFn/+l+cmVIGPrN2h3UUj
FvKyUOfIjJOalpnNI44qf3MJsInJetvThX/wh92PqtxxIiI5fpmq7ahFtGRba1UXilC60Z0Z1rwW
q6tPHndtJTYzRWy9bFh1FvC1Id/aLweXCy8xzcCnrEosMosfZXh7xcR1tWylKDUZAjR2ZF7qOT7p
ITmsh3kQSLwY4LVutyMo/Yk7G4HtPxqOPAmZjT/400XxCaCZjzDd6NZ5EBZwT2DSO2DebSy9K3MQ
PSgz3R6S56zEIDrBRszzl2AEz2ZDBGAyf5YX+qVgQJxxTfIsVfCUx1Ae3DyG2kH3rUi2ZcsVNUFw
xNSIekyXP4cPeWCZoATgLpjJZ9+DcwzxpdqVhj9PXWSui1eJh+8n2Kwumfi6xJY8jAM4F7jIuvz5
8ersDf3h7hiJX97C017gXRySR0sYaq6V48nMKlyOy5p+ThyKZThOBwxszWdzbrlLRZRvXYKG0Lv4
c0K34n/3lpFQLi1PRvO5yCpkpAmjinIFv6ZqnL0a0VSmU8f9ctFh0wh+M6tMyzllX7ZjpjsyTV+g
URcyh/72EiX7rRhxgYRjzmVMWYZWMjl7XSYBC88OqbbVEC0eciDL/+jBL0ih3Lfa+Jqb9b5QKJld
bhAExzk9M5eoqQCegGt6a9rHI+VrmsNn2sY4WDeNNzE2uOWgK0AxX19bLdXxIegSiwdalOrSIc1E
bAjovz+HDG8mBsgyIaf3UPRoI6flB2ffrQvmpjn9UcGbxBFRndAPegmQxTdhKe+uxjO7RIEzvdwg
+GbdUGF8MWoTTsvBqc2R43SDZ8mQyc7F5Lcs+x8a9jZhzD5AXLXv3tWoXEPEPBCkrI61bUjh/qip
dOj1/UVeVwUhvcIjke7D7+Tg6jg4y3tXp02zX0FKJh08RbPTSIRLxocseqZsq+4qCDpkQWP+KK6D
CPLmjAdRvHRUODSdu2QiNveL8S9bCwC1Qz1yLblPtc8vNLIDK8Lnrl1kH9+SQv7M08nzBZOXU+Q1
S0dvTrz8f+n8XdR3qF1q6+M1cGQ/7zdoj9oGFZzwQwk2szbTJrfbweZMofj0pBBpkDAWM1F+vacF
IvFnziNXs/BhoGTZuTE7B8s4wg4q0Ypo+aJ2IbJOopnxUFbQaxaWUzN7AjzItiq4S59UGH91rU2L
LhyLAYBRXTo0+u3UndEE9Af/fidw5IYJZS26CSzCi2k6Ug1KGltme3Xi6euEtrMCsS1dVld3ytvy
MTbfzkeA7QUH2IG5RRZiVNcfx0WN+E3DCFMzSyBCH7mcE9Y+FNf8X8tLUqzT3cGn5Vw980+aLWA6
F1Fn1vsR1Vzq4oILieZH+HXXMrHff/Cf5G1UCOCLYoz+BQZP1Vgc6j2/lgkx/YdSuBat8lgLXLsn
MydmB2W7B/Xlz/O72yy5tYIwAN+AvQGNqwWAXE+R/06IF2MnBLE1jfJBkx2GpG0AzZskA6RNrVzM
w6Qjvk6FjSU+8q1fVxLdUHm06LsCymQrTLaUCqGXs9BSOvFLN0FSectTRwC9eh/j1kxTMhlyOoFh
VQCCsnasYLN6dkXwJmqvaJ6GpXuu0hmlt4zvEeR7v9WhDDCTGOE52nb/Dxnak02THqmAq4UG1J1d
yg/uyo2Rrm8tOOscljGPymBXxZ3x1RaISybdA0LVbXI9FOEI5Us5SelDoaYfBqKgcbMI3f0Raeen
inAju7WsrB5kJb+K4DTVchr9F6hLjCOdzoipOe+5pJQZ1L+qhbMbZgn7AtxteJei/l8fjwtGOe37
yNqJEnBbVc6mgcI2X9HHU/nUDvK7hCKtZwldhpw8b/on5wuiMP/QR6feRXADQHiaQVLW3ba4sAzz
2mVkP0wKigRYXceTvCiWfK9h6YPkkQ+7J3++zSOMDP64L7VRmJ0MZyWg6ehvW4o9iROEYmuFADdb
M2aTL6Le01/R9aOrownanY9DMNcLOMpF+syRXKdju5MKYwY8jH3q/5FTB6GNdCQkpxKgdbXO9c6E
spxfLXJDHE6lOmFpicMDyXZ/L4uyBj7aYatI4HUhJ8NEOhQ1xH+VnibsYngAjUG7QpA9yJfq/VQo
VaoqTcGyEjVCqaGidj4XCx5cR8qw7rppXNajKtOeU3owe+vFTmqLAmI8ryhBF1aRmpDHkkVKBV5C
u5h8L7QUpEzNFv69kOQkVDD0jrxNT+Z1iyxNbVQICYUJzLt31lIxgM7c5sSXacstMZAZhXYHamBt
W6zQjfIu2o3RENZ+4t9DgAtIlI9jfBv3D62suPUIUFge2JbbCEzWXPWKyXJvTZUGAX8FtXzTtwt8
5HuBIFKvOKudHgc//5AjOUd4n+pEeGls21LtzL/PiMRRrtG3qEm55OClopHb+FoS5B4SaUqmVLlq
MUdEMo99h3SH/T64Edpx6Mf+QsEqhsv0faTrq7nobN1C87k53Qg4Dezjwn7KIrocpgQ7mvfbcZuq
AWqi9ody27Kj2PSBSp8Sk+MGxyUJNpF+Ara3I4Jth0TCYdkJ3yv6gbskBGp9/n5O28cWxkFYSXZS
G1fPCc750ZYuLYkPmdhlQ2kIxwVH7raOYbfwTK/jAYVU9vTih02WElaDK0HjE0EX4y3YAcpvFx4j
rRgx3oYbatGx1jmE88tMlpwBRc8cd8MbnmNrC1xqnmNwtsZBFRMq7R25iTNNHFT16cCb09+vGL7O
StPdGrBA0bfg5WNZHGfoWWzroPD9vmp8kRDyAiw2hEd+df51nXudgnpUdE9jeXb1k2i3J7+cf9yb
UPByy+dnbgesf+90muXDNz0LwNR8LmbyGoAUYHcJAeY/cH+NtsX84X833kCM2qRdbDVtdrQu3y88
XxQep5A86a3VdiEe+9blTZ/tHSLH5ytcX1cfHAb7SnrFThKLL1Tg3YuPy25eVHGftVzieYDzcrp4
S6lPZ1bgIGvB1+KvqeNbHrHJz+PqffzYhlAHtx+MtS8dTZujmmHTpfFmR4V24Y9Y2LVDpDPfYXIe
cNX3um7j6aXQ/T6g51rx5vUX9NAacPOry9jgCO4kqnQIUFlIhNkSR+lg+7vD7mjxQ23b8v3RWxxa
pLQXEI8tCkP6TL/Qn7tpIdzNZIeyP9UKxqyTi1BRc0CAT7M8+BJFeWhQ8to3Pdsk5JWA5gxILb/r
Gu+w/tCbytEFJJrN6jWr5D4xytl2dCTVZ+Bsg0RKR39CL8XNVRAPoIER3y2IChUp5pYCThrSC/6q
EY0rysH8mRqwoyjmv2fcxRnTgfZXFU5Bk/+KMzRobnXrqp/3ZLzLhHvS9cFGDX2YHhBABNgfH0/P
FV7imW96sl9AtFCnpSROByRtDskrZaBo8etQVtlSufX6NKoVZY+a1cbtkGCBRzKjXMVmcraXylvH
JnA6+K0uoazG15g08ZVJTjfg6KRne5R+tlbbg49kZzvdNNyrvmNaOhQGMYrir/cQAvO0Q7H9hxNv
37yVYaVjWGEwg1+S1Fj3aQxe2PvZEHfLDfXKIt4aCBvA41bPl6INF044eSMoz9ppx4/Bpxgsps7b
56G0xidL6KBopiZzn8n+sSZmZGreBRa3nlhKWYDTIITqp8YiwwFVuc0qEd0RdEIXixvt+XIYjurv
NvGBcvAo1yIRgVnr1kFDAtSE8cSxtD+TdH0wDo+ApzaZ2BNo9MvUwhcRC+rnz0jGHRP6QCX8+Dt8
5Yi3Jz3YcoBXfosmAWaW3AUI16wZApTTAFtk9tKwjuN9WeYF0Umzh8hmPV6czFJeXpXEza03srKM
EkT8hnHyHsniqmAq7AlXOA4npKlG1b0FqQt5AAYeaTAuceySdR9sNnXgwdxXZ3eI6y3Mol1F8k0y
MON+NfLwcdW/rHmZv8q/IYWXOR/0vVBYw5fGc23oTCARWlJtxP+8PB/PQ2Z3jDfBaS5HDJEN5iou
jp24R/nlwjcWBsBSE80NC/O4n6bWhmU4yapW+Mo42m+7oa0NWKXhqBgZyawQ8hMDZqnk9XCRoNXS
gKtbc10w8gndVXdOplhcb75d49k86TOeHr1PrdYUbP9aj+jg3iPlh/JOq5Nif/oSz3eaWBpkMz8W
TLRKg8Twk/X8NIvw2W/YLf27kIfezjSoB30Ykr7nDQHv3iBPvCoD04wESz7WxrO4SNTduhQOJ0z5
JD06POZTc4rMrOmZO4rQe0uXXEIykQhKPIoXBxbYOqoqE+h9GVurd9OdykP7KbKcBWVk8h3E3FqW
iJz2zC9p+J1Bhh6gGUK/DdR4o5uveY1x/SMCkhrM1GrIchmNhEVOM+Vc67MwherpKsY5CsPgwinz
4VmmbUCweqKnoUzVJln7Q4hFijcQ4xUVJEzx4OxSFTmsQQhFo0QXNVAFT5lwRfNYomgPJ81Fc53M
n3H25J6kEx6eEmDLnC/5wxxdjhfjUK57Gr4bTnVfB5GMXPJAK+QzekxOZ3M5DIjflkihFCt+sl3B
pgcrdUZ1mjhmtMRLs1x16MHBc4ZIkGMXIYX89yAs/sOXXOhukCSrsymdsLCsaySSC5mEgz7VEfM8
CgWhZ5Rxlqfb4kpvVgpigcb2shQ/l8kTTZLMET5ifRerW3vmhW/TK7BTH4wsoDOhz7Q8Tb5z8yoe
apizFPs1ehg3xBTdwdC/AyBKzFYyBmcPK60dRMBK0qqAMD+vAFLDKkW86m88tPpsTN+6Q7rJQ4t7
mPPRvF4n/ajhMtwXn/Bdabr0PngEr3M7NAtjaRYmmd/RU77EhLUmwZwQ8EwsrBquuKIlVVN9gXZB
7JXnF4ss1mF37bZv/Yg3XG9LJgbccZ4XwuUsPIN5//UzgJ5PJmedjZy3L9nM1Qy+zd7iFOnc5ZIQ
j32fn2D6GmS/b/IJI5m/do3tMNOzinG6stEACoSXl0y9Lm/piJF7ydm8o/1oQIjxTHmOi1w6W/wA
gPuwDnN7ZCNrwrietHmXDF19lP5Y7l+YSB3ABemdGo5MjUcC0Nr+8KF6OdKehU60VwAYzxrknHgD
RoXFcCzC1VeTP/52z3cHZwRIOBHgzGDOuh+jpFC2dcLUFJsX+Y5e1JlKQ4/NsBv0V69DgQb3zn62
RFc6/meAgUZHXEudoJw+P27oT+SM6U821Gk9O29tfs+Vnrw5vZdGTto1RxMfjAcU7KtGzNgDDACX
sBGaSbk2Uw6cePTLKa7+NuJp9De4anQdPLRNq61Nlqa/xrUi9bUjCitWfzwiS+4CCtt7HrN5K08C
rpKL/EGeB6vwP/TRGR198jFGYwbUgx00xampiMaBLoQTG5ULa64SIhNZaaEd0s+7OOg4AFJS4DoU
vmlRkwW4OU7JAD+pspYwWttijhn+D1zGSrhCK1HE+wYnbu0taE67FBalGxJeHxtqB5FWjrbrNtU2
6CUQyQe+sHMOGXnQr5A9pL/E97g1s6j8qsP0zRWQ/CdFWMpXaYD3I/QtbBQACq6UEKeqWGELQK+w
mUpJx1N6EPIOOzI1yU2dWNb6aROh7kzk8gYiGZh4vy4UlyHQnPlNq7af+ggwKjjPEMy2um9XHf4B
HIIuko4jJbGM0vA61q72EqX6QCbhEC4s8lqty0c+BYUHjmyRp4EX2+9cUTJffTo747XA9IzKf2qw
ad/mWNTZgHaoVEn/+XPu/FPsimhaWYxFRuWBTXFjVrg+yve8YP9Qw3twcz6NgtwqJR2l2F1rBH0e
f+MEqlnNy08zGrEPq1DdFzHfJsAYK4UDy+3CqwI7czu3E32gdeDKj3ssEHJekL3BMrreJoJjFqyi
zMjn8aUABbyzNnSW/bWGL8W2gjXEXRcylLwzp5gOiC6TNHXP53DMz18KpvD3yVPLkZ4FgD5BRjGU
GB4AD12cJYuHV6YWJxTYUh8U/XQ7WtIRndK0b4cZQCIyrV3NG4wO+M0necZY1u+BCGAUVA5LbHMM
JoPeEmKRkc0pzyVl16N1as1cZAIt2yxVr9p41v44vNnOUWHUuEj+xXHNNN7vctcviIz8j7Prprpx
UAN4OIUCd4Gb139y9oKooJLypKLQzsuiwgMdxJAmCBtwqW4RepO8ko8j0CKZJwB+LTvB7mmaoEoV
X1qc46i22zEQGhlaLUiuB6BaMd4uiwNmAvvAl2nR+dvIvinT3SBl9UvQmFj7RAM/5N0vfUwN83WU
aFy0Hren6WUzyxAA3ITRg8DQlKj1IOVU/jdKDzrvlVuVPTeVEY7hC4Zv8+LQQQV73Q4wysRg7OUu
vVzXFNXcC4fnX6jNVLz1OQQ0EhXSsaR0EWqiOeAhcTkVhhWZhVJ6o49jBkZUrPnsl4JEFISRFw5M
DlnE1Tm/GqA5Y13j+m7bL3+c99sY2MN87iWi5QNwzQk24XCPUFQVd05UmTNVfmXuyAc+YQJEMtXZ
tWlDarA9tAG2MDlzS4sn1y9cHPYJjKz3zqIFkW717vfXuVrePwPoU5NtAgljInQspxyyRZZwZV5b
VxjoAJZFK0vXVATB28GCMdAE52lQpbwB3zdy9TIYLrzTGV+Ut2eEkgAsWJBMZT3mhj5ZvgwXedS3
NqLc2sax+Ef+u20sNAYUm580N4r9wZJOpDKoLHyrVIMQlL4ZJvn3GnJy9U053ySjrnEHLdaRe0mF
faV0bbzTH8uCC4ft8f1cMNsnscRcQ1tg0KoXXoWHQwRzhIKoB9TUMWXpzsaFQ/dDiSCHmj24JIZ7
Jym6gT8n6wNnhC8NL0UCcv7W/TocBIk3AtLe1F0C7RL4Z9yF6tVbjatuNUzDbMbsSQtcmHrrOtwo
zKPwR+J9B/BWaHpoLU5DBOCpwXybQd4zLahZ0uXpfAAJRBkcbRqoQTN14cYPywC2DJZ2r9N8fXTs
ab8HijOBLvU62YedWjaSLVmbpO4F4x5BUkKn+TJejUKsrw62FLJ5jio4psVC734IfaDd7J6Cn4aM
ww20+icEWFS5jHt0StEOOeqL7Yx4m0yqLRsDri1T+reSYZapd68l1A0ppZ0driFvStuoa4jimNp3
QqU642hzDwQPBykov+hj+UQ62SAhRDbUA7TVxJ4d4VN0cCWBDUifEFaB9bfFVtlkSSJ3fqyleC9B
ZOOXSJy8l35qJZKnq+UmMn6MGI7Z12yjZdGuY7PveRg3+p2RVuUmNCsm1K0bn94h1tW6JAe3xTAo
tBX4fxJ5qKnQYGSd/XoQUlyr50cR5NcoR5IWG7bkdFjmd1C6sFjU1+3vuVkLjNC0vOz6bst2VTCc
s5lQkWmCp6KzbzuyIynSJTqMe13UBGAtvmTZJNgSQlpe4Z7cWQ+aTU6oUzK5Bx0qv1RgIdfBmvv+
VtEwxihsvH0NkMHB8IS3BY2QYBitJx9bs4S97tGqP7PgzETRGlIXZteJMnjDSW5+2umGzeuObDuR
bbSaf5k9EcHyVm/T2ZsMkEJ+ftQ1GnuQRcIzgCa7eAW5JTaYDquDDawp44VKtRuJCVyfB6jxFqHd
6x6o8A5S/O/PsgKjxZPb6AjY97ANMGY0brO9lAY6pU8XBvz1JzDFtbH3eMoKRa/hTAWE3gWn4fJr
QEOTl/O2AxUoHD7qSepV0Qeshx5+7/NJ/U7p1DI8gADCTdH3HpgEnPvacWDdRSetHNSAJzENRIq/
EsH6ypzHow/IGdUEZaRvUXqPF+Y2GuC3NQWyatAfG3HdKS0bdgx6RgFxc3Eod3jGxmuUdyexCUVL
iGKKJynExu+4bN29AwMkUa3zub6w4+j40KaLfa7lVT8TQbCrAmdMCAnbCIA4Mn+kUPiWixEkevKx
0QJtcE17H/6gLjQWKzxjrExPoN1bOgC0QHRVGN3vDEhoUDRiF/Bh4I4Ii61PTPo1ZffGE1Du/LhA
zscfQ+Xz8B7x1mwU2eMj+FyMYD3rVEgWWqSuTJt6xQWoTS2UgbNHyEpeBOo+OepE9AY6l2ZinNl1
TcKayrmHSn4wVDZfrOKPC0+vzJyNYnH4l437QHVXr3Ie81xzYsN6kC0XDr6orz4H34P9+U3L566d
tM7EtS8OXshyNQChBhn1uxuxIfSkijrihZSsVnNw8PkmNxdbBTNgB+zE62AS5SfQitvUIhTzOUFe
no5Co5WTL2qhWduCO08S35hJ4rAZ1ePSpfUtOyyI10Lzb1xFFLGUhZwYX/gtp1yTZUT0Li1J2f6Z
0c04h+15hrWGjgI+Tm1Nces209/NpVBfN3p/ogFvitw0kUyNYHKWwH3nU6u7TJWV7Nqwu6aA9e+m
2hYIXaY6Erh1OzV9UHLzzApNpcqL+CPioy4qt65F/nQK8mVizMxQEn9mR9lXlgrBQwMDlzS1YDht
XOTnE2TTXCTAcL/bICUUNc1Mk0hBvzdj8sqva5C45RULjgISIiRWAQL+x2sbRhOfT4w51RxuFhvW
SQkymTycSTjUdlw2jHLEd4Po8Chax1qRJNAztBHJVEMgSkscwBCNxEb7E3DP4oMBPva3VgE9K1QN
rnWeD27TFxOzd7QHPCW2L8PZpooQzYHjC3xreU1VO2yU9+UkQZrKbsbatEpzxdpunOFoz+Eer06j
1+LcocITipfjHgf6p70bBipuXSlDtdQbe97kjFtiZ1/6Gh+ODuoiUYPwb069yGPdKWQHO+DGAv9Y
QEu2yX89fw32Z5iInUpB7SiU+u+MfCfxy50Ak4ydnsCcAiE8MSvQl0SGFEpKN1z4mcQ8dxXeCeER
o/tUV1KxtRjv8wsIK9dTnLGpNV1xDVn/s27ToPx2PbeI45S7YqT61WaLiVW1Ey448ESHE8jYsxU9
lsEHNYGdZ7V7aZDDXDTysoC/sUrc5WH2CNGjBiDACGMU3g43pObbgIyW4+CncMpeKbSv0+Ieg7kj
7q80lurKnpXh1PyewSrDFyztn3enZwYJIEyl+SIwhenuXXuskvP4teILCrwivPUkMYxnkWqhZrrB
QsYr2eOWLi21D7toMVYYolJDHOHNGGtQYOECB96HFTmnHXjuhGV2hNWd9cvFnDLvuiW+1W1NEWBb
ifPkzujNosj660gnu1ayJNdvIA3Uga4T/wNZ6w/gSBW0KzKLTjMW9yEO0UQC/9RRGa4o5Bdx6AYG
S7SY4YjIfooLXFSIi+EcwqLtW9N31bdHBMA4tXKPmtND5qxmzNXUGFj3KTi5A2wrmB6pnw5Am6gh
+N8244bNAz0FNXEmb9RFzp7vX/8Re+CJ7UZyRz4rzV+MDPVtKcwyNMDNvdLsalp/aZsNqPNVENC1
xTnkTNhBi/zqYV2BQdnFZ9iF+tLsGaKnSrMol2DWtQSSFBi0n9rsC1GIIOPykFadoYDXqsuyAL3/
7mGbpi6BWTyU4GseFWskyQijFL5JMXPWp6sUxJo9pcTiHCKP6LJF6lxF3pWLQLNoJAIL6IZHALyu
EwASs3ylcj1pku9parXgEW0NySDHEcOSLYIobsOE5SkfnhIg2KZ4AbZWN3RLW3ZY3l2JzBSBPrbo
/bAocvKUr4QMWjTdWnWUY/t44KH0yh2jwL/KnJ30uHJ8mp3AGft+IGVly+e29EWjW4OJf7lQeYgT
IX4DX4BTDNF2Gl1I9UPLGaKSYNy84mKsDNJ1zzJJFSiY4H6sgmV/CmdUx+V/gZDzOmvN+p4sUYC4
97vjYrbf97KCqb862eqHDwrL6FOzyaIcVT37JrEm1099gxQmX96KUbD9WuG72GAgXmySBjkQVg6f
YGo48ip7sQBQSQSSRqOPeVRqbaDMdFpLLJq2p6GxR7E9vduaBnUSBztYDgaH44CUNJfRquODJCre
Ls3C0jfRvRlZZgr1nwYQbz9+ds25lpd0x3CUsy05Fd7tnaUponYLFZmBoKyV0i5mmWfUHdOtc1Xp
x6a+8cHYyZ+2YflOQlF/DzDnKw0pPXJ3CIWMzdS7gVajzfTmrsHrW9gmUk5u4D7jXKlRYP7My6NX
Dj/rZ6VoA5i2hBr0nUVP91cwnFd9Eq1nb8SDvEfo6aKq63SwiTAJ1+aUen0aYzAWgAT4I4h3B6Z/
pzHveo2VuB303yShIhvGWPDKHjZCVhagC1YLrVTZvvqoo9+wbvCBpePh9KIKrksiekAyOov/0Zjb
uIBQBvdCCvGXrX80o/PQzW9WAlEtXA4ZZExwf2OFywYE/Bzzm8aOdFL8Dr/axt4JlBDUu5mOgWW6
7usvO9XiQQKeLDZbNAnoyLhAKcN2XZ9/3o1gIzitr9lqTuRkY52ga6cPwZ7QZDZXYOGxxN79Lkgo
P73BbntPj2l+b+4pW9mAZMtlPEp/DAa0GfMWFq7ECYiavVNrRyGh58sUQlziUBWx9J403G+v401s
XfKPlEX1X/GTG9B3Oc6MKGBDhr7IuHc//NkRQHGP0HBSPQ2yrgn98vBgmn+j0h/jr51ds+p67/1L
lmcl607NupkV4ww624ADyuF9vaw2whjeoIz/dOkHTfZVcf0FR8R7qoIoXqCCxKJOR7NRQ1UZj/Vn
Fd3Eti6aCeZtjK7EnDdV/J+4T/6yYl3tniETRzLkauU9/ezSJbtFdz8bpAaTGMhtSl4EpuIhop7+
CC2/Nz9SuGY1qxBmUCNZOW22m4NxRbPaKf1bTEg+AIHZof9MNP+0HGudW1qFlNoe5HU7vrFjjZoG
4GMbZ+iW7KEP4eQOuGGxr6GYz4YWsHIltqZTH/8Sqk8al4rzGSom1d7P01b6V2vc3YM5QI2El/Jd
zUxH048LHp/0F8kfRWrTbiVd20FjDalIzoOYaPaxiz5wSKMQr6B7GdHmuXvcbSDuyhQUdNGQyNVZ
8hZX01+KegjWLutK6AXKlrPkUS8ZdHRnO8bTc7I7KlAgC5WXJ2kWnvy0RI+gQB5WGt9wvXv1GpvY
NFQT8qQBWZWiNiDFd9LsvoglbVEG2UfM6VBviLGgjRadZlXGfNWVCjk2f45OiuYDP1rmMfUKspEL
vJZ8W7radmuDlmsFPxrt4AvNZeAoQg90YJcWInXd6EzoEqQ3fG0XWRn8TDWDsZPyty4ZoIfiW9Li
yTk5tciApiLjrQxBpi28yC6xD9WWuM6PrZN1bXY80u4ETuvuS6OPEXT4QcahhfWAF/rjU0iNZW5O
I5t1xaU44QxMV/yXEWA9f/UupiDI9GogY2h1U/vYkd5OocfSdoZKPXkRBrcTPiyMH+LaU9xW9DMv
adeiqWJsutYn4BO2604ZqSFWR2P/eGneoqeVKnmuTT+BSkrcIiyDd1Rs+QwPpCD2pyD4oLOctd5/
/TborATxUbE6AaX8D7DL+OV88jsNQxh6dEfHkSrUVxjvoOZcqhXV/3dn3OZXyA8iTR56xhIST2TY
QG9+09aQSH73xYU/nO7MGHR34MuZUsF7ECuM8kFztR5OJbRr5UkzSC4aoSe37v+rjE5Wybz1Ci/k
tJhw3NPek/leY3vQlrgu9YlDZLkUGKI8Fk+V/TQ/afPdHKb5dHU+z80mEoyXrmdA4n6ON2z+OG2Q
6GoEAn8NaCtJNAKTDtRlBD7cg021JgRkFTGRiZL5Zex+nmbpcLEBqz045G0/XzOW3OBLD3umrd3w
lG33ARXhGw9SO8+TkhGdOVo3/tA9O5PKYA7e7atXOnrdQmqFTFxyUkKg6HdsS79bPMFVDEnN7J/Z
uuxhWcB0MOufzEKBL2iWyRFIGc936cl9M5c/3Bvrkizd/qBa4Csl76NKsbGlZaALWFeCKjBOCicD
geoTwXyBWa1x3IRWupZMKMv57Ey87c81ZJX1f64evTU/VSpFPKvp+dVtxQzNrFl+UHqj1XmMBMy2
Kkx6cmq3tFDe9LYtrcaNGhx7SfbEI4XZTXX8YbLs98V8GrypovNLZiceOEuost2ID9fGccBfZANR
dy30vy4dqspExWrCm5cMhz8b65x9c/ykPzJ8k1DrUftAATOFzZnmSLURZVXx7VTwxMudAHFr8tRy
lRfzDlPEfQHXkU0CN7EJj0c7p/qzSQ28rTULk8NG6n0A4sIOPX019TLp5/N1rNg8EZobkgQpblRV
vJbD1k8mruTvFTYlb/CO1syrmuG2MlONqlhsZNtcakkTFWBczPlEqaZL6v/j3VySnlkF2Hjzhl+b
JrhiNV6tnBT1phd7ZFab4HJFB77Q9fojqSPu7EEXL6VE9oOu67eprzeMTC1CeEg0tL7mNH/n9QmK
Xl9tLSoYZ23JF7uEgrWBxN5g5aZNEuZix26snFdNbA3CY9vGmqqauoyxlN0V7Dm7MMc/m1KPqvq2
aJt29bu4Em5jUl4JAMbDrFQzvG9xBw36L1HcTOqaTrmfZ73vcSuUt+sb4A5damq6Qrvi0q3ANHRv
1QualdPIixLwcwC++fL9wpKmIX7NfSAqwZzagPLrNVZ/CsMZarW5parqkd7yBPlzrq9CGZVNbcAo
TieQiqy+ccF1hdE42yLTbQ2F9D7otlOhjktbDKS2rPHv4zINIYc1CxHz4fpYxl1Y9nVEpxTLmdoW
7OLAN5nqhZHwZ5GpmnVQHH6ahvNI+wvBqGMEdCSLDrK2lizSjqTXmuAmiTKsfB02cAYpbCBdEXDW
G8uZ0rtZqaCyUwg17K483mrhTXcMFuTHlNKBSsYkdWa6sJC8N23q1UY1WmiJZff1ac2LwDOLOnyV
HVxDFa54Op8DF78GK1o8zZDrm/CURFmVbkJuQQok6BTjiJkU5bWxbFMJ7B/Pod+UJiaYZJzxD12r
3IomEnNmqenhJl//ojncXiJbxW/FbCvor45YuDhFhoMqW1AaUHQiPNXagMpMDqcPAP0Zk3qr9woS
Lo9jg58jPT/Y5zv00+V+RMJHowZv/K/Y2GRYrTVtMS++T21/gxjJymNaP7E2ODHg4xLp+SlVzsCp
1vdVUFHOApMAnOBvyCpkXSHuX6a9HJjXCIf85F1mUV2MPFVA1rlKiAxCRzLbjCC+mQZ5n9YmdQI+
jct/R6SDwfZ1I+HIugJg0VKo+tqPMzG9ekr3mSCzcIMdV1VITIzCdLO7rF0V5B983tQ/cXATJGe4
anIUsCRzd9MC3eT98nk17+WTRJBQ3IDXlAho9Ad8w77LoyLxPI6pAyoE+u2TxwlAH7TWUyjO/wAw
bk6FFvXfDxLoVyp62CTOcw/AK47gJi5QJqILr8asGdDeCe8sb33h2rGB1QomFu1segumsP5Y3rQS
Rd0VjO8tclRW++wxp2M8EwS+aqKyyxTHVZJjFTa3e5XWMnUhwchXVejR+3Wfex6Z4oYWdyflYSSz
CsL/cxzWulP9ASu/TMM1yFoBgOYhiZTZvE8fvAi5hQu9dF5jb2P9CzFAa3wGJV9uqs8iEIjGweUZ
hDPSHwKTaFbFCcrr+2OczPZ+gwp8s90CtNKIhGBQAWlveJpETuKaExl4nWiibf1Cwp4io4DlIux5
g6sOOU5WCcz2jTNdJM8DaiBFXrldckumjy+Go9tvHrL3pyFWi/bQGJCaZRA30URJiFJTY7ziTYGQ
vNBtBWz5LCEjovgg/Qjowq2/xjiWEhxQ3ZSLxB25qaCrsl4tLAwXH/1dOhTgZ69yfen6MXJ3LVyM
emVFy0GN+P7oqcNiJ7o9F4nMUauYJ+JFaiuM1Sx0xUc7r/spFGxco7FS+s86l1QZ7MaB865SXVp7
ScHedT4sL/QGA5KYxXZgNot6/nMycJY7TwhKvqO8EVLFjfLhmpPla9/+caILhU2KephbR/0dRiBz
CzbIvs2Q/vh7Hit4wsxQJMqfec3oeyWPTabphA7RjxgJD8AftubbDfBtNhGXme6ol7Hv2QiXwPY0
vQOLYot3X3QEzO6wKHqCwMqwshoqA3MhNH9rD4ekfBedcfN5LbCZDpn/buxDt4Yg4KqnYAmIvOmY
E/TKZ8ULeCrYa/rfk8Ldi2mY7CrhI4ApVE/HNze25L+2BHSf9dZfuyTvroz1+6wHsa+zm5iQTj0a
5pMpCzSO+wU4fcwx5U3JWudWvhoupbDHGex2FhfX+l4IC7+Axj5+7NDa2I2mLrSUfy89r82wxLD4
ZnY/I6cmNUpacVRDmx7HLudqSz0vaJe08le/fvGSjaiWqXOLICJdyO3S8EMFUjnbeyKJN+EspKhL
WCUvaiI3R8JiMQ6xjLpDsDlwJ8l3lyOzmfvuJbiNsnVwRQF9IR+eo+QxNG7V3WwfZzb3OkADP8qC
Lfs96RC/aNsmYc6iWLj06smITHZDXFlCO4/hBQx1yFQyvHUVbBfYhljCFnPLq9mvhUMgQXs3Wgpf
gK9xZ3R2V75ZtN5z74vfC9JN5HbkfxsGwFfWa4FFLYCrpnTwINL3YmtaAxP5llIYx4SkRe5+Wm3m
3H/ivZDC6vtZZ8JWhNbJPl/ckRlUiJ+xOIEAkw/a8RyXDv0NxoD+ul9B4CLEky3yWPvfp8Ymjh9L
44kgULZ7xe5ZtM/1Lv7fpNH2BqlhisyqNsgCA3wuW7VpqC87hGzpGfIdTdbajVysAht4EkBY7odc
3gdRxHqHapCBeuPzrGRZ9uYl97TYv6fQ0B9ghtbPAyNGzUqRGF+g0LyLVg0ruApwE+T/6Ul0hnRR
kwngH8TKA5UUjMmg/jN/J7bLo1BjqCMK1Xk9pGUhiv+T9s5ArWoP159SJ9ZtbDs6JmlW9VpxhMlu
VEG1Pu6wD2+xniidzLfSoa9oEeh+2p7iLKZmBt96Ho2m7UeUmiRlN+QCDrpvRCTvWkY+yaeL3gY9
7pKiE3xsK5Gtsec5j2bnnfbh45RQUXh6q3ejnYWq98goHwr9/kLMZppo2L2kIRPh5ta66z5Q/5AQ
YsFsDoRis7KJLml8bDGKqk7DuXiXSlkZGKqLX+rP9aKwibzwzqrO6ApZ/LXghLe9mtVOGe+R35y1
K2UtklVc++vYWPFy9lFnNtRZgbKrhJ9DMVRIhTRpgyW/7iUQbsB03A3RHjssy9rQUTnfPlsnLJ2T
x2oMnkdyFCG0LIVBr65kMpmmou0nkYJIV/RwGvJuUq3fg8uWn+UJ2e8nXqyBz8kv4rgO0G1j7ezw
edpKynMP9magRkclIoULF/ASUN61yPa+RRLWC5Q00HLG4n6amkAQU10prT3941+j9LpaJv228/bO
rSbxkk7u4HtxkFLlQfWhVgx3JJkSe/RUxMHAwNPrL7XXwF+hMYozg8NgCvuUp04dcXjpdTRybyja
dxOYDWzEJvwjqU+DJ+P/pFL7m73GmnRwE4l4BpcSbBxdpk352dpNQMqmQrjcfKmNSwUM+Oy+eMtI
huKMH5E+rSN7rMkhGdOjQht8rCIxKUbWO+ko9MCbmUX6XVokypG68b7mTNE9j7eEFBktUi6Vn6jA
vSSrUbfa8713Urjxvya7CDt4kIyxEasOPRPkYNR7+hOtzJVRof7GCzGVdSYWACg3n9jkueg4fEnA
ehK8o9qJVUbH4cQiS9LEmIGYm1fM4Tk7boEvZoBkDpg6K8+pguGboJ1L6qfBfTsjHbg6JuYicqR8
oUPEqWz/B2f82cO2of8uqFN+lWbA9K0wtlIksA7gs0SkrpMj1dgWXbu74qbde5miBT75X3JaaesL
C6TfQTbClEHdV6Mg+tMqijZmiqIeSXp9/NAtw10dJiMDzsY3Cx1ZQoIFZmIKc0ZK/xbcB0SZ304w
h+I9jGob/4GLB9iQJS9PRkNc2jMTpCn+5ihvxjeSiWQ5MwcamPDcV7BYpeiqcMcA3K6karjeQQZ4
W0pt+vpCbSQUjkZuu3FXp04DXgVHpCbUYcDZ4ULtohhnseGKy/s61cjdfR6prJnPdLvS69bKZc5U
f2w2ofRMnlw9u5gG5jmMpOxuOC97IRMRt82PgBT1rbmCyl1CYlhH7IFEuiMoXNIpVAHOPH1dGs52
WjSy00q2SjfukoiLFr9vglpjkmKk2uXsLvfTa6mEQoCEmjlC1RMJ8MruyFap7IFFR15+vVJeLEO/
F+8Nx8MbDBEKasqsKATZCNAeWSDGhnUM2zaoCZ24L8iqtQR8JrSWjPdLuBu1edEMjkbZjRY2dupx
FYD6A1j4QfX7WpsoBRQEdBjLtU0QIPSGz4ijJpP6hGTLB2yk9lUaSjSycGweaEyj/B0kYj2HpOrz
Ne79Ugkcn8/NktC92xT62gLBJgKUS2z4i3ghrRbJZooyFdK4CfRI9jj45aEsqsczOFWeHSGghDri
sbddnGQfETL7hGcMGQbXfn39VGMDHAagcoDzgJnk/iNKpkqE1reJBBX5vW+YLUvG7AuxcxxkKCoP
Y2excW5ByISdLEQFjeVBFodsUdI1gL6g3mlXkLvwlUuUlVTnSy6imCbw4+1cBlNxxT5gyEfWBMT3
uH/V86UlnQvVhhMiRmHrjEt0K58DuIttl/kbh7uGaV1E+TafxJ1cznLq2a6ZWD63bv/D9gJqxGwU
dFvNn6+L09ATOeKRs/91dli7yPpuC6ovUewXjMEWVY/nHh7C/gyHoec/1c6QpWbUW8Oz8ocFYZSA
e689H+K22+zjN6Z9yLUco2Y+GqnI9BL3f6OSSOFJK8Xu07AfyV1MOgAW+E6q7S1Q+kdULX3I06+/
tmB/cbvcjxfOz2wi12eYNxiqCxnWaF+qmC5B5qGja9iwOL4Agh4L3BlcuTARkB2IVIoOhh4ufrKv
gANjQXxpEbdraD5AIHt4udKDTKuGMaGXNpH82Q8HlSXSOaO1nBo884I1I5Yrw6B2jG3O9tDyyRYw
hWR0Cb/He3OTS5O/eddJ1VQe9TxpcBveZNtImgYt2cn6ANfuosrS1oVwdNeU2enh0zbie1OlU1ej
Yl4wnvy/m/7wqZXiCfBNaDjQR/vCj+Xrx0Zuizp5GGGmK0ERZ15fI7IJooiIhVyj2QRdiaQMGvLY
Q7MYD6C+zWdcWFvoevGiTmT3mLnvlV8ZzBgtSlQP25o+lT29C5zpxEEjZ/3/gLLnveh9hP0Tr/J+
jHgnj7QWYpYwHpnTIvdejdMzcagibCY0KwryqrMizBFhCyhtSugvF1E60zLL38JRSppUEhcftPll
AesED1aWhBJG63WGpNRsvza4XJJwdyAORJmD3/3Yt2dMya31RfcFiGzve3MYLu4CAr9ArXoRtzts
IB9HQGu4gWTRdnQiFs1RyGJWJ7sdJJ8XSxETYbvZdQhtOHwXLDq8Wb+m5UXZxki2AZyAecd+YKQY
PRYpO2jxRUME7Xdi0DMwvt9VESAOXe66RPYnpeAV8j7m6fKbcC5xwVUEgU9BND4WPZY+MqCNDq4a
9L7h/A9gPHDfm7pqBee6XSzxwKvXMUjpKW4Ul4+PrD84Y7SIV3HjcjPMBqkEgI1fa0NBHV77yQH7
BDdzj0x2mAE0060iX77gOJkfw6DcflFfhlJtqxoWASWmCSgf1Mqdc4Qsv6kYboOCObn2j19urY2q
63Vi7ZGu42uUSHJTBbmRFjiPLd2pkg6YOUic8q7By8x26eOtfpfMuuJuUg96jgH1YmSXA26R6fLL
QVB7Bb3vc4FtnX3VZMM4/4bhpqM5XSjlun9UUfYev7OfFW7GY3DUMPvHQOI4KfRPzyccxQNRG0aD
8wJTkC/55bAx6zYRjVOxFgMN5VCZEbLuQR2n1ElVK6UZqlH7MEqu8xcEOJcYOFODoG2M3jj5rdMh
zSfgY9H+s65/ZM9Pw3HFClisZCqQmy4VRjCNBk4TBDz3Y3DZCREMp9rwpknwc9BGPIPGlcZhzZEs
GNEIPh4z3t/a0vmfT+8DXslGUE0Z2Lt4GxqFRqBLxT/UWdqap3lLKv38+9JWU8MbGx9L7d3wJe8t
FnaqFS5kj5Rojb/+uFWPzDN3jc+JL6kXeRJ+PMGy6NzeHUpj8TkTden2pIKd4YjTMB/rbmvG1/P7
pHU7hUWj4TEs8K7qD6tUQf5KdBsGo3CauA7FV665pCvWs8o8BKcwSzZSjeC/czpP5n8PHQpYJuja
kPwxHMsidAMLCesrr9YGAucuWoC05kJD/cN+abBdqLIJn6tcgw/PLjREl2wL6f0oPCvdrtG9i9+o
A6GyYbQVsbVJQJ72CZbSCw2nKguNjt6g8OIQNWUe19ftMIZUY482yQCTQ8SYAVnb4+nvKODK8H2O
8Nm8Ckj04Crozjw3SGMI2hFJWvBGAoJh/Diz9OkC5nwaUNiJX/XZH6MHu688WoBnT/jjjXVup48E
kavOnXjimjV8Bkar1He7tJ6p0QridqM2zvtGE0/KsGobhLCrFW8o8CDNsucjAV/Th+Iy0ONNJoJO
QzABJq25k+S8lCZP3DHd7gy6IIQRiaO0/NtUf5lDG9IdJFfX+8aW/5J3otsv9VhK2rXK7T15XgzZ
zslVIvPn+VJy+C6VTQiWXkaUwwFB1n1MlLd2ulXxcj0fIr8Hw48udHwaRBe3SmG63uGKu6HS2k7Q
Nhrm0QnBTHb68q62xP8EFCiYz0jxfHZFe8ghyzhMeO438NR1xrZ4SjLlym65IttlC2oA5bJy5pJg
/wRJl1tNZYuVG6f900/jBbL+MrOpAt/qyRei8W7+jVgNAXQlgeuzZ1Uoksq4aGnEzDJe0qstprRz
BbMGRl3vxYzTFdclDzbBh55+RrHcj9TOUszS5vwajfx+VFf7XArH5aODieYUaPQdoVjxumik8wAr
KuciZ4whp12PuW38QLBBncmC+rF8kAOxKb58mGYAqT4cDP5M5DiUztBLILvYuzt2YlRcERbn/3H/
UGa2ZjlsbLXeoaMo+mer1os+6SX+qas/CC2MRiNUftlySJ2bYTZ+P+9mJ/UEPu0Wf11tYo2JDeuk
bu/bKFJdW//v2BCEXmSzbePyu6nwLZxhqx/RZQl/gzC1LhGheCgq/SzEyidjvieC8jRM56iQ0Sro
qSfsuUwdGKqhACyxnkSs7bEzsBbWwn4IssmzTA8Ue3qY4wrFFl/ZoP8ecC3sv++NReeuxafFI6E6
dPwSJrSJcW6nRAiyT/nTBRRxcFo1U1avnpnAzYtiT4yQ+p0Z4QUwCRvIqyTbRk4VYS9Q8YCirfY9
eLtlSrLMXj5pqs8jM+FYNTZK448eFRYG0PTxOUq7f6Le9w20CeYn4IuywGLBHxDYgffecEQATov9
g3g7zJJaeNn4I247ydf3HIM+IX3esLpgdK8vv1O8lBDvpWFwRKzuigPHYvqJhN0sgKPxm+arHS1R
zi038R3mC+IvhD16kVP5Ue3dYZpHeImm3UYcs3moWrB2McJjn4EEQ+Vd6ETGvd9ALn4F+pp81a2A
qe6pQ3dEehjOKTis8k7WkJhxAwOHDWGstpzrZgKTV3sYA/TiBVFrg3xxrjSqr6mVeUeIfHPFDWSP
sDsyBrge0BT4sXoirJuCGvcHsLcJDEcoNW4igZ0ApEPx8n5anDS7WLV/RqYKkkzlAsz9DdagLRLV
7Gkv/pw2tgQ0jf2RDVyRnej2/ZnwMYKmfS0wqeFoNDqY1YkbsCTTstggtmIHowkzGEfxcI4OmSUC
vewALkmA4tbx7G21LEfbHOY0WNNG1EE2YOpTO2W6EPVKfEVhMbO5r3OcN4uSksOjx+y5y+BbD6J2
/i2rQdkKFEo3yC4laqRjOYQBmGbu4SA+plT9OlfeVaO1RzbTHTkDP8VCCYNQQrmThOYtAmVpgWX4
vfcDMCHVuJ4zgbeHp/1ooRLDC2gtDk0mzAlCRp2H5URnaD9atuYvJBz0YidMO21+/SQWwxtETSVI
KmD4E5PstRqjXy4aXT15OBm0YXGgpYm/L4cE8CZR2BhOSFrH5BTnEP1AVFWiAlu0LV9mFNPuOtTm
L6aTL7JzNamEk3C3HG/d/94AyxYwE7D2Vwt9KGFsWCgRk3kxhNJi09nYvmlIL7+sswbzahsgbDhs
l6P9yU3cQ8Iku3N29fPttk7RGaDlSOnQbFual/hpJs06wYbaTebief7+2YZXP2W/Q6/J23VxpdGP
nVjLUKDoXvwEh3tyPgiV5XteBvrLKjBxyTSrgVqBNsuW9PG3IKOgFDQI5xvxvLaDBdaG1SgVvDX9
pYYuZpBSMDNNxSiMQctv/m5Q4XLJjcfWETJWmOH7xezZelKIcgrBoxi+NRuesLJ8QBFMkNnLxznu
uEbyfCgRUZVfFnzUIl/0NR0E1Xo6NLAzzeiFZ3Q9HG4nd3l2HeYqbtXNHr9YQGpYpxoufs7mdh/H
Vcy337xY2NbJpVbY8h3IyJnuBXPxHFQAzv8RmYAaYboS223Un+n9OWEhYrDXfDHLKC6aETVP2AT/
T6UQ07qa6DBVTEHFyQp8niuB8gdmu6j/Qme8/ELqeOu8MiHdkm3mTMWry/dypxLdEfrVc+75qV6K
bW0mrl/0w8eFp5NaNyj3Mirkt/JkPHVoOmTH2h8OFIo6PAcAYqD21WlGKQTcB5Kwg6XxTjicBKV8
DmgLbAUSSwIRGwrDgmFpba2wFzcQk758zZ/zBxQQ8+QmKNtQ1foifVw3LCcac7nSH2si6v19vsXp
/zQrMSs0WHLrdUYSzLh73YDG5qanOTwkyuHe63oy8QUf5cwA1Fftp5hI06t01Ievznb9QmiblsG4
iYUOFT07iJLHp7XhuDVcuZTF2bHvTkqBcQSNdj1igVX/4hkioaJl3i4qZo9dA99C8S9nau6w0MPi
qn/pgReANQop6ZOne4a1uQk9yf9AMQ+t7JdG5QBRChs4Kr9IqjnCTWjK69Ys33mHiup4c7veS6tm
j71Ku6FttCivc4Dcv0hwr4dKR20dI0Y5SeMeoG00dI8kdjXfXNyOlewAa8QgYY3GgVvAJGHwcqte
K3CgtBTNbg0hVdsI0IjbRRfJMkO9nk/nD+Pchn7FggCAcU853Wu5jUG2zYNNZ+2TD5cMGJM5Ksz/
vYlBKAXJL3uqayPYgAm9/sKbWc5CJtxzz3mh8VLJZu+MR3QFZJxSGNB0tizKyTF9PTzHhxlmkz2+
xRDGXhqebodTfDG+i+ZbDyPZCapc00xcUal4gyVrkfuhwXoGjPfit2IzF9/o/QCVm3sCv4RPNQTf
dp8fWIarfLCKu4eKRdngYQGfO7gDu48ssybG20OIWPUA4wUMUYnKfHaptk0YiIqLw8+p+9g/RFdf
bGPbiFP/P6OYBuRDdR03XEz2hQw8J3YqaY0wtlo2I2bilQKTNHgHjkuombJfxOrsMfp3NNB4r0xk
KE5+YYWDshLB1MmWgv6LKeO2tQ8oisHcZjf5sr+nd/mmeJ6uTS6BaQ+YUDXU7AMwqvewWviMIygi
5unltY5wmin5r+5ItUrIftL98515m0L8v/9/aUEsW4i/8yTH0fpIZSm9nJ/hpezY8UUpnzXWZQd/
RvnqRnJedhNrSwrbOi5Rha67SaIgZ7HgwbrYqFtYkXe1VTDWcwQ94ZLJ7lsdzd8VtgFWW0SqgLSU
yWyPwwPPFO2gGiwk2ycnDW/3nM9PUjyDI5cxk61kbLaM01TtbVf3n9d7nRRscScc2IhXp3tjIsyq
tmXmmnSekc7iHP+fdon47mAUhZT1XWSZc2HNSLwIM30nzVIicL6eyWWQN0hZswwxpAp/z7yIV1J6
s5FQAAL19DzQGX7T5hrElIuRztgoaFfk19TA4S1d6OKXWP7vIZ6Bil4ZwHmwF4hu6KSLjTro9V/b
jnmWE+w/FOmUfCKGVlABZ8YWIQWeN+EM9QQQ9z44ynmfmlk1hZBuD6aNsW/xqM+9q82cKx1twvVY
jMOXlZwYt8QlIljf08B/F1fAjnmPoAUm7FuDxmTPGCgZR7fDIOq+8RI+77Y0dNy4QdsQaAtgZAfE
ofpMmrS1HhxNUBPRsM6MnTrscNFmX4uIDfd42qtTK07Z0955OFs7vtJaDElPEvblSRuXv68/n5F5
MpS6eM2zsJWeqIaP5IbfqwwnE4IK762c9qDLArhLY27q3EUxgKphzAv70hUYL6OpPaPeRp8I64Vf
X9EN4XRfA9+TywjRVrOu8moq/rK5+HgSPOJGp+oxP4Hg3N/i9eSxQKxT5HLeHF6r7AFFUYo4p4JG
mjHedmsNvPydQEB06njiVaMUHX3IVnp4Q9+P5RWTy5P1kDZz+b/pHK61tEJAziOdItysfuDJHrxH
ntV3vpnME5F6L9hCQN4O3K3gQu+AQ++UHL2PoOxmo6MYHjKPz/bp8WCI7Rrx/xqbpyKoL1fO30Og
/s7EFEc0iDNRX9jMfUhSNSTHmei0hhEhJuvDQCfoYOLIPmuQUvTVmFhXq0VF9fq//GJl0R0vDhga
3jd9R4LbV3WVz1AfenhpMoM+7F+pl+ivCfE1kMVAlqD/3lg4UY0ubyfsbif3diS6fAvKCt5PEQF+
s+OfXnsT4N2FpvMds/kNBOpecO44GX0/r2hAeRWbqZSqSzLbJ4fUcaFxPIdjCu70nndqjBlGOfUE
Xr7NqaW+CzOQ4saKr+z0LKbBzwN1H+XPiYR5wSybNj5CNGT0oBvMaKSiqtqsEsyVlo5+1aCBCarI
51m/A/dLRXj19AvniAq8vWHFXaH+KHJOlxzDJFOe/uAjBig+vXJsM0CuB4H+MasN+7Tzb/vylxgT
P5VlbsP2izy6sg9RYQa7Lc1iV2WVFQVLeoHZ1mppgqyWQB1Y96gcwb8uW5yEsWo2wzM1X92loHhI
Xu7T8bKHVlDzfCJqo2GDm42lT6t7a0upNMclF+rIcMOWSulaVX2WjYzPqKd3KAsPmxoVwHtCKwkG
1uMa2LQoXCkVRTu/zyej2thpXqq1BUNts3FUvLgyQqhcTNsiUtoFsfB3jE3rCzEXs/8kiExvD9v9
thkqHdsj7Egd/t1iDhz5QgSsXEBFF9J/rn4dwnhzVWc6dxdcFMfGDUaK0xYueFOo7ljWAknOComG
HBix2bZ2WDU0o85sdZsHiELTHGDtRn428FHsB5dNvU3p2WhRWTkyTnBWI/2yerxe3ZjFt0XcX9pe
J4qneP4GjL+UGz8RYiC56yy0H5MPIwDjqtD5xFFyO7wyxEP7cMKQISt8fqAkOM0HWkDC8ikXkW2f
7mWQd+MocwsnbcClvRJHz1F1NfSnr4rhq31oaVg4Dh0hW99B6G4slpJWXYlbRK92ZNZmiDlFy/QA
2K1/QBV+IPDNhIff56uncK4zTfdgKeFpUhAuvI/CDSHlCtv43HQfWrcYcHcc+RjL6Wd0khxbimST
NHiW7taHULPA6jHfZqMgrM/orMMIYj8KLGPAc9UnxGSdxgYVSJspkIHx42f4AdTW8VwmCnPpB7xD
QiaDqKLbNwTZJzf8WKIqLfT0dUPOsxDE5SK9OoQXM5uwi3yqr+zosqP+QGp6QoNrRmmb8JAEiuTR
+00TP/GkiwcNvf72quXxTolFzPVwduwQO2CDUFK2lGoKKpAUbppDREiiYQ3+Vqr9JXSuXREtq9KJ
7RAXgJhI5XAqj3QaWv0bD13rnPdzJypbyzjSlUnBPYPe75z1u9Diegmd//lyffiJcgzKt5CCvGhk
QrAPxu66RJu7HpLHmD5mtP0irg3qbCvPb8nWJ3J7X3K6Ox5Qhg/bEWWXgko+UPOyyRnYnsEOLQsF
mo5u4zA+kIX4kFJJqKbs5WgUNOkniMy8gNM5jZTllkmeQub+fdlM9X+kSR3Rh7JfCWgyE6cxGeZM
I0gcy98hqvEwqzrWQbhF+5L/7hOZyJdn0LPnkm29pz7RxYt10OCw/93qjbvYH6RVSuDZ+sPrT0ue
jHEL3UPkpdmiuBSNU4ybytf2h/t3aAh0uFQzvzddTf5/NMCmVP+TMXKdXqMHs6lCBUzDpSTMDfBw
rxWTDVu8sIaKuCFeMn6ZlONpBGgwhe3JsBugvPaO4ZygZnn9/3QUeR7p50mgLFKnioP2Kq9yYkoB
D8a11lLb8XVTGp/4IHbDo+nuVkHmNfMK8LwzuthvkfnIKErLgFHPxqn3PJNhWk0yfUdnvuLHj19y
963Fs7DWvQx0rT8QX7ylCvlJMm/4YG94Hzm8npev1Op4GGygm4Rse6BEyomBF4XntPqMe8dzHcLf
YBsqT9GAaowRGo9liQiwv+sZMvr++sfom0tYOO9MqV/HdIMoiJzsUkvQzWYei4LcKc7woJKT4xxQ
FxmLmgcbN6xdbhlBkVsD63mQwvUf1xnljyCvLdWBNRHQROq8QYMCmtka9CpKCzBjrB0EmX0dnNgp
nVUX2ksZRqPiw7zv3zRkeyGd341x5TrMvOJPKqVdzfChcvZ0lPjfOg0qBzx4LkM8TKKt9ST2kyhV
wskVb2+9tGD73MVM3E/Jw80JmwZJct89qMihqAghE7RyZpF9JJpsDwUvLbyJlA4Icifd1toxOjzK
LWkfQMV6gPHz4i/bYjzIaGJ4o5Ty+tqIWMeKHZ54Jlv+t2Bi9oET+jmbaRKIMM381XUeFg2wJojH
3b1FI6YzIpGk5KBFMEZepzpZNx3QrP1D0MAnSfSsq40cjJyFMKEG2bLO96k04xMgCC5BfkCIcZj/
jnafcEv6eOGelA3JjwKgJUtPB+xb+JRxyuSVKY6TqQ8gSenZR6LsBq39FyeoGWzehIs3wcWDuh+J
z4Z+Ew02PJxfyxnIz1poaN3LzwbU6tDfRhlLfS4EOhdxMAn17tK1/Jesa4uufzXCVyAMhP7wRyWH
Br+yZDwlTUR7XAcvAsjZCvlqCDXUQojX58WgTW7W20ZRfkwrT9O4HLgASaI0S8AmI7eOpeN+VIJy
Q7oXaCB0JO8bvlG+1ltSv5N7Og6Pul/2fcbG9et0KjJ48P69ftWkUcCq3an5Qg0wlx6+uTKNswHT
8FOzoWr0M96d6Ocvx0OGocyvOJcV0hPCeq5LPuYrrvGXNw75qHrjceJT4H6VAOyKfKV+i65fwDq3
rBzp9lFV1kmnqAV8F4OdyjondaQgDwl8zEOvcZokx2Uhm96tw66bZWN0D6/k39eCtP+EnEBbCl4J
cZSLujWHHm4Lc502zOMn0m/oJ+PSToVF7iu4duDWw16W1NkXtTQ26yoPoxYPwgrm8QwDFWqtqDyy
FYvN2lkUiZf/X/9FBk4HOU9uxN2Vy9rK4uWZ4K1Ylp6k/bh9klp8u/+jWLMr3KrnHDWquYKi0crd
7na3+nlTPkHT8lhcM8rvU1rANwEJbWvJvNNrlhHjVDzq5cdI+OBSOgD9iNBtb6ziv+UWpmHN4qyT
jNF0NvClbRQisw8VM2IE94kNvUv3NGA7OtQ/WzlZek7rd7CgWdiuo+piS9ump9i5HRrmfkIZSyq5
cRfgKb3p12QfnWxiTBC4BWNBHRHXG+UXx3HzK3DITUnaGpCziR9Q+Zg9ZpSs6Jdda7gai7vNL1u2
llZjs16ZpfmI8rYGYcFPMLQKbEs8Zo0CBABhNLpn10u7praPuV4xUi5PxMelptgyEuJGQkfml0Op
1xy9UDlHzBDNpe4xPxn54TFabibwy/XrPYfCFUSjLLBecz20eCntq2zl0KpGPImihR4eZwm38Mbr
KdtXqqynHqIjLpDYBlAyla+brFQ7AnHzbdI0VZPd/u+sijuz3g2aQ38F231jZ1eSBiAbh8rfyJ1H
b9RsU+Pz8Qrgwd99eAb9rR5jg/nrAKirWxVR0AVdB94SRQlbRn+qhGnbJ1Xgy2eelkKhqKXNonUC
FvYXjocpSYlw37MM5dmgCUFRyylPl+uxk4hLNpyvhP7q72VXN+ohChr2066IsYeHMkVs6wdWr9Le
Y0lzJ7UNjyGm0vfdn+0X6ashQRfcgiL2CMNOjJt44y5zrDcoKvleB6r6fTovEH+XNpy/3iq4jfxS
qYOfc9Rl4VBZYmGEXyBabpNIXnknUWf5mz6uWvJgFYqJPkQ4W0NoYL6ywD+8rVXph0he+cuLNlpI
ITlvE2oZHvhCVBaPz7hfxY6iiDKfixt7D/nef69id/NgdHQHljqbnX68GathJ8eucUQK3Vq/OLPk
JUfdyzHn1T1mEBHjoo9srZeEOsV/4Ypnom2nGrN6iHwPV0kIStUwQTQczJyUAlkZGAyiFdNXJAVa
cHd9ULPbEstxb5TeMcNAhmmS+oDR3fuNhGuJL4dk8TUPcM+2W6rzo56ikcvkLAJw34n0kSKe3kaN
X/zx+nWYeBchb/x/lPRdbTbO5tCtbsWvT2XLAEaeeuywlv23zw1PZyWU+l2ji8ikYunAElciNteQ
SaGzLnp17YTby8yLL2jneaQ9FeIhPfc5JzFhpv1orBaCIShq3oWUYwLtCh6J74nwsC451GCQazgV
wG1+dbiCFqmrWpM2jxbTrwHGWnvLqIf0gctf3THHmT6BaTYzvfE1/ySr8dIVtEvVEsSo0CfKcB8A
tDu4qBB4IL2ecD8LO2Pqc24rwt8l/IAXGIRfu8QSY4O7vemn0DPO2KG2xz9cJ1WRkftv6fQBShL2
BIBoP6hHbu2vbLthRzVNFy/RPfJ5BQgzao/6x+ElPXFmMDfSeYy7NLMyNJcm6rrlnLWBlAnaNhuB
qFTagESwE5rjm1ljBXsgXKyYcUrVasGUTE2YcunZuXvhGVZ2givwuhHi1at+G9rQcxpsvW6DOFS9
mqMGM5NZ3RSfHySw/9MyrOdts9+0uggBuwSe4oLcHZ/R518qmBPCTCYXTnTVBdnzX7K61mRkHtJm
finclMGwfTAkXs0JntEzyOJB4tNNnzC02Da+CeGWe2UmnIlx3976KnOsRWxCb77Mzqf6DCtIJbCE
zZqzUxXuZKjFRiI3xlJ3JF65ei2JrHWQYpaMqFE1YGFu8KVqs7w95LoO9g7HtGprRz7X+28MZEGg
fxnCWMUuiGMt3f14hPBV1yAT1AXZtfUzZH7wodnIIJFjH8kUihtOWdNRLPdsO9aBDJWwC/J4z7da
V+qZJ3dSpfpVQniaW+tHFMjJsTfg8PJnUXQzak68wIVRWXXvzf7sgb25FaYHJ/R0QNrkgZDfN9Ul
vkbjpJEDf6iOYKFm1myR3j1E07I1WOSAhsmlD/MOhzyXCAbqTVrYDUsKkPXjyB/g4weOi/Kup69l
ayIUnLv25OVeIXbUg49vncb74ONwgRX3tUnAkXjY6mdBeJQZDXNaSVJn+09X/SIvSYuwMPB4m0K9
+ZFBj4pR68Nmne+QbX/r0RiwbgJeKSYaEWYDHxM+GCeq8Gd2usr0CE8OwUssCRHDbuLVrRogZXAe
VciV6JH3Y8+cBDPDL2XhX9VRWdn2RYfOpnH4AAsBUo283jPAFnhsJViwYluqy25uu6wBB38G/Vcp
TXAxOmkpANwtiZHklBZDblNHfBO7Z9sstx371AT10Xug9fDnG0llQnSnCC3TAS9o9r1tozHubJJo
XK6LrN0oe094syJ9d7VtwEFsXkOQwMZpipIsorbxRtZzNu3/myq5tfUwmG5ouQNi0SZF3R1TiqYp
TX2cpwN241bGWUP6gygZM6v3T+rzL48A2hIkBjuUAw+fOFp6jZWU21avaHdMnSoYKeSPMtoWvLeF
UXhGHHX8q+ZDLrnoVACojRV0lMDyd+TT9xHO0fgq7jRhsKfngcfhS4N+3yTK8t5UIYEvmJVdnxZu
S35nCGQGSvt+ZAFn04rdU2/uF32/MkbGfxOn7vJ2oXpN+gD5VNni55iBR8SoJ6NufLWQbYc36aLe
ggVkmMwNsQq5g+tGNkM8ofm9hfeg58Y9objIoSrKob9jcssn5iQB6MFCd69Zf8UcxSrZHKQUiaV0
vwl7iq19CsqwcQF3DSdBTwzRdnNy+X6BMi96Rt05XPNM3xNINsNjckj9sjzW39hk9S8JYx3X6BC2
PSdvDYJsYJRUgTQK0+se/ljE5Wu0U8f4drDz1vgdKfbGV+VEaYMVlkQ71+QmtBIoGku4Qnl2gUMY
u29VYFYyHHMlcdaNOFIwv44uPYAG738MBV1ezSGuE3GiccZor5oyyfgfPzd00HfhqDZqCCR7nZ7X
S3gbwq6CMEfFlE905EiDKh+jr/n+fM/jNM3RPvMYE+m3nQonqnp6ggIx0cnleEEtbAUlwb5K5lBB
FWLhMvQf5vlvZ6qGDh48U114TKqXQk4zgng775+TXnn7oxOyhqWiasqv8pIYV8Jj9bCZJ5G+NZBB
OTJE9oIPbkBBLtT+Gf+RY5bPcFddkBioyay6mE/84HZYm2aoO8quOtWZcjm61DRXzTW0MHEK59jE
iyP5cxDCpLUMWpe3ZIcrKQxEzhS5+fWELWOIljSjIObmSJDdid1lsZheziNu5wyo2LzTaT2sVxdC
wdJyppB0CKfRdcRMjpoU2Ch3jRSeqC2UO2bpjVrdzNzsMDE79hjIMqAa1exY9BYxu1pBealpbEJd
Duy9BH0n6MKXRAOEOIpRZBDljcG+0a6l2blFiC5z8yfumZsdeO5PyQoMjzI73URfT3PgfpDF8dUJ
OOeDAn1NmeD9d2leou6JL1Au0Wu+owYvejmuioYqpJfqlfixdbUPNXmyG9VoaWRHvLJtb1JA1k/K
tWW2SVG/b9z4WEIcwtcT/8k1vqQ2fXV/eOglyrXKC6vVqboSv1pC4f0MtqDUJMbyK8iuokuDLmi/
54okTKKk71NZP7plsBfZj7xchKGmTP75lZly6Ko8F97EjUKL+c67wCQH+QMCP5b+2YVurywFog+M
dyfOq5Mi+zVz/yB+efFqmlyxuZ3ZLt1JnQivDuel2nJktBoKK4zkI7MpzAJ66g/jK5QrqjoCCDlQ
cIo1H8gD/msVmJyEq/ZCi+VN+dMnk0kVeZCXBbUa6qpinNBWtIS1HDNwaT2yMXVSpvMd/vU3auc3
gmAe+5jL2catUl/CqXL15cU+nqGKpXxDwfV1QgCRbAnbyzyDiw78GE2Qbox1q7zsbABvNASJ+65b
UcRMSq25K35m9RfOk+xXXsUAhUvxRfr03y45aW4zd11UlFGb4Y7DFFglvihcV/h6Rt3OaQvLHz+C
f3j7zc4Q2CVXsEn+4X8eV2fbN4b3WRHX2Bp3tz7Z1YOWs7Yo2ZkSm/v7+9P6zlJIrU99SyFL2Daa
fsSsbenlOro7shiR56fFZNdg8uwnwhffTMgYcZqM0wa0yLiBCawkeRbl5uWY0A+jwQADC8/VVc3k
e/1oVdIuChDiM1IOiA2d/ZC0puutRnxQypfPe/EUosfu/yXsDQ1xrJdILn3BG5zu1zr3C2/YRn0p
0AUiEr21PKrA0v6089OqRR4qMiqIwuwizXJzQMigAMbIjfFW05LO5mvM/taKgA8jnc1wdqmsQAw6
ui5rU+lxnI6GZa5oriIJV82aKB+jB47BzDQftYj+o5iy2FauDHEg4R252USaXLr347VPtdnzVrX9
lkqFBfGROUl3+fjH+kGxVv+BpFJz9ekLMdpqzxTCrQhjZgcwukaky0JzGHH2AIbZVKhf2kp4CCsD
huNIanAfWsx7/bnMLV47ochhzUM4iu4Zb0BJnWIJtAZNW9lr1QgEt3/nnW9n1fCIb3Qep8DfZdud
HjPnHly8YaEh4cW/CJQgEEHTerk8JoVYkQPyqVSspEQOUhG29WEO5jcYFMyn/Z7xWUX7xgr+aVBK
dO+K1wIhhCH+qjSekxLhWozi7s1zcwuReM+TvbJPYtUForQnsmZ33HfhOf1JZJ7KhJohKW4QpTP6
9ai7FrFQ4/aipJzwl/BE0kOC3v+fAiFOZa3d9lxZxowUPCdDsfPwbQfmebdIedrQZa+zg/jGxUrf
K6W3vUtSn0qF8gPiktDSl/bzph7zyojqG69sYCX0U8+FGCRe1F827qiWcLtgiM11kKpfd+H30Lro
GiPXZOx+lOebq9F4XbrnwZETemCqIWr2V5/XEy1lvaiAXQoW256Ggbo0RqH4vUGlD8/VLxfQYxQ/
EozgETRxHPMm1vUrwnoy51bxv7Cjcr2sY4lG5G+Qx2ay3gEjeQg4mWAi7JCO96/AjvMHHb50PIH2
BofmuHpRJM3pW8OaB8IM+n8xUbifjrz3AHVhzbEfVsb6c/P2S4gb6ME0XCAJ6L1TB2M8dT7EmOzz
NuqysjT1evr1M7dh2oOHk/UOrEFRetO6i8CgQwuy3/TCBFV/tsd5yLpkiE23AaWErOkjN0yMCBqK
KHGA1io6JzVhXOBS6O6liMVyGrLm5KHADnfVBCmwTrUm0e9rdrdKAN2pblQ3eZMJoY1alt3xnN0S
PJ5adj/sOPZA93MSXLcvkvl/caSOh4B7hN6i3hCjos28CAvk0bj3jYkRuAygwIZAMVJFDBB50H0z
Xg9fTWK30fbFCHpNn/3qGFAkv/+jBMd9Ah0Ep4MMXVDOyIl21Vn3FkzrpifUihGtOrexxVQ4RQC+
IVWtTXEb3DhVWCfHxgBOpO5x/cTFup7bwLyuZ3QzaPDnzT1xgQvBRuJfUpOnD4bzHR2JoaHEeaVp
q6iqWk+iZLVNaZb8jgs7fYqQblR20leQNoLLtMY4VhNWQpocE9/x8MD0hycTZqSCk6kLoEaznarB
WsAzrM7Y31qBap7FO/VdGVnKJdvhLARE8C3y0YdhUYH2ZbPd3qJ0rRuOb7vvtIpi+C5C5an8M8a0
HD8KesuQzYT0312Pdvq+uItqxjbPP3hVsH/E9iXuulMDZrtEHIlud4P+X0320nIjteYrYTi2mTgo
KUCkgKGWA19XM9Sbxty4xrMXYHm5mTYbAEhjYX0uhI6tUSAVomMrpRjXZMrEN8UbGEqg9b3e3nu8
lVJH4zPIOcQR4k6rJSE5VZGUZyI7JQ+OO+koML+R4CzN8CfrC9oW+fH+bJhPjwBKDW8ROXJCzGWb
GdxKlU4IUPRS/RfSqsS40qDRwsa2YkU0and/BOERjHFKv/EX1MyW8J69QNAcMhHd8ELG6kSETImw
Rsj67JV004Ef5yUIFP/Ei4nWYlJ2RkCWSpBD9G4b8qzBvCobdQgpPG45YA1VpC2sFnGO8Mbq31Ag
aVGPSCTDL4bJ2uH7yKLXKOupmYbp82JctiuDBfyapy2zUAVc4dtgGn3ySo4wL663FWYJfV3L5WcP
f9iVVIlzI9bmIQuKGwummcDMdGS02IsNmsGj3KN4zsCyzPK/NqoHqBBeoRPo7I7fS3tmHKan6G5o
0im8EFsiLfM/Oh4z7moQiFgMKXNXppQXcQLHag5xXcnDdTROcdiIiKI/cCustFbOCzQ4fbmZ1Fed
2fdtgmkCp0WjSn8/s4z+y1UqY54fQsySHQyLs4zQbFFDQMpLMgJ7i7cOpNYFXH90yzb+/6dwiReL
sZiEEfJBnyNqNaBA1Y2VtjpNKMhHpoFupKBhwiPsIeYaH8bl9JwZXxYV2ImD9n3EOz+yPCk/VeDk
+A7qnjauu/bihOMxexAc2mBdZtOsay95uLLMlOY+hMbm4HErCO1J3FOpQICyrTfv89TrbFNr3D+V
F/sZ+iIQbY9YR2gGg6sxcVnuO9PhqqAgnycRrAolLJ94eVK28pwNWH0rAaZ3vn15twcY+N54oAyq
+MkFmQD4TnrKS5/i8XK1wy5D8xGxkX5D+WMrQ8I6F/dus6T81V1oJkIRwhjC0YJLS51qgjEI22P9
CfCB2p8CVlnB7ZxQE43Q6xysRSAC4ueaYn31KfPwXJIDDgkpceTNaxnYyvtBiYoNmg+9oT8V04l6
e8NF6PNZy2l1uf6UiA5r510m8dbUj4fHbrPO9Jy9YaXnRgoNj4r7S2ZEtaOUaFd0qhk1Fu/Qx5aO
+9evjrvE6z1UTfvj5a01DkimMsimoX8ktynCDt6ZrwYYZ+bVFkX6gUhVw4O6GmokOxl8KDSPRtdQ
So7qrJ4eLxenEPtx7QiopitkFTj7psXPq93b1W2KRy8c0mSus31/sIWPDnljSu9H0A4lFkSXUhKE
w3Z6WKL4YGl7V+CSy4twNvuEvRFPRkk8g1lqVrMo5dAMH25C0HyAdFJdTCe9qjgb+q+iY9hEuMOD
YiBwL6Bz1VYsrH0chqYEpkHX1J/ptq9OWswznGKmwfs82zFDxO6mWIQjinukDZn4QpdvrotV6p0E
weGJ8vekKdFDxLi5SR7Iz7qM0Ut/1wCQXh6d1HITOe9UcOdctXLy/Y/ZsinBcbWBum2kc8S1kE7A
h2tLm8A210bhbrRT+ThLJDAxEUl0H89d5EtIgW4kZEnZAKU06ga3rz+hj+UjEiNOe+KeJuPqZtCc
r8HhmX84aEC3/shn68PLFD4SjwICcfwshzE9uX36tnXkvdNhvGNcKZGUHLM6Sm4gqr/mwdQ6p5lj
pZUvuBwvqSuVsoHuxBIwC7KeONk5/Wq2/eCaAKfo3HqxMZ1cTN1+x2WIWNMwf80r9blXZ1JzdM6G
jM7V7iBFixmMariKv5q+XGzUxl5pLNj3B64/8XVCSfR1FpnCZWwJmZvQpU8wP5dEpcEKAfzi5Z1b
NWSNJwdSBrKD3Hra0gl2liakY8WD29crfg2iKOEFZJzALwC4xEvq73dKFXcilmDSIAZD66lyOQ/n
vnSDXlmDMSUYYO+hJDe+2/prCL+AHId6Ckbj/LHX6cKmwDphT+6UJJC6vM0fPNosajUV+8JY95bM
YsXnxhCKS2+grODiHJS+E20gy3uXGgkUmGKPybsCPiDCPDHytNmV0C2bG4T/79HaeX4BH8+Cqjna
M3NA7l1CylkwV+Icr+H7jVt7CiAbCenjxT2M78N1mgPmxIvBcMb5bsD79NZhna5TEhkft+rVCadC
aGuB9HMJqsPfooY0iC1pc/Y4Io1ztBxD1Wj/PRHxHx/rsqss6moewGNXVV7AFkEFdWiKzqRUL4Yu
Ayij0tR49Bx+Xn5g0rhquda5UJWb6NWtkGutmU6IeltBE+SkDrZt431owbrLd6gKB8cIQ3XW9wO/
RQUyw4g8j4t32kyRDSzNtiUjWFDoJjoQWqwmZMZTH2TKNOIfFxbv5vnaPNxFQSHtp2Idpeiviq4F
jMpM4V7ccu4f/V2XTo9xsvCw9s2Ohud0jILZOzW19EfQ7SRVRFnGFiBe+l7c4RlsY+YgVGF+BRAy
1qnZ8JpplFxozq1QbItuKL4pbIgwlKNrbTSg+MwOhyjjctNKrbcyZ3YkxlZoMezbC0FkC+9Ll62d
GNAfrnfHT8GA0DB6Uwx4o+Jp06oO2U8KAxPm6ejgHULcByQ6xiZpz09qjGorn7r2oeilhqK6Ql5D
1IaMTsndXEheuFZAQhzfm1soGddsxsL64zm/35GKUTu+eCo1qLPAuDs9Cxg8HYJvSNFGks06ShHs
+QQFpj7+x3FaFJVvZrYELW3HIPBxSkgu0e+df1Nqaapa6QVlRvruCsBjhb+dReg8OTbyNtvQQZjl
i7BWCChmf5G0dUSfYeiKbBuuWWhMXyTqBJKg+HuYxtnckjbYVAR3MNdEfrvSof+lPg7xgtw3GKd5
hddumienxXq7K4Gtt9zwYrsenXywey+oCOfbmNgDfJlwmjFE2gDpRrKidfBw6X9PV10Kcq88SxWL
okR81YymbLOGYKwKG0nWvEFk1hyMiZCSjT/hwAlMgJvZXw29KX3eAMWHea4iWrb2DOWdag+QyBW8
f29KeUOSY3Ek0MjrNe1RabtVDaP+nHv9GD1eni633WsrPdt77dvArsuIyM1hVQGlQDXl2b+hoKod
zpQpSOd1nH4AXv7b8f5ZUj533G9EMtFTAiQtIW0vmh/5y84/0xCP4XQBwaTLRa/8JcuPtm8fKmlA
Q6tRT/QMjSKSvbBI7FD56VJ2PNLmio06WcOuUEL0oo/hto8xcXQFJ2IJMzutPiG4ldPKi0qz8OKI
1+90su4dEWEkmjXQJxS51c44D4QSDU2g7D2qg22KZ01MIn4lC8AW6rYh5IaNZIDpTHKnkKZJI20h
cHh/+9hHApQmmG31DxfBtVwvF2cSyyQUL6z+t13UZqNZPqu9QbQqZx6wFKFgNsdd5AfzXNOYFcL+
Abl0jxIgEw3t5KDvVUPPwDGceIL6ABSaGV5IzW9vZJaGpoFQHg0+D7csKY4+Epv5so9K4q9lKW9L
+n2tgJCkPvmcdBQnJ+9U6PlPjT60nSavdky/7V6V5ZFi3lUzWfvhhfovc7KkiOinZwIW01JKZb73
upQvrlfswwijicBGXNyt/ehHNFaXGs8IfI/UkvnRNgdNEDbsfYFyacwKmUgbIieyNxjdXDV3Pg3a
wKSKeYLyBhSQoTleejiTYeRx8u72VoSqUFJQSTQNEpIsk4DL2O1Tssc83bq0xxZqNXPPHGs5h3W0
dhdctTgrVosAuMyYzR2SamlkxqU0EsgjMcloQMhnYDrsRgkbP5V0wAKBkxxgYzDcVnNZzlMxoSzV
bfcweesMl3XGxKutvO5UcYhodNKG+3jpw/kTXeFxWaeRfGKurHg4+1dCquhATqskARXuTgyVoDVd
15vqcpwU22sLzVs7KQcME7BTuXktk8Gk1D0xUvMq5KIUZz5e+BZNNzVwGFNx4hj7/RlNMtLj1rkb
VRlIV+et2JxIiiC2hLrZvknSmIPc2+8GlcA2Jjdt8M85co6Ko8HKDs3nTSFp7rGoOcEN22lpvZCn
UB3P0Wr29slTCZbAjF9DTVtS+CdfLw7qJI7YcBJKNQDmTW7t9CQqZb6x6W21+P5cW2Y7Hojnd8bb
LOYjeQEYLxPJtycFcYD0NZzJrCZNkZgwfMH2PIXvH6WlxCftd85nXeM937yizrcgbgqEvsvYr/7K
KykTUWjddSIg7IUxX9PSguOme3vm4LR+hRLooXdVMgv3FWO0CqQJNm9+cSqBB4c4KrwR8LfSLQyF
8BIrTB9/kyzptYNlY11Mx/jddOJh9Bl2enhl2g9psxQAb6FNYPJ+sOszFnpViRPRwFyYR5MHCyGc
Pb5OJpkdHA2ez2bpT9wBYxWrsKz8RR1dtXI+HgNpBZUE2DF+XF0QHdRzmEeRXVearPlzJdTvRrxS
oLoEGpB354hpp6JzPrjaQaTnR8uZpP3UJjJQVhdnnCfPSfZYc5UDWP4aeQQRJuA+4k944FrUzSsr
CRAVDC4Sw2xt4LLRlZ1zrIZD7a7+SlKyjz6/WxBcSi8Y8fxuTcSYv6wWVdC9AaOrcoktGIEIH1Jt
vnvC9aqzA+/P/l8SDvlt6TadBU2KkvnkxAqn3LEukZgbjjNXIFN0GCsyzR+xneMUZCOJxYnb66nZ
X2VzaHkMp/1B2vNi1IFLWxRyXz92Gx3aVHAbC+6JURNX0XO+F40gu+CP9kd0wnwcyzUydOOEOFaA
yxtYJpOOv4qnJoKcwkv4OdyqIp/24wbqr9pgSNA5EMxVPOrFHvQlBh0kikCJ4Pu9zevazIOb9/Ky
xNjv/lSnNH5nRpMImNqpWAWSTA4k3Cprq6uT77rprtRK5hQLsr26zmy5LuHzkcomuMICAXNps+TF
k2S6EIhrtcj5HZ/VXcNAgacJZGJcNPYtUhFz5paodztbyS5/N2oXF+a3CU7NC8vz4TBQC88OGgw9
k7zXHnFB4YvgEqOJpY2uxFzy6GOBN7i/xfqtWqyCKbI0YhUYLEDAp8T7SpB+qeizni9jKDhhF1qK
0R0zbYUzRWhTy5IHtOeiJ8v3+N+P44GjUsb/qcx6kaizm3cgv0G+v9lUWE163A/PTQxANYG9MllC
tZP4SksD4J+PprypnaQ5JZ2CztMMovXOluQMKyGYEIoPE2+SlJEZu82owWPPhDviDZIhDjN3MXzt
dA/q4TmBRWUlh0UG987labSyeus3MmMLS09mGeJKltIwdsovR3cJegyYOjIxC9xsKtfrMuqs4ben
OoIYcYQVIL9lwlzam8X6CmcP/TgWXxHT1PnS4ZcPjx3quI+0bBd6RlIGxoPCoksP+PV49X5k5yrn
HvUov3WTYlVeL/7ZpYlhmN9L2lC7VejEke/KyJjLtAnBPNGqnInpwUkr7qrPjVRBgnPy7xnZ0Ajz
eCUBjr2svAcB3x+LsPKWSm7z0oclOQwSSBaLO6hgqNnc7zz5CJgYjp3qbavu38rgyHMagBH6/bmX
wadf50NCSdl5izhcmkmdX9FMcC0Y8VN1tqIaXz7Cbs1voR6YDGCr3RCFhXB9x775tgDqHP1cVwfF
57GW0Ry3wtWJ6Z4vaQiPIGA/yzm83HiBuYl5wII0rzaJcPZECYcCldGmYnTQrZ9/pOSZ7l38wIb4
eaLDap68W9m7+uzDFdCJFOZjGritOTsHdi0vEfxCkvOLN5zBRSbfYDm1OhMVt+M3tYfKwNb14Seo
ojTDSMDI/iuo37nhFTJzy+Q4mWQJRsFjMd7lZFjzigeFM7JnrkxpAdAaydikk4KauTV302q2u9Pg
MVP0vBqskpO63UrA1TTaAyuIg5ip1fGlEKCVIE4FeG7QmN6ffBStYqzqroKv9fi80Y180y66Ok/K
Yfks+b0Y615iEp7HgY1d9F5IDyJA6g3El9OcYvNwAn65UOGCzdL6hB3MLEALmq0RPpkmiFoAdWEA
ZM1glcQVV/XdxkHLME7AuXm8XuOmzflJ5dPoPuSomeZ6zT4NoqlJcyPZkdxpI0/SMgs3THfLK6YE
psX3/z+9LKIKzziZFy/90OXoGUG5QEP4vYLjIrurGK3ID7i6nNbISVaG94Ygt+J78WFC8dPwTi5A
RcvKx0BcYBVwknEWVZbWommQpyVdoIm5BOymxts1i5Q0NIYxEQFx6Vd21wxCG5ciMQEsl3NNoir5
jMYuAI3rQeT6q5J2hiKqBHr7bPMlL0jYoJK89XD/snCw0m5sNicUpOnTwBuVvxbA3PLcpnQke+8h
DThR/OMiNON78i7bZPsMj0KWssItmuOgpMVUUvjHLq80W8k1unjmFMcDByhVqnGvJnOn+VSlc0u9
bqVugQvg4JV2XMZJFj6PvlTri5Ht/VvY3ev3xRFesOAGpGyW94BVxEpcjOjk8CSzbjIi6YmnNDML
V6nt/tb1CsPV3gXBYgHZg4XzhpGvxwHWPSABwL4ZiJ3EHpF5bS/G4aMVbjci7MFeRwj9AFGPKLSP
60/76eCbKD92JL7ZyY/m7KkuH3z1JyD7kATavBnI+0XKGzp6qqavymX+lxYIrk2Ehsl7XPnA5fYT
Z0PvWrasMKDQtUcim/5uzVulyJ9PIugct+4YydjYkc09N0+5VhXiVlEsex39lTsaV94IWbWXm0LY
ykUWblFII5YYtvroE0yQmwZtFtxqTMvKyOW5aOnUZRuEO1eOMd9Gxk0NVwF5z9Q/66hbfrRzrnVV
LR/JAl8K3tn8euENAjlKbZHpo9gOgXQeAfPNtNHIZ4F9MuIKlT4NAtqUTGD1+FQIoMRu37Bx2DkE
2RF2iUisJ7U1DGnVacnTDk9jeV90cWAdfF6hB6kYU42EeCFIf7Qi9H8LirVVpS+QoAf66m45LbBI
t5py2AEuFZcHjQ4uDhZTAUM8f2mC/wz5p8fHuV2fW9tjfMHcxrys266g8oNjE2AtJWFVQRCUvpgB
LBl7O+EXyAdp5wC4ZjnyL3giw1H7dhu8/k4Vn7G1YkB1r14i1k5nZFRGpE/yMSquzeIsf6l8AjyC
TJZAmus84NKLxEr+xzsO7VtT1OPH2B5KG7sHmlJvXEWitX92M60cq1Qv2KK/AlaPP9FOyuSdojoQ
Wl/ObFgThrqzbTaPGIE8at3f+h248/jEGM8VnslMTIObo7smV+cDvphIuvTtx6P7evTLtayaG7oZ
EHuQt1vYQ0Kpt0g3l7ulaS6bL1UOHbgnWgmLzZOugk/ONLWY5gs4xAwaUeRug8LbybwHoPmyOkHi
0hmoHEL39hwouy2CN8yo4KGfyBriBcfORO8g8OfNwUDlhNSPXeXiaWOrsNZcUtO/WTHJJV5xZSDj
1LTe++UPlNUqAVLAiIQPCm2QUxeuKupxRT3c8xsYWhdphb5zEZxFuR8LGSdtgg6M/qddmoS6c/Ic
iVl89j1FeJAOyr2zz26OwftWvVWjXfOhfDDW1HA/3pb0aefavwtSMNT8lv3tPp59+BVg38WnkSQl
zcbCv3lopEt9nEE9/yhR9s3tkuxpLHleQ8y/Iil9KsNzzH8cS2/qMKnJ/9gSBvJaVWGF9HsuVcsR
q+m2aIBbEjx0AgKYEaljAOsQJcCDqnKjTjSVcCSDOJ43xnvZbhNDmbN3G4iUDJAIcbYV73K6MasZ
vWdkLeBapefiepGxAtycrx6K7Hm1CoSRkeaUq/zt4RgE3zc5nk3wJMVS39LcGD2pDlz/VWjvinCm
2+Xv+HRznrhlpdK+HHhbCW3R4nz74kDs95neVU0xvm6mfCiuxk3d2Rx0hlgJysTH1dYrr5YTgIzj
YG7D3QL0eps41z/TqRA2cj6oF6demjnT4IhgGnObH11ugAr+LZKWCOD5VqWLSteOnlv4iUBANJ0E
2QOUtUMic2qyF5DMdDjaZltl0ozlOe+FCtfMXzKu8MZcEJpq/yUnbW6FrJB/zkHHOBupOFwHYmWx
NlaM3ZeXHQRmUp/bs+EZRHO7rUtBJOkzyR6hr4zZl5ym7fvCCOOjtEXhiyzquPNl8NtddN74y0vX
sQ1xwBzcDNrd2mmGN2TVemcvvp2G6LpSvQI2BfmVzWfaFa2tozmUwfBAGQP43GSeuH3a4Qk/Czqh
fwFnLl8Oz/O6WQZzaVo1GOEPsdDRT5kJ/qxEKX0s1FwKs3UMDxkolAbaOW9R3XrqHiNNVBUf0CLh
/OIsPdeMIQa0MpR6A1imbogtsjA9wBB/h9u9iGssgqX0WrOC563VcCujQpbDjVbAErDU/mJ3PSdH
fRGgp2ubSEvZqptg8fZmJPcBHsVL3NOuUTDPSjwus1dNMRzLufz4GCauJksVWN7yMGurqIGNwd2m
G4CFx3U0KaSNmeUfpj7llRW7q634K/B327PsFzMGqW4i+JKMugvmx1oegj6l/Ut/XkPqiJpMGCeD
cMRh77oE8slt8oYzx/Lr7h7i4qIDl4Hu23LJNsnNsom0bOQpnzWInVrCQZ0jpUBhIbXweth4G2jH
CQr0unWcm70s3cR/cF+FZ7fcLClg9TKZ90xK8cOmvLC/V2bGtSLVAG5ya5pAWia5pro2dFsJhutY
fqHwLhq9r6/pd65pVeD4658Z9knmIe7eqXufB6Ck/ocFCN1Kom1LvxPCgII/9mSHvbm+ekkoHOGp
djQE42Mqkfxgb6H7+lsMK+DgQ7SKqa8SKI23SPMQ681Q/w8Cl/H9zGKSKaFgJRBL+COEL0nxVJUJ
NB4PYUc9c3grQrXc61ObRhNWxATv5T9jJfDwsjNSgKFOvidWpocXh4QyoF6cb5b8RCMft54yv+2X
zq7uBT8BesYo5wXSWWw0SInplU9EC0XTIWd4cDzwL2oX1q7NACbUiOCA6JEw2eqyIsnNq6+wYb2i
lMgMpc1+3boFTU6UIHCx2zFUkwkE/ej1Kus+HLAG2nYniaeS2ii0M63pglWy0Dr8okO/mcloYL2C
TzghhaIQQsnkBdO4idKtS8/TYrMv6Jxly7prG13Tf9mYc1Z29UWtPJar4wC3Jb5frBvAOj6jSx3m
l9ruqMD5qxJvKyw5UAWn43bU7lJXVep0xucU/87x8YP3g6faHIhQFz7ucukPrReEpHlDTf9CB9Gm
eDitd9KiYxpcc4r8JYxMqgf6xsTsqE06eYloePp/ncCgCWQvivnqKkmYNC0+6JlJYk1tTugPicUm
OlMdY/riuti+f1oPtAI9ABX9D+rnsPYb+KyD1XDwyDBiVI9mscL+viRSNj/YkAV431SMNzRr56cZ
aSYFRZA/Qf3kFlaj+AaAQv8uG+f+k6z5p7gAKHU5mvTPMZVs9Is/htumOns5/pIgW8Ow4bKFOOIX
mnJeyHJSdp0f5YEmRk6ds1DHa3Zp9JnnIg3fZpB2wo4JAZyjTcaCuFGfMJ8N5vQ4YkwfSVp2scxr
XO2JtSukDzrlB0Ykak+vMl38GM1kpPcaTCVC38bCoC15G3EnC7MENdw5KlX2Wv4ppuCIlwvBEu+6
2r7efUGGicsHDy54I4RL7gKjigZzHsIEVpbk7CNJlwKn4zc6h6vfqs9lP9qd4VT+dQxGw+TMVhE0
0C9lB3ruP8pJOmxt9cj7p9766x70Rdm+1pdKlP9AZUMI35ChqoGSxikKxjFQTFBvMXDq7NTk+dNF
LlZac9So4qRMRah1jgsnaRMCe1FfmHLVEhY9b855ep9iJrH6dIFhEZCmoBmwLQ4aZ3iV17adoqNx
F17d1AYgtOhL7c7lB0WgbRTcUxTpl428gLypM1ON2Pnkvyc6sj9GyLsaZDLr/l/3OAVp19dQcKjc
j4daJsoU5UTxv3ls5iWS3QdjWN+lvh93ESKRjt77xZectkUWPO7A5PdsYiN12MQHCP6Hz9MpuAMM
6hVdIP/Ku5ipoZqH/xj7ZjmgVia5matOHcV+vJ8ZwcVuBQ6ybPba1tidK1AqPkZQD+mSHZIMrqbU
NietwRU3rXudOyiHFEmO24oaoc2Nv1kaDHlvce+6lo5UznNc0NvcEfo6wpd8CKaVXUEDtieTiYnJ
db5dwsEQ1PeKTaJd/iaEkMR3jIojnoBatkIWLDdXpata9ZEBaBy/V8OKm4Yr6N9ary/163t1AEUw
uxPlkRxU5qN4HGpH0wXdJ0g0ns9ltzdURyuRoJ0CLNFgX5xaphoPeabL5V583F8QMMOREizMu2PC
lF3kag/3VTAV/LQ0Zh9jRI5PgTFd8bOJ1/hQxrKyTyXgVGnxBWAKGm/QjrbVOw+OoWY35BxA837S
9ZRZu9HNArj9AFmBa5s6ZRO5YalxeOXE4Vw63mz5zwd7Hx8pVzqZ6fdo1W2yaiAzBEMfpHwk/CT6
WFL1KZiZ16M4BhL8vh+WpmSKh/HYUjUUw0mO0crURGuCU6BKvjFh6Wfe0pQ4Zv6YCmT4j/2gh3b1
rnB4vbrqJ4wJLSCVF9OjTyomRIgqqZWGzvkwfbXHifNudl+FrCN+4RBvinAuNnk2sQjDgVopNG+m
3OErB0hCfy/Ev5dljR9AUYor/kdTvNd96a48rzOP8W9b6SqyQnlFKfKm9DZqWjvPWvtjbCRzMiv/
DqKe7/EyOphB9y2r8v9VXvIciOlox2ZjzNFmhRC1SJadKLm6zN4m1xGvO0IdrK6D+r7B/1/MBU93
PWfVvUiOs4arElX0vsOiqyQoMlIO3IlxRq5sxxlxPHnjenKDeVtfHkV3U163kz049gmlU9yE7K6X
NWQzwfrLXDykHePVlfrKkDP7J89LShzn71938PkLlAZyiGaI/DtAT0aiWfM1FZXT9d4QJ7+5T+On
cIgucfrIuVTvNHd8DwRS4NyIw6RdIK9EJztLzfAZZTxb9Rr34X93EwDYG8wpvGLHzT+d93IOlixZ
V5NDkVDVPrUjRHor5wWiXAoccg1+XqsPrOTHBH6nzs66wYlsS+kM/0pY+mxuWPl6yVTT3iqex5sp
XNjXNkIpWle9EVPIHtYVw/kiEeIdtbvRwOQozxcK963VCVxPJgciDhlQ8RRL+Ld56FjJe8VIuFRo
XIP/RHAMCdWFoNvwlRR9PsgP0OBA0rjBtuCrTAvEr1w62NQWGhJXCY855yx0VOz3F8cKhh6PY+cd
RCk6KD5vzonXZ48MsWJQA4fgFWzygFDn8Yqe5QWsxoNIrmtuKq6x9uyGDe5xualOVeeaMy1VClxv
/NiAF32FJmcV/QAPTQf2GOz4XA4qI4qyo/ZPMCyrnxB+ojGJp4i4m//yEEdLj9p6RZK2mCHFeRrY
loXWNlX64fQFS+pjq83e0zp9sx1Ew8y2+4oBlC/774MB/DpDAFOmst2A5XxTM3AqJ9u/8AJH5qds
MPVFrj3rIl1zqnSi8Rl7FygElkvDbKpwJXT91kHbIO+xghic6AVS+72qPxHjHWA38Ap0uayGny7O
8vK5U5j43Gm4lvnDmSamc6BNie9DmbgpJ2NZ0PomTdF3fguvrPnAJvttou4D5RGdHxCy3P0Bui/H
50/YioIHprfqYKXjeihTG+3JUBdvySqtKh8FnzxNUWipD34QUEpDIwGTDAawhpkSeMFNhPkgbCEA
7HAUP42xJuWPEsCRrSC+l6J6/xjNVEOeprSPyjwbVYr14VXFKaDn1rUgIE2V2RuljIwIICkcZ88O
6jAmRBG9W0d48xd/MySlLRf9qV6uPhnqNmQlpG3YlfuBbslidtPiriC2BPU0Qin5njXy78PhGW7t
pjxDM42Ge67/uEgxLfwnqVvbZdhGaDhn2Hd4QA/UFF4M66/3TW/693de6jixse47B4qTc/XIVJp4
vorCt+V25XDnkHwWNduOwB7bsbC7G78vprc43WMd3claNHxaTOIwO9JkuJVPTjuZAnspUsgIdGmw
/tWJEbmQaBVTGmVwSU7Cgruebw0rWi048dm8pQhfK7T03/CMd5MTnbRtwupBn5DVnUSnVEkJrton
0lIlZKbWS5c7xstgZ4kGsoHafkqlFdI25VXqWu6f8C9pTQ3L7tEEHaZZD6vHLw5xf8ifbwo8qDl6
39JdSzFyXJMHyqhxe3yJ3jK9L5O2HfEX5ker1O3PdX79DICQ63AmUHEGvDVtj/P0d1Q20FJBV1r+
ZrmjU4FnsK8twUqi1KEvMk8UTIoQ/oiUapplWHM6pEhc2IjkVp6dAuJtEUaJ5MJizzYpoSLEvEh4
5pk86C3vzX0L2+SO9WGPE9qDj90ahCAN54eGjMIweFXdnBM3uSq2uWRSzGNO+dZqEr19gZmv4KxK
rDBg8S/5iWS6H8gFD7nee6kR9MA/gULuN6jjM8DylJGVhp2eI/AxOwrbFRKvBYPRskdMBLqluITV
dQCzRIYq1JszizgyN0qOLstFNZKx8xnQ93f0yYGAQk4cWfV+fpUY4J0tEbFWv7gKEvoqbwrTwrFP
jv5sRUo9vF8g7auh2Jq9Q4knOpMa1NGVV4Q9qpMITy4cbdZdLr2tMdC32Uk/JcE3hdpEZOkaHz2Y
aIZr/VxZutlshLv+L2i7RMrnlxJDF05+XjB/dzys5m8OeBaAcyl8Zdq5X23IpRHxSgocQmn9s8FZ
8Bfhv3pflIy0PaxziEhJll2NWpbiQQNK3wAbixP5EY8b3dsBlvUV4ghI+S3YSElz+ps6me+G2DVi
+6fRZbaB9kSroinIes8t/lLlOB5+Gb6fAS66P+nZ0/GQv+icKje92yJSeYz0MlF15Bqch6WxoK59
Kwl85uIFspSpEp9jDyiASYofkirN7VMnfEmAK2kblTEOekIoT9OIIRs+OCrbZn1McuRhpkbZMZ0R
rtpH1z1p3vkIF3c1K76NGmeO89xwjH03XtjEhN6m6YX5FpttploDiweCMD9FHRGegGnZXmVeajIi
KNhmWCcDBxsAizc9eLPPd3UF4qWWW3ci30hPQWzQggwYIf3tdbJBgmpHZPapSCPCdFuBkP68rqzr
hiUBt/bLiMkFSnqBLuPlIRktnCgcOMfttMQ9VO+LuRH31ltpnRLwqdujmJa8tNfdSc6l5m92z+zG
X3cdPpPmeBDfufeQs34iBKqMXZZ0ILw4OObQY0V40drxG15N0kYtqOuQ02rjnmdJkVtKX6l33Fbz
iS8Zjj/BuAi88HNIIGClQHI03ZGFKumEcSG/6lZJzAQt36q/C4760JMRM+0gg3BJ7O4OzZVMqMdJ
F6r6PB7RwKLcoxkpRJu+p+7D/LuiGNIMAPNOaH0NcYoMJ7lb1kmbXfeWvqgA4oom5EtAJnlii0YV
OLTvFePRxM3dNnXP0x3gnE8MWJ9qfRc2w0AHsWSzWbwIRoAqAzcxaagcL57jOhWInDmPVP7+JabV
R3UBwmH+XMhRJA7n/Nj4mLx7QXD9Q8egCwTkUe/ENHOMW6X7FrEIOnjYif83UdaTob2nYl5dqS0s
ErwZNVWkn6HLcegaZ+c+3JAVoZuLVL0/5RVVDs2ks3qJ5KOzQaJ+XEWx8vSPUYH7ZqoO25dnOEMW
VaKLUOrAZINhMss0BdrF4tojj/9uDoLf3KgnzPEIj8NhlaB7zleHp7aE5Ev68lG5l+/fYME0oQbh
rx+MkSkdlpmtnoAynWbArsvJwXi05fYJ7yeyrNvTPKrrmuigZcTZSgiRDmTNNgmDIOd1+UO+ucwf
bFEhV48zYuFuLlPiEneVulGJ4flQtptKo5x9cT4UHBi5rKuL5cd/E0CwvrOb/1w2Gi3wfIVox2ZM
VUdq+Rwp7nMoBp/64PyMgg9sW7PhAhuKxxeYy/CuRjWKh/EOjwzv9IRIxMNQnBGwFzvStA578Sxe
IZEZweQpPxcTVCyxXvyuDOH2RX22U97FNU5K/GxglItZ0tBB6XBoYM0+tJu8E0bUzP5IlWFAIJY/
e3LmQOPEEaYc9ve7A/bQpio2Zkp9FA7ZFMUcb/Sn8JBzW9/VEtYIUUzHVTQmNklcafl5qCME2hXH
6mTj5tpO4YNKyDyFG5NbnaqjM9TS185FtBvTvsib0UQUEv5X7wavqWq7UlBRK2VtoR6WKO58FmYZ
0Iuai/9pnFvRLJJXxQS5wC+qw5L+dematxk1bhvvTon+hKIrsS9drE3SX48TJnekTsKuZseD2V67
GB7K8XqeSHkGykF2I1yS8k+hVfeW1GEjaVy03WjPOZ1DgD99qUXB4kBTHHtbsunllIIvaV5cl5jL
wK1spQe8W+XZnsQTuAD0BV3VkmFtTb6sZ7WL9205lmd3aH1DwBq16o8dxZWr2WodB92PHwQfEXEk
oXFdaxJhkYCpEel6WOsqhUIh33AuXuJoij5LkSdgBJbvvWHFtrfAVzzRg4N3Lw0IHK6OxAY1Vkbw
sUnw4ewkmVYFh7QmpkeWSH8u9WrunuCdk2LnBXb8oRu3q1ytlaxqfuYtobzJd+fHGeHzTk70+gtx
FeCkmfjlgwCR98ExAPsZBeEXcqLXHZLc4vfnW5I1C+1IXzUPC/jqkChe6udGVjmklxV7ISDqbdDF
pZoxbGY6Q14ZF4lfv8HWQh8OHPw7q8XEIiGamw0EAEdGyvrlEMrXBte6Y7YQXL53fUFHtio6qp3x
XOYNOYqksiujJq4JxqD7PMyw7tJcZc5ZH2ftZxsESjrWPubGyov3sMtPlrc/08MQHcpvz5DzGxl+
6ehJfX9bUarAqqYL3yeZIIKdrpIclj0dhy0M1BrNbeBTT1UsN6aW869olkcUmTGM7Brxr7aMp7G1
YmhbPFwKyUsdbpJZpW/csvYY6j4+Q64O18RjGSqzxNk3vKJuwjiy96ffi5Du4+ifwQlAzRsYDpnn
MNSf/+Icmu+V5pBSFwl6PKBu6IxKZtyejgmreTjJUNEcbc/yy685ZcZixIU1cV/TB7ApsBJp3VoE
Y6/E/QHemOsnEcuFQbb0uwhkdVohyC21veUk8MW9xwDDHsJUJPpNR58p5AwbYvDiHVM2OCa+bnoB
UNfBkbcAvkzzRcf+YWf7/wvthZyqqeCqickUyfh2jV0Xb1+kysMuJ0kQ4wrq3hBaoVKGbqOp1x0T
kxIgv4TvWThGV6qebVlL5y+27ww9mvUAFeiHGGYYToiCwAJ2tbj92puwPj7/2o+TOG9XQR/gBj/Q
E5dRv/jqC09XzI4j0nhSQkm98oR1YUiW6EiD1fBCbF1eGcHFFgdK153URZIKAvNwxbUJB2fGp1DM
8mMFYP1Of4PZ74yTzYgXaULg4psVjz+IfGYi38OVkBeJeZRzP7S6r2rf8jS1B/9x1eS9W/o20qLk
X/AJaFgyF2AKL5DzO4VjEClyo0BBD11Ke4zfUyg2e63d56EbDINjnNs90bKUGd3z3Wv4gyvqfRQx
rIArmeExVd/Z6t8R8lt/8uk2tf0xZmYyF6cnm4GzVHiVcT9AKR5upM2rBFJpCn0P5SDfJglIzLlC
+WlBNrYrzOgl3rz7jkcbvwk0cQtPgbeXPfjL7vH4OfHTqpvXK3AZu2Sn4ou1Ua+CGZ3WXkBfViuJ
v1RDbVGDiHvnUT9nYs+Vs8f6twiIUogPZxao3ekZTQCIZsvRjMHQiGB9ylPj7VTZvpBG9craXBBA
OT9itemiO1iVYrQ2tg+hRI9of5EFhEmyMevqR3clxkl2DYO+wo8s5XNe/9e2yquzWDnfA8vRzI9+
8DJ588r/U4mrnLnvm/nuq/oG5aD6nwFkML0BMZXc4imSE3kjX2ALBuoO/LUQxuQpOes4w8BqRYYd
czXNavAhKOsMIZwe2acYmQjZqB0x5le5IMJ28Kq7CdBMpMekWeFbnF0kE6jLlXtmjUiJksDUxpRF
o659oe4YiCxp/OcoSHYyChUnO5xpgWkEfqCKWthP4EMkr78cQkp7M0uRT+EDn1RZpJfNEm1wuWs9
QVlLlHRVxP7LjT3CPs1sb2YbXM9SDMnv3JQdV0ngbiPlh7HKOKnKYPfvoQPRfRHGdFEmF70Vajjt
cV3TMvTlFMyNlGiMJGjhQRSa4AD6icsaJQKgfH764c5ePc8Zd7e/uyAuPWgqS9EyZICI6ZZvVWDJ
r1WfmECe1cBxYP3ig9zzXH+yrwDxUHtzcyRo+WS/0WTzRt2DjyYOT64+88PBdv1T0W1lS4cd3UF6
XEx0srzWrLDUA/lsfMI57ofSg6iIRuWmIy96jt1GZ7MK2PzbtuMYN7TJcTcFuiurhCbvbT8Itrgu
itljDFOEfFNufA2/jSGPFPoa9viJLoeQkpA43YKcOjWIOudgvhGeS9cZPQM/fcs+hlZ+QlgL5XVg
35YlT/NFBuQhEuKpAL8jSzLI5t482lUGAedGiefzJeFeXNnp0/tt14lCUqd+WOBFlhPUU7bWy4Ly
QNcmvihbH6aSQAqDsoUR8qWQ5E2HqixTRbvJbAa1tdMKitpj4RpWEVyly9od1/A7xJBBSpjYroUj
8/9hdSiICm+6AwwzBMAp9WSLpl0AQhgGT7AjHekeexU7pljKI5ip06JPZc8gRCjQyebGuOwCekCj
nZmvJlBD1Be55YTdVe808NWGNcb5ACCYBQPB8rualI+MbVjYzhBCnBaJyyFXoOYBhf9d9WQy4DE9
kTdTsLT0D4vy351B/TZK6sEAj1v/F63EKdczfyI4Ka6J+fDQmsXHNBBJLhwrCILdDsvJCDDPzXz7
+fVkju+AJPPCTvcH4xOh1Fx9CsfjrCwH3bxkj9Is1DpoRWUdZ8WW1fO5nTy+f41+UQhDa1D1QwKv
qABcAiugDl/8lfmMJSszSa0zEjRhwaMYZaeVEq2rBk9lmICAATvl6f5SbK4L4OIMXx7IJFgM6mfA
W+7+parLIicR9ycJRNKF0JwCTodCSlhaslMnHK5npX435Etn4++CepK3CraA89R622g70uYPBbTe
mauLOE3/ZExQJ/UcpflodGtbAOqUNnj1WmBveacX46Gv66xNC0bYkbLJEODfrWv2/foR2LOmCkyw
gZrC3WCqAvgSx0X9L06un7bF6qV+AcmKUBqSJO9LC6ov8dKJcfCQuqY0bWdrUDnPX0p+oQzeDizf
UoT3FeX4KY6/o8KK/FR2/Xe39fGIo++KHhvXHo5c1LDO+N/JM7mMplNHKqFh61C8IhrBs9mjWJ1U
avBpshg91fxmy3ejavhH4uBD8S1lDAKXYwe1O78xE6JW7pjK7jvC1XrR4ShxyZVxGY7Dwnp8jsgh
6xcSteIyxDQZ0b67CHZfjZ1JDw5eGTCE4u+BNdVhbxvDjfnPR0IpFLIGXSHOLSMcy5MY2QM2iF8n
y9tIpzEW2Vaee8chPak6ecuGYRCHFu+jUixFhSUQxaSujHt2S8n3zMMF6IbzsH6x5z9DkI+Ztapn
rM9zOg+oe7W7/bmkCfQnVdAtOCJH18k3o+ZqZMgWe/wbp5ZTnH3c6Fnocum5VZN++WrpRIH4HFDE
dxnXSTS4WiVlkeHG52/AqdsNDvoqPEwLe92AX/J9/XXI7OAUbuAf+uDE8CMzyhYCxBY7NbjpwIxg
wdIxsGnws8GTI+VMtrXPuXjDkOJV/5Oqf0Y+AQgzHstob1g1arIT0bCaoc97MyPvrtf1kiYA4BSV
GvmTMUfWCuCsGtwTmAPKx8OhKgJ6CaLKLWaV9f4oE/xRxMVnEjCd90YGLa5lsYxIJYTdwvfyxK4n
r+ZW0Q+I7xDE8Nb5a0Uio2EzIGi4nM5ecZmcszDNKgRhYx9fjEqHxacEbtEKWR0+Kl8cJfiNZG/E
9lv2Wq8JD8Ztb9k92428tLV/lls5vm6Il9nTVUp/RTVCSqsyYl/5K+ChPpUulDgLpzDzpiTgDR1m
zhDK3/nDo95vEwxCRcM7nV3nd9OvuZEE4QQSM96lagsHusB1C5ZMOxusev7VSqZTwi0NkL5ZuyLo
STSm/tQ14czKYKUHrkJHFvxHGedc3AdIe+f8M5m1uqP+0X+f9rB+tr1DjKK1hhOzElD+m38dMTs5
McAGthjE1ZnYr2SYfUGeUN7IiKMC42ngI9DKkAg1AB6uRYJo3LEp/xkkALftD6po43/krfyKzc96
jyP9CbQsVN+Jy+kkKQ+2llCUJz8Ugd4eB4PxHEMQr8qbWXKjtd7E6YjJmW7ocv5+iwrEZPyOz005
OP+vQUI5mtSyIVs2qnUStN9fFkQm8bIDUP0gf1BSxsOpM7InEilRsYUkfrPhvZFkjiIL4HJ84o5a
XAKGAFlaV5u3pfChZZOBm+5ArmXxFdiS1HnlToNVY4QcNzvp6hxTrALTHpgHW+Q/1MF66VuYd1AA
nCRrAKdW1ex9ZXbEXnk8dgUy1P2rihD+NEFVS/R6lg5rgawtCoXDDbw4CmIHO6mjG1dKIoGp9K6Y
kDQIFYtGwueMfZl9KAnSr4jwRTOZTctjio1iI/KmIrDV9xzSp92c6F9Rlz3v4wN5VjPExjoOQnMe
lG31SMymT1lbFARoPAU4JvReGHvmclimrIUQsrQbmJ7vqgKMJ3blISTOjTxY1xhvr1+FKxfGD/Z4
vFshgBH6n5d0sEdDcWe/vwvuFvpvJzjt3dtqLcxdtbFs2h3BNoIGHs6/dWDETWRvCi65RJuMQRD7
rY7EqNLjdBqx5hTcS4+ptURPOq3qqc5bkonxp5XbyFrJxx/LXOTuZA+qAcZ3lcWQ840oPs+PGrk0
W1VSbWiQ02mAabmQpdIAN2GPAUyJL0BmVmh+shLzxyOHDsllgQDfYLz3twYWZagfpVwgGTNLmcPv
W5+I9XUmHStO5mS3TT2hL0z1zJBIeYkvM1WNrXWTQbl7GUCOctwxB2M/p1K2sLrCOIyUSYtGaUGJ
3EMd8LlyVUky2xFavSbm6Meo59s1NML5ju6jZbKVgXv7R7mZsz9pk0Oe5U4zckg9wZwCW1wv5m6w
WqZRNhKYs3z019abwC40Ub+4s1NJ0hOmn0vKHQvP/M3HpGWy24lj6WiX/z/xFS569lCrySEixzQ0
fARlMzPv7IC9sVraRpOLjqjwcYWuCPVmGlqEBXVUEAGplO3Xk6POpIk0ANR3cj7oLoPdRvy1yPlE
o6QGIfuHQfoAzOCn/8Nn4navL9YMA1YIb077S3vx54tDD12GEsa80d4Ny1XFrdd57ekcb1D8SsPG
3hvYyjTDi49krF1clND8agJy5K6dVZE/OxzpXpoYqhp88vvLime7oQuP3nl0XRRNS2S2hHGC4dVf
1hjhoZl6OUT+H07U0c7yuMt234zrODcK1cXPXZIeL0I7waCxTSj1cFuvdWJ+C+OqbjB4oJJiWCpE
z9OCRc7D7hWtGQGu4fjT8HmuHWWHfnayEfGFYNYCghC0CQGG19HGxS16MgDmV6Fe44Qlt0xa7igy
QlSI//JVG8nuIr33sbU7H5BBB6otqWcAHEZtaxtoHAaV0sQn65ZFl13exgN2wpVPlLllYxjiFuW/
fM87PKCQLktaJUbJ/4+AfGDgPvGsS292XyEvSnyQJrQgWCSeJNO29y+VVrjNkGfJDFDL+s3llnoz
6WlbtMfdLbtCNaGqUJyjEBjkwYc7ptaik3FO9B6hsIgecK+yuPbhUW3Ai+P6rr5gNg6LTobsQkj8
b0p3V0+m73olmWlcq6j854ruLki/v8NUZw2HlK6IQ+PQizAmtYpz9dU40mD93VHrmszdbPYxvxqA
DfgVI58uu/icSfk7zY5MYH9inWMe+rXwlsn65aGGnp0xIWqhyd9CpZRnwTx/OWFkbyPCYDKYjuWM
8pnvKFcs9PLY/Cs521ilOJbTaqiAy8CeW/Oe7v12BJ0psQ1krW353nUzhsQjV7J0BZ0MTimtc+qL
b9haKbywbGKuFWNyccA/M1OoOxXfExTEFQQkUe/VxdPZjsGtie3C8vuSYyV0tXH0cYayhFF5R4AE
DYfowAhbzxzIgL5Oey3zi2NxHnEPx4aApdksMV9lafQgDJ+kAL+tu9GvYY0uSwCkpAqHOx0Ed+EY
qTtWnp4FT3Bwu56TQ4sjazacTBplEkgLwoud4BzHJAayzlVDeEMm1YNPEktPN6AlULA54QGrODK+
PC5eT8eJuW0fgOmOi+j3w+1qZtUyUWtEY1BlYvnFJALUBS4LiTjX0PcXvksPbnCz0PhHGN8Mg15p
RK4JgWXvU2RANYNer5NPfhvrWAeyzu9ljSwrzHlZoV+6ELT0fNsmOU+dde2etReQ9DHAQz+Xrwev
VHjmHPKZ/yYLyWfx8zqvTSlEFn0FRf/r91UhY58+2d+/XVQk8GTkawusmeeqepFpxdF35fI3gCQC
HFcfXQ8Za5kfaBYAjCtDcudf4iE0/08NPaF0vS+pAx+F1yWcwe2jcv1LXWVuTRJ93ft9YDcPe/ox
0tZPtmh9kZlZJEV0dGPbwItvgALPT7c0QRgXNisYFjMTpuhJdF+K8jp4Lzodw9So7+xiGFrpIowI
fTos5X/eHQiQ5EgoE/KrhTO5vTwyKJGTpn/Eqr3gxGUVWTjSGWm3jpq0PvFHbH0DnA/2Zzp9q1Ne
i8drddO+kPepguD1ui5hrHe9/aja2TiH7WBBnj4Ao+Fus6ior/Y9sRik2bf1J3B6c7bb+yc/QZ/K
rN6reHTCulTraHsG1YR/wKzQVhU8NpuJAsl2UhZ8VxNfzG/cmaZmuDLqXinP0O181vqjxKpAOCqM
8/W6wEGwWpi25UmIc7zD2NBVvm67Hovfp/zRDyLH9esCH3z+UuvVTHJinO+KlNAFq3MhvqcXGuOr
C5Z5pc3eyysNLeqYdqO6V9dtfSwVZJCiJun9FfW4kBlqPoyUihgk37kj4aBRzChVRCTS+0UYGvuQ
wFAI9K0wCJCencZPth8KU/+dRASptJE6BxY7Yoqdnts+yePdYJqub/FSp1uibVKIQgAv3WwGzzlZ
Ki6gX/w2TJbB4VpqLUKksXKW8T/nmoVClAK5DKT89KBBH95B54RbK4Fgo7n/o2enyRn8GjWMCdRA
Jog1zE7y1+au4sGkrIrI3qBse4+Gt5tF88b/p0obWqrMK/UgaB0U5YVCzqrxrjt98E9J9kEOLFRL
Se9f3CuLbhE5YLWW4sSB0EWOAFzXRmcK8d6FPnvKgtv+Uh9fNJFRd/TNgWUaw1irUkDF7lJ9X6Vw
6qRLnGwA/k0j+3je6+Zh35Jj+BdL/T2a9rBJwtr5x8hztqyoite7RBmXHlqgy8py+PoYWPj+X43M
5/rfXdb8E7DRAxg9vG8Ti3DFSrylrn6MdUzKdmBx+BcQcy2xTQNed83uzHI8yaPUI7SPiP4fcuV1
vLt+NZKRd2shrAELSnbC2gbsxt15HJdeHuY9iDmOozZ2/JuU6OHFIDtAhbLrCns44AhuGT/vXWc/
5CyzqW1If3mOb40p4KDvQxAF13AKGXTvm8kvK07SQM9TUfXiBd16PLNY3Vj+B1Mk8x/x1ACXo/Xr
6VtKnyIagmF8SitELGDqdu8yLy9NSZNxMKw33GAEMJCEtuK0NihZGilG6vdvkkzCio6KRNNOc4s8
mssvm97FNJJQzyIH9zPFs04RGsdw8cZFn6u0L+tOFcNqHWTQVAmNAWz8furepcjmjcnoKGtz99CH
3K6AB6UExFl36eip2Y1/41I5HEGEumQAOgODbieDWHq9EhVQKxmtn0WUUHVRFyZE36k/E2L19y4L
gXpMZMT1ztwOBLNLeqTdAQy2XkNUC+Iv9JBrAOQZcABB6CACjdHKbaKuESMZyz70R/Z0dQzkWmKc
FzmO+nKHn4C8P4iB3thRdiqC1QgIbgoMO/Pc1M/nYI/bC8Ve6TtBnoW8DBl2Acq255Y6D25PTYmi
SdkMLHDi+/nWoj5UW517Y1HzuRLVX4f5xKC6QQlIDs7i7+h2G6dlHj2cHhJPcXrK7UDAX0ztQrCv
VmhFjkPSNnpsaDF1XxlwXjDxocmDLc55BbJZ6LOd8xwz2QeyM+JniJl0IQcmABp2Qb/o+wSYne/U
8I5kqU9lkrAJJwbF5Yc4XGwGQPpcAekjktUFMLihgtTIoud4oD3F8V7VjYPrnfS4B4S6LCqVzjGl
H8xytolRwSDStW7LMsp/hD16VZQJ8uwIUfd3cqyxEdBv5OK+tfUhf3TajmEtW29sxJqTl2lua57v
IvEblFw7lYUXytmtE2vZbs0VkNVX6eVhEVhYqrNAIq6/8z68HJxOVWQLvoK096kat0P2ttzbtA4w
IF+Y7BJ73jUG8Qo9j4DCH2SA/YJ+gjoYdEmHmK8cNEVWSmuXvCgMC7hGL5wrKkZsERYXodjuxPOr
Aqlyg2cPGhuP9xrDF7ICvTTSPxfaVSVFrJgEOwYGRHzYfn2bn0YIwHQ9LPkeTm9chUI6YKLQcgbC
8DmtukUuv4MUXP0BdfBR+sHs98g4qu+FmactzosiZtmWS8FHUgRbohiOViBHYtcQ3kdBKN5KzsJF
oBm7clWYgMa4uM+bwtZA3Q/8oUcuspS9rhsmZf1lLzY268LwaLYi1PR+VOs4vHsNa1MYRAY7CxzQ
F9OEPr+v3+aA1AtSuHo5CFg+nmm4KOFWgsdw3D5IX3dS7+2WBnd9hm44Rcurrn2seNjPpDzwcPEu
32z5r0fTNub6Rc0/pMSAsqsAXHJJfh3CZtit1ti3isCyWMq2yIgRqCG80NftTxDJPLD1Uf2a7GVZ
T1oemaaG+xJfObxcDv/0hye9U7CYR49bY09cczLfGIh9ikEeIlqopdrmtdpHUPwkjlZbOlK5kNlE
kN1+Bb39wwiQnkki87iQ1jxQnhSJvIigkMMstBT8/AS56+f/R2irzx8f2ExTXegLcFADDYEKHhXE
PylpcHxkJ43zNql3KfjEOoFhgRdaeylLSWZ73UEwiwh3wFI4hJ2JlEt3mNCGOv9Tp5mYEEaDP3S7
MT7BpFk62SLVhaaslkpg0PTKBB1eMTtv9YD2h2Rl1HKyZTBD3mhLVvk8tFAwsOGmInULzOrsT7U1
4PzY8U9w+1mYdOt4bcoRjH3MSwPpzmSbFmF4m405Zv9uFPrrNzOB92yw7eGasD4+TtyH74Nizi4V
LBsQg2dBmeVK99vHxtICacWUNYnD5225HrMphNz7PAnEkRjvVMXPJTzVrfrNQMUUepxLqnEUFEDo
JsHxhQLxTBqVLGR5J7/T6rlN+dT11VB1hO/irobZnzEbLM2GP6SFLrCqFecrJTR88jaNOabQd6pr
SIuy9aLUPXHbfsG4GEzhm9KGE0KZsxH4LD4OkdTZG18KF8oPLkH6RYzq+4CfutDjPFFrFW/5l0mf
IfbsbJ+IDVtxmOsqO3cTl2infBlHXXzkyJ9MSCun/eZmk9qDLLA1Nva6F+TIgCxiJXpe20vSwW30
X6Jt9sM+GmTQ1KEjbtSeu7+SYWO0jt5219rawtI8viHx+1bLzcD+oz3bcI7hjL2Cr7nQ22llgGSh
XrUz87Dfl4TZAWE+vIiTZ2IzcPMlDyUJCBU7oCewUjCcRtVv4rKlf9xO0B+jzMAX2MB6QUwUz4tq
X9AqhgllgJE2rkafZbsP+vqpQwExPmW65UYZobYzKulB1BUdvrone1h6C/PSIUlgmXmP6hTWiJEt
ner4RqofZ6nX5vrbmqdOXpjCzrIPAwLjIEmeyQpdyVXQSUydj9uGqLpl28GlQEs7Mf7f4bCfzBRM
/NC0RsLWJHDrk5ag7wTPDE5xqL6mfVMf3Wt6fTzhpRkZOcxtJ8U+0ZKICFDw6phxNP62D1P4P7o2
wTDgcwJ7a7YmRLAW47M7HnDs1eYcfqnrbvfFZoVK7XYP5NxozspQ74gO96wrCn7fJIKaAlXJbvYF
DQ7IdRADvbhRUwmAISBzGBUWO217NhxuW2a9KJL+umpR8pZdknFOyydqdpkKYvc1AHCUH2aKewer
2YV9IWEOhISv6wRKGi56ykNBZM1HW6T4e/gBRQYom3gG3eJ4kc7o7EsOPZ2FcVKhuj/72Gml0EBd
mBxDZv4olnTBEkMGRXGGSuJkpyiV8BR2eqWwbMWvJL1HP2cq0SG2oZig0jIvPCiwnGz0N3swy2iD
UrfVOxrcySS6HC6fTRXIyGgXtN8znvNF49Q1iIhXtF4CSprmpoT4kbDuIXgIPU0yO0ANP99p7E5j
aEn+bMME8kH7CkHT3Qzgji9FwVzinaI9axcXE7NFCGCLzLgNN4Zgfoe0+Rf3pdBagSQ29qCOJ4g2
SnOtIu0PGkF8hf0cuB1PmBfsPWoE1LmHdAVNWqtIF+lECgbZqVfTamRdYXqe5DomAvT1ELScmOTP
H4LxuRFt5ED/L/wygLDvQVx9mczbnFnJszGCJKc/NXAasZLbg6GM4aZz0mbt3FO3EJvNQJG9XKzd
VPZTHLlqcNG8af2H5fXfu9TagU3WaFGKUnAc6T5FEx0iwuJvSFR9mcZFbC8dekvtYVhTGGUj09Ix
nPaZaEjlVaFRH5MVbBPVgKz5mpYDJNRDy0OJzo0T5jLe0j6liRKGdOzJcERlqt/oE5lgTRsE8Fkh
EB0z+pznD8K+6ObdJgpBadFWJjFkZQNuGnrhe0sEtFegg7HHJ77SVGW4jN34gI9TtmD/OWKe8VUU
UCVr/p0FfX3gvS5sNCH2d1GRDVp2ANF1KlIe2PZd1yb+Z5ZIKFBcv2amPXTxs6RBC6kgqfm3PGd4
b18HlO2UPR2QSaCvDTs/Q0S9OWX3OQbmVgryugbtePpDUiUC357p9+zH1Mdp7nDV0q72svkzEk7s
utRAPKNTt7JzQVp4zQ4Jfivl1CyxCxATUsh4bTamzI/voPALiXMbXyujOAnPjT/m4HXtdQGccxhZ
VZwREdMl+1oounmgOxeoX576ndto8RMEa0JgNDwIhkmH3H7xddMR/xJchXHMRoxug4glkmv5PlPm
rT5nA+AImRi7tN4GIDGmwvrD654P7P8qcsAxES6ocnxX1+5iObKkWCLhyOTw+sfkPBsiK8ZWp+HD
zLMI1O4OyYYf6CpB1IpGf+2Lf2lMS8wH5+6z1+ndhQWmgVHbD3+vfJneMe7rQTViMO0bVjb2o19H
cN+qyHuL3Rkzy7xszpm2hbVkDzsjq849LOoCdGNxEeC5RLWcvWAiEfeDIdji4rtCd4jNF8o3YruB
68DDo/LcvuG3btIopaOahoajoY2ROI0vQ9mz/IHWt5ga+n4cDZqZxIihr4eRuzwnT2VivHsY7cKn
mEOUl5q28ptWEvONZPQkuQcq9nkg2hrufkzBTBJFX7k+KJMAh+zid8ArovgOkHVMDkhPX8d1MB/r
vbz4MtaXL/5gFqmfo+v8+SGMoOfjUmvIeT72z1duTDq4nKETZKt5HFDaoYtKsQDcUjM9vuwhRHGr
9NpSB0rvcSA9wYCM6WNALiBwdNMIySPohJFGfkQJN1TebmydWSgfO8ap1nJEwgDX2RFht6FjmSA4
MWIcXCccAcAdHvGMbxUzyOvx1reIOn3GuuIl9VNvBQDfrIM6Nc9f5DaOB6v+EiOV/t/OcDXQZrGa
YfxTePkWlEDJzDbk4t6doH5pNPkj+9R0aXym54O1i2IZZtMkh/SGR3n7IVqgZIjw5jfggE32wZYr
X2qTJ32jsh4mxrnkgiAuCPWNplGGBZf1kfS5wNdYXORR7ibV3YbDuMwBa+/WRNtreSLINAJ48sGL
G3OfRtHN5nk5VzL0qiyHCmIOAc7QeqyEWGaodguc55Ru3GYguGsEzYzExuD5UtWN6KY95i1P6bWh
ILM79ipCNoaY9ITPgxqoIliK9QLg+a3XJhcV37WZ7pZ6Ns7s8zYtbgk2L6b/L/N3XozQPeDDNCyN
cz8sI3fgHa+z+DWXkxl7mhB2aLiOIdx1b5q7tXswEaSVQRzUNccCNwmv/f5aQe3Qp67+ZlsuAZdK
vuEQ3tcE9brINv8tdKvH5iRKuGL+SrhYh4IMpsIH7NNN6Ob2YM/DmIlOx0pmdxQD+sA2mT0R724g
fcSpSsEY658xataG6p0MzMC/XJ7jMbuup4Ac8BoWDZpfoGx4J3QCnLzxqViVRxDr78lr+JEvLAnA
VTMmGNK7Apl7OUbVtiJn6BxI1rF9TrBF+tUKANIe1yq1iWq1QKXz69cRqX8At+o5aVOMta8Tcyvh
F2+kw3mksO23oKONFZC0kpWaZSmpD8QBalfzbw/yoNHjpmmkci07Ls1NZoOAOqqlumt7aqlQSfbI
zyicGMQaLeYCi2HRo8D5bK04XX55BxdSroXsOtxJ3i0F3eiLx+d/gQCZTKhMd5mUakH2f2FdzsWf
IrOjfiOoEFqeTrpY9ST0LWhEevv7MsWO+P+5mnM7zVFJi6eL4AHjLIBHgeX32FGKxeoBhALVEKaV
IR/X3eWz/XruWhPaMSUHliUUXzbJ/BM68A3AClBqNaeBJ+4I3mxJCjD4NgtFELKaPIl/aLuVJNSG
eiuhYv5QOUvAcnzl1rA7mWBGn1y7ZRdDR3plNimepGnvqt/fKaK/uf7mItMiOzfyHRQUOF/p0TOy
M7KjNZhbgfDkJepclx+M+o47SxQms7zOn7VrIB1KosekKU2pKt2MjRSxT/b1cy1KKUx91au08YHB
3M1+xaQboZ14aRJqyLMZJvvYw1qZjHy3bgSRfqBHNZPRh9JMYGIPAixEtHWseqS651yma/OwGONt
odtGI8YF0QzbMwsV6erdr5yi9/nwaFDKKgm6GHf1T4P7xA9eVZW3DNNutLA+jUUQjg1+B+7lWYdS
S9mqQIiPoL1QVP4B9Hmr3jY4LneWr/ljAgJbFkh5liTNp6m1rARRhkqRSXZVY1mIMLoruV1seeVP
sd00JkXCNsidxwbplyPbdlWoCB8ueq+Rs+wYw0YJbsWI/KvGWajYzduW5B0k3N1Uqf5jfWVl2xM6
QRj7egxwHD57yhKVxWS29gPMPwVDlGigvA1OLItflj0vjdJNvCYMF+WU8LU6w9+MARysrnp5+APo
/jNnKvKt5mf5Po2vViGMKrwfNn8agx2Ya7yMl5aunRyK9kdM0d9OrnPPwUp2lpay+Yz7MrE1p1Tz
gxSf9pVoDPg/K/hFOUmjYOoN2T4bnNvB34Lf9aoUNPMf4qRiw9gocOTOKxQEONyQCllDjdaKcxwd
8ZBEl4l2Lyxe6vIe5y8xpHbX+eziMbcczSowu3RZPYvzuXLBj1w9JoRF7ikfnkMGNLpfl4uNeMMh
V2k5px08lWK4N2j/c/4QhSQZ7GJthKfxyMS9bE+mZUImpgMCJUyJvR4YmiRI48ewTpb1SNUFS266
/wKKxqVs7ykGVT7Oukwux3Cph3PucfOZcegTHbntDJJFNW86YziMTq8Xp9M8ilKclNssMXZeTNCp
UEkZiyFVE7beFpJa7WBcDuMhaQLjRZ/Td9qw5sJpRZcX+qsJrh1NMyzk7k9TOBCHHeKEy3adKJsL
AsG6w7UdklIP9aXmGy2k97PxdZRHTRA8HQ+fF41MauBmuBn2XpdZa3HumYprQbHFfpS2alaug0W6
a9n4kmokth8E1CvypNr8h0KSLHc37Dx2iJ+1jvfkAybS9RMt+ejKBvoRh81KknsuLh4xrCDD+jtl
28CLjX7C5+cW20wlzOzJ/KgQ25WtdqVfHSZmDj5ijH9zBsYoLznGQQhYXmXL8kHKStkOuaXyZymw
naPPd7EpWnMTq1d/8FYkPOGcoL1tKQxPWloRMfxWS7E2XQDRE+WK8HB5EPQKUNUX/u5U+mirRNjY
+vvVOplNMld3beNMzAOAJ6TlZNI8Qn+ZicU417YplhhvIvCBXZ8YG26U3or9V7fHlbl77lvb+xRY
UFR3UBJbwc9d8R08NFRJde/wXuegtnsgaOwEuZbihH15HAqtzqyhtP9UNQYBedgW3fDJxoOIgdmE
PCuLptYvHooMpCcpLXJKAk8NvrvLUPwFqZXjh4I76QqGIQSkElIZ9dnBLWNnTGcPl23Czb9EnT0p
ukntYxZDGwq2lC/QvvCrXDNsQVuunDRNHT3Vn68QcwYPXEBJSxfyTwqajonIyvg/Verpdqvs+wcB
svGslrqh8ip4od96OcrjW47Mfbrzv44kq9u78ZZ+6/PGya+J+r+b+mo2NuvELgSK8VeJPm6wx1Th
EFkGuXSK3C8eWzYoGCfpIlDYRyprELGw7r11nH0H+flH18MEkAFmppbaWoartd1ZtSAguoWggnbv
//tChqnTn4PHzpTkweiAx91U+tUyDcWZo+ev1kVCkCYAeTlMwU54bLeCJ4S/fjpffe5jMiuJumx0
0wge+GYH/9aEoxpASWo/AspFlDK+cGySXRwwJ9Fy2uCi+VarNqoKOerQ9qhz6bI57HIbw9DFqceS
uCk+7vRvyhr5C3SDhhClHfClG6Kh3a1pQENzuCZNA3EAAd2OPu9ldQMGM/Pcw6YdeIAifgp9hhUO
8TTFZsELxJSLd9rg01ejMLYjm9oGOfpQpe1lnVjZKm8nuU0utCYkfINwdpr5eGiwCeSTkeBiPZ6w
FYIH5wqfPx3Xo7ScHAurkLctFUtywjlKhTHgkaZ0+UQDH2Z5dOtZeOHQ3mHCx+UyC+MGXufITd8l
pE1MYoaz0EOpFffWMyRxri84yz4jHA7r48Z79rd5pXY//sjRoTS3ux6mhEfswcSyV+8Mfx1cq5vW
a2n9z0czn6aZsY7dA/qRzxNqU3NlAvD3WV3feeChv//vKPW8o7i3nVt0osFxfAwrQ1GDsqclLmjC
dD9SOeslD/7POplclXii5ikk9CyrTln/37rVa+kCPzt4KRgPAT1hgxNHhWp2ubPo1z/Jou7E38HO
reWtb7vFdejk8sD4lu4sW/F7PXsP0Xe8XssrhyIepL9alOaakvU7g2/bHs3mPylzGq0i0j4GoSVk
i+UNCUdvjdXoBd/8qFqOqPH0RQYwT1s6m7hbyGJpi3tlV/AYeHWQqh13xbAllkaFuhIR5hljH8WS
OpZqi3ImDmBGAFqgMQOePL28gvHhJJCSzToO1ohHRaDnsFmAEGSEKf1h/wsjpKypvCZR8CIDEUU5
9H/JFOBSCuaiuuWlGtV6Rnqa1ZO8zo7IbeMDaCD5XFfPQdkF4ZHau/JVgkMMyKH+b3xxfbRPv2ev
R2kvirEIycgzi5J6NpH88KxNIwA9dFHprk9VOBDGVxlOiya8Byc9KrGsQY2/QrA6jbY0xu8IaC82
VwhdJqiXAWf9FJyl/t5xAaydi5bf4x467qK809AoOd23kN68icmtkczeD1/Mbpilgs0hcpm/+KMe
IKS81aATZWhHUZUJPmxsadoWA/kxaAcGtuCwPTfSFhmhC5zyjE0KSqM2oRD6RBIpSI5Jr7L9xGUt
Zrh99hVo8PQkqCi2B+Y9JyLxEN1jM4T/1+vuyr+8g0bYwXi+FyDT0x4upW+KROQ6qwZCLHvdQ7CI
jJJlCheysXq2lzPKW+GBqG1vDlSewwwhq4S6g0zSJWpXP5ZJWLAHOqXxcVlIGzjUNHDYrfbe7Zjv
UmEvtOPWowINOTtUUiUu1WQT4/jYRwGuXHzc0Hofm3DUcITgCqwS33jma9qnQabNTnMPY+1IAxlP
l9a7//oXL7qSxpZE7CL570c4gN7Sapd1ywOJgRVoTxtxygsL05PpWCGrqRJRClJ58C2WTX4OdDJl
LyyVvZzbyL+GiEpiloUlnFBMv5mRBf3CwwyIaeDYiXGB9z4TUwELsW2Iq13CKK0IPOaz3SabcD77
PhznMGPKVMZh+wbXjO1rOoe7Ebllhp+AA0rtUV/fXPjV87bhqQrsaDSz/louI9T0eB0yb+dxP/uV
B4TBJ8jlFVGSv1EQouwgWP/npVKIUl4/h1ixc+3fTHW4oBs1QuIb8z/MSa4Ao9/OodTPVKPAHFBc
gUgNaVOevbDp+i1t92QWClOxR5EWd31li+gPXK9LN5R+/a9qXVjW8egM5UL9VhUtdiH0HmT8Us4Z
6lutT7QQzT+p7m9AP+kU4/ltOhhq3ZtwbGwT2SZfbhG13xkie9wcwk4q+rMCc4jekOJpd36N2/ey
ik+2mcuk1qTFEqSaQPlaICePk/1mDleYcsZdMZT+Ix8MZ7P1jAhInRaZCQ5S/teTHdMmYyJ3lQKM
ubt0IcYpF+V262vl4H/yMTykjIV5oiFBHCWoDmUzCOeCaso8fIoeRmbYN7Bmv9is+me+x1dYdEkl
HZleji0fEZJgO/HxEKKqwNBode+wZSIspC1PSUyNszP5MGe1YK2igXSnIofgyQM2asnguD58W+cq
xywA/VO8I7vVSJgrNzh3HSir55EL/Gi+fSUg770H6w5AiKToPzj9Xw1Qm4MYWWqVyH1ptgXWJj+4
T4pkzjqJW3vpmna8Pv7oyxA9G56/kILlq6/VFi38r7zcH4667ZpqIciAlUqTLPHo5SHchvRj0A+6
dx1SAw2KI58YuuSGQ8tpiT22vtr3tfU5xLVq0hfEkVQZGxpPJC47ZMe2fUj/eDATExjYmBWbY/Md
EndJztIKfTvqObOBrY33ukqcRaL4ufnwcQNpqR1iZbGMo2OW5jKqLMVI2q1is190uqwvzkRUBvaF
2bWULwWh70vZLAtq4yYLvhEi6R78iFqhgjXMnwd0583gkVR/Pj7umjRM6Pks4JaWHB0ge+RmWoWj
+r+1fWSd+vDtvuJJLrL6YOcTALM2ExUyuCwviYNZQL+ixDOZ7bM35boOvkLkhrsKpKR/uisJqAwO
Fq3EoDco6IidEb1oJraGMOQR9pfpJK75SHra0RTGFRHPH5vAPYFlBK7M1thDL7ZAiyq086kVkcC8
eQN7Ujt4rmOF0U/UGej3jwqAR3pV+geq/8LYLCzHpQrmz2LaJ5cKAFvlVZ1yMCzzuv6JeRNU4xoT
vDdIqqWV9j2xyNeALSEnJXkRYhhchdZwuYibdc71FCKM6PoLP/GiWXNL/dX+ONjyg5DPQT+5Lwrj
nlscpR5YNxml085xFbL6TWwtCFEGQx3J7UMElMbbh+wmOLy3DxbZKcNG/0GzbI2ykX9elv2Jbw7+
IdLp6kLnQN0CfbdGb+tM1DYPmIYWM58ztVWPfi2l51DgcWhbYC4Sqsw/APsbYVAf0vbQlPOsRjd0
keM4u1epI17GBQswZCMBUv1OnDcnYhccRvojOGGZYj2+15RgrfViY3hcowXvnFy7UkSHvfAqOnPa
QGWEvpwjGyrrjBjIYEotYU4MmtO8XmBIRU0BzY9JoCYGBI6exg9O09Dg37B/+jWOi8ntCgNoRWFK
zICaLYARbDu2nERRg0hJv7O7+4sewv+knpr0RDqKuYh4ndu5enduekSLVwNw4W9SxllCWW+//I/X
HZ9BfBEzhmQ9N0eJt09lVNt5tOa8NmNl54WzOE/ZuEGhn1+M9tCgDr7zMHf8wb60FmXbrTYb6r7r
u8HRYnI8BKvSUjawzLaQfpKIbV+oa1IsuWYCehvHxmuRvnybVr5j4skcJfJ5tTxyV/yb+DStSck5
lBXh+7fifjbiKmcxmIB3Yp2XK9GfShLiq2AWme1Wz+/pc5fnQ/kGTVXXebnAVxWVDaXkqMRWmBi1
8ES4jP3GVEGBawBeGFaiDrzzEYa0Gznt90G2f5R+P0V2OCRw7HPbEp3LrHfdqs3NBdr4axZwC4Ap
6ma9Unu5h5MgH0iIV0sHTn/5s+bsW+IPJigoKVxNrJVNrbxfDn9pmn5PU9uXSmTK8ezwzpljX4tu
4rLPHOBwGWmWJ3HQUGWwjDzT2uvT9kxUD6HpDX2/6d9oJbe8VC6IQ69RdVZJ9+WxujIyiis563aD
iIUrjlbEtfzs6HrF4ASDGPHUERx9Nc3hDvir6dD5IocYj3c12qMONXiWBeqrmxLBbSQrYq/gymfN
IIqZLDJ4A6cNHoDP5Aw1Wu4Hcs50U7PSMFKk30h+Q1i2IPn0fUvWb7ySJXF0XrmsOEXAFxmnFUH9
OmiNvtLlqDdy36tcpMbf3t5DIXkvjtmzJfS//GELQBddOuI15WTFLcuZVOLJFyHJQGuvPytPUM8j
LNiG/gsY0FN3lGgcMMfAC641YS07L3yjHFSfIwpoHEg2fJ1Noly+p1izkDdVSAJYImtEpl0dG4VR
HPB5yuLnYsavS59cxwCsKj+w+ZEmhjxfk61WiotAVblAlSP65P8dckuwjRe1DJqwRkdgRbm+Bf0G
8OWzktgpl7gw2Plje0/ynB2wgfD4FQw2v7rS82wpMQjZz1MdAu5K/8nMnBn3v6H0fIl6g/QsVSSj
ONm6ogUO07pYG6NFd9K0VZ0W60KfPAJgeKBcO95itwsWmGOOblta++mlTns6xHhQ2zZEfdljdo12
79quyRdwhYBBgh9S4yd7QyRixvQMd1XW/6vQefC3dRUMT335rJnpMI8Ludzjen6fCj1h8u7Qm2DE
RNqjyz9atgcWZnFdoTGRU1/K7uOE5rI1R/x/RloYKdp79goYRgjMprscQfkdkuzEOKYOApkqOsPQ
jzHb+8N6QlxjhDGQ6P7MQo9EQEBGewzaQ4vFOKM1sOob9gMMmKf5rNX2Ym+YaYZMuEEOCZHSgw6L
h1AK0si8gS4EQzMY/GHivxYTFootIaVfWbzl0EgWUuT3g3rC6SR9puuKvOs8RmnA4gguArfIcTOM
b1NXnPeQ84lcvLHErYS5062Kz7yAm1meDtGBho5XYX9F1tp0L+9GCm9G41yAcm+wKF/VFS0SBJMU
V1zlBfwKY4b1+FCPwwAckDLkOsbi313WDkZitX9RatOjs4m87nzBoIj/Hm+ul2hmv7RrzDK+7pfQ
qOVto27quG2roS7Q9nk5Echp+qz+73smcS0x9x302AJUHVAtvQ90VY6v3SLAOsUEklEWsl1A76Q9
J/UhPOqycwnq9l7Z7A8WduX0rcnBPQFOEApkHjQsEm4+P2DNYhgJClKqTvb0CZXu5kbb+FRwzb5E
pisMf+avoSFSV0e3/hLbTOqrt4aoR6U9DdDg23o8MjW1m8amUeelAYaxq7piYO5RXuztWiLVL380
JtYdLd/P0AJJNLGtNhlKmQXTzvxasAey52NcpzZHTtc4avFhRyJsz9nPQ8FrW0tV2jFwpN7bhFIb
ThxGpyhwkRnGP8204bF7qH3KxJ182eS5gSGwyCvjXqlBylsBUxZmLrkEQJRm/+kOucnbI10Rxmge
Y0rerXpYZAI+ibELQJk+/W4wdZJ12997wyR9/VEMDkAUZEcMIJZKdoWV9kvEFp5gtie4T52vLAwl
SYysnluNV84g2GdwId9+wpsjYhH65RA6XTvlZeT/AQTWrot9xNi07V/BtzY9bTV7KYv1BXZhfcWF
O0XCO/ZhclypyZEpnSD4tCRnH3FjqX3PlNLVadRtk6mNEiJryzHMqp64JocX3Ji3M0irV3Ky/yTc
FhDgnt8EgbSH8U5YpZaS1nIK64Vw3PGUafiW1LoRuusI1aRiptKON2gkxWghQ61uFKbucVER4/o4
kauoEWf6f4mnUPFPx7Jq4EobVGADS9OB5q5BpJIioeC8CJ5idm5YHt3Aaex7yucrhC6M63Am/X47
kAZa1Vgna3RoLKJyOxIqDsU47yfinLeB/GhPPI7400+vFfCOGw283rwT0wy/nj+7EMhcXgXnJ5BV
JbT4BIZuBiBRs6ojS+KAVyhWtm0xPdBeJE2VRokpTtl4Ok6O3KCsuA93TpU/UQRvV3Qoo840UXLR
nG093JhJJmficozzs5Os/TRlS8BHQ1BExfaR7nDY319BytV9YXw9tVHJSmh8o7vBe9kQ2cTO/GF4
IY+BliuDnoQTZXpW/zaEEKzDb+R17EaGzUAoiZa9tXHdeIz2OwxPqC6DYKYeakeGJMl4sU3yLKif
6WKm2qeV2vTvxRbMbgeZAknoJ+190HMelFAcmxijwXQ9TQbjRE9/5d97afs0TDEHfQjGm/I73h4k
QLGqFsmh39N3t4DKsT2t55+rnd8LG/LMUK5lLgypnhGJY4gGZJYE2rgwu8aquPNv9lkbbejDqT/a
9cqEPQb7LZXf8mwpVbfQIlYJBVQXplAU/IdP+zc5/OmTPQ0NWZpm4AobtmULoMe4XYftpTFAF0dm
tG0OQS3N+DvC4fwzxyET8fLyvYI0z27GJBwJF51eRoM9+kv78I2kb0FqlGYP0BzfO/AWpsL2hl2+
29g985KCOb6kUn4BshwPWuCCXMbz282YxFjTj2iho2aj53YSYd2Ho/yw+O8kWOh5GDy7W8K1lZEh
T/26Tt/cF0EfIxDoZz+ZMzIxpQAEWSGZjvwVQM8mlwvDMEhAskyWg3kzXcRpDiB+LOaQfTifG0ka
GcSabMbIBTzVXMXePBZECkfuBH69qc30Cm7ukIoEVfkte63irW3ek2m6Jnr9g5a8wF7Md9/3Db26
qyzEBblcBpV+pKKqjxD9r3VKl8dlzBxaB3xuvhrCxAg3ZHPtTEAU71ie+Pb95v0bmVdxRCAhf0/k
DziDVjdoVLsLRCbPukNibgby2tHpihdRedE/2gOQUGotMIbM//yxFpXDWzXbGBDy/4NTQgAtXv0s
pQx8FO0LLFCpuIe37uhcFFOIkqfbm4jJtihjeBzRy/bPL9IkYebspl/oNjVS/FJpT42ThGoDw5Tw
GktBUeNUsdvgTn2469SpzJj81VP/qDFvjeR7g9fSLtW2NR8cihIsI+/UaLaXpQelm/8JJWs3oare
gkG9pFw0+RXqokPjzre5vhcIklgpOJVeYEyrIDPrYNf+PqvSujNHLHm3GduOKP5So9/oEPY6sGpq
3wZZZxF2PTaL5AvouVUCqVVh3KJ0VXNo/RnDXVfjFH7lqp3C2KP8m0I9mFiHceQ0TLIPvNyQhK94
1EJptQBxHKdqsYIQLkFGBx62ROlrIs1gMvNx8VR7bpc58qBFevdFXY8mLt6rTjYaYvXK8fDKpeHC
uab2LHB3CjT844mp5ZhNb8/z6lWP/nu8MV4hHpSApgiNLIdDd5WZjACa3VdkMxJVAqgoSsilIqor
nmdufmkhf1ezuHWCat8kqZFcVsd4exxJD3hClt99kOs7NGu4pBw0on6j42YlgRha6duao0K2QeVT
DsW4IquHm1PNV9YVF9OlL0BmiF8UFtRHnBzRBaKn4G+V0jEVloHz/7skxfZsfXCV1H6UbUZzIzwx
UEUFgfVcR/zFk8BtVbp+BbzmhC2oBp2nYZz/EIDl6GmitfLpzAXHScaioEBtbSXQrAnNlulMJJCT
eUYJ2sE0eMQd+vpyGQjlUuaDDJJ8qNAIbqAeuvhMK/sjgMYxGHHIFjKgNglalqiAS1szCDVeSK2Q
dDvAwju2jBP7aZw3VgfVVOF2AEO/9pKgM43S+QHJM6e4MkmW19HqlVvaThS59J1muQTbSl05fkom
6K3iLOlm8qPMSKLjWPLT8noiPIFRtqX7MnQGj5/rCFo10ioR4MhFK2aVP1RcVgdT0WX60Zdyp1GX
Jn437YqHS3rW1LzzVnOOrpCwUqMMRrr2BrqgAyPP5o/Cegt9y75LKzYUHbjmMgKy03goMFNjjMvQ
Y0BIVpZGlLud5/lT+9NWhzxtJyJVKkyuYESjGAWIwLEgnjqtQm6aCLggFmZw7WsOOUhtK/AJhkZf
hax5P9nKhpyka8vU4DilNTHcKyGOK5TRW+68OYTJSdcIR+QMgs8pohd6DMD5vaoM9VTkdHEkM3af
X9RZavif49MfHnCt43l5CqSq6YJv9CdAM/YTlvSyOVpxmNhYT8E77o7mk6O/G2BygS8TY8RJ1Dk8
OvgHU1DeKFRW1+EvIWb6SLB0S4lr3Caneu/Zyd9/wbaHvW44ebaXDd7s8hydRIdnzf5B1z/g73WK
VIpy5ta61CtmLSn0h3WGWmw+bXaVNDkg5yzIYioiAjh7i/GActHIIoRzZ3MWKtUWb3SYmd38CB+q
qXUqmh+XF/4b6A9EEPCXeDtpJdqw+22kTZ11N87QVNbKputcaRxAM7NiWajISyjA7FLhrxEcthea
BxMju/UaTbqA+mIA6KBWAfg15aTnv3CN9fv2zo/99zhz3NoovkLzIyF77TGsddCQowgp2YRgpmKp
2tawiCztIbRxMTIRDAmp4y44k/LvyAq5LXf4cYS8r615MGYJCwnBfFu/eMIa2Ul6NSNbbP9fzdM6
XTBuu9MNHhXQL4QjOX+v6pU6TMwvphDz5TnoErjW6/YQaOgQsV7CjrgCoU14v9Xf7ae7as53dg8e
Vb3qd/9yypglX4ZfUpEdY4BGPhByDQL8s19FBBYQOVwpAN8UP0VMPPSBy9ZhlD7tFYroHvdsvQGL
OrrbKZ969vM5ToVEMpSqhjMz5i86a4q/DZS/AE+UkIAonnCA+K1pUP/0baOux9P03ZlykCERylJ3
TBLqsCQMtmTRF9ZPB1PxSo3ArmJxerHbFxkOl9TCQOrA3L9TEW6SrTpYE/6Q2qAF5zI0c6m2UHjh
Q8gURT9yI0rMMjIYuvJCC/04Ef0PV2KiDwJGnsWvZq/TOgfT2Psx5F3HrSIn5DwYBa4jOYhZ62nI
rLv1Ij3guvEo8mWGamqc/2+fCo08GcG28geUg4s27EvsEXxbYU7l7oIXk2UPf+ZP8cOFdhwgOjt8
Er39o1PlDq7AbdMFJJ1ZbADzgjHUBh3zAPBTjZkEFFFqpCDqffASpn+1wDu7+kWbGbYX+Wg8ty/Q
1EOyd/sP2wz9YO4YR6vm8app55+Qv23yuQkoraahbmwScVecMpiqLZw89T5LcGwMYL4ixVjqJIqS
BzR74XmLnlS7aPd6EwZXglEnuQvPsM/Wybhd7p9CTw8vBNIH9QHhcz5i3R1BCCAZVjXyZfhUwjgz
LVf/+ljjHmRE65nOln9rKNaDhT+jf7WqDT82sXD73ZVPnxCLHeJMMFL6RmfxCfrLTH6eWwl1em3s
o3fEBTwgZOZ4NexiOY22yATto9qPjF6ymb76io5fSQX4rNwByROQh4WSgg7h+tHR7JC9AXqJ3/Z9
y7UTGZDd63S9rIPDRoYI0sj2hQZcfeELd3u/0FKZWmqHKFrAQqQ2zaRylswub0Jph3SBUSmnL+25
9yXXRX8ejDLmDFM+w03yR1LLMuiT6evZl0hUjxNoWml1fQXIZU4GDq0BmsZ4PHnGjnbCorpTtbYM
H+2+YZl0a6l5BpJmEgdwhRR8MwS6WEgzFrtQ6ecsmkCLv2/L+duvZ76GDth4zN1u286gksSxVuWg
9QabY9k4idg0dFw7yRjMYhQ7gE4oBaG36kndQ9X58zpLwODsNsia0mBmW+8fLdhSeDthNZOEvLPr
/hTSSzS7K3WjlocX/cvF4BVfsybYH5t6f+/yhIaB9UhfhpbhuYs7yL7lhXRYMqVn+ETDG7UvAJ9f
h3kKFYbJJpKaeWRYG7vnF0RX1dZoaXDtiMNfobDq+Ilwn+xdbyuId7AabM23wIgcF957bmrFttm6
cSXX+6RRd2Y3JyMt/xOLL8VGvNP1SWk5F9OwPKosByy/5JSLW90go0KeRz4i4OyGhF2i9jm5Lxzc
R8gOWRczHm4BxjBiXn+c2zO5GOZmEbJTSJmtf6xiuhnJjxBGDbAYE9V7PveIj1pL6Ky8LqpK5laS
LH1vJvjIO6V5pXdifqIZWoPzXx8tTDNLMvYVgWXo8bE40ZKT7sWoBe3HBxebbku/vhlW082kKTx6
KDBDUuJ5hw3/TF3xtCySd8QAHSc+XfSOi6cLe0G+aNWKppYQTGtBQVZ8GEMRSvQZ+XNy0KcPK2G3
PfWJcXwzFTkTDhcqVRI3gK1+NOm0C4e6hwclV9YrMP8KXIpccf+COgNMV33Mx8t1cKJb+5m5LlsK
z31c4QYe2i2IvEtv917NAYFmmDBrvxczqzwtBOlNOgtoFEdbaj8JjWnoOnt5Gh+WOJeiIukDRMkh
pm0cAT5wIOX+7bRxCBwmt7QvQ41BPI2a8DuAveeMGTEcaQSeb+nOLGwwqvTbhnRKqDVhHfqKS5mi
RzYJupFGM46SNzGO1o2E5fIE1xoZehyFJq4U4YSyOgx0NgZiTmj0XHN+/q3T/7cKSePKR34hkr7e
epXNEHfQKiqupXxZiVr7cmm0SQ1tUCqWATSz+57ZyBaQjIZYxSXRCDNPT6z5EX1YWyJ4IqHP76r/
ekwAt6SHWiCuDG3QrhrYZpekKqgpnXlSYitNycOXp5GrqDYakvlTMXVOyh8GbPY6BUmkpM4yW8EN
NwxN+s3IJTEOO/NaJRTDG9ycHsv32rq4m2CgiZDAW/LLeO/3bGKKxizbY8sqmzElfme+rFhrEoB3
+i0Yf16r2OMpGuSXxx/78PsWGi5ReCtL3vCKzQM3rx+wSUC+XQuOoIVUtJr9GLRoS5c4Z7q1/dee
t3634e/8bUkpVY2aq4BkwLRiWTr0UOQdqBKGHMAZOwbBZady9frf1bldSffYonBkkt8HmQPA2oML
j9ifltoAGJnWxFVmtw4ENL/oZTXX7ejakEx45pbMTOEdbLJtWL5Domi6LJQlyC6atFL85K0mVYQO
aIkXfEqDSVxyNTX+508qMaRn2q4gpm7Ysef29QTG7mb58Ay+9StEwFPRtdXR2J4jcUVCv3Zrge5E
PtS9D4cR0pHDgrcKEfVOXbKAxMpCQsDq1nND1Tuc7xqCv/ET6mql07Fr/FB4AncJiOp9g4Ku/tjM
mb/elurRmNvm/mWEZIUv45TCAtcY+x40p8WaB5YvAcjd/5oYDPwfAFnSw1fmPlH6mrYN6usdS6yi
97Xt/zZPGU3iAhRzvE63ZTytg5xKz9ocW+h9OHmR9+EK31nNU13qjSQqlOCVMibuHF3bN3d/bK0V
TTTR66rjepgoxEDznTgcZIYAuDc86YCg8dTBLuhNm4gMpzoWGXabG9f9QDXD/gxwrJds3BIaVqdD
crovfwg1SjU1UrTbaNPgzzTWX9f/ra0qTRuyOt7ksknmUMoi6w82cEBN3DSY1pl/3lAeUNRugG1r
b4QkTVEqabvM+cj9+tVl/CZ8dTwLZRypY+7AbuMvyZv1c4WnMKmtT+vO48NfFuy2nsLdYGi9MeMT
mCVaMTggV0FGAi2o+8Fz4wm9Qq1rtPfa+vppdoT5tHgP20/uew4OrmAkYc/leWLx8Gj1dDHNpRpt
NfvPTrU/V5oBWQysf+SJ/x56pcEK8zgt9HHHR5FLiY+e33WNxISE8sc7t4pbXsJDgt2u4v6zG7pm
fpX4HMeH6M7jn7kabWpvJweZRA7F3xWmMv7LEs24Bzw1S8rIfe3h6jXMLdX7LVX//e3Pirx+YXmu
ebpDwK8m70MndV7Cao3xB1qJYkwV+i7opRdfWxQ5L42NWkGr+7lvepcc0Fy+KzRyUnXVR7P9Bqjw
wpdNRt95R7S2b+U29DNkD62jG4LfckK0LGGQn985hZ4jh48FEifiuTrmIQUFp8rF+nyHgJylXARq
/xaMdVLCUJBtiTqHbCW/vEmTmdh/vRvX/RF9s/vdCuz+uW0pDmOTN8E5zFd3h9DDUd5HbFtMs+Yd
e3G8IfmVK8X9Ph70Fbv90v/uoOTCiEnEIjmLlz863iqhXIioZA7Yv5V/kjIUW19x9YoG6Z23z4kF
lLmo7rQp/fn8fDZUw5BtCqHnSR5Syyxzp/6qO98/G+jp8P5aXX5uKPIyeAjpM2aCnlJnlOIcFLZ+
a/R1d3yu5bSyN7pLsNNZNG6L2GMsIWJmqKoSBXYex2b9QC24t6xpOBx8FFJTAwinSFZrqgXeE5rr
06U1LgyHFnUpCllZPWTeDWG8gRIIquaGQLf3NHSarzVYc1Ln8LBHJYCdypXtIxxoNj9++HdtorEP
BJxOmjgfi1FrZkeCyaRK4YpLzepEsNhIvdK9T1spF9TlGCavtQH4XYSS5tZrSVZ6eLM3BSBGn+GN
luwx+bLPLOLWMyrHN0lw1WUYN4D0RgrTG1sg5K2z3DVCKqwq9td/6aFd8+Fpnn8WfM9H462qBWtU
s4f8x/DMNanb0Aq9c/15tjEBM2hNgH8SDfxv68KQYLmllVNfyEGYGe5rt52vD1AYTN2Jq8QBClt8
46JoUo96tyOjAC1/zT3ahefauVf0WdzUMcsbYg06vd9hhC1GqMGZkFAyH7beH3U5uDWCjAS8vo+Z
93Twk/y3qAuLzTGzPhWvjogB0kqOSGSL65RAweS1S30x21zZ6U5vlhYzNenShMsUPCS9DGvhE+tq
QkzGTx/lNoA2z4C5wyT8QatWHrqBVHz/tYJguihxpwCS03m3ImP5IB1rNn67H3Jdv50CwrggjoPm
aE+QhCIXUOstFwQ2h/Sah8cAXcDoawbDY7h8p8uG1btmOI9ux/M84BAAnPAoih+KwbqBA0tSCCym
gcpU0OU10AaZLS+oXqtVL6/0A9el+cm+BSYKmPO8jwFpKIjqnJoAdmcxDJxEPCNSkF4/YhFKYMAE
ShpTOS66kP572QxBRbXFNJLsiSZnUBHWK6Ypd5GWEI8oNhGgdTbv7QBLlA51VXsUjdkkSUesYZnb
7ONpLtuVeiqkAVi004zcfhHcaV/iNG3wdmg2eCV0aDdGWtAoDuafCYk1Dw08LNWvgJpNLA3oNnQ5
dzV8TTWRrG87Rkj3aJd2+V9rm/Jj8XNRr8zxC7eckIAiwHHbcVzB/NrxQZThWxgTwU/qui3IrDqT
hhfZnVOAAEvGy7z51Bw7xX4I61H/GNJ5x1rYcv6tHdm4wHlQo5ZuHNvelpglR+iUN/AG+nmbPdCk
Ls4CdmILkRC9ZTvFdTHy8IyGdI14xWmY1hf4PXgFA75Be7PE+XkLIvxMLpsMvKcEAgnMNnWQC7Eu
zZCb/N2XL42PkPK7gI3+8yoKau+5Jsajfo2N8kFi5O00QkpWp1PHDHlWcQ3o2aEi6snmisqKGK/j
R8EPbGhZI7vD77exCh3vqlbu5T8iy+ME+AI8dlagA/EVDOe8yfe4URB7D4QKy4oZ19YKi/h634zg
wGgi27QX71CKRYHhJAzozGvCte0kpUf1/icldJf+wzzp45Fc+VZylhssJngIcnIGApR5Ul5UQLk6
dB5QpStbDhpxlgt8ou3bGeZI6IBJJQ1vV/b1Adn31V7zG0KzC9YWkmwmQO8+Plb0BGDhEapR73Pa
9cfNlNLf6CREPJGLRT28js2LT1lEtDpxK5cCP0TPu40RFRVuze2tQCJovXLdInNgIzhFoT+tJNT4
FYNJOwYHRDFNmOjML0A9YElZxiiVumWrWnRm0kXFWbhWdDhLa5m9k8OcDb5bZU7J/Yvg+CK7tPmP
L07JUvJ3pX00TD7PoYtlTk7mXBid4vmdWUchosrKIii5NvVR6gVk8Ya1kZEyMvSMM+8fMGBXcxPy
L7T4y8oZSOIEtxXM9wQuriYnJkU7sKxVJFTdq/hCSMjTUvs3WeD4WA8Kv9WQsHpWpYYdlaDHnCVj
DAXa2TC68bwP5dbKqQ2AnEzwoaQSgBo2Flmj1KSH22S0qvQQa5B7VBuaDBbh7QQlz79EwZIXhbXg
vCNCin/B0CSoZ5B2rSTNS8jRhiZMKHJGkzpWjdHOyVtws4wUITbYrktTVv/nanF26uu7vtBdp/Wc
jZKvgLAdUiIYgSAtRSOH5DEXjXFsnrfFit87/0vfgKjnkTlshi30P6qHs12kMyhUcMkOsfUjF7CE
CO4uTcfFHNtLJxQiOE+Gcd8hcYXUVSXN2uSQe2M8xhnVA8gJtdQYlglVEka5IQaXYKkWSBCBPJi8
IN29oD7VfNCBzdaB4NppCOYJDPUePkdcdnFrOjMCC5LV0Cf+r6/8LIwKdzlfufazACC5kx52L0F4
wA0MlY987qZcsEj26ws9Yb5Y7mNnfWWm0c/zHcF3lG6GMiEB7FI/xgFeDF2/DdVvyT5ERu9TgGFV
MGdp9mgPrXHSlCtGIWB/jDtHQeI9PD1nHiwYFuchsTNds58eTboh49c3hqftKizbXyESUG6ID8/V
y3zjG7k6bDXLU0uoPYnWMggajPVAqaxKB++9m3tO5Cs18hek3eGfjbEhx2v3yk8dkoMEHJvroZxF
jtwRfauVYrlcRo78v1ZBABdL2vnKClVCy8wmYwp4zeU12fWB+pBKTiuDytJTJp+7AtEx6VqqjU1S
QkQk9A26Tex+L/tfr22wzGBx67wzlkbvXpQNy1EzyF1sX16As6b52pggkg/qpdiKuTz1Wf590xMY
y3Xyc7z1OL3PFzTiXeOzLwC9/WYcmg3e4XcQqjUOoOb5qYLpTvpiZbRLaF4x0ydKr4HDWq824ldC
id9gypsjMbJtkI7etnvSlAB3jUM3Pp9OiV8q3NbqTSRQ7ckzYfRtXO8WbDbA5LANDoxBtyYzB8V3
H8jf/IBMqpchBjc1yw8M9K5zopEbu+Fd7WFmflcrasCJoHRCAI6Je8htSVVYi0dyoL1/Gobfn8JW
SkJKZ3wauXGMGaF2ba5mXtua3gRz+SkqiZkkXbH2HdLEBWK7QH/F9pru1q3t2UiMnHSpEWr74rFP
NPriknIFgFYrjkjBSzaM3wqe55XTaStqyiWxcqgUDoMfCMItldEQRSNRCJwxHgdOBZigTVkazaRJ
h/HPgF+metnlImeZF6w9DNa8opRQXM1OU9uhixUs0En5JE7DlgiD7EVXSJsIQfdrXP35x8dAEXy2
ckBF//yhRIRAWsgCn01I+uL7PsSW9tw35yQTqU5XNvnCXhHTr3T013Oox4DGClQieJGhK0PDOAQm
uDktHO5xhWJl5mCbV23yZ1VN2KjeiAWGAkMhYuNhBongzG7gjFvzwlXHy+cMHBSCK9yuYylNldVN
Si/E767cWmgrinxefW8IZrEKT7zBC6OMRgFNoUEVBLNPKEOal9yhoe+Ynwzl6TX/KS05JpqMJdLj
onFYWKXIVNE6n08GlXlXSN2GmYUBao9OXYNw5KYJimvyl1FsYdjJl71Yas0YWdtsNndvOqX9QRW2
TeqyiD6eFwcXgRtcGezeogB85fkLIDArbJSzyLhQPnyM6mcrVFrqAlhvmDQzDSGrUWtOYX4EpmMp
EXGyBnwAfKH2hDZCrAZYF7OdJ6oOJELkYrGMzxtVVhzIhcE7MXGW2HaLTX5C0ZB76y2GGomu/Xx/
ZUcrX+Ky/fUsh3LrGOi0+JimoWCpVpR3Sk5wwEWABJFzocbzUb+w1vH8ccOP21TKn+LB5N1EmeNn
IIoOFLV+hwaRCIxl6m0scxwOfloyxsHbCGjrQamwkLxBkPKdPWjCSqz2odiDshu9WKTY0N8GVHcj
fS652TMKU8SaKuMtYjlCMnO0E+BTOA510R5s5mi2TtZMofoIZjIotlSVCAiCyrap/2VHuIv0wxXw
DanI0gcljRzkE6HAo7/VJBXtkTW25E6AN2MUByX//74UELVD/sNoreZN5zgpiUMMkSZDb/0lhVYC
auzNPVDRhe8aJWv1tt+NOzADIu1Y0a38aBeU58nbUXj7Mtz7NnnvXKMv/uHo/i9NipQEPF1XwulB
LRXBzasjk5g679nSQL+l36GaSGHjl+yeyRdNOf74nDvJ2xV39z3mwxYuAaAnmdsniyDEc+7yz5a7
oq6puqx6iAzC3c87p4S+h0ptayJ1Lda8LyvTZHpwqFD82vpFhIqYnxpLgXBxOolZuemBZRkeZlpV
BUS4AW7slK1zFH5FseKKH90tXsIuU+AyI28VF9VtfsIOeP+KZA7wZI0LVc3sgHx+0Vf1JeP6gfAo
+Pbo+R+gS8kMWe7lFWukf1qchT534bbG9wHWyyjCD2bD803LA8rHEau6Y1z9ECmYqUtgY7eqbpjF
U7t7f8L/sGGKUQTu+TbNIqjURVUXttuYUuPOyiDuto5q61rcpwVJQiObtXrJb887EIW2t8hKj2pw
8m3DpP6hIBPnCtZ8Z26IwU4D/qLk59OFzK/dkvM6qGBLsYkhlu6ltrfXVRBvW64DwT/cqM6D5CEQ
uoglAOGH8W5ZNXte1MhBHHg4wqjxS1C9jwazkQSqsEa/hvr/p09BS08yqtDoUa+iCOEp03ncdn4m
qEKJZpxANcPFki2kolvNvqIbOV+XUaIL0rWJgKavXkrJiK4JJmoPkXefmNyweRDJ0KDaHNdSY4oJ
RLEAmJqLtLpo4cWFX6jrr6TQwbaUC6eupfGr7KQM7Tgt/TtoREFFNUBCmLc46dW+RzNNfzS52hbp
peM7hUvsArws2ZvzJ5MAyJZka/92l/DTIps5F+KfgwzGPCrNWcDko17dxmVSsTohW4mo5ZknGUrE
qkYvFJVlkyqhoBQVQrdjfNsSQ7jdAqB82wSaS4p0d8/dJQ/by2HHmKE7UQnteLW4HgNB8P9PfO8S
l8CY1LA8pLBGXGLSH8Wj0fEfY60I5IdbsCwj1PZMNkNr4a0YPuWujDQO2viunMgJlnlf7uPySmli
FfLGjBrR31IsTdkUpfXvq/+c+EUq9niCeEJFA0+LVGyvK1GNX1tqi9QrsjHFbgBAMlKYJQXJCZLC
0Da49ciuGa+H31z7CReAHCJwCUTTsl74YS3/sR9+mPELiiN/oRYox9ZLZIdyg/HrJSHzirJzVqHD
sZWJRMoTFJvmcJv1KeTqrlsczVhQM8Dm7gHunLO+0kP/SdWw95NRfVYqcgLZa7nHLnSVwpX7yEN0
W9Qipb3xdkvSofJhGcWzjdIohjtl2uHGFWtxIqvwJ+mn3uIsBhavZuwUBlzDpu/OdTLyB7t9T6xX
Qlm1hQdW7i4VS4BBDA4qAI7t3n7/ACsmWESXqzKdtBU4psm2GsrrE3oKMT8N82STHGaN7ihCBqEw
1KFe8EQn9AqjatNtwrtIF8plXHozPihsiaf50v/ZX7BA7mrgDL2WSpoP+NO5X0bc4XzlwUeYc7n7
5ExBXdyKi3w5hrXE1bSErp7HMDXKvGhFlGiR1S5kN/LZqQ08/0DdMqcZ13tULvnJ/x2JGKU3NA1X
DyfY5x4JmPzOuiQLbLPwKCe5CVPzv367A83QcNtcd6j+TMp6hkvHOSNKgNzeadaPekfc4witCyzH
xD39w8cqqWR1xjiPCygEl9rt0PvYGnh+HpAcFSxOHpkk+1bQzH6XqAfyd9SEs10I9IvrLijGs+J0
XANiHA5bGybC+dr1qOgKVDvxonNDBKbiq39RT0AOcq9CAo7P1kn9EQHyEZx0+0wt7ursxPVNrEo6
GDMhYg88Jr/pKhsuMHqzB5uoVnmD+hgMEamFZgJWEgzrvSkIYD1u6XkvW2aO3Vy0SJlwyInk1BJ5
c7fyWb4xPaHVwC1UhhFG3aLHgQ7a6xaypD0LD6a4VLlU+jyAwSLLCxWLMpTGXXw/AwQ1K0xuSjkc
8SW7yFnK1e3xnsz0zYvwkOzm+6TKLcgz5C3VZd2YwN0sNxCdiNg86kAwmRglQqsDOHZPE49CsD1z
8YXXL+pcUunkAsczVqIfuYFsI/v7cfsiHyOcMeLriPs00jr8ymUKhrevwddG3tjsC8LTui5KdcJj
aXT+KBG7dSrVc5VkYv5RZA9o+Vn2ENd108qy/ONEv1FiEs1gE2c5lOGFAG9PdSTtreT6azlova0I
gJLDKvnW7dx3iik46472/esmgS//r02POpYgpw8nny7XyfXS+yyNqowaEUg4NeZnOMFDYCTFoVub
Vg2Vrjcx+LsOtf556UBCdG5pyK+KvjX4tYmKupUJzfzT9DPCwj8miXr3ir67PCGt8K6dGkYTPGmU
zJnXucx29gNQSLXUjNuBNzztH9f50YAbUT/4rb00z9H5EzUQoU2V+/m7V1f+xy0A43sz13UMp2CY
PBnqDVtGxNoIQ7+qZmVjXetOKc5USdOG7fFqUE8fKKcNIaapQpQJSG8e2HSOk1wq6YL4H8Evz+UO
fi0ANZ3T1jy3wcdnAde+In8IE6SikgSi9hv4CgW2uKsN4Di/D9m4BLrHdMLhX4PLzyj9JwDsSoTk
W1SsTv3++f3Wif8e21fiRLCYyf+exibs2GeHzW1YYlpi0AFPmx+cpDS430feCz0OB8IpI5BGduSl
txYDlRoGLlOs3qxTtqUFRQilvzrv+tgPx+aJg378dFWs8WVrFJ/YnhDyJHHaF2hUQAmKdb0yBve+
ezcG5kRd9FNvH/Z9lDydGuHU/eQdyGb0VSu1CPcl2Om/MqxY/13qguPf8JPw7T1e1z7T/ien/U8m
BYEvDbL7WnCp+9uDnrix4VQkMGA/lA/Ftfk3zcG7VoFOqzi0kp+4J82rLz/idVOaA9K3LYhKYH+l
dz16hUSoXwwIol6/aaDDN4nvIRzsZ24LPReJH4A9PPFfX/hFLEwnhTvHi/2Q+oLPFMlY29QmnGI7
ITJGvm86Vab2Bwp4cDqPnej0/OCAoz+ACQDrjBSrpPSwBdyqnl2bwISL1wmf8VUcqOshzUDDUxJR
3LyuO0WT2WwddklUTQ2JEWzlMkeUOdXOv0jjbeBGA1rdfC8igkK16t7kJWiQV+C3v+6CNissvoaW
tUabKEHIeTahajLq03eE0oTo3nmcbnD41vpg+GM7F93MqtMwTU1Z7S/kAWNDIEgWyiwcJ7PfDS9r
BxlgvMqWYhU3JIWStO3TbHCsFsFFE5HwZoPbOoZDfKvcq1TcerHus/aNjir/0y4dfR848FUSBs41
kNScFtJqaX5J3KEsa2Z3WmVrmALQMlv/9REfItDIcoACjFlBj80Loxm76XvCCL9oa63ZJFidqfCX
wiKuGqYPs9OFpcaF48PzFRYI5YFldTrni9XeGAQt1FWzjLtkTIIKlxe9/fNJXL10kFNVPjVdAb87
HBQvuqPQPzbiWszT4h2cdkeFaHhi6x52V1IzBKo01qU9ReFqvUKNOvTsvOWnKl57s6O4mp45E/+c
rk5z4YJ7kontE8dwVL5quvQBQd2MZl82Xg+1jqacqdUlYTnIreaRqPXY03h9dFtK8tUOk5Rwqtc9
fj4PZkQlaseUSf0GhcjmVUk7kxTdOeSKwialwccZ9sIA4YyZgGiyPykv/fWZnmYYiPogJAp4unR8
y9pMJjBotn+B0ZeQbZsWSM3RKOUxxfE/oLNaNwAQxnpqI0jApUG8EnWgAh4ZMEjR1jFPFFNv59eH
0+pP86bMf5FPGP7wCu6vGv4HvJqqtsuwxlYOy9Et9Rk+T/d8ImJmwfh1mmFg2NMM3MoRH1LTfNgl
4NZPmxFsDTZuXnwq2vPN4h5rXEw4udyn8/INg8wQiOrSp0+qYqax39r7anqXz5sU9E85ybQiwCnL
MErpwITGls+sv38XijEzLzvaaiqswtLuvp8nskPaHMt5LrnXB/1QPQmAcX8b8uMftLk8DHk7adpl
OJdGoRyofWDJqyR96R0WVroiKWqDZYxb+by3aMp4o/OapdW3gw+jo5dw/uYUE6NhLikdV2jOB1ww
HNAroassv/s3KgWiW1yG6adT8Se2J1gc87EXl/O7N4IYr05N1tpr83OIWMjNrrSOqowC0hPemNkO
83Dn2FnU06F0QgWtmmc0CpwRanzrXoKt/OaMfb72PCSEuCBwIBeIP3Rnb/2262tNqc7cHzU6ET+D
pi/Mvg942i5T9hRJwXqZJi13CVwcNRKBVA+pfwAiZ6jbEV/1TX/qdTnAE590QnbJbBIanXS6Upsi
qdgPiJsRJbarrFTKXM3x+yFu2Eb+oDDTXxPOa5i5japXY67cKhPc0QevtE+9CfuOGRaV1dAFpmOU
q5DyhoHl0B+3sgAvAbSQvTd813Fmp4cPqmcHFfWINL9So2woyV8m4xTDbHfzmcNCARc1N5aBdAvs
9iAEiQiJAKWx3EDRhJE57dt/k08b7J+v3IC58UI0C85dPlNaG6P051YK4IvVEEJEnF/uJEnsXICS
/weYuOncVNGvX+7MJOW/rN10+WWEDGpTK1RvR/tJLvIAErIxoPB4omPnE2i6Qsh0hmpdLOQwZ6U1
81EfFgHKVOYdKC8hYFtMy70jEHNEihfzrsSnfjczLiI1ANI6BKyeUOscYcuiUVmb9ZeHNIoFsbaN
sBnJd7sBzANQPDC0jr54FoKB0yR7W/c/Go8uWs4CFTKaPImuEjXYlZ1bZf4/k8Uo2866M5azWW3F
xpF9fZmfssniSQfisL9xcCPWBUBXd8PQI7FOL5jMCHKHEzNTs1h8pyoa7Q1JIjvuntTSMUexeMrD
UxYhNjOPBM1Vp2FhyCfJ4qWlsdwVljnkTsl7X6tE84xvDdV7i90d5DprJjXuFVLcX1CprgQRyJ1U
NfY0GmfKdY/Tk+gHoCmaDNAsN7W+XScY7tY9hAlBix/SQRSYmRQFv1xL3kgNMBQdIv3McoLKDgBz
lOecx36hzaNKn2N7hzNwcYcmJMoyEmwmxgoCi/nLmMHEosCQr08WDgpS9SpUj71vrjF7VZfrr47k
Z+4mzwHTd+RkklcsTk5XsYk0mQ+tinOoyT1j3EY1xTBKBlHY8WjY2+gwydqsy1RknJNJFlALGuOC
Ke6p60LKVeZTqvzyG1Uglu5cMShiLW2YsDt/k+hkz5p98/G0w1bR0NLwnxqktKDpfxrABnEBGtDD
sS6W4lHv5jITckHdrly05wPoU5czVMuR3QFwSJ92qFrcNMDrgeK/kF2ZJwVsgVawjQ98FU7Gbo1S
QFmG0WeeAdEFwUJhj9TT16k8Z2MlxhjlRKIRi8Quz9A/ncHlo8/m4N6kECx/6ReZ3pQmUhO5pLHO
nPse4ILubH4sI/RIMTbBBhbZH1qe4bQdDgXi9gBbAqwwtq/FBx4EDDerSPf8vE4kuVUtSFcfEf2V
Nxy36uzsElNFO4Ii4qmAOv7s5x3lz/u6pPnCTEUu75szdGmKtnYeSdLP4Axc2XEYIm0/wd+n0TlB
0iMLQ8qSl7Sve0vpsO6ki69WV/JsKF71GezVHXgkpbt0Czig/Xrjl2Q2DmBjntmPYsdEbEgDhRYp
za6TUp5l1AVAtX7BToCzf+hShh4KVObCpu0zVVjYTbMzf4OaM3bB7BlDMP8enKCcufUd2Z26SyzC
6I+qWpp61AlhL/XH+SvWbQiUGLmFOIaJa+y6EpnmnvXEtNaWwGaUDW064vEQiA20uVedrsUMc6tw
pQJloYR+aVidF6PrLaXN5c/hPObM8WW/qszFKa/JIzHzHlfJt6rGQ8vbMv+wv6wB65N6FkZpeqna
VcjH9d/oNHIkccMO34uTOepArzkhvoQttj9S8iBWDdgxWW2li97MztiVy1skQ1J10rytF9NjLX6e
pJ9h/XU5KMPNPb5t1QF8JyGZW1TDgEjDB7DNMQDsZu88lNY2JEqLATtpmEp91h2bXzzsvuowBhZb
q0VEBn6qAga4KmdAZUi7aUApLxtoM/Pi+8OqrAk3Utq7Be/1AVj5ehcPPXn04MRFlpKhzZfw2AFL
t1KQlfZdUDexSzX44BMqhoB3bLytaTTHhz4vhobA64bLLHgKhER5D35Nw85ugO1smA1nJSyZWCjE
sl/IWFwsLdp5pFv8iOUexYtBfdKBUgx40BZiZkR0rNnZa4t3eIgQ2obJXYQMMnmFJzGKfdDYzOhT
NTpNrdSIW05J4hRV/NExsn4TWt+DLhArA+tlVGPrlNXl609HveVodzEYgclgAZ2AC8annsKRlp9U
Qe3qGInxca+m3jfqUhua7KiFDKPt60dzwcA6KZUPwy0OXT9TBDil29PdsTTPqs4h+8Iz7YJ7QhUI
mFSKAhsBIdsu7bJtZUcjE98pP+ylEU3H5aRznvYQj7doEhM17H0IC9wWWBYeu++7pmiywdG0NpXo
Z9G1pklNqrH4P3xJ31Mq+q5Fo2HMgk60CHE9CNnax+9WDQ+K7761R1gZ8Kw+NCFSsM26IwD6jh6n
rF3lk6p9efpEPdmF0QBM7yR+qhNKzioM9AtcIWnIwbIHPxhiPHl6OMLfAVoP0I/tUExTWRDo6dr3
VkUu2ji0PJwCSdFjX0JL/Wn5TdOGI9KCdO7IR0U6XvgzYXOhyiEQn5PvqSHCDW44QBwA9MHSgSYY
OXJFRbIXhhLS2fvUXrvlzUOwazEm/rjjGalzcABmuI4MBHD9rafmp5K/cG5+z/GVw2LCgrjeRNH8
PuEJsl5vzoZUQQpmLa6vM+yJilCsG18oZDfCAtd/vZfW1C+UExbRTzx48+yjQx+OIY0ZNyGl2MF/
8jgoNdL9ADnYnCRkYTe04Wto/E4OqPXmK23JJOxXKQ1BuLLGywU0hbaor8uf7nt9ov0te+cpnxTv
SJCvSosxgEIuxb4+EkndtbUC2o6Z9r9GATDds/3LC7i/tx3l08V58AFW4V2HadGpFO2cjT32LpsI
xC30OcCvYc5t6t6HmJGTihF4fvKJTmYouXUmBX2IjV3EJq8VeI27SJxgvK1mo/b9buZHt0TtyaWj
wHUxPcgLs166Ue1YgRrPWYseGI9zQGIwmFB2dgQlH+NaLuyVv1DyQZAJ/Y+WRn1yAh4YIuP4NFhD
OuAJHGiEZxrMgnfORVZuRGXpbbwo4/DTZZbylbRHA3NWTsj0TV9u1xRiDv4OvxQ5lzJ+Z/zH+Tb7
3mmSLY+fIgU7okMz06xua8J4Lafpv2plVJOLr/jo2zyFBJ95KtYvz2TWZplnUuialM4/d4b7tsSr
SS+HIvIyzJPa2eadHtWwTHta7b6usyNCR/3L40J59vRLj2efbx1IkvpAblPCFXqXnVFIRGcLJnZS
7L4FrOj1aKB1hlj6Vtu63+ZZynR6P6ABB5PcUbJmdbXMd6mVNn/fxDr6ZV8LIaiB4hKB3pdMnO1G
akYc2qte4KAxtCVB1AmEMnqaR2ntHHqJD9Rxp4HDlpUkENh2vtNzp5Kj9xFK5QMWso2WEMKbcnpQ
fGdbRpMXgagXITegzujkf2w0mXQUY+VIxZWUbSZvksnJhZPn9HJWHMYyNYTc2l9df6/wz94wAopI
LX6O/mDobknz+MbdCSAiHtnj5/F/tWPIdHsfUu6PmaFgl0R4yTIox6O5w4sKX1L1MjG6z8K18gWv
Ob3WUynpJG7+CvV0SYxCeEmQEcFTKMO1MvQW19ExRMeHGr126krTpGqFB2iNsHMrYYEGNnN+rzJM
w82dAyxRBO2Uen6LdhbUBV8NNYs6Bnbr+AmC0abRrb2JMUqWzH9VAZriB77UHMlYCBPwAxM14KrW
GNo+0CocvD6Jg6fUCmEh4NK2PzE1o3MMoLDj7jEXvZpns8751TOfyBNNO26tXsHG6qdzQUsmcjsM
vRRLbL2zzvKoJ17hAAD+KhLNnNANf9MW+Ytp86XRMPnasxYn1ON8MQvCgTKxdmoxQpb5npimYs01
BpVeMU0L0Eoqy3sfPZbNuU8C9hYYsjq9X6wZ/tRMWs3ezwlNjEFPWb32SK+KB4QlXDrRhydFVp+K
mG+M+b/HHzpd+BgXo/ZyDIKHmjts+1qbPSQfEgGQRPwcy13hSWGsOHclfSU0TpePz8CT3UIV07Q2
3G6PkPpBj6xjNb+kO44RaDWABZ7QYvCtxPIcudYQ3IaM6FMOOhOQEe7znYRx5GePs0HCHeW+Toaf
5q+xBWisNsY53FYkVkK6vSvnbakg9eHgIc96CkbsIwTVFzkauNpLN4rl3jRu2/ZADXq40fwGoJWn
OCdtnMNkWe0BQJavkQxuybcMAaP3p7HgKDQGY7dcSXFUogSc10/EUsU73n5UBpdQod4HxCZlSSvQ
EOkVkixqoILoaswfQ+zSo0PMSfxuB/9A+JeSu4bkLF0AAxLu5Ijp81S+xdAhjG5f3sAybh0maBdE
aV7vXFuvmHWZ7LWjtuULbSWKPP/Sc9SMFCL2NEu9sDMwlL/CqZsM8bc5aWkLROT8jz66mWCBBcCA
feO4NtfQIZjGKr25+A+5lxAR2GpsyduLvogi0f2Nlzv4gVgZPFDRgP09kWzAb5uexA/SP5/y0svq
OnwB8U9uIouAszBUSKx5nGLNsHwMxsFL3trxfpUSe5cOu/u1tcOymy8bjnZbr9y0t0Vn3w8xSb8g
51AIrY32uDJnPcpC0yudtGeyA9ZGgyUL0/gIdvIQeoTQvhrZ/OX4WDwWR6wu7SqMHqu0LGlBh6f9
lcr3YKrJ4aHo9AGncnsfHSxD+wnQeMHsz1oR/I+pSKutIiKLgpttg4gnyANO1ylDGhDQajykPSwB
pOBJSaTtmNA/90yiflVF9RRW3EsMCwPW5G0aVBDyqXVmy7oq9phsUs8nf7jItAz2nzNXUscjmp52
5iOKz6BLJtkTvb1Tx2FCn63169DZMeyTF6xluphCYc/CwuKU62brB31nvA+ENh9SwV+Z92eiH5qr
KT9PtEr/YjVRyBPSc8lmkSYc8MWZU3iWIEOnT74NvFMRTTXYqefyVqFJVlTZw3GjKdVf0uNS20N0
IHnIustNa6zpG0D7G+tmYef9MQiMEy/bfcNbo4tAxW+KHKQ8wS3LUUu0aAAAwtVrT1Xt79snHYmJ
bPc/FSa7wlkLmhYXSefrGRnJHkWWgtDWKw77w98nInONzKcAspu8D1JWiv1siW6BUd22c3pAcvli
rgwv0GpkoP88FKoMaCU94bG5WM1YjaNJ9p9SB3gxW+oPsv6tpsuRfjJ7j3PVjOT+Eh88t2/pFHRk
zRN/M82ZHLgGJv2pnH+J/PJo4+t6NqHKzqQbDvB7ogkfBHdLQewr+ox7Ky017tjzSTpKng+oGegp
ueG0lxv9WDD+8sUNxKyYoovC9EeJyWYWb+NEJnjhAPAWrms7fhxsSzDOz0UKUn0rx/a7A/vV6qIG
4rD4OZhdTsoFv/M+ghALNpfFp5ADhKXD3Xwf9hTrWiT9hHv4wSCOAub6sWuVL5nEWHQNIFQ2O6Cv
vP8Te1GAKbkl4imE63pbGtow+uqtEW9pqi7muRcSp1qeHXpbv6fK+0cTYss/UDwC2IO1V/4O6iiY
oy6TMImt4zcEhtg8xC1iKTyUQDCrOI346W5bqxFYrQ1pwcNI2TnGuAw9BnXRM82GXOoakhw6sPCB
vxkf0Pvv8Ey6fkMPVGih4o7XtTr6C8XMEXd2bOiIlAsqPWN/dOjRpEHFOhqXKJncUPazV0y1xmvK
1aMa7L4FAXumT6Uu/OLaakwCHc9zK+W+ddoSczC2Rd3xmeUt2s6GUSaz3862VdSwPZaPo2KtlrlF
C0RGUi2NKyNAaH11gV0w2Utbe+Fecd+xWdwctNnCm/lm1lwMoIxlo1mLMi1cYsIPM7Z1H3oUmmb7
+ZweYlN419YxF40252sK8x2JGLVMf+jhXUwl4rChThoKHrFj9TTcXo62xcvwDdJEHrxg/2tLuBh2
8P/HGooaX5l97WCPPvUmbUpdZLzPbzYbIEPRdx3D1pUyAgWPKKV31sOT8ppUguD8rZ7T0Fxfg1Bf
Tvz6FQU0rJAYI5m3tnROjmR2EPmWORf94CjfTeBzXLJvUAxQw8JlMuvX7D8QYwSubYbXE6qkJYQb
gCsOK1Sgyz7ZqzxhGz1qWbWO8RrFU9saVefff8zy+eAcd99AxjO/1vz0Bi5iRn4xdo6uT7rfc+M0
kMA7FN4icHQ0mQdqZSbmJ5JKEumPbc73nxti/8VtqVfZ6LCo9fYh2NrOzP4GkmTha7ORIeI7vbSE
5PCPbNEOJPYI3RbgGxR6YDU+gKpn8Tts9ZzdIQXRPI6CPXAur4dsoyhKASM1QVe1cqkzpVchlcpt
kPZOKqCH8C7rVd32kwUCDbH04jJXM5Q5i22HWuyJUEsbkMCxb/QnzsshuG3svzB+Ot+zTh/RQOsI
BIpTFeIfSAftsBcKYDsZsCrSbpr5CyZ5Wdy08kQcVCklDzkc299/hjESt8EwhU7eZxm/K+i0wOmU
91vtxocyyyY8zlTcY8zf16UOnV5fZoUsmhAOHXD5zgCiwh+R2sEnP1aVLCiAmkGZ1nTAzs2QG+C/
2GHEJH67BEdTtAHL+/BTVP8HCUUJG80i37uWN4Q/LN6DERPWelN1c/+nbx6bjwVaLjhNQEwSL/5Z
v0f+MFFG5i0Ovvu6bBn9U4J2W+8FCb3Z0/1eajYVM0r9Y+Jc8UvCqHvpBx6OttdM/hsquFn4KcTg
Cz4aoYnhm7tkdrQxhX1Tgb9pYIiJYbovzK/RHV7vHiQBYJUJiqNW2KEaJQMeycY+7nmMweW8V1HS
qsxpAWjRMy1sQa9TX6Z09fHv/pmuCPjRZyS7+d8brkKHD4T1ia9eIxmHsiiqgHgxpDFhKs0lGjQF
/FiD/OFMgeEhaPax74JrH6TMCXOk2LYFNR4IZeV59clIng3c/ft5+obXmUsa3Ynjc7iMA+p76Y8+
sfay4+ly7PrKJClyBJM1wYUrIonbD7g4M4w6VpDbBzWVPV3vI4Vk3DhYJoNaMF6Sn+6mdzgCzRko
i380OZSv1Yxu/0R5UtxBwQZs1W94NTdNno0kSHJODh/NbimJhMAKTI50HIV2J/dx1ENgxEsS2Nx3
3VZDXIP40DP5pO2+p/ApNLSqM8vX3Kkc554pTIb1UvAnEoS12ZS7PSUBbtvIjBpG+hAP4kRukI8r
ssd136yXabYT+zXekWJrIwG0KtYpD/aeEduNBF4csLVTDepQj7W1Cg5CE4V1a4+J7+dvCJWlmNiW
Kjy60fCoUyOttR9l+VFsaTs34aDQbt8Ywt7FGF/5g5mt/ay0HSg4yUoCLvMh6Cmn5vYhQc03qVof
Nq0C/uY2RLKWuBsPrb8CGHsBkzfQ0I5KlhoR+jT2Qj8dRfFRrDm0fI1bX53rkCn3XPCiLAZay3wV
I+3zbmxtG1KI6e4GZe7C9r4nTdP+xXM0cS5RWlFuEIYWgd5sPwsl3AsFxbInckDW2uIxY6kP3mcG
nu5hcMO+i/SYkjrSdJU5314Z+bOLjXo/AefdxbRubaNLTZoFslcao4c9m7tFbW7IHUJ4CrxSqVr2
WbVTITuFghHeboM6qSwRr627UIQOjbxyC5BcHe5uqBppv0PxJA5jUwtoBOYGChsfV93YfpJxoYad
zxK9gD//78QrSdffY4s+/c3z7ntR7hWSgnM+m98mUen+UX+l9/tYPyoLjhjwCwH/amhhzz9wuOeA
DRX4fpsk5AciLNZ9OJk/+q//ZWXzTot0+Fc/z1uID+wSIi+dhs9Zpdt+ce/GSii7fCZd88wBHPjB
KCwsvYR7V+Kn+46B289FzoyOilkBI2iMKBa2lc2xKasmextvF0XlCD353i2P7PNxAtHWjopI/OKq
E2TR2EOOW84NgyMHLolTCMgoPE+/z6oRZwdEQwTfWPhJHrnFyCngYfu2WlJWQbvvDmvjf3Cypv/K
43twkqNBh4p3BmQyhmrAf6Mys4XCvLOpcWmk4m9SyNCbbCcQvYCk0SqQr0JpR7f+YnYHLqOjsBTy
+A4EUQPVlkT4Ge8HAv0Q0fWOtU/QEmYLDm3rU/BWg4l+oW/1bh5VSK9vHZyAGo1VfFCL2ZgDoXEN
k9kVXLK4+11KpBIhtz9iJUfM4qaF30K7TfQ/FHDiXy8TySZQW9esv+JuAGyN2tbqikYAEPL0wyAj
KleOKEjXkDfhvMuOhM1RXiR+4A2DBzf5PuNVKuzgqn1WSHmuZjrp2Zp1ERVKCWFN+QIbwBub5rPu
8xuf7roAq0SZ/E9HmB2SaHkJFVdGZvkiKce9h9vjbVu2y1L2BM/fXJl45b/LkFHzU+YLe7LsGIVz
iwMJPD4dDgLeRA0ujjAus7lC2HJo52wlHM+VOT4hlwD+btBD3Y2EVFtinAL9+pmts3KXn+J49gcR
dPMf+4wgLV9/ERmXqq84Fj+/K5fAfk75oarxjPSv7xoKMbuuB1HQnRs9TcV65e5XOGZG32+w+FEj
hbc9aVQpDIXmVz3ka2dSRVRBgnxDyp7pDU1wvikhCCyCpXK80gwwD6wGIEfwX1UwetFZvvR6cQNT
9ugqXD0A3Ir+bRyHq2MYANxVd6CzJFO12cSKjVAvzJjS7MU+Vit+IEfu3BW8rv0rF15EXLayUtEF
Ne0MNXhyXwZwMYJ5F39i5EJO+sOztTGbh/SiN+rDC00+BzWmrMXJ81EDUaPw0LH+3JiQNJT9swP3
AHXVQ2nJKldwbPYXr6iIqHtep6mMJOPMkYdncITHQa/APrSkhqU3k5Yy0Ju3bb+197bPub3zTUu4
q8ftf5KGdYSXczAxDE5fofVnAtC0Kl5pWo4EiUOccRXNsZxzsDM34VPU7H+Y2E5k1rYn0QLTPVCS
Xjh4WNKJG5OoBer5ZQlC1PRNEF6ahO8LPfugYaKsEOT+vtmVbgkgBWl5j0zugbC8zsMRAWZNhywB
3CsG7bWw7u7sAlIfQ5OeEVjFH0dzVkVg8vI+ozDKLr8tFWtSYh7jcqA0Rp/OftqvkFmi2IXAj2kv
VschyBCoGaiSsgvQLceRb0nNkZB8oVJX8ttjhj9Ftw6vQRCqQPpRVzR0BmzuQFG1raY9RTLm6iif
2aksVN9C3Y09MkteWype2l9bVE0M+6ue2KNGzhlF4hdV5Lhu89pDBZTUEqkBCevEqiN7EEehmn1P
8ZRfS6QXIBLuTdgzsooeUtSdaP99sec7rOBI9cs8C62UEGKhEId+/5VPn65iojJP8T0jE+O/Zq44
qs2XarmbtORCQVLuMWuKaiCSqYNH3CazklwNWOOKnOPtIU+3ZhJx58uXn2Yxqt2+mA0rRYwut7H7
mDD+8/5VXQxcbE92uX2JGWFFxP5yZy6E8YbHBFTqpwBCbCJ4RRfJZOqgZZZXqih62LajEtxa9PDV
H/4eHVLVkDSY6mRG3cV/kr5FfrgI6F6qjJvr8rHkQ5mw32RI2maxJf0rujIRUfkocQp4Hcfo+MiB
AlttWbVOnH6tbbzUnt6c7yobcghEvGDsZ2+INgmoOll0eWTtVx5G2wDWxc/v1BXN0SUpJs6xodRC
VYS+fOaBVenADyVb3DeWjO1EaJcxjnqN/9q5BPFaCC9jfqmS+TPP0ZFqd8lKD8yaVEFH2XvqRSjQ
E0GGYp7WeBUKZu056/0gjFhV96xMVqKUzOnDudnIgy2zRSdk8yV9xZPvx8vrakAgWI+KPEOg3zwL
s+JpvxpepVn+rqJLs5uKYE1eykJwBDzJlPmlnFp5IrGU+NUYDdKbY99PDGVu8nzdf2w+McAIxkSe
FbEXHxut5aCflUpxFW9/5AjjPn+FeKRMay3nWmpoxII0oFzRbo0VIMhcsoiE6+1OVdU7cSojCose
zVANqGvYhikWFe/yYWXeH9U/RkTaXw33SgvzBZtUC1czTyy1gWkablL4QRnigAEyfxAd4i2mibui
BcE4eP9F3naycpZfivUjVAkUKKYHFXM96P3fs+DQdJ10ufxg0Ym697J8DJRE2GVMvKq5WKRL4xTv
JaznaArJ1o+QoeRBLs1/0yFlgc/mtWFfwz+FjAgZ5O24w17ix1++UQ9AgEXi/r0u1GuPtmtD1K0N
Yccus4tf3QAq+u/wm++653Wq4gBwjGqtuwBRYSIVcweXDPCVyeUqy43CRdodM6Qo5Er0Ma1MdSvm
ieR3xEKYOxzhpX67o7ImN5MfbjPc7RCtgM1ug+wlByySUl/X8Pi79Vg/wUU5OqY+eXctotRB6nVT
9VXMa8FYTbZgzrn4sPl9EFrH87XAR3NjLJgjrfSdm5HGxqfdXu410g3jVPfhfJK9bkt1FKZQSE4Q
V4i/ZER4zqnPnI8R7SQv8L2ezS6vCwO4rIftQ5evHaDhVhQZ030hATGYjmJke/2JPRW0yVy5Mj/M
02ON3ZvZHxeHpYP5mmCdjlyKyJ0H+9suhgP/iK00Q6Hy47VRWBGcHUUaxTqREvWS3k2lD5X9EtLX
xM6A4XH8gw+NdQjIy7b50pICgg/1A+arYvk1Kt6NkVIDTn3A67iAh+Hn0GiQC4BfHyI4gAjt7Y8W
CJ3pJF0x5dvnPHaIy0nylOjqnmX0pD6V9HFBpBbc3e6iOrgdfy97UClbKCoEANWwZLJjtGzop0vc
BPkndeXJoND+qYt+HLr8TMSV5mfwGJV0J4Ztr3LR9gMlB2fBDmE5bDecuZPm1dRYcxKlFyPoTWA3
mRFadXw5JrRnI4X1hVzBuBLNP9kJICmjoP62CrHPH1+SVRrffZka0dR2n2ZebKNUG9C11KAW90qJ
/q7rMGc8NDmRhEjYwX4csjBwtlGXxKWsKVeVJXQtOefxoRxbquvC7AA99l2ZePLl70Pq1uQHhTPN
7Py9KrFlf3RYiRXn+ExvtKjJOhh8xtOWEkWqOszwY/QalBu4nfk+SLaM24ErmEYviDmco4ekpN5J
TxXzjGWad74fg+YTnhmpfcB/70jQTdWsUjD814KP/FVNJjyJKCEtG+fuNRoRJl0A7G0FHvTrGVaU
XyDvgZYEl228E6JZAfBDgYib8g1NGP/E/AeEucJru9oVmrl/72czS1uSFl8HKlS3gIaXfOdrBrDs
cz5D9HdR01XmgYdQfEoBSAlRadoT3NOpjLxDJBcmCOmeWLuud8Xs1zQLb4lgvPYXNOcqhow4HaO0
bMHxf5qucIOiLeCk3Y4Zh/EWe/Wg9Q3tp+QoL6bxEUDiCZLb1S3/CwaKbWQcbsMOr/A4kzcWc+10
tZ6jSGd3SrFF5bVBUT/S2FVDisOOKEOEUAdqKY+PbAu2u1eo33KsAaQCicZm5aCkbIv7RRmGigcY
x+uJtCG86L3XnsK9SUBY79vW2ilkm+JfhjhvCoWT4GBvUfBigfKdqvNqCzpzmhuN24W3+SmrfBoV
p1M+4m6939oKpIr4LnmgRymHBltKzJALIXG3hV6wjTnVUNB+IDCWe+uAzH4NV/pnS1aV0jbWMNSM
q8Ro0wKoVZ07VCiZNmbzYyLhcp6GNV36TS3G404eivGqi6KodosHxvOPK6jprDF0koXBCFI72z89
4i6ciIAvcEB5M53EjsKvTY2jg06uTPWxjAdvuAeNb2+QIENgxC1gipXlSD/72hp/qc4us2FBBI2l
KNptZlCoF0vE5AXNxWStRvq7rNCeovmDn+ni9TtQ5rN1p2YzrwaSOgQ9Zi/L0r4ew4Ru6Gt4s7uw
oKRUy2RLk5/JtwTc68hlNOPe1EOXcmC51HlUp43mPgGI6b4L2zU5RR3UHYZ6i2TUXZmVDbQtuahT
acidcAqzOxzniGCM6kJVUl0IKPX2r7tPLKmb3JULvnCcpWJaE7iemyJFAkWZ7YHGdOme7H6JXlf9
ke7ak0GuCbuY/LpdfYwfst3ILztWNG616iofXrjCUWVdSoiu3pD/0VZJnD++oUDKNHRkHxtGljxq
SRDEef/3obb8yirTw/JIS/MD22XSswA0yekhpjyADiJlMf2tCibeDtKK6LrZUYxV344SRkIe2ZE4
QK7sCVw2MIWbOCGqOK8uLNz5CgJuDLH5gMw3h6gVipVQvsQBk3LlWAhK+FMg6YxCWftLQiiLDN6q
SdZvov1Vxg+lygZqJSgqdAmfYwB09xPx6B+IM0rtRXIveBFOVc2J2AjXEY6pmRjQCXJOHGUtUU0i
ECGjhBoAIUnIUlqQG5+5Qqag7jo7EGShBQ9ni0sqYXJrHanaepjf672NdGj2huYj/L6NFeFGh+uL
fQkZieggXcUUJlM2qqZEtDQ/TE9Ra4Cs9SYT/QhmPNuAreeEOtQsa5Hyibhl8WCVMYVx8AZobxcQ
xNeTO8uIy38YqxK6R/yP49+oey8v2og8JZOoQn+OMLMWZ1EatfWZHRat8mMDsMctV63tPfmbS0zF
u9NoBKLK+AtZ2QeI6GQ/od+5iytmB6K61AsrYx5GY8H2gb+sCtvc9HlJrRgXIp66eLgzlryJ9D+z
C9RbhMZ/0T382m+SMEbJJ4wEqArJNmreqsCEQN+iQZ2RM7/tC5B2zlpEUenYfSzA3JG0vaK3PX10
AbHu65PpMxZMxRykuzUgdj828uGDInho3oUC435Tbzd8Ssq9UZEih9JBuhXe1OQ9SHPqd5D7Nn+s
2HhkxxkxSK4Xy/6kjFEbusPbr+LXeesuZJg4os/V4ZkNGYkMHhoo9bdPye0dTWNomJMkjlKt/mpi
F05aqNnb5+UFv+jSyPsSmr8kjxUvJxh/8WfY6uvj6zZSYXjTJ2n/wLbAYDDOB//PI16mZC2CPV9p
kiaaseFrbQvGD7laNvNleDP1CdMRbXVI3V4/f7F57d07AJldNmKal1E6vaDjFYt2JpKkM/4uqFhc
vl9u/vqJfYd1M1aelNnuKaT8NbsrbusexNd4tjufD359EKrA6sc++aeKbPCRi2KPu8qAvTdO3rKJ
sVW+AKfR4XUo/2FpA8FJCeujQ/HpTqx07H/gjTe/hse3nz5n3qfp7NTnnYUDvR2ycCLPiBWPizkh
hwHlmkGa0kOV+ihOi1SxwuuXTDn7xDCcAVAaKSXYRb6TbrGYBlRJMNZbfv9aGslGtWVJWYHW5Sff
AKwMO3MOKmyeEz8ZZo/CWQUEddH7P0mjft9C07Kbda34LZmFS/4fPSxyFB2aOqcmP96hK61KOqwo
8AWa8zO6h03pLbnpQ3EqcQHGMAv+Stodr1eHCDzdSztkClGA1CB2LWUC7SmusQEjHtZICpqPfmTs
W0rNhAUNm/kjXdW4TB5he6gcrGKJt8PsgTa72OLXXuqBzQfA6Rn3EUbUpJzBpxsv3+07G1X1iOgq
kHk0qSzSSrg0cIWWwgeNHTE8N5AzBy5idAS+pCz7sTCun8s+BfBkvcZ+id9HgTWl2gm7NPHOnq+f
CYX6euNUFmMROz8AAdKvypFVx8ljXYxBHhAirM0Xp8mfZJs1DJVr8uUmIzT+45YSwbWGn/yH74kA
yq4o5ulbRX/9XFd/jFb/PkHdDVbe0ByIWjYwFXSoZlOsVg4Kq0Nf3THoyi5oVDAfw4oG0CKQZqWd
XzID0a1xs+sABuhPOPUwWkgR6eg5ZZWCqPXNnrGc+ADl8qsu44qHCNMwqj7dLJm2b9wUSsUUOA8t
IgNE/g9hICdZ4vBxd9E9JjZHBeM9GxWDEss62PkY0Tunk7dkTXFoWyI21tk1vm2Vz3XxegaDs33m
MwbJiQjYkOEZQMy5AhFz2lewSje/JksRqWSNQ69WZ4ElAn9DA4tBDAR7ga62iUF6uluI4AXAAyPs
v4VqnGkAMhulyd+xTRWRWpRAZSXX+jCcZFgou7pJ2v5L88fSHpLeaqKJpvwsiqslyRBXFOzbQxKv
w4fFbkn1X7cWV12iR6L4yfXXnCfoJbyEmnKOoxf/enzUlx8uACpT8u5kBqXAqcDvfyUdYLLcM9S3
rS1tjibFSxy54M/iU5k9mdM5sWo8nDWhQP/7p6+3Ua1ph28/TTv4iUVpLUx3KhA2uMVUKyh7thtb
inRkIjxjYYpxU1swpJvf86M+K/p3JPb7ivrn6bpk1fnPqnzebtKkLL/bIB/vBEr8FqXZ/1YCgM/P
yAKC+qPgFw0Bn30nIUyt5fVvaED0hbKKKuIMrOK7hHSg8rLcDbmasXmq0mn4jw1xM5aZgFyHilA0
eHdDtxrOFei8zmUOU2tKenZlHHWks2+2j1UGoYkr8/C4DbvY2C65efAfszc8p8zghldk8EGtpYqo
PffWKwIHeC3GpBA+aUf3lL4M4HgxRf8GP+tiAQhMS1qgqQr2G3SuSlp+X/ic/86qu8Dg98X0n241
3k9Q6MG93x7dDrnYjqiLGDZGK98qMcQ0nwYs+s5Mxa9qz00iaQf07w23ozqyuZAL3wrELZD1PNAg
9ofbXGKeaEVnYe4RS2u9+GVK9biLxWBNwdRmNyFI7BFP2gaHbOVJID4bVgQXKRWyUpEK1WO6UFhB
Dhct6TuMEsgF/Lhu5/0XxQIGIsyb140E3u5lLBXk5UCEPcS3fQIN6Hy4MTQHa4I7hGJ8z+VlY9On
SzzBLtoRx2WlCPUdeqPQCBczRVxpk5H9MIJtU7PfmXUFtScihAZUKqU3pdQ8OhOHwhkc2Z/jF2Rb
U/AdKTAwo4xk5hvaP54AKLqPPBQj6srGca2Eunfemt/AyauAFHfNUT7Fz7fcBnDAJCJAWbXZcIi7
I2Ucb38cbzRdU3gFkVUpjA6izZWBa1VOJoSxKwdrGB9zc4SU+KHGVJcfUmtX3JXudlCqpV2ZoX5X
V4YdET7n0ksLpjz4ERCkqnq0wRRm0iDe5x/Z/SsNJiS0fWdTz5W857taqQR4F17tmqRA2sQDfCEf
1yrHMhBWctnYSOBfM78RbqebzH6EEf4aSfiDi83nlS6N1TYX1rktV6+t6jZZnZE/AFd90Jn4mTDm
+mXzYsLOhNrrGSU19XCM9BK1EmX6lkRQvFZ5ILPW8ZSxI6h6zXO3vEdXiEIeojKdcb0DIe/tdEvJ
8uXYixmAsA1eGbUfdJ+kIklwxboIAg3O5dGZSnRcVlUmREuSlvQUVx0qTxLx50P+MIyTOrtF5JWD
Xd1LayCIHzGtF4G5tKyKGILU6ZaUkFG8ef8yDAbOaUe9GHAYN0gauJCwRgd15EHS8CgsOoxwTr3l
GAUHZsRbXlCrvnUP/Sy4JZvR5P5vd83CLGLCq83vh/CJ4IUY374fn+ejSgErvHcc6ir7wq7HMgWt
GlRSjv5kuEWCpWLBEcz3fImFPKWj0HFbo33ZIeYi4QC1QOo8RxD5xWUdaH6yBeZAootlO8uFuCdH
ZoWEcyb80S9MbuCaDqSHhVlAQO2db42RhJdtUCB31DZrzKklQX6menvj3biQxvN5bPojCOTKjndC
p6jU5NE0hOGVgXpOz5AFIbui/i2Ba8GRfTs6PBcopgCrC40VUAhTVUqFIvjJtpzd/47yC57j2ugj
3T/0tmq549LsbRX3CY88cwGx5pfi0kSZk1TQ2D7LPiJL6IPWynrlEH2011zIGRfKa+UaHknhgq1N
cVMak16VphI76W24nRLz3NtpvyzAKXvWR4j0o7ib3Y308TF1kpzXztuXkMVJswgqKf3vrvOg5+al
yemg7LNdibcEZodkxCDoU4D7Y/iMjyPhRsosu4t1OsqBMoi7NKE+flVvhXfT9zhXn6C35o8T/Co+
T5XynDPN+q4praBxjjELuQA8L/0gfdewFn2cpze777RYc+eS+yM6qGbIEpYOwZgoVc/eU30slVkw
aoxWdT3uFbxicujs97al62slMScjzq+x3uy7olMu3lCSO5oW9lEqvddE9JOjMKx9ODwS5CA8UhwV
xKCaVS6t3Pfp5iMzgL/iahBhC/UTT1j7dGFkNia/csuc0R0UXbB/PipD0xpatGgFN9oiWpXSRsBu
WIVAXB/YDM/suyK44JzKNrLXxOCs7R/7tZHjxrLF1h35huFZ0Lit+PeOzSvJzPfXZEKDB5gtUkFi
p4koPmjKU5e29LTSCaw8oIjg8VmuJS7dCrxv/Zhxc6tyTcNyXViTwyn2l/vxWnR4SDeOObhrL2Xu
kLVvlQLKB+C38RnqRvCG826PfT8JdWoZU60vHhLPYWh3BuoYtD9xPFe+K9EP6DL3rQY1+l8lcgwY
MDCnpcXTBU6tQ8Md48k3vLk9kDC0ZB13rWvoWXHmE6uW48QMsvdCjetfZGUzfbZgToOySXVBx/Jo
AsHsvqCKC6Bk2NUDVeU3hqJqqX5oCM0f5TFqIOTUTKsOP0vC86LBF03dUbn7GH3ezw4cfKCNgZn4
TEUOc5gSWTbS2VuAz765DUbr/ijgZzwo3XvUjWi58m4JD5MCpFMA8WSyMojkIlMp50gAa8jteF12
vjvLiPh5KgUIsYu2o2X0w7UYCWbJOrOF76dniOuG9uEa7lRql2ok88tFbi+ifBd+/uE73wOkHy5k
zB36mDBw+RWsl2iST8LEYhdQNmgYVCA0XJ+JKERFCbj7hTLNqDmdMIhm7qjcVl4lrFh2JXmh9QhV
VcGAcQs3aJG138l/YYevKVUOJmRPE5/Z+KZEdWyv0P6uEU4MHiguR/kvO4eBf122bx1qbsxSdfJC
7iaisERpLdKSVWsrOfy70aoeLhz2skPWve37qtO7kRQcIPavNoZGb6CXFDhoTK64MtvEVuTUr56A
ncKzYC3dZOXT35iKZBNLTjvaCx3JXhR93TasdQEGrR9Jy+vOH1WcRcgxtG+SzrvuE5cqQoY/UEPH
1e/4J/mwGrIMAIS4QWrjzkrwY9fu1cwfto0yzLdFaLiPFzWIMoZnyVyxpk0/bEx/M2sliW0WOUUi
vASBPgkECwOIUTu5QZBboz9jHv52U5hMX6Sxb94hd/eArQdyFvQYCoKiI1821dT5NkLfJ9hViuI+
zGMwGbxfOjuSCRyogCTRcrMPbtin7BIwe4QbJkBxDiNySxDovEqRKCuCqgVZlr9XPsJdGbiDpywa
Ne8XIYkUAoxhUdzVmbainf8LnKSOxVPaPQlFvwG98YCi5I8OI3Tx6Oo2NI3OXw3jMPK+ugGnQRfm
5GKFRajEKZlEW5ph8bX+niQTfUPN2Q1y4TwAZO9E9WP+sitl02NCowMVimMUBagjJ2J23Mge9dwO
hg2ULsYN4qvi0KXai1EZsVImxA6VGyQ20PemEdrB0v0nMEDcS+dFCvSJ7tt16McoHHLFHpRopNY2
GTqX7QO+ZQNixFddS1mjY1glB4w/Ip5U1mbCQV5T3FTkPS5s43aB47h01zpgw0vY0WPFC4GxyGpq
7JTcAE3WIERFmQ+XSbGy93UVuyOrYtgeHG/yKvMeyUGZikn7p5NK7z4srOcRZarwOHmrxMFm8DCI
dnpkzTKhRAJYK8wTECMLEem3Y3j+QNOQlAYeX6vvBG4LOnVa6qhu+GT+0Y80mGkKxKPDX49KTVP7
WAyehrolQVMwH9P4lr+7w39Fb5PhqYDwOHOW+cZ9fbVueXujIItYrmsaAV+/ARMt5ptmxkD65b0s
TR7CLpPv9kNgt0vxQSVVbRnlNEVRRLucvAB0hEKb6rXFlfriEv15cFuuE95zlou9OHJISxX36+qA
gRJCkXCrzUIqTWasDN+PmldJ/DU/vS7v6seDAlfiOoZyTPHKI718UfKJSGmdc1KmfsIzTbES279e
tbuuiIUkvpLyhD1mLW8rC6fqjbdWs6Mx0ABsTZAYnWFHYHLG0Xb400XUp+NFDQ0MZ06GfBPG4NMk
NBlHxPNcn6glBGUm5gpggEq4dQUv2Z0wjRi9/vbQ7/OtsVvCzsJcrYe8KpAgdKHJnmHR+bSaWRXF
Mun7lbQy6VeJol6C0NHiq6u2rHXCBj4YQ0zp14ODHy7VkMdrefNm04QP+BHBw2c5gCCo20eRZjqK
t1dNtqWg1R4BE8q112GVkbCQR6CIByM9NbBl6U3z0yAclPEiZbxYWjivIi0QiNd7iBRC552zJ2Nd
AAEdbC1thvkSW7lFieal/+FAPUwsKnacKKArXMj2AqCf1WBvjUzFqU8D9fekj3GCKLedTTvfCBTe
6gW1mvuWRpu0ir2rtZZD7b7XwtlGT4SMD/EILGGtRd5ABJFGdtltvd8UEnCjKqrPtaiEGJ8ZtAo7
apeu91ky1wwtSe2XSUGaapmMRPMI42dl8k0iwlZ/9e+ULGG6FibslJX7OM/DsYoa86yxVntGqfnz
0QiO+4NtcYt5cE61fwkobadLDYlNBcTGRolmJeVPRAQH52vhX8pcYqbErYIo309M59XwEgmZ1+yU
HUgRn0c4VtwkaIVyzgsF6wdZ7YkzCSTIooqxGnjCwHYPfcmuvYzttzWGZqQSX7/DAAhptkMcBDIN
dwPVKllZcUVt8uONebJqlRmAthjEVcDJ0LqyHrUiCCSioV6m7Xg0p9jnFj8qMCUfPzZMZ0+aSxxU
EQMHxXsngSTFIWKYEBarNsfbADkrJJ6wCTgAI0uHeeNhVQV7YYEiL7PaPd7RrahJBrQrtNDAaCkD
ZzWz5ec7xfnte5C5X07K/bq0SIvsTYeAPcMaR3YuL70Cg7/Hz8kRsBR73xGX2kUkEmZgpcbFciNO
DhmQofahf5CiAdkijU3BLp/4CYqJaTuEQ2pMqpBTGtxsOupXSJV3kT+GsozZMCk8D3oyzdsAq8Y+
DUHvt/f55dtbzArBjAc3k8LKFPSPz6zvF7DKpFsu12ohq58xfb+KlF/uDPx2z3Ks46Q0Kz756+p3
dprSt7oDXZaB4BTxQpKroHaOEUydzo1G2ctlJGSxiD3twGwxLn8Rh+/Qc5vclVPkSCVMYxyK+XJn
GrtQ1Pszcu+XDW+aDlCZ65RisZL+kJTZ8b9QKbghcQK5S4j4/5xePpLgUAjg3FGx+9gha+HSgH6P
cu+1Ygv/idIaeal8rasy8ZawmBrdidMEG4Xf7VqQxvyfLCcIRXbhbLOgsebr5elD5dK/8KanY+Uh
3KRyTHH+6K5HXCIrnEQ5m2gjtd19ieLK8hPSaoXxK7f5DoGJbXqoRetiv2BmLjiYUhCzP4Wag98D
AFX1iUGlrg3cfDfy71Zqw0YCVLYvs19u3XfFY2+qWnKXVXJZ/H3IBU/m3UISS2oAg9Hjwq985OgY
Zug3TuBvAS7fVWUHnXbPcI/1zvsUnuDUacxOAP63DNbVJ3SINwaRKbr/nen7Z7vzvOh+F13gMgXe
YvDIw/woHbhySfb6E/4G2c8bBtxRyqh57D9bgceSC3V60BLKYFH4Iy4xu9JkMiZcgG+/jD0NvSg4
CHRXdfxdmmgTzpWQtv9VhbQAmiLjg0spCFqY+fuCCb4Vw6p9gCUlvXgjNi0y+a/5ztPKBsREUCWp
YbZKxa/QK5DSWuIGaF7+jonjLbodChnT2JOkI2spantZTxv0WhsQwV4C77rcAr87/F4qSWKTyJ6T
MGGTD3v3iw8+jeHsryrBd9Go4etiTWq8dsHUN4hGlNyuHP5gx2wT6MhqH++Hq2+k0nDixHnGLFo9
8K4nYSddhqrg7h5Y7gb28nMtrUxJ1EbrI9aepZE6eFy9RrbE2a7TMTlfsu/E4A71FBkw0AOBdXKS
KFvHefJqPvR/9UOwHpp9Zw44x5Je0GXnTHj8W0c5r5XzUGEa6b0QoNudU+KsuiwvhkK4/pj8ZeSy
h9kGRVoOCn8nb3Vj+AkiV54YjZ3pV5ayNJsx/DVqYiO000uYvN9POOisovndllkiYZN+yFOYN8hh
SDUVWGxGfRzKx5ZLAQQ69gZ+lcyrE2rVBquO+FdS8EaykW6FCMzaqb1Pj5M6Tfswb2+WCYFfoe2n
3iENQMkOK0VVm9fp281DGHN/ePVq6N4HQsR66qQkonYgR+eocvd1cs6aapdS++33GRXU3q5rocZN
4nwPON9Rl1KartV8zWVJrCljwpR+jwYarmpbNnJ6vt1TRtT9QsJ2OUdqFnAge3Rdyi7ai+DIF0TL
xemPgajyxVJc4Q1oUYFZ7tuEXemtFfK8sC/V9V/TPbf2HEmE6QjQ/Uv2Ko+UkYGm5Ks83P5TglIa
u9QFS1gF0UUCiRn02tV3IUOpdmLp/x16ttTkF3Aw0shTDmWaSv3LdhhWi9hposq32DgYSeetjIXU
QlYX/yUEfLCLfBb1+0LLw5yhDATORGC8wXNlpV3C7y15+UvbojYNHCOOyJJEk4Cqk2AJuQqNcQzi
dR/Y1uU9ZVT8/R7mfpvH5lYTCbPAw94KrwF120ljn2ase/YFAyNCGbZqbpHLWC7nYG/CBokJtsZ/
SgdrZcRwkpgaCjTRQmQ9hOd2e0mDZ7DsXSrV+BRks20vT3L9zH6vBk/hCxNIBRvDN+tgYh+zzEzq
jpqWls+KYKHnusxRvOVpmF0h8MQJpWebSInIVhrClqaUTVGmZmWB0p+cZ5iipfcyl/100AlsvL5r
LeR1h23U0e+rAh5P6avrES14igQ14UBD8cDdO4Ryse1H7+Dslk4BAfZAb02mAklV749Z3RJV30RB
00sOTH6CgESTJjkZ1Ic4rcBTTKjoJKVu6qw0/zF6ux1Y2Q9bL65Eh3tHZ09alf1XvlfeLEJh4wbD
StBSEfRulylvIYUOuFuAR58bKgiSwwSOVNWGCfSBZooSpvzdNkIBNnLil7o4CYIIOjjc8M/qiaaL
wKhxMvu5iZBE+O4nNOOKbl7wJynfRKD1MwfVU00/9lXFBYuPAWlvb5OlokLJmJWEv+ZQjELjYYOG
Ksz5oMdW3/q31sZHHQ1O92DbRKY3M5W1NcjGIb4/VpX8mcywVcmkg6VlsO2cYSaqFafnLO24mId6
QawGq8POtbpSZAvJu03xekuTU8UohaDiSoDlsWFTvWJhPBUHrJS7CoWXKLh3aGWybx4CENOhp1ll
9+GiY6wKpxpg9TTH9b6VMMYwr7Ga0QkYEtdmZV9Q6jghuGzN4MuujrjK/7FJtxWhp5G1xNQaa2Lw
Bifu3S/g3FWepSdssf0rqn1CGOdfq3IUdmZwf+Ha7n7CK/SLS15X70cGkLN8+St5TIrLIle3VsRO
9TsN/FFEf5PtobcYwCcNDCtYoakFQVSZnj8VO1RHHVAjuxJ5Dz/H2OauRKxQoz1bIwGfESrnamEI
aZJ+WNmUJ19yQ7hCSMC/3vPQTEjenXcMhcmk0QrtAl9SDO4ZWKYMqOEc+U4tzD8kaNIemqfWviDV
5Zs5RgM7QM8E28kH5h1yjesPgrTxvvU8sWh3dp9yNMwgmDtrPNx9f5bsGYORkSI1pm4/cqt9UD+w
wY9gpTlHyBJtmkZJPYcDabFPBtTlCrL8he23ylIk/3g0FC+SKtCP+tA1pT89eXb/c8yLQ8VSAvUR
n3OLXkfarpsya2zBu3dOaiKUWitp9BzkV94Xqcp0YN4oS6qsNh3dDkRVhBq/bbanCCHGewW1jRiQ
zU5rzRDSKkO1PULbJ/9VVln6zBCQIjdqtFATD8FU0CJS0Tl70wF/bo5oouqp6nHgVq//+BlV9cQe
+LKAuh8OaWTxxtdzGMSu3z4rMhVbORmHHMsPYI55C1gMDYfaKxnAtxEDQNEc1NGyNCK2KYcC1zXV
PUwy4ZKTb0JAPBOqSZ4rhU6XHim/fgq710T9deq3f+EDPBvrumVI73xUhD4eQ2j9lFYfgBT/tIEP
2ox9dJ5CL3uxJ9OCoT0S7DaQ5K57HxaPRlKX5ySBNcalf/OnqpvhTHMUWoZroMqybai/G0+Wn3LP
Y9+4yS+61ftgd8IEOLNNdt9NEPoe41zzTTnnIm6OTazXnIr/+UirZVyf2pnb6tXe82xGqSOQJvZE
SBvfs9by7LLsGnT6V7ptbl58oSRMpwJ3K2IAK0l3lU4wvMASCt0t1mnca9xX7+8Y+cn+qLBS2fMt
gHT4TqIDibsXBGFDFUnazxZ8A6dnxzXgrJuCnAZd7u6h4d9JiyPzFfE3w++/el5s9wuw9N2lcObh
Qf4bwW/HlZZRjAhaJqR9cgyf/aHBYCcSsLE4yjrMkxM0TLYQhf47zMOXD/nstXMxf3aYj+Lqqo5S
wEQeUdpRUio9u8ptpLBKwwZt3iGjxoxSa6au4NLA/5ZR7bMFFQJQT65c0heVctFsZTsp9Rlem7mD
NuOCpzx6rlh3ZfOmEGzarX3C7p9Jg9SsTfOXmSys1/Fefl37AIPoZjWLplks0ibX2cZkY7pvGsp9
NzdJ3zSto5QwbHRU9NZijZcJS1cLreMBrWCKPVJv1JadZG6MdNQVWCBxRswKE9392qED7K8ymnbR
s5N/2dKMqQkJe6883fm8ZBm8yrevtoe8aVXtXSdQ9SsF0WMtii7FCOWDqZlVMUpOM46XOTXhFUZ8
wt3QxuvbSTZPLVPDXch2rGveDWOhxUVSe948hJlvIh26hwJQFZq2XuqBrVvYAvnxDg9bCHPkRdDW
sZ3HtWIbaShKnpnwUS5gdQCapZpZOpeU8xFL0Y98db8XkpwJGigSZkxfmvj1s/J/5Ao8ulSfdsTv
dOqCAgyKA7wkNlwa3W7igklqZhdFbDgTiTI7r9ikGWuXKnEisEUF/F2wQG5N/cP+q1dCnYtiWuE2
7NQZ34vcSwJcS6XNcUoxGdKOKffHNTxQ9dfHD00vA4hmoxebLzXHJRWUbnr0de9IRv9EtM29E3Gg
xeFAQzjNXVB267pP8a4usAtZxn7/h3iZRvg8L9+60t22wubIwnOK+TpjBnkBcTgLps3V3KNm7Acf
Asnk3Y65965UByuxAUtP2J2Y8p5lyfI96FbrMF+GXtUtXEpoBot3dBcvxtfD8BWfyxk/TMq7c87x
CO/2lh1B9uvsduTKHLmGdrMoZvvHMTwpO74jDcYMCPYuf4U1foCwF2dE8mBeYaIeRpGaASwq9ZE+
/LVXch3V5J7u0oBd5TmcBMQYshFvIEgK5BWquJAEBswclHNZDrUzo5NYAiMZAQKj1PSqxb5t2XT5
bkCfqhpeUmfdVKYGG2240sMBPWejlpGfTYh08nt9CQE/SrSlkZFaHLMV3lFkxXkB6gtI/OUnw5ao
pCs4q1263qKGNoaA8GyTA3ye9uLUrH87phmLh885LMqUPpCNOhd1qL0Os04m1vfpzyjDn3ah5GTD
PSfqRossZyrxXRdJY9udi0a2MZ/JqgV81T0+0U+9uo8x96lM8wMDuJuD1HF68Ifpyt4asYhcb7un
mHyEs5ALKSyg5W9QGurb6Kt/+LxeBh/835w2UsxRIPwP4aZaNPxF+x49XxmP3kQCKSRcIXHTiko9
/kp0A9CP5a8bFmf4GfetQSnUpA379fOUH6YOghQZEfwAg/h/8pUaXtiDK/DJNDB8V9aa/c/Tg73T
4iG2EMEyQXKBSUrY/9CfnEuFIeYd0N7ya6+qOlgJFuatpOg3qX5D/ohgkS+H4d/dotoraq8BhXzH
ETh3RU6ZdDXnrdqtX2PGvie9qcZz9LJ7hbcen5JPXW/UiNDhP6PnmA7i2Om5gnosifbbBIjJMJ9s
pmFihXccMu5kjKf2b9k7clqyKYI2WD3mppGol6MVU3pAqw8x5cXhzxzW5FBhKkW1cf74LrNURHWg
+QKRAVryX4n0gu35TCZmtKiPqtUKlh7Xl79qQgPTuGtxbi9T8becnznTbmClhGVVXXprJlw7Ujgc
DvZVXkvI2GtWu92DybmA4EDOXswWCvkBkYYTLxTMRoGTvW42uRekOfe25gbkEWkzZU1RwKwDH/UJ
QR7N1ldTmNyPIS+tnwiIicA4SxJDJ4f7bh8rW9dRu9M4ipVVEU+5c250ybcoHDNnMAUwiaLrBRbn
9hxpwZlt6OIpXoKqVP4ygLHBclDFF+X0D2qTIV0ZHO9BoMXq0CbLahWszBPVWpBbr+4u/anWIpIy
SxKTTKcklzvDfdILpvAXPzFiepgLaErC1MIscbACXl0Pg+O1/yThnxl63LnxKh6gllZeI1o77xMt
M7f+eagnCm14Yyfj2wmN4WH/92X6rPYkEI7sK+g5hVCTJi7hbeTd6izQcHzOnd56Dem5Jy2Aeh/+
Y3Z/xqVXIbGaX9gk7hjn1tC0laLB1E8I8Esc2HiKr9uL/bX0d3uLYdeCssd3igDQTY+Oaa/5dT6G
O/UNS0oTo3IvkQGeGjgmPDO3zhs8zp6A+kHpVGFzDwSJX/D4B1Xp6P0Gwyt6rRgU+efBTSryh5zZ
TO0xnkmjyPX0x+aW1d+PcbP1JhCUNaNoyHhUMW8GgeInWrIjg4sdTqlwAlLz2lvttW/M5pj8SnMI
KDI4qVkPtoZkFU5SHjF45RZPhuDxNBZRW7Z5TPl5Gnra2bkI0HkM6T7e70e9seVbCWrke078sjJO
dUtbZO+lF8hLklQiPaRWB/KPFu+o3GiNZ9kxvrJHDVgbs+Dhz53jbMhor/FCj+dZX8NqGsjdU7uz
5+amKfUY/H5a7pgOCCRUvo20v2QUDAfo4FO0MwZ8qf7LhAcGurPfBO0DtkPaTxoU82BN7wzD+BtW
q7PjLjEUt/pKWftEn0lv8E9yCOn+C95ZxRGSxmArKZfCxsEB4vBUltqxvlHCmVoFD1UTT82p2dtg
y+BmZ476jn2f1M/r6TLYjmMoJFfNmhM3g0I6mm/9yU4vVuLUZXn37dQ5wpL0CdJMyhR9O5RCsC/R
PGu5pakdDM/u/YYiWXXXetQOjD09XXnV/hJmAQ/g1M8KYv01KULMh6693fdrD9N+IpGpjgItrE56
+aFYfVAQsNG3x4uveF/lb8CJkL0YOlGTenpCzv9NKCk3F4JcAwbrAW5d3nXILBzfpVk8eYu9vQnv
vTNqivM8w8E50682Vzn6mtH77n2lUvIvAbCxXBzqLHZrB3wF0oEgkACYjcucxvH3BApa+Uv+75t4
YK25sesJ3Vo74M61y2Nc9HH0OzJthBJ53BTKmWAcx6RE8ObdQNEV47UVX6Ke2r177hRDdju9N3P9
/UyQ1aolDQlroLJSXI0LQAoHLYDw2xc6vdjscTtB4FW29RVr8AcZujzEGENS2T7lMg/gfjsxlJhK
lW0ErzfNLgvpY14Layt5iqp5sm8QOxLo/eKCmXI71xluWnwX86oDNidhYu8kIcbU0CVD0fTLa89C
MbaGWEDMECpB1ivkDLjidYli5iOHCZNlcXsDkQUtPRu5PA02v8a5lUneoI/vgfVeE57dArqgcKQ1
GXJ2mGA3A7g+zNomXOpFn6qVAWr7PdvR1Q+mNcw0FKpLiTrT7+7MV+OOLm0Iiwddg29ThJoyt/R7
SLtS1XFAQwUJBVVFOiaWDFmvldlHs5gH7oK229qBwPclcvDaFpF9uzqyOKnkdDIme7OGO9vxznPs
C31kkGsj+ogETVZCGHKIMZEiQqneKavezldr9h+hi4IbwVHc9F6HFm30P1HDTDsvHAboViYQWnx9
evJkaxDogXiHrMHQl58ZfFIJQcGDZxA7ubhngZE4afQ1Lm2IOZCO5SOn+6LR9vSMglWa1X4qsPHj
12SuM3+FtTta9fYctzTrSSjBb9WqaNdkwrcBxyCt2nVaD2wFKCCmO1Gl/T8kvtORI0AND0xuSnsG
AZfO7DB1NWjGTvipxTxHxs3B1IL0chv+njpadiP4HUSb8YfjXL57CNWnDvnp9efxNyyPiI9+ZLBA
Gd8LBS3I9z/1WnhRvZYzQMKhPEP8R6WZI7xogh6y5ebVJmYfNAojPgPbXpFWHtP8WsHBe1QOAg7p
aD8A41MVUQbPetX9mh3PeTxA/0QD7ECodB2N29hvbE5TKYEIAyq4cmaw02mA2S0fIGNiN66KGl3P
kJFevExIsqIbqFVwKIUuCKAdBsoTAKXdLUGw7p252yLaqWkO+nPX10kHIUTG9kcAHhezkvIptBlI
WwZPNZ19/4t91dhuBnyxPGPwpi+fjufVoxaJGQwTIQIkwFxcJnP7Vk882bbUVHDAnr1BVFORfCnX
yg94WkX2m5+t1Mpk7aTsWwNH/jwC39ptfVHP4DHX/uoa6h7HF6TrrgqP7nLyo1iAJSYSi6Uv3WSA
USKxn1ZKsOtRcXHFN9nReHFD8dPAT87VbjDCzpcILMKqjQJX3FyigGt6PiNEUJUc2zN4IYgg0alz
9+4Y2HJ78O1Rd/i6LG8c8tABVs5r3Rea13453OZFWmQmF7zDd84DBvqjb2Lg86R4W+v5kJixrJqC
enefdCb3SrKeBlvc/PWLToPpYLczwOX/vyg4ChvFGgULWDnvQC+luOyXo7ExbIZSoq91aqsnl1kP
uN+5395/KyfdjdLsCOxyQUgfUhB4A71iWxu6JqaCtCDdWhcH5KL9H+uUfdEtpzrO33VKEG1NOBI+
RXRcViwXzRNHk9jYT5L5yJ5v2hp4tRL7LbmMeSy+rMTySF50wlV1gj3eKaTe0mOg29F7xZRA7I8d
fmSKqzgQGqJJbmKknFbEBaLDLkI40IMInPwkVdQ2SStNKHDnocTIIt+1udhqOl6WDiIZMab9Kv0p
k6dW8NrWUjGH9khzajnSTsFdAkMhkZFYSaBSeio/cdI5tDUOdaLdSRsEqFC03tLYy8zHpbUHgF41
PUCjV5/N41k7elDoUdMoJ0zLNOOvGt15DAGT7Gpgp69LtVvUWhPvUGkEpDdO3PnzjiDxtTnDUMbH
pmtVn9KOiJtTq3elx1BR0cixEolpwqR8BCSZV43VWG5Ut+V/4WfO4btKqZhqHycrMgWN628oFPLZ
tye0JgahAFS88wH4p6CA9zffUlYbN7YoyJfqS9J9bmEjD94kQih9ndg2qFkU33jawzZDRaUDr1oE
BH1O++4H/hYN85II4suvdqRlpxpsmsbFv003J99LM7C9hRXVAxecHHynEWCPbrp5oEJON7ZCFIy8
P3YoCeUkkXQJhypa1Y1N8UK0sXscrmq9J0bFzjZQS/t++ntZRbC8aJaFk8XJObx9/xXoBOiwuhhz
SBaVWhlUe9147iu9RxyIUDqom2kG3zf9p22zgwoGJKYoMcwTGRBUMtdKykm0J+bV2cJZA4FTnTr4
xSvLh/LXov61xCD9WfumD0CNAwAW8CJu79Tvl8DAkB1ith89X7E4Na3po183B870x9wmYqh70UgU
90ENEFYV4kBv6083aaM4iqL9l7KjHYOuUo9KXvHGPb861y3KWdnsCFT1KRkMNgeWlJl5KuN8nAXu
347WtFjGmOVK6cqr+XUQx4xh/ySQalD7yXQq3B83dSuIk2ey9gsAIGqdr3EZiIEKxc8M3Mwe3uaO
85QQ+azJTW/YJdG+7rtU6FtQITDq6hWC0uuCDx1vzg+RxN3ii8gaP8RHZxohsZBWJIY/XmR15lTI
wopC/sdtJ2dmrzNpU+k/yY0pJWDlida4GrTb1Pjxlsd2ahCMJAmORIs0KCxh2sVua7OHOH5hqx33
9JiaWpIGNdEpgkZt1iOlr0jFr8UBQ+H9tHs1/qaRxenMLACcxg6+cnQaRkjOfHii0MZmGZnTacV7
rL8+QeZY6UEsklnjBH2CwrD2fdQD+B913PitJlftJb4ldAZuXksqZW2qpXKFnAMeryHyIF7sTCaC
LeAnE9nH9gauSO1z4oO/2fkkVqRbQ3NBqS2nRhTwPmL1iZnQ46n370qxzlFLQH6KYTLabPGxOn1e
r0wrHq9SzJUCxroJa9/BTnl6+6DdNGDO94wx+i3gNem7tWBCZmEBcibskx6RDlDzsXDhMPu7xDXn
B0FyCOdkwX8Jej7n/8iBqAwV/GMeSxKGoMY1YbFMcaJw3FT6yErDeN8DLxQmfsMLfoKebGUJl/zK
XA8cg9SSMLZC4McYMjcq7DrkqEymAom/0qKL5Z0GDDCpOfVUGRFWu6LDjTHejbZKbH114RTEg4Iz
U8/ecKvA02hSNsvEhnpzvF8XZ0+lr1ldYasKJP7BspGP6xDxK0/rGqghNQz/B7EeE2Dr5hoTu3uE
riESMCUBaxCJg8GC3j2ZdkxETAZr6rHKXnA64CplkBMTnJmrWUsCznF9miFMLzts8aR5oxb1b4Ml
hktoNp4p6vriPhVHsx/lIdTnAUaf9HW0n/ru9c1y4bJrKSrVqSmikGbg87jac0RiXn3pDfIT3ZtL
f9zh1mbTiTafHrCwoaf3xdEQ2aZjnKijgmFDwwD2MAePG2+uIsWy+Jw3RfRnhEVaSXdyZ0/JisQz
vzVLC0uJu16+mVMfVzZ0luONyulLC7ty9Wi4pobqO0YOAzpzNBam9l+sdjP/yeUfJY0kJ0ohGpg6
e3pvNdvk1voTccXNYpUNrP6YKqmtmTWICO6nUyM9TKv0/8gfL+RxhR/BsyLGJEOQxaLtGi1wIXpL
mANb8eH3SkElJYUJyyfcBBY+2KSethwHAh1pEJ6Uj7aRyclX/ov7/CMuIBPQBrSMwWgIvZuBNNmb
hHxko0qTClsQ4kMcgcTgctQNFyqvBJB3WhbYKqL0pRKpYYL3XdRBqunrxRZla1iGqYQyFXhLuuIV
NWE5NZdKI5rYkPbUWpQUoM1zuVd55oEHQbeHHl4julkcApmY+Hxv3cKDMNDfwhMKfIyDb4m7fEqj
vCuWasBJW2YHsa3SQdyrjxMN+rok17Ke4ObVB57K4f1lzqOjQWokA21qH6nBs5kI2RBz7hdwjhBG
PLH2zaZ9M5VCNIhuAYjB7LS5JwvwXG8QJx+6wjC0N01MpGiBKwZA85TxIko+39egIk5qT7ifveUq
Qhnr/GbXNV4QPwPvYtH2VVOrogJXPzWtFQ1Dqy8X0IfsZmqr7Lb/D5hkSa+c9lOYwMmaAFm/HwfR
hq/3xcyi1mf073oaQA8Z64VPx7BKUaXgUIYqfOp+RA4IwO46f37sCLOXiARNWbxF5mvRb6Jux2QZ
MskIBL7FpY7TSTES+v4wnjc7UG1l8plOMItflmav5wUsRyLsbhsvGVujnhFmLAjTOJ9ZJsFYZErg
gCMqBWR6KiTyo3hosKGrcBFL8rb+FlvbPtZcasMUAsDjGiT5rJR+mlqyjF3+G3m06jGZt1pGUuef
cEjMQrAqvLNkd4ytWJ+ZNNYqbaJdNUguW5SfTa5iFR9KkI6XwHohWBawK5zesDbqSj0LvByjLpdv
jVFZVuEIjbtqrTSW6swcIZCy+w9wgXX/HYBm5BfOlzTI9+ECIFnq/atRW+kRZJq0jQ66JBmd7g2s
owZ2LLkt1cv0E3HBx30v3NMZHif3XAW0kcFUY9LUH+eIfV5DzXeBaTrQRXVqOdpAiBkMSyNBKuZM
4lfzp2P0twr4pDuYEDoRzTYAm3XMX43+Qp07P/GFoBmfx0QjBvzUov+L56c0jUJ6Lr6RkvhoRPGX
KM07vCrm04vFEBZ2AcIZ5Ec6eZTVZ8a1Wm3iw0Mx0tMerPHsIZqqexxtZGlucL+RqSpqfEC5Oq36
7ZN19pgwmZER9Nm70pkNblAG6xNvcXWeR1UnEYF+/uORxNf+S8x4ZNVXnZjthRiB2KJN7n+lFJSk
I/5YjSL11jJVf0yxHomosrCJ5hX5NbqjC/Iy4PHX6rHG/wogsoagYvW0MHSQwnrNyO0CakbeeBMh
WlqWJlZAtU860S6kT10kDLiHrQJ4jVyJolV8xGSBoht7Z0f7NIg0xBZ40kdlOhDLkbJLfR6w2iyS
rAGGmEgf9yZf2JIecNHASiFI1MgJXIt7dDhgu85xcFeMsBwkoiGc/zG3CaI2c3LmSW9MxU7MBPg8
J3XMLc/4piKvwEnj6YQk7GUfvAiPsV7qTLaE05DYpASl/86X3cb1yDybTPWhh/Is9KVvqWWKj7bD
h6LcmdPd5VrxLzXl2N5qmsj667aJlr6Cmorkmi6oabJTkcoDt8BXXDyx2rAGXrY8UgrHG7yH7Lqy
cSiW0DdJPD69yGN4qf8FsOY15kA+C18dX+hfS0p6jflczG3CCD3Pie9nV9Ql9YtZTW1NrytxTsM4
v9hORBEAa8THfADM5JXiLgvGMGOLIACYXdMPwwoOx4ARdvl9z/ay+OjtY+v6uUjvN9afsDZxoUcz
aBL7f2i8T6x6MBnnKplwOUJ3uxj92OyiX299MU2nYUxu5VX2ef1ApRuGY8kQYpfAfd6azbWh6DsJ
TYISzWEc7KvIvl0vTomMm2P5GSoJQVMhgChSG8FM8EXiEu8DLfu6tIPaCyQclTVdo03xvkE97YNl
Ff2FgUbQRfATISXFLF5dCwe5Fwj7wi853YBl+A4vh2mkIp4e3zEL9U6hO+MC1pS8WHHwihx3Fk41
yPazuGPZOnZzYcpu2HIEssKo5+fVOeHrTuuEMNrE8J59wBfG4+sjaLsyjijWZXRJKu69czw1YrkU
UTHWxjW85ihN/ROt3d0i1i0beWv0BD5LW2zexrH7DthrcEWy9JgH7BKrGytZRPlM8uqRW0UnwXAg
rxL3mXFJ9G/QFHI4bQhl7R9y/frZXvahsZBQ85XDlp4kw8Mk32lj5aoXOLvH/RxOvsvKKqPB+IIr
Zv3WzVgFpndmIfaQrU5KOo2PnovcIF7iIgLUC3oui//CsezRRw6o2jUpie4iCrfuPMVoR6RhgsQT
47HeU6QFOMAkFs8bDTYxn6zNmXVAxJn/gEh95GJZpJG6CCO+cFBqskh2oELWF2BB9AI9lSk3JQjl
WGkxRWuJvmnrYby/Qg3DEyFba+LBsBIdnDyUfOa/zXntaPZv9cSCfPV8igBFd5R7SmUguvfLlsC+
bxqGhOvfn5AF1Xp53KgLy9RjLC4PsUouqUr/wou7fLP4tpJAU0xuKr0AvBIO8BQlt39/MyexAzP7
MemZLspDZS5q8atF0jqkVvZCJIez6ehz9K1zQZ/giv6v5ogJ6KmjB0gRHkq1rglBV7iLG+42FHtw
p+2PzJMWX7Djk9SCIYhT9tFdBJIYOOHlsj5++9keNDrl8WfLSHP9QOQBUXyrvnyAqlgiSlIMDZbE
uyNTwRhwa2lJu/trT7kv62kYF4MlmbjGyKDQOgQXkHK2xdQab1VRWMw/bAQy3ZnGhnltM3OXy5pD
KyLcl8KjItdnsT/75YdSEOHpIpXWkhxtIpHIFVBB1U5z3Jr9BTv/grpeTk/cd94+dQn7iHTpmtMw
P3+Bucenm0/wEe9VRKUnCJ7PX+sdHpuYKEem3f4juPHPZPJlN7Ej9fO/A+y+ufYPCsMb67PL3AsA
mIM+P36mMjaG81lFH8JKEk/3DeG5oawM5RBAosUArmtCfLTMsvF2eqJ9od4wdENcwJh3Fjjpoz2x
xjcyFEK5aMvXIsgvmca5ICvpHf3pocT/h254D+Mt/IFMHrpMTdg0SDdNtYXwGjXx8W4pdCV35F2i
bKNKQf531k+GhKqaiz80v8c2u96iMwmJLIcRJjq1nT9JNwlJpTScVpPhgLCGs8U1DEnd73GxZKAG
nXvHrIWu1yeFZol8tYfv5Qb7ATObCTWaTgvyEyfXIeWtuy4veJd6Ib2L19y0U4TsQRsdOIU6mqa9
V6nSAIep8DfS0YVcBQJA0JdG33aIHWZk+rl133ISvce6FplO7/9EsuOXyyWMmroLo7bIafoA3pBM
w2Z/khi3eDnfYCBuvMddXQ/NsjQrHKpwa33Xff+AERqV8aOKYBcOB3iEmV9bz3Y3yy+tHU1/1Srh
fYdafriFdFfZ2xUcw7qPgfHBd83rh45Z+fVBGXa88d6p5tnmhXhc/BHLs6JDWVTt1IjpVTCCvklQ
7Wt96TznjjFESgjIbhPgWQjNuSuKAmyn83S+CQvSkquVKLpXMG98ZJAd7Ia3igCnB9EXsspumogS
mtWbCjmF/E9jTVDRcq/UP7tlh3zsVCx41CsxElGqSO+sGzQBjHtXGtPa7xDqjd7FDpgalItvJSCj
gB8SWKbAM4wSxZrPPhgyO6xN7s5zT+tYVsJaW5nfyjl64ajZR/c1G+OvgCzBvx4tNiQOIjwPHOIE
HjRjPF4Vrtbb23KxPz1NwloVeMEqYyzQSTGCkmdMDuld4RbRI2HAYVIEY2ms7TltcTzTtBaoDCNL
k2KVVoGkFiAQSTLD7GIJOQElYdyHKP3dHQV6Ajsn5W+PG/tM+HCAtkwRfwoYA5z3Mkz2S9Q+MNI6
tBOKN/VN7mfJEBC5Sx/UuZx2snWVt5IzBkO8HQAYDOUfAqDWBncqZgW8hnWAy0IjOK4eCirh8nLk
EAqEp2KcpoCcAX9fTBy2k9hhYp4hiaZhFtHBX2tQ0O0TJk03h9YpRMHgGjGYL1azsNv3u2sqKdem
BzRDAINJ1amftefZy0cYDEJVs6FdRGx+yr4fV/2lxUlyIK/HYL9e8Ftt/ZWosLhISfQSUl9OPEfv
pv4WO8JlebIdzl8sJU41BMwtY65XLpJPrFo83qbcTHXcDBIgaLQMBJc15alQhR6IJ9vvcQY7x9Yl
deYXLH8Gcc5S1t+x1OWdYm9+1vLlg6lI5vegdOjEUiGSyslzt4bR5Ta+LWQLVzKoJT/kH9XmiRKF
8zxFtB71drPkHWh/WJpkMg0n00zaxmgVuKA/nqBJ4h74ZvJaVMmE8A3ez/XYN4PbM356Rn05/gEb
NIYzQmFg25n2huHKpav0unadIuUNdozpqnStvuyHzn3tDvCcOMKBhszbWEz/uFAGl48nS8pQI7wl
A9pSXvFivC9fkIYo95GdlLJBx/BqOArkOvt3gjdfMnhswklhZSI+euBq6nZiFEmiMQJUoeYrc2lz
IDHG/FI5L/kc0MGREZ8TiuFUUGq3fRrFs6i95+//Ln5Rb/78GyMEvVCTtmlcOs645ahD7W0jB6qW
hE145fUO+stlum0FLJ/IkYAFszQXraPhJtwqzd3cQGhgOCHlbH1t28TPvf9xapOhbluFsB2IRYOd
yCPeVuXHBkIcDk0qNWgOILIcQ7/vrO+1PQlkfIvFHOJ4vH4cbIqcOeUj6DFVee20XBkjIVjcU3Gp
m0QVysq/sh3iKRggN/+KS5TL127ajCt12c1zWZamareRwmom+V3FbTX6EpyP/Uzo2MJ8KwuGBzGc
d18+LcX3Bwq5Yfq2svcMF9UVHUJ15O0ftdL8oV/tPg1plUKmbRz+udmrTmAVPyQaVy61Gs0TTslF
BXaVIS7NsUfoAag9KUuVrdhDPObjp5s4BwXg7SJ22Tn2xLxr05P9QA0R1dWdQ6kYP6Tdi/U9dp92
VdQbvU3gjnLafIEDN97mAnAVDOxG+HABPl/yefAJO5AUt5SxCboc/3iVGYbNpetarzq+1hpKRGMV
kzD5vFP/4xSeC/DbOFdUc9MrXT/HuBTqdriDTZOW2Od5MDeczV8fNTapZS2lIRLu8PxGvPBbJOGF
zrcCbRjKugS0VrJsl2AOvXZlYW/Yrf4FogkTvBTp+Qs1XClXO10VZQuJya56OEBpFxGUqtOX3fZK
0W2SngZ7l3WAtNeU85djmlMku4nImwVxc0FlVUPIkU02DivcMcFu7FTtYWbMrJUmNIGjdXM8CcyY
7R1uNAlPs9/l3tGnVjzMpf77LSihblYg0PrBss34squJE4Y09WiPbP0qdkRfj1Nyr8I+opxF2oYs
i3JtkH+x9HK8UbUp0zhHVxgMPfit9YYmBK7BYyc+KYXl1SZxAH6VUbMIAib/P0VTuHyApKsygvo7
ti23azors9aBuf81+SzGAsZ+AFkzCUcvnCAHFwBdKc9rL3Wd6KQrw3qfkbWHC3XFy3QE+x2P+TWI
ovjoFUB387R4oeb+xGNichzNmG6EVZgfPaXJA5axtlE6l0UFXYxy7dLfjLitVeZk0f/YuzDVVotk
RFRBYn4Bk/AAqhjWdTKRzzu3tJzcCC5Btg+kdkm42gx8sz6T1TYf98hrTDOpD44H1vr8Z3MqDINf
Bfyx9ldVBSqTqlf+ETnecqeT6bpXWbpdSIUGYlYsmEjIV2J9+QNDv9YhHt203/tNOXMBXwIEFQ73
Q+7wTmrPZUfjQq83DBouOI4/zngRG4rI0uTi5GNwC7uXiFx/6n5tnyM9+CHDshUKCSrInvPrpHDt
Zr0jTn6thyEuK0BFwQJGhZl273K3XcGaFBGEN3xZf6WhVVKnkA4ZVPyUvvf7MRf0Yt0GzMOHc8+/
ovk9MFZ6b9hKXtzDrW+D3EQSf3ZUKtq63a4LGNxu2vAqL3dluLUpAgQ7rLomvo2xp5ED8Kq9eyE3
9JWY8B77ULE+hZFBMR6qG2sPTAdQn9s7KfGh5NKHTf3mATEyvXmm16Hlafud29l5LDpogGqr45ea
mtqq6bocEdSq6LY1LqQOD2P/mwGvZ6BqzQxrQMp8g+G46ynQkMBC9DJ0HtgINn8kyMO1H8TwrskL
RR4qD4nslU+imrqvi7jQ+XYFZlzsw9WFvHFU30Jpn4mdGp6yi1j+SbhZ7UIrcFmf2g5vfvB9c0Re
lUuAm2do8zMxv8T8P1ct70ja04OBCsphe7T1g441+T+i5OY9WkUL1hqzA//GSssW/UZsOmVCmcE7
n6Mrb5ng01DDv8wwHR2RDQhpmWNGuyIl+kmhmlvrCjdq5nNJbtEwvuib1kqI05m2CYs7Xh+l+vvD
C6XJAPVSOdrGJUsLyJ3ybK9r4tL/h+QkvF+8uuUhwJvBIMN5Cwe2L88h6Wd/j/Odt5vkn52fg86H
ZZIfO1cirMaaegyyHXyV1UKweATPWOCJubt2VwmfGNImcIylWSRRmZ1poUCp50OsZSx6najyn+Nn
W2OqFVn7ojyUCJbUrYhCiZoyWDu9548hReTxzAGOYqLMotlL91cuJDP5pTahTxqA1/1eyPp4POPd
FzirqAaIrwjUYlV7x9tMjfyFfsRlPcqoujXAYlasK71ZraeqzJfG9zt8jYRG8DEn+xjaZAP5snGR
MQw5Q9a271NsIU0K9JFLee/nomG9iRQkdA7JHs3069olB4sx6ZYTaU/3RhjmE4N6iMDOl6z/BODY
mSy4wPHonh4TDpYEN4hDIVAsU5Y4zl2CIvalERQJYgOzXR7gZyzqWU97PPnNwcuaEk0+zx1l1UB1
/sAVD0xaOg/daoor24DIs4WCDbWu6RpX1E7gNI4bSJ8iFD6NDPcVWryS89CQ14yxZw7EhaRcl6g+
iHydenhbfVgUGDbvgrNp3YgwlXwuH+pFR4Yeej3s9Hw2RC3478tHXkJBJvH4fdh3G81nRumBIwZz
stEOv1jP2WwRt+xyu1Xlle7ptozgxAw8oJivKHYy3887hHsHqtat6KWiyzuTmSyO2OcZWCUwzc63
v5kDyfVpwtie2l7D3h0CZEYp39iO+M8XcfJ4GwJZwfgBsBNHUO7yBYWKC08LSFszUDwfY7uXCFeW
od6l+gSe+pgvS+FKYGsLsP/8dOpm6sEYQPoulO5f6dswoCmlmrwzmXcZVLE9pnLgRv+WH4NLy4QB
S2csyPrM+SBGRT/QKtl0T/ttd3MOpVNo0NOtt9RSOOyEZ1WeAK+Dj4ZLcnWXXTqzAJwcUOjQnkxF
iL9pdYqLKbRzHvF/o7aR/yjEUTXkKW3wBdH36/lt38UGXqm9Y5zq7hZUn946WxFKF9Oj40f7U5bn
RJFmprdTVrxxZJBCk+fb3ntyQNGw6MyLb8U3ua66v4DsHOlSyi6kbWLXFwaU6uchV4Fxky5Tdl6E
/dUTxerGYaPA0SVec/oNIM+7hZdRdKg74LeX/r5ukTiqQ0a31K2SfY8PJz838fgpplJkMIu787Km
9MfYrhrbPPc5hVFUDkY7DX6AnzH8KiG+V/dsDEnALPf0xuFJ1NFHePBtjTLwkaDk5BYDG5SgJZCT
4yGpCNTxT2vYzRbcm0yd0gSmlb6FEU3He9iBNQTuBDDz5H8Im7dChFQTapfDSnr+S5QbAaZhB1nY
Vse1WtDjEtrVfA6PD3stNfh5DWUntMb7W9dMpRb8saHfLB43YZNwIkBk7Se3rOtIMUBvhwe/nL/t
CGx1wwAWmjMZr47fErqp1tBAMvFQb+skGClpEeSxDvuCVc+JwyCp7CN3e/35f99i/kUT1m73xk+6
rFKYW/Q6jz4juy5GL0MM1jO1wHXs4HCMf2vgO2qiXDOqIjIAV3c03nXqGp6ylvqOtz0VGujiqrvW
HKrB6PTIZO4788+CaYBVUORm7nVPNoVi1ZTuB/fwBcyDQbHPfIuHOCZnAqEkDPoblwkx2ER2rJWi
cQnTupliVwXRy3hWLaHyk1gxYJbsdljupds7/92dUjwSCM1gQKQtONelChMDyobCXa83sJlr9RZw
0pcW2ve+vQ2qWaQVOL8Gf+wHGhRhWp6POF03alslyx0bE0yUhYBWySOJ9O1icTu/Fnh9l6UbXRko
DZ82Wo7MMtPDPOvmpbsSJWZpMcPvYDGba361Cxa+LfzDFUglxd9Pxl+JbibUFHCuQUQjB6WgJ5yX
7j2K81+/asfMXll+ey0z5AT59RRXRuIIkqX+2sU3z6HM2OYUS3ScMDX+Ig0Hcligy0khLkDGTkuU
r+c25SzRAZq7PNHTxAj5XjHQISbE+jDYU2wNRl10dp6sfJ6t4xjwWR276gC1xu0S+mvvvv6SZZuY
21wc1WniWdgoXcfoqsBBRt0O+RkBNumIr8J7HKOtMkyfLG9wJUp10Vo4Uk6ITXrqm0iOtIbxoUxe
7x8qbwaLsAVVhaYSBqmWDRBREulQb2cuWlA9QUxCWCXKuP4v3Z7561bBeNdCZWyQGy2ECO4TmlxN
PlKxy51Unxj7dKIe3vOU5Vli0NJMQao0mireg7vIkBeEAdtMCSn8ze4+LtfhvGX112inta6/MzLu
RR1tGCjV3yRRCgZtz4GtvBat6RzXT35nO0jc7qbqUY1wNDm3MjklxHcUeqNpF1ZawsNSKSjaunVa
0p+vp+gAEy6rwCOTDTxyTSvdfpflG868vaXuWoBUDPy3heX/28ULTCrj3AZPsDBJPCuVNDZVnZdW
yB9Uz7cj3K8A9w1TlMei/Uqsimfq5y+bLDDcsT/W7jzP+H7VTIGLjkv1ztEDmiHzFvTakQmIyinJ
9PZvvKAB8xYRYCPHdSpLLRQ8cc+DEKYLVBXbv+vSE08IhttxtAn5eVAon2gmAYiEdjMWlzgit142
HdptO10KUP8WF/TROuCiPq126VVW56rXA+1GFLSK2VBfq50I3393uRoD3sNhuyFbUHhIDNzA+bVf
7aRNFlB7LrgffZymAQMIu9EEP+QqW3pQJgyrFKg4lZ47+QHTPPMi9VCv1zkf8u/N5+lQtZUB/U/0
jT/GrDF4UMMEQ5yXuplpGUdUInaGuyIFiAjoy27ieAViDiRKLGTXezHUPHpnGGg39acqb3g2ijVw
LpxyRM11wkZWDY8c8Ju1+R6dHEonMG0fRN6gDlvlECtQ+2V5fQ3qnosUv0YTq7djDgrdVy7BeBmq
czcAXQ9Su1tMebITNLueOtqUS2GDYxCh2CpOIt657dPnwFo5j4UT56Ecmweamir/O7EXQJjfyPq+
d5nwEXAgRKdHTcr8M9EkLX0juD11tzct2e9kZKyO7Tf/Sc/odJOyn1Cg90u2a9DF9lhw+fAj2qmn
jmqaE+A8MIHn5RSJDbxEQxAMLcEJLwsTg3nc1bb9qJZR5XaN/EgVQ+Yx3jN5vhKsmj+6o889Ibnx
eFwS6MrIU5J423C8owumdz9sWsOAO88eOuW1+9XjWp/0UMqkL4FwxkIgh1fj8DsQVWWh150p8KTt
64I8Qp0ey1J5qD6rf+YYu/19BZryoeEFzg+gKcJRMZ27TtWzgpvyqtv/qU5Y/pKou6IG1aqrjJiN
quqLnnce66uaew0ycgqUWGTh3HJGfJwPCTq2b1WaL/TRGzuW9nKov4RMkoZVqBhhZ30Jec5AIepB
6FbHfbFQL2k5k4oMpLNBUjE2OinpZaCjKMPiG2lT5o8GeJHCAIFWATZYJDBaMGjBMvrddhmhA+Tm
7w22sIQ9w0ubg0+Tks4TUIlEUDB/xm9buwRGGOT3f5TEwrlTNn13aNplEEuImn06lLm9QX7CwBNr
EpdtYmmWskKXRnwpwCZk30SncI+1jqapK0LV62lOyPCgW3ZieASVaJi+yi2y0oxkuBGt/npmzfjB
mXIqW0cJNv4XIcT9vptvUCVmoOS3VKiEZlTt2HLrpE8d9i1nH/ay3PMLQzV0rH3/674FJXDQEnrd
VidfORvpsOhuvR0lBBKqa4iY4eM3+CVTVuCawGKbRz7NVzTiwC1lRnEyv0HAOk3iA9D+K1JMM1z6
Rb2BpY/OOOhO+VEodeozMtQGYEZNif5ENs0Tkw2wVMUsQNlHLbxq+aEVhcS1iTezH0aSfc+cti//
E8IUrrDhMHRgRdMtt3OlV3fCpjyvbIw1JZFBKN6iu1gNdXg/U4/PGFSols2YhUZvOipTZhH+1aLY
28UpSOhFIi44YovwGZdoiqPniopvkzAWpaL3MfDSk3Wl5FZDB1OjtzbDA2u6oBUon/nP6Ug3Hnis
RXmqD8Ej4m/kAzYQwfYxypa6SkJwoPd8uPobV2BbWn77Zzw5DEBtA82M16APfyyVmT6j8OvG02eN
bDws3hH7Jbjy0kDk6uuA31vXsm6MjGl3AxRyJhPIS3CdTsIziud0YKnjs9kShGBaePolJnous+DE
yN1fY/s3tSFAxnXjU7Svoe1fvWXWRX2UY+/JvZWHdakoI2pW755n0x+tj+Yh4ZWE8zzdXAQHe1mh
rQL7Mch7Xytdqkh7na6r/0SQH7CUKWYfx1OH7gJy9plJZpS59jPuuVBnS1LrKaKTMnC9xhmaIGcX
8Sk2KUoF385r0oRfbVKThNhrQ3Ucs3CkWOZcITb+LQ8Xh7jLgRCE58RfXjD95577vj+rKMF3ggqo
fuLT7XsOMqgCzmWXuQTPk+M3QuNpzq2e7g55PjxUbMmuiIUj9b+xXv17+SRJEoLSebiDc/GsnoKm
WO4hRuV/yJwEaVHfzxfJ+yme2ODThgp18KjcqvJUf2yYi4AWGcVMYHxCWLizD84j/1nXPykw2nPK
aS023fK1rB29Y9BZIly/9lbKYBRKLCl/v0or5wF+maAReputFT8JfSua8IQABowhveM7FO/y0jVg
kNspN97xAmrhtwtZzPAXPV1b4BbSo0/4BCCMB6h7iBwi7wNy1BNEi3F9hRBgUhdTOmCzyfy4ol+M
6If/xGnCpmNZd7wC+FgoZfhsg9gNN10Ix9yB8/jjtisqwVIfShDoMp6nAXpY4eTc/xzlxWqVdl4S
SlbWJy+49yAQnozuS60yUGESPD0SPROW0tEJHamcYK2Azt+eYvUymSIZiQrmcfEG9sntQ1UyUJG7
2VTVqL729sayd5n07tE4w2MszRwU92AO6zwEF2t5nINfEP20mqDX27wlVzYPA3NpnWqFwDbm0HZn
GYjkVnwTN3yOGFPev9Vp8zE4aCq7a3s2jB2weoCjw82p+iqbhO0kxKGbUVINsmhgb29I9h7U2XSc
0/r8fqWYDzwdmACH4iwJ9DYM2a9NGRhMZvhprKPVL5zobArlE3pTQLhu2skg2ID/n1qbiEJ57IeB
YJLSSUFXV+PqQAmTZnCli3UppSE58TuaP2F71ySD48jOnRTSIxGSHCjh4qbEtN6zGgqYm4wUswUT
ORd2QhUBVic1L/lz9doytPRXlG8ASjIr/AsQ0zIw63zyC1FlenG6pw/y59xvReUXZKQhxpw0fCFI
qYJDWwX4yRaOSys4q1TRAszA45mFMr+dpiVspxzxZq3LF16uy6dVyVjJuqrzR50xlC7V8vPiheia
BUabs8I5rh2qc8pmhzy8cokFs6ZzKa10po9xgv/j+ZUs89YIHK+vclBYcSZXjNLQQgjBUYRR8Ews
I1NxBb8pUXeyy+zPb+cBzeRSVQUlTZJ8FDNsmxKohE3HY8hJ4R8i46/mElY1+O640mtCeljLFmR/
tetWJG4MJdMxgRmjU44cQPYfrnnE61nLJVxTgZOqpSn6rBBgUbVLrKYsUZdmR2vVpZNEXabRdFq/
lpKpF1EYh9/Clsuo7yKHeWci2NlwuC/TZPSIjHFzmF2COtGJNoh+qXhyb3C3e8dmekxScrcigaDR
9kL9t8cA37igOcfWNqstfQCnJC/27z7G88BLy/eqdgY2TTcsWCiZWthbPVA1GCyRHYikiaNshUwD
3HbCYUZnohu1btCwAwXGhQGPGicT31HhE+4phwld1rumNDWdRutk9lCkGiwQyb0Dkb+SWnEah14s
y3cxPqlXIhhXmcfR5Zbzv4WzuomB5wjLp/gIl1wk6U8EXR+PUu90bh+n0H5/WrF7Vg7gPeCm9HQ1
nB7MomtCA3SAa5j0mS95gaDXhJc2OmJZ+DNCYH1BvAkcl2+MJ35XFxOJs1hCWED8eJM1navVcfyw
P8jNNYmDM+fJkjlxsFaZMBghvMhvpBJdU01Q00UD78cTPQDdGauuoytey+yh/f39Lk5DXBbaMaQN
ZABzPjUd8A8wrg4HvbnvfTk4nh+qruF8RqikrCybJDsAfRXclQa79ERVHZ5MAQcF+jpXJ9IcOqpI
OPskmgESuoLLYir1+k54Dm4zDD3c0YqAIp9H7IO9/mZKDGVmrJPbRtjfk4IO/ooFe3ty20bL3Q30
tY17CADeKrMLwJhY5UIdjUddXGAuFp+y/q8aa8Lf317nZNVlIUlJp0C8VWSEJ2Lm1DQvU0UOH3F8
HwfjhnDmu2ZtqQO2iz5/L8F62UVTuDiRCDGLqBQgWkA5xKaiEEpJpCtBw+tnCeOdjfPqTfCkPlDu
dmrfJe4/4H6JzjxtpSAnD4yWPw4kn49xelfKfIR+dnQbKuPdD/JkuxBiNKtMEuPqksM/nv5Vs6j9
HQp8hOMV6MISqpHGNaGu/7haZYtMsrEobn8zr6AfYNCsQq00PQ8qiATvDQMH82lUTwLiQ4d7mnAI
LRrGjH4lVDAeH2RY1UIcrOj6PCyfKrB7foXoMa98cFskeM1kTmkU2n16bhL/VUki7G2EOSQD25Fv
4YOI5nSnvvAyw9ila6BaUz6gmWBHD4dH+VU4Wdy/U65GVsN3b1q/r+IwKtGp60/uZrJj1QOvgjSw
uHRBJ0jCuD+Vb5ha8O1zm9QWqK/4YN1kijd7zcszTVVhwTNINfaKVXfqVbywuYWnEHXhL04cxAX+
pZLtBOHbkLsC7CHLgJ/nQ6AlF8OVF7NNdS66uWHZQTOiXycAQMxLxPhmSXrLHLWvoedLGajLl9/F
PqHiTo3L4IuQ19mwEpNPM6hlk7mL4XF8JJc05dUIl0o+7wPwOyG/5YSOCHm+4kkQB3x8n0o+h5eE
hBqytpZyChcs5TJ4plb8hChOePnEUHmiWJXnyhvAOsEVrS1PCIkQVwA/73mNglIqt+EQfYWexlw1
4JOUWiB36xeHjb2LMOpNFijQpps0sb0W28qjG3OPeoFLiFcR7EJBi+4ayl6wEoCRp9uEpr8P6xGO
jkX9vU/5oINzKcos843BJdSYIs1PtH3urEybmsw3WEosATj3an0s0nYebnSOeJYUXl/reuEnljHq
d8ggYwJm7zY0BwxbAr2BoHNdmFXmgj5OR4iq/2GmRT1EJem2HVLQ3VWc08pZbMEdmW3xRLMKz/dE
bfpkS0Pv5814x8FHZOdWZTmJzy2ectiq84XKIl+VCvjGRvWDdFyKugWgr1Hiprf4+jzJKHqtK0Fr
ztyNXD+DYu1sRYvd2vWuy/yYFvTfvPbRObMIMgLW35GxNAQRwCPFtEvzTgIUUgaX/Ip0w/G+3VLg
nKMHg3szzB7BXsodC8olq6v1zxBsGUQ8GU7eyMd0cIAKKcidUD4KaVTSA85+VL/2+MzG8o3uF1K0
O6jGy5xY/MBK0LYHW5JM+mm8h1DVF16k51G/gu3uCl0iXOmcxGP0FbVwJZgeZ6+QxG4PSmC6cn2s
XuYtcc27YjBs07j5Y+VR9ZpgMFlSLCwY2Km4UJx9F/00jMsFzRHkfUymPzgJ1EvacqdM22rARcjO
2mD1ll1BHC/z8PrPcpT8s4FkH1ZEhewQymmTkT0AM/GT1iAh3zaT2VQ6NUxskw0Xzw3+TwA2raGU
KMcKkDOl9+zHKBecQrlVwfL564ywjP2GgELuAYv7HvSvfab1AJiHQsnvKCKtXiWmGwn/NoBS3VIt
gox8R1eXjOCrYMVK90bwTiU9G+/PdPqpSbDwz6L5pYBGWuo8v3fLe77sD5VgKqmkj5Paeok3K/fn
9oOBuzwKsutW6QA+4qKvkI4HlqoHri3V8emDd2upWm7klt6K+P3ugvGrEua76HKlx+z7zlmXv46O
hcAthrj/lrOD+8KeOeD7k65+YLwLe0CS5YuYk34GoKxlcu27mICymkOSd3smmakdiwqmL9VlvItw
ZxpKzcSHlTMPJq9cxopV3/Cm77SLYvQn0MyiOzF/aZq96EfWU12WrEHVEpNnXsOk45IuCmsIBo+1
O234i0iSoncl8eI8DxBpuIeu/5DdPCKYCoI3e4jmGJ/TPoZnO0Aw0J41OzLDLHS8ISW3m2eMl2KZ
QlwY2nX0mB4J2KAwp9KwVF4e83fPpp0POo+XWxSBkyHM42xDJYMMM7T+aEd2JnDCVVYE7jADkpOq
KwLwa3sdqGeq9lH2ENy0b4OxKLdPxTc/+FJMPLh++86u1m4tVJXjLREE/tP5J4C08dWgcPRt0+T5
pKBqsPjgoX8UrgO4LupCLiiZCx8N5GVT9+ackLwL1+VUEc0bs+XiRLUhIbik+hgChfjOpcJlSVnx
/sECv4HHxEW9/EGacdwDBlidNDFs7JskDOxfupTR54fmtzi4izAs/GTeDRsxTpuRD6vkrYPWhrV+
+IZIh6INVg+AxocXvItLTSzdzaj7+ZVKGHXwgXQck10IG10Ytyv0G/v7+HUe8A1qjO0FfrMTP/GK
EzeyM6tiRRPgeqULlC0noogw5vcgM95NnpnohU0I/7nFrPQyQYl7mavN8ly4Exdl1a7n3sWigZSn
XUACMlZZ3OmHWDd0NuxruObBtd/G3/2ncRwVL1q1AAn8bPvYL8gaOmgMBPT7K+0tUEUcSSi1iYRP
IkS65CFAYIzDYGlKkigrBm2htYsftaGxwJFEgbN/OQmD/fbOLG6S3+xAxV6N8DNibNApqusABfsq
pE/xBOMrntVUiCHLYmCj3XVLfjyNGFgShH5h09ej76JSainUt28yTVaFMvdeb0f6/brYEedxARlG
Ygx6j08K4JrmtjOU+rkmeTexj2vNfokHPGYXimvZKdiaYMyZthzbFxAKmVDFWba3aI/TevBLfbO7
1yyTqnKl9vVMCCQp3CpXaQ6gqpeko/2J+jVsgM5tNyUzQR+AFWEEklvkrIzyQnV5UQSVX2DycNlj
hlaR/eY4ADJ5OVF9H/oDW6xHqRbNW1iVv7DEa1tPIla5J6zbNykle3/25r5rdbpwlpPsDZchBo97
uxq7fiCtbPYd35de8J1lrjg92u6LA4mGzSpJcHg16ZNDglWmQj+TIhGYSIPbDUuuewdjlgtZLdNt
6qappKnmA6r7eEIXqnNtfGmqQNxZy3C3f2Yr9JSxQkWzltn0Vir+AWQKfVckd8VP6ni0esY3HUqb
irlMARH2+NKylZgrchzsOvKBffW9e1C4cSOfRr2c1ovkeIP4AMb8NfuV2IHtSuf8R06+vtnFyB/j
1TebLSrwUTHe1eXRFAWHoPBnyN9Wg0nWjX1K6q4Fk0sOaLyPXc4AJEU/9CSXBJp1LxLJXmbTGc8V
grofLJ9poQJxdCiwtqv09CJ6ICeimlaPLgL4kIMHGAJLPhez/EFbaHTuxEiMonY8jirwKXIUCWRl
FI26MDHgdTrP75AQOfv4OUdBTol93WK7FJsd3GamPHf6EILomYqSHRmf7ROievedysLi1YQkKBeT
JcNZGhTjCP3PrbMqVd49/ik930+M3fBqH13jrtRW1f9zh/FOSeAyficXhtw4GosISjm9JocEmCXD
PIAYIPdyY0N3T1BSUYcDaXUu7KGfXIirs3O046cjGBYdzkCfv4CSv02JctgdART/dWXwzvNaU/6f
vPFiEYZjB023j6B0jYSkvUfD8HN9LVQXa/wwD6afyo4UJPKZjE6IBLRm75ZXmFooPy7TGztiXYgS
nhZ/tyqMH7+zKCcuqL5d/lW5tIiMdPqarEgAYhI+jywnynJZ8k3fcxwpPARcRCY9crnc/jhwD/CN
7tXqNu6lL42h3bVEsXrp4BmMD/g5iy/WrabZwLcDa98fs7P2Roau+wu47AFlqu9pD+07eEH2KX/a
D5aFONUY2inMS2OHNrCW5IkALMqQyT5P/dmtFeI6u/+ogbR/SpxKVoKJsp25nQWmVY7Bb6nG4MeK
XmSu1J3rsVQRRIbkOSMD+VUUGh9VrzJcuEHaM1dI+pxaFQTQjysVUrQl8NkU5UbEkjr3rNQ1ewht
7mraoeCraXbf8zNRM2HDTddesdeEISCYoeer4GRTPAxfSwFlWof6oJOooq87IKRJ+TTNy5qISrAj
T9+GsjBuoDa+Uty838832JR8SXqjtf5TWmQKupXzEH2K5bBIi19oOQjKt18SEu9RPj0mtFu/NnMj
ieXJ/1BzWZ314oxKjZz18RPHtaL/SMwrcaAbYBvvP5JbRzjWfr5t0Hulc1VXgYe96v9/iB7/fFog
uF+HEVno46DGonewSKSEXDjEiutMiBsr/eWtngkbpwsmlvu6kmC6HkImm6qWWlpqoNilIL3dmstM
bM8H5l20Efm9zOaau/8YjyEEGVhes8C05mx4mqFjVFwQkaGkRRNOV0QuXtZQ71DNc7qEjmN4DR6o
huuX18KkXkDChKgAKV399aK+7BZxa/xK3SDb4i9fax9rclhKiInu9D1oilzQlQrCJvNA0gklmomP
cSsZBA/QWmlJINm7lSJ7zEBbm8EUCSUkkE3VhqPqmMDcoJxqwPEYf9raYTEejaoocjkwdQqCNJps
kls/EZYaAb/+xa+HP/Nu/K7nlqo2xc1SA1oX+z4MIWobdVDo4T5jOTkxOWECU79rBaC9zPLd9PeH
VihMXTYS9JHRuMKdFzpYAOiz6WqD5kShYZ+M6qtG+Bp7rM6TcPZ3Ck3ZrGewBFmOpI9QV9IDFwIx
ZQkfTQH+6CwUovXiMbGcGM76qDU+Qra7nu71WpGadf3SAYi9+EydVB0OP2l6PUeJsg4fFQZhKvUe
xXLzBARoJvIuS7eGY9MrqH9t5Y9HuGZcgFAiFZq/kS0gsV+4gvb75D67uV9e2h8tkIojBkh7JckE
mzZtEKGgSFvm/LVmrIYaokFkUdcL+0dejsC4wni1pcU6HSH77bBpV9nT9L5izlx8kpJJCJCmXUid
WngnURMoqFHrxx8J6l/0aYMMUlx7+FzSp6mWEQpykbcvxKgLSOMbErKkBavm9oeE16mfChNPl3Rs
Pdej5v3Mfu/Sks/ygZlJPOhNy4DhlpiH1vUnw0dOkZrPffRFN41kI5F9aGeXNOe6MNRoYnsu5r7I
DDM6AGd8PnxLjyK6xdDBu1/f0iEbFFvOvVLQDmVF181Fc6cP6NuZWh5qAqmzSqzBMTNYocyGdHaO
c3ou4ktFpBakDXvZjY0hpPZagx2pATjvo+IpIwtKH+v1G9XqyLdhiUxGqQgULIG+CCkLxeKdVHms
T3/h6OOS+K0u2jlJsWPl8Y5XbnGCeQlJ4nCMBglBNXUmaAaZbvzTEQxScv1Q+l92dOTmF436lMhc
bqZDRZFNA0G2J0E3FFDLPHhG2AYow1XJ9Y0/bGLQyAVmpeDCw0xosOYPGxfQ6T3ANoY7OA00d/7n
FX7aNuSzhziir3J3ao6xW4wUcPfI11+Vx/pmRB6FLrIRKZm9QKWYK/Aki0aop7RfNEyDu7LH8Fc/
qify0E1QhRFzthoktm4MDdcdfFP8l6ASV+9x+cfGg/qyJQFBGy5I3PXkO1jEpjgbNrzqBMOh5r7d
NKI9Yc5t375iD0cUl3OmQV4ReZ7sB84nOd8jHY7puMLr0BZ8eR4xYsz8Ley56nZxhd+ESQ0yTO6U
Q5nlKA1EnBu4SmUwtAbd6IAGNvCZq6GnDZb+SUG2gS6DZDlRNQ3WPtOi4O7mQJxtx1N+JL0Jf6SR
qza5YpDbMkpGL7mttw8d9q4IdBgQzL3DLNTGV6poessee8cweWnJu66l6vowD4Ou7sQSIswdP/HZ
glSmd3RiHrc3nwgFfHKDlJ0sS74J2DJOHVTxqpjOOd2qxBSwqBkFAKlznG7U4Z602aLRz4KtunrK
TozpWKcbxSsA8Zzzl8ar5xr2rW49K2+RERcCakpG+s+Y3Qd/JxZiA3dN5deCNEd9GcqzHXBiKjgF
0kN9qx195IRJmvcFPX6o76XGg0XVD7mknE0lmGTGH/hwjZmpWrr8igZ/os443lTzFYKfoFdWjIDG
8Sr+Aoerb1xp+LzOcoPjh48KY1MONGouRAxNTcldBHXviCKF16UPUJk4f4kfhbAcOwBxIvtotM+N
NEm6q0JAzDAcsezzzWTwBaLl8i/cCleVkGBkQ3je7xK2uZS2mhN2BuASqaWdTtfo87T7PcbrRIaa
cEjc2hIJR+nlzHc9YAkbwMNczPCr6WRJInaCRc0pBBMGgir5+38xMlMaG8xBtdkx1KBqnunH8830
kiD2p4qcmUtg4X3n/y8M8q1BnmjsVUSqMQoVIdaMw7J7N0v+bL6NizU2FUDNl9qJCeZYDB7GnAwC
hsQgjrO52/NKwUpAOuILbyI9SQ7r4be8gYfrDTH0qg50MVk2zXuwy2r6ceNDJjJpC/ov6hOCKjLH
sUHhL57/Q44ezS/PR5YXpZTXH5v4e0i7BIhLaNACwezL1Yts2oFSqWBiKKFjIutR4zZ9CmgCQBX1
rRv5RAybWxG2IJVA7a65uWCONAi9mAxBZkDhclBHAAjriZRVXZUtB0Cc2yxrV+3VeG3A5sOwPWo8
DR5BiacwhTHQWQpce/FPy9/w+neeDvUuDXORuLbNobS9kcUIdC7dQADjNc2DGV0sFPRS6sbs4piD
UeqiFoShbxhesHwK16a22juNKt+DdEbUG4nNVSj38skInWOzbDb7RGFmlsZFJT9AfZpASEVkZynw
Fkuyyfd95xs7tBQMvQuPq65eKmA0Rfntby0zYt5J01XELAC39N8W8ZXs+ANxX8N2gTRDwpL5RCie
Xd8wGLQGjvMnUll0f9t9fjMJiXDxyFn1PryLdZCon3tY+rhTGSzxB8R/6EshKgc8suE/Zh6Sp4dK
kD/UmHvl4NMWEXa/V6ovX9WMxFBfxvFATfnDUybsFJlfuZAAjb7u0aklbruhWlpGydmcWfXqJ0QR
4n9nFZTuNMPqRMW5EISswJuwqKyiXMcRdVQrMtAiJ1vvtEtIt4ziJ6Mmb8zA78mdS7QxfX86dFL2
QWPk3OL/Ry49nUs+A/Z2X5+f+A+OfP6ywdFY1yvRg5AmDwmsmFYDw6Z0N6BQAE6mYoOCH71lzypC
OuoGLboUee/j8v3woiqlv8DMyc5CTeoxLEznhFgaZHsckPlMO0+gChlqJv0jZjgyMCkW78z0PdP2
YqR+VibTlts2yg+HiLei2UKdiKOeJlmS8lNtE9ur++P0q5EmuKnUuTHGQB7L9m144QNVrbB1ErTu
IVzqWk7PtrhXBGH5H+KI44zm3PHWQ9ijiuTctG5mpAn/zvlz6o62tbbbi5pNNsOVx3Zsx+APuXEl
HMKectzx7DKiYV1lDWD2FFv98JGtJe2vhxscL+M6GQgbFotdXo42ICkYy+Wz7P4kwoI1BeSKN8F9
fk8MYC4qsUs7PwchiHQ/8Arq+Vgw18rd8YHfPNmIL8r4ZuqH55wB/D1hzmo9QBTYCkY22ka+72Bx
X9hc24hcR7y1Y2xVakEF3CS0PNNQ3uL54Nvm4lvFc7fHJKIccwIPHpJcXsa+G5aDL4ldhACdBn/v
HvFAUJyC12hWFinpcZ22Gl+XbG/jKu6pYRtQZY10fsngnD/lRTan8mOuq4lnIjGCj9U5x8YSrFcI
isVo3Frhzt6crShi4LSDLZNeomB7z1Ro03kLCYHJwo6V0evjzGaFeFaLbFMW0gMTGEtZ0umWXARH
Lre37D9fGilD8M7HbnO1IJJ+KGm0H52FQCvdBy2XyKIMOqSCsvEpaAO3G1BwIPmdvZLp+ftti5Sc
rDTFKtYllyIzF5AebT6aCQ3PkXoLdCM5XaSY8fi5C855YaAPE0g3lnrPpDxiIsG8fhJ6qNM7ReTX
AX88BFG50UAes3gWQug6Jh6JhA94tnbYEyDIKTkLr+ca+I64SAeIAoQD8HKC2WDiqVBNvII2a+cr
rq0Du+Y26QiBqjbxWnA+puZ6zJOZRnmld7sh+ZUI+8HoZv1W+SPFpYcG3Rb3X81oFdThajONSPQH
5gCzxj0eNukjOU7D0K2jyLCiPo3ZbPvdnhJBXytX0xpHtWYG03w57jdQmqfDo+VUEj2LmSg0b90e
9rotgtRFuuski3CskzWk4+wIoTXdZeNLOL04ymer1Sbtn6jRvjQ5TwZ7tMG7A3bHELvzsOKA/8a7
j6WjntXoqBMyjqtn2gn0Iqs7TYEpvx75DgwPOUZiezNqybriU6bkpJQeKw3MtLS0nYFLjEDWYb63
f1e8BYA1ALoGgcyer6khoBU19cQoLrmAQnaXURxuKtonHgHX75k6dCjmJDnK86QFmEkDHgVmvyJF
YfIDB8B4HAOOpWsRwR9pHWVyQWQZMPzyE/aOy69vTE3PM5sW2UqOysOq2G/2eSdK1htZV0Lmd1Ak
cKlHJ2X0kMisNIoGZPJMois4WOxBPELRvltUBt5wyTioOe+Mv+6NqIBKuaYUf8ab3SW1sKKJpBdl
0fom1Jr9RAqmiseeNfiioOR0kzDz0+uFKFclq79Zyb+Mqr4wE5SP+/hsV8CrJWp1u7YIzOTngR2h
2i2ykjw1Rr65RxdwKw/Xze8d0WrXjjwWU9ALkfAVvZZ3yICuVrarbHNCff30/uIZBFam2rCTutyr
sam/PIlV3rWywlhdaBROCtETIHJ1Xgxe9LQqSDd3Civdc3k1qskXawflddUoqj7HhUWjAE6v4N97
ef2G2UQ+AKFLLy6IvqDQvBwqIoloHSbmJ00+PT2PxaQBBkXnPWmWI1cKw9EFbcmSa9csX+0c/vjm
v4WRQtorxW6+BqluIQMD7jSa6fVu9UQz+whnMfWfRG14oahEgK1Xli7tLN/pzFlUiqJSVcNu5sfy
wKYdglw+f+pdpsrobNzjIFCNfKofWCoT4yGFrkc7yc29zG2vg3qPFjwakKxeb/9EJxgTs2BtrBZP
dfJx39QRREXmv90LWVWtmXBeJYVtbxsiM9kTg9NcL65ppBvByGQjxB4UL8+6f58n6D+NIixrKGky
aM2P81qkbeBBVArUQw2y2U79Q8ixpCb3QsxP69JFim43HL2fl0anmdcwrt8+x4CTOZyJwsWsnC+G
62j6t6qsrJ1bvEynMqCG7EwuYf4NEhzbkv356Bv8Fh8SY7fF1NLoU9smgolxpAsYyEEXxBNsO0aY
369k+g4NJpnsBbJxGdufNmjt9vTXuvLKX8X2hYxAK6AHGImvsROOV8N9Vgzz51JjZ9gfMa2pt6IN
K9b6G5WCGIur5BjJbTUkoB8knhOpyZypfsEamXYYxWD6SZyiAsIrZVGjf/fXGxr2GwDA5wZrq2qk
t+/9iH/BsahUr9SaywL+3/RW48vKzhk+lBZWqWFExjPwuC9yoae+VLck1f2E4W3U6FOe+sWmnPLz
tvIFBtAPJIxzEwke6+ZPMJZinVgTgIYNDqo2hzCB5wqCOvD07teL5tu5YJH9DAP83JmJCS9x/n/Z
Z+FbQkeEExDslFKxFBmaMFw/k0GvuzreBwaBQy5L49hPJjlCMZ4R/YR88p0y4rEBI+dX5Iiralvy
BdKEHGQFmV5ZO1HlyhsVfpw5pnYQmYEFRJOpy8y2QriGiWDqVBJW36D6Rhl4ojYyKAMG+Os5M+I4
CaHTofCDW7yrS1bhtVoIqr72vZG/lWIqEnDJhXYRxNjCSRZaRrolB7rQcQqHWd21Hwvqr0+4a7Vo
EvfW4YiMA37MOWX/mYNBMlrZ1yoSgv3uTQ9WIGoXkojIjL7QlAvk3cpaTCDredctYEg8EiCN0P8y
GemAW2qtOI+ozKgMq02bCm8OdAvh924DF8b64gqk83oamijTaVvJZWbnHU4xhG1iqa4Oayj3nA0Q
BWlGIJUvURmSatpVH4R878TXJrSyLVz/lGic6z5/6LBFOPNFOGjRcuxuBo/96DUe9OVS2+DDIYRw
Mgx0yxZvm+FzZAFBCBt1HsFBY4c2V8KIYRRfm7drfqJSXA3ROiBPgHd8kGtUv3BMf4MZ+G/71I8W
L/HOI+kA88nIouRvqG5H0Nr3NxwJIKlxoHZyqyE7z7wUEyHiQEDcESAGVtXxmRN7ibWhq1CM8qK2
lLCrBsTamU1pyevI4h+8bBV4V6cbKD0eUs8IaS5+nHAiypcZz9gMnvx5gDAf3tHslgwiLccmdoeA
rz/E3zMdzbWKjAWZYZ58inAjBI37lCRyOaYaJVteM22ph1UhAL2pTBoXq2wlocNcDizJzcusiodg
+DQa6Xk8PvwXCReVKtyHtltaypmY0lrBz50cy9faEdUZUHQscTDLDam8JHl9MxVnjXCM7cLe1s1I
2+NY34EknoY+xf5qWSTQWgCeSkDiBGVKjlnmN35Agz9hD8AZDRPbobVX/D/5Z6s+v718Wa01Lbn0
45Oz+e4OoewKsE6XN2AZjMyYJzaT1x2qN88dv2JqZJTMuRrD289Ub+dTQj0K69Zzp60cCe6adUrS
h5vbf7EY83EbM4QPonvrf2UbQvzWNwaLirZxfyqPrtVv59ilpk3+bqYOOvoMuPcGNwjbmP8t1EDD
36BV0zYAtcZnnV8my1mDPjZf3ObRQDsH1SG8cwkINKCs7WFQYS+RieShT/8nTDTuGDRGM1qvmEq0
DZxAD6ymjnxHFK6eOkwBYxZHqsGffvBsQKQMf/l9IyeFlCPtEWVl6LF78hjCUgmvsysLyu6lQXLo
rDtvQlgRK/vlaOGcQtzP25vAeIn9+0EzSFCEFEXdluoI71HobRoat/oPVEwv5mRxe00WJmWxG6An
gStCjyPjCVckdBXghcEXZUxgT5HBvcIZoaaxaE7QyOlW+jOkFdLBQWHDswEs59srOcO7Zg6aQ7/K
dsgjZAAv0DI8NZyGREwxy9nBJwnPksIgZvCi2/z5H3+hXmUrKH8TvPuq/dF8zjx8bK5TN+ewnwjl
NQj/CbCf4gsTSMcCrwUsck12Syl7uxNEcKpCa94bFolEqD+wohVED+vC+9HfdFD/VCFm7vvsZVhV
hgco2kNAW6ozhGP/vQ/+N2UkBsknpmCL1pVUMFE774OpWNZkObOnQBwMIei18to4fBvrUQ6DaoBy
/Nztfzuk49TG77TQwWioAUYx4wfTTRDQpAOtfRjcN21ggL7dALJoY1ePoyRGhaQKB2Hc8RpZtcpU
Nue8kZlLY6afPqDMHqb3KonaxsmvqIVUwOz10o756zZd98zm0b7JQPgwb71k3B77SEgws/LzfszE
+njfp9YTihP+QLPFo+raqpXROqjjpuxPL8dsilY+G9SfGP8ciAmrd3BZQYWoCOqT9fuV/Y4McSaX
fh/T74iZXolOsdA8FDzBHXiGpduyxtqMNwQKAuEqT4L5A1StYUHH9V0DMn9/h3FmojLa2pG5rXVH
TKT2cSQgjQqnCssLy1OVnNevcInIG33vnyvgngVwYFNLAwCBaav59BB5cRMvwYDPldl7CINsjEW3
rDsHxejqTroUSRf+E0iQlpbNdgy/xxJKz+J2H11iv6g637luNDZQzTH8FJKnWJuLllcA7SR9wg9A
hwddHLhu+Oss26RB8wxuqpHGU/2aHd9RwJ8GQdpVTdSDYsIxSoSP232SYjEtlQ4ZQg7PNXn/rW09
ia+GcewPMXbTwCu2uhrSDoBEh82srote29V//20bW0wnYAojhghRZc7tORS09BvQC9oPF7XfLWIz
Nce26Ghm7bX74a68fS81Vx57glkA9HZTQ6FAHyY0XOGMq5AgliR6oip1USg3Oa6LYWO245z5I//p
2fdXH2Zu/5eb1JTTsPJNikZPjtW26aCCAoVn3y7LMJQ0UzZrfnYj8rSfVtKNQ6SbnKspQkwcypEJ
8nVjFoiToED+G9idcU3e4/7AWEzz4sSrxLa4rJt+dtConeKtuE0pa0/NgDG3Xj8yg1euNhKqz/EU
vRDcPiAz6o4ARcu6MeFEkqsqbMeXn5iXKJ/QRA3fNHBkv8GLAYXF3FhVt2+TKYwIHzAY+B1+fKf1
DmgR28JgqgvAWyYeLMXzlhyYS3Ugj2tmqx94ixCnP6uFV/0m2NFxqJCkH29VMx3xIiB4R8UfiDM4
H1VXEVwEyHRVolowuuq8j7XoVWt8pbsLSs2i1NyaIHPBErugvnPr1RWNB+mgnM1+eK0zEFK6WVgX
XRJx2wEYH2MLEkflLuac0YYb827/gEl3SRfGTeoOAYL6bA8ELoZfrBvX3Vg9P9elxsC0vpSaeoAc
iNDvlqwrasmXiwmryezKTcyJIrtjMUtZy6PYR5s8iQ8zxCz6NyC+MHT2iuy9Zr57xVnpIKUvVVyp
JLF8y6+QGMP632HA10tHvT+RULlexg417rM+NJHmNyT6DGtvvjZxhA8DgniTnTVyktcH0sZ3nqgF
L+/dwD5WCjsZUnhbCFkPofgvdpIcD9zwi7WOz/TLWw0Y8UYZ+HstcJOuS/hmdSh0MGQ4XKkWRaLE
93iJ5vMUwh45wulN4SpNhcLhkuXrcjzHgtq7S7uZ0YN+ZsBHjjT9551KZxbn8xNHNOXEfr+WycRA
eShp7LA+uuursVHnVmqSZDezKRHmfQJNG1lPOT83PcyhKYbjul2vczA23KHuW5xv3P5fSnxF7aAp
P3Pr/Q1hJ1vX+ftX/GVH3xsYoj5CEPkBnHm8Zaao01/oYhBxK+pqpjZlwDj/Ve9RF3P4O4RC5QYM
YX1CdgyCPBtwu2+3QDK6moZlBhQCu8GNyavlwrULVQj6MZJrrGdWtTcY8VRaia0wnF66TBJN0ikZ
LUxOHnpxGja67ZmTUUDhTdnxtAV8kYim+02wugBICIkdJZNzvRRsOFLEkIi9NQzELA7upYwYP/is
zwm21ijYBcihlFi9VDDay0dkAXNz6tyvx2JM5xH287pFJ6vqOepvKdz039ESJ9qhhiFN5rYkVL5/
OrmQrV3G1EFbRJklVvqJWMdSiHQzrKDNRsPyOquVNDJuupmofbCF1wQVAKhhVivffzaY1Fhuus/1
v4FeXKynjgn62Exo9DUmeQJP75PQ0HuuHCRjkqfh4zg/R6r956I7AnaJvUJLw/wXRzEjzCdu7DT7
MFsizJ82lADUizNSgRczzMrvu4RdhL9yZyHlBlFNFdmnivSGlxbaX2po6WCbRHjqLpVT9051p2cQ
iqpWn7D/ATNBJeTXglDCSvASe4v6YUT4ibKMTY8v4+bpT86tWcLahoXk6qCO2s0cUQZg2gzNZyGV
Qo8yudjd6Qi60IzyjTXT1kCTIGb+0TfDPSw6y5W1V+LcZFnx4WhC890QIQUeM2NC2V5u5IJSskk0
MyBkG08e6rAlfststA6LuJ1w+qU6jneNLHYSAayW4n0vWsw+gzYO2kmUevjHXYov9VshI4QkelzE
es062UIUGlAz7+GOiGVFgyuTd++eUJP0j7WIJPFLsJicm+0diPF+PN5xBEDvLqtGgYcfz6G9tFyF
+6u/IyLWacNtTPNZekiCr1eE4Crhf+txhUEkXT5WhYrtsycrBcxANoTqL459OHsPT95fFV+C6n+n
LhZ35DFX7PNzGnkaZ9xJDBsbHuuiSRArwfzs7eY3cIRVTRi9GzCnAHAkKGmz+1re15CVKq2oa86y
2F7KkWy31F2HG3c41F61ZYOwre1Ga86Svi1UhLYvR0aRrKJ8RFuNDzQVRon3RemjX5iL/al0prhz
GsOPewhPhxRR7X1muybY0XGhaMzNu3eIf1t8KeKSIvZs9+n35ism+X9NEfQzTrwASV0mKaTJSpPb
izrOuxxzBVdD82coh51CTQbGPndxIcCL6Kr1OrZMHnqn38ZI8YnaUa1YXquZKkH2CZ3uhRuWmcVO
mxZIKBI7qbT69uWK+A19uejDDKeCJCS0AauO8iaE/DSv7Xxd+j4/XL57VFAczrwp3pr1OW8GqEPZ
IH/HayjgVENlGDTrinOjvOiA32jENmbMSi5DRmnz3gegxAYFANpl3+vqHIkyB8KpL2OWvJGFsES/
K2QtQaXrPQ0qZWIVwddke8Cmx4mxcAzJt7wn5KpzL2vjzcFxYbLKD6whEec853MKFqgF6Uxs9WIL
SrXUJHC2x6cCPTnwOHjfCLGl0gbvtli///DHgSvIi+sI1UsFFDrsfx+Yw7Dbc6899m+pnaEaTQvf
ntTXmKP507HWDGtCOP+suunSUuohtQqvOAMphcGQ42GhV/7fr2TY4J99pN5PzWqqFTDF/T9lKMHM
jJrBOlSs0cJHjregAAVIc7ZvZeRYaHqbK19NGnwK2K+dVkQueNq40mJP4cPDYFg0NB6bxn8gPSk2
XvyDLruZNZcdPQ2M47IaV2UkboqioheT8liCJ2yQ2XGnDTW8mwtlo+FJUnpwzl0W1Ptjjrl0iMvJ
xrxcGz23PRVbbBItsAOrqAJm3+ALYfue+uOaN3ph6/JGzvgMpRZHQ1G0ritgDg6TKy5mjs327KrM
B4xhDe9rCgGHNzDdSrBecKSvraXET+9BgOqlz1rEVJi1Fgzm21cbYW4QyZArNojFDGmb7P5c41uB
3hQdxk91RqYe4Lx52jrv7dkd9c0niCNjRQIOAJn5eQE21aXoCGywrsAcXpb+03J3VsSHhP5FRZMs
B5BcL6tG+bmlsvIB0WewNY1K28fouFYfBi2MC3BZkCWBzsyvVLY8iYEKJflN6FLel8QmigPVpgfm
+J/EWub5Ylmzxzbk9rZmKDLkkASFfMXSNfzHdvb+maOwb15KKsMFVJdtHwMx0YjtuGJmTHNou5Ik
99hM4quGyDOeCmb7kdnvpPju65Q+jeueKSA9fMhF7ekLfSIFG3ZwW+8UdsTb08xyAtyiawHzY71V
d7lmqs1MwJXKO+fik65sp8JWw6Bq30y2aG3SZe+lZmgjN25pzx4Assd3gP+qnzkJtgwxDlglBKp/
VmGP76OqxSLtvoREzkkwem+XsDB0k8Ln6ZTtyc1JlMWlZHfeSvaN+pk7HdBT5FUo50NHTx6I1LAw
3gywR12jODiTsbfe2tZC/93gYRTHAKbJ+8pjMmnY8IKRyet0Zsepdz6sTS1e6DN8KS0WoGPko7z/
iae2gp3Qs8/aefjMKadUfBLIsCDA/8/9p3FYRmcE6cFxFSX4mGrrj1s3Khxb4UTNEKfYGBhFU5Ik
6yedxrJe4ZF4CK/+Cr/OouUBV4ZNEedoWYmvqu5dul/QE0qYjlavERgZdp4fIYB6C99iVf04SbMk
wnPVAqJteh2J/fFbTimZl4wEBSMg+A6VmI3E7saGXcCBK7lfdKuEmNYr50IVvF51SwIjmfiUe4pL
SdYwJMgYmpBuedzHhSYbgY0f2+dePGBzc7v+VaGkm4oIQUVwa0IXziHjO1ruxupjLXwbQ+WB64G3
tkOU2rUJ5xBtZIgGdl9HtoJaENmuGXWeuqBo+d65Di8jcA98FuxLxX2IRgR6yHVkAoau4Odt3Mvo
uBFd5tWqnnBlbCxwBw0djUePLYCYnYO2Nxe+WW9lCAfXt89nPsfDZcOfVsnc+P95bmNsxJNqj10A
y88krsH252zQefKaIvxg3i2Zj6HfxMKtJnkNBinAR8pNtT1AECj5CsY2XO5+zm/o/5amSS5+r0Es
G/svlawRU5DWa2FmcHQJLn1KyOTTi4sI1jCEsRN2xwge+mkbNyEHRK+h/gEeLZ+LPU5EZ7OSBMyy
/ONw4Lam4ZJcR42DolbOsRTC8SkpsBgVMnR4fIG/SLMv21d4cEgB2EayuuSCJ6Y1IEXJhsfN8zLK
GvCNuUdLjbnp8NTE1CepuFyvMKNk/MbECttcwwIjimU7HBPqauTgptCyndbqs5gF4YN4gaTM6/Qx
/RO+3hN4Yjv9Jxy8xvN1Y1GGWJdrImPZgdkWrwMKr9LwjAmD3YlB4pPBeEPEo5wkfUrbJWUjBFqs
r+n74hjLmW7OPGckvI5lxPHSueVua/r/d95rHIOx3bX8Y8Y2V/bLEv25KcaXyYkYp/WOchxWhABD
zRb+DFguFYRrso54fx3UdKGOvxRuXYZQOU41tL7Sd33IlL+637xizAtM88AJdlxvIErvZzmtza9R
9STIJ36gXSfHpCP3i8IWhmWODxWSD7OfJ+G81ThZlAzjoY0cFyodHUOGJsann6JM6cddAN3+w/GG
/+CCc+EGtMYP8SczBecHOviJLxF6b0dFEXlNYoDdJTWiHMUFXBboWP/FST+40GhqUGxc8ayip49Y
JifU7TWzXlRb2/Dhr4C2V7OhezS/SQFswT5Cjo46CSomhN/ANIMgpOu454xtNUYTSnrkiWeLPnpW
Gh/oLTYJJYpqS1JFcb2CKxkeZ7KOP7Ucuy0U3KvWRLPgJPOuu/yjzLOMPMqCkN4yM6sT9VgCLrJT
xj83jni+1uusiHOfCDUkN+LA3dD2W4zkx3uYPQ31fkgpt0qiSABDqiF8oZBKdabKc635IoTjq1II
wyJKWnlwRBpEeMabxqPubpaIcHfh0z5Yc4fI9UWBqyjIdGFlNbhUSzxxbtiigW5HOxlj8bZmL7sq
CkXTnw8avp45HePWmVFjcDRKGPsWrYjMy1KheQhTke/F+oNKc7DmkIu1zYPRXGiRRU7++MKmXV6Y
FNwxexeRtuiA0fcMQlLvz6N+6hX5czBMoa0AyiswekDdovm0p0jMH/1RvSIoDdfMyS+XMmop0Ztq
dW1zOo7KR2tLLLhhXfl3TJIO56bE7UEc37BN2vdNxqzCqd8bCpzhRM/irflol7MGIOqgJ8eeixaJ
q6KN1z9amujeIhRFRoNRTPM2C+pFUPAkgofQ6uM9MIMbdKL+5ZYyqrnQhFKQ98bvFLJRrVxa4QSc
9BXWQI3ZOW5ZSFWd9TcedbvTUb69fMCKswoCo/NIEh43573T3tp1xV3F2W8xQFzDP2YH6nImJPa6
u6mpwdB3ohsz+U00huj7T4/shxmUyOVS6oG30ryCu3uYVcP3j/RJ6G6T2dkgKFVjLWOWk0ArEqRZ
qIosq0OW0RbGDNoPUkR+kS1eii2eiJONg5+SZJNb76vnTT/MXaCDVW3fwTgHa5O4tAJpsTd+qZuD
4yeX0BYKF6Sc/hB7xiUIeCh8K1q0eIrY/RSTozUcJeD6MLCHBKJxY9V0UUxz6530I6XQdY7YlKbI
G8ursQH9xqx5lUDqiy179ACpK+wmBwiMvf12kS0ZvaXlFrhWy1pAX2DbZZzZpqsR0FM2vCd32PLn
m9X/fO4MCtYhcwqMCT7jWXqQFX2hu7Gb2q+GZaOGOlJO5rKwbzpshSfmfG1A0qujZKcM7HdM+agr
A6TN7sTLChJo8Ih1x2giYAyRIA4s0C5EqOZPGOjsF2xhX7V9BCW9doYU5wWSY/lHplvzMHnxfJFf
5AvCC0IMSZ2hZLfAsWellWBbpI9dgUu7Ulz/cY8GIaC1RN6wHPvVHclDwyz1YpURSLLlHocTU/63
wjRAEy76NgzDEnU/Vv39KZfgO8AGeVMVMRLfrqYoTOHub14t+tzXH1QiEcy96D5Tj4BOIGdYBVq2
T1MgmFxONmb+rT8+KqfLYTB15yMFN6GZNGoZkDns2aCM9uzDhqG/r1e7WZsCGjKXtrM3VbM7NF4m
/i25MWh3Dq7dHqOl0uNkZbfyfqYkTHv5U1m4BwE5p+A9TmqEW6EF9Am71GVCeirE84Bb/75xz8Zh
o+7loPExna91loJ8e/ceDntlRktjtZvv1iYc3ewDnePGY1Lf3BvKkBuOkB3GjLl9IuPMncvy3bPW
uCzKyRxWIaGoU3eAEEfI+gR14UftZq7igtJ8/IlJENq+etrqZ7UKFyAV1NK1i4/BSMtkL03+xSZc
/hrIv5FJGXCyUh6wUhwQ9aBOY1+zgRuiyfhVA1HURc6vFQMKgR8tRXu4BHGiVUII8rcsGqCsGPY1
qco1OHrgEKVZidY6WwAT7dg5otiz8nCF5H2sIRe3JasWL6H3p/3aGx61dNT/ktL3p5xJlGjwxdbT
2DghV61DXPXko5pl5reTU5u8vXJYwUq/Vc6qkMCalbNZFZ15uxxLsMz09u406V/oXYe9reLdcmBy
h8r1TsSjFENq7psPjiaCcbqsfAUZTRrplBztm83K3lp+1sY8xZt9BzQENBH3U7ExsDXUiYhhK9yB
8aGwx9WbSF6hDsicBzoGgBfgB3acC4cxySKVwNVXguwYYCBFQD4+EZ4aubv0S7Elo7tcHNiIpofT
q/l43J8rtFdF6tRAF5YGLUZor83YHmxex7RAmOGJJIpCLWdTcqL0hlv+bZKCtjAZAMlaVax9dYBF
U9dekZ5KooVKTxycTi5+rOzkAC6JNvcrE5Jw/HSmvXJcpHmd4M0FijnUMzQoWkt1qhRX3oUVVB6J
AUn34vyIEnQmV5stT8SwV+CCqDRUAeJWTWnYkGUDKMQ13+wN/V5gOEbBgbIaeKs6SkEigPa3zCs9
2EboiZ7nef/Rd4LNP3H9JTWMfQ99tEww8Ok34EOA7d6iO/yrtEmqW8rZ/pkTDkLb8ltW8J8BIrY6
nGRE66I9xCVorvvPg/e04HWgoSaFS1q6AgHWUcL+s3TYUdfn2favrzjTFtooQgjOV9GqvbTiiHHE
tD9rDgavtX7dUfEKrV505gvQyfGLDQG3AQpU4yufU9uLtYbMSQ9ChZQgtSUSxBoY8NqLLcspJeNQ
w2dYVwSAUKzmJmlL4KRkVJphKpIBVUagjzEOI0TGxT0lXbbMPsiyrN+Ucj4H2Xj+LXukBcQeTsJ+
AOjzqb8r/ps8W4isanWy7arfrx9y7B2J3HoGIiJ5okLSLbFzVPw35S1/RLmBh/wO04AyMU9iG3bh
KoBUbcYBIfilnWmosdv8RS0GADBi8ZEDIj8ZxNDbflJ3vKYwGN05qOnTkGxjRPbEwoBb7hN82Ble
WJ5RNdtUuZ2dBmgK7FBuS90MBst8hqynPLL/XNwk+PHCyvXiLbBzJmmot5pIh85kN3jnwoqVDtaw
XIlhXsV4AYvvCDXtEdPcJ2iK8YF9xMYa6WOMSivEO9qJKrF0Bsi/eMLX5kTnBLCHZQojbDPlAyEL
+rbpEo4qjIh8oGQFgcS4luC0FfY5jcbKHwmqhaGcFzgXRS1dVTxRh/CBFLUd29ScRx9hle6ZjLxx
B+CGJFfwU0pdvccSjUVsATrQs4wP023pgiQc/Zj71W6AO07cTcKlmZY2F3A+FJWJSZ8U401oLqe/
hRp9m+jEDcmeQyg1XeF7hSYWH++zg7OWgDt1TGpu89dUd+6t6f8K9smiIkxHG+HCsRpvi2dfHSPg
+8UY1brCMyv0Sg3F5DzvMQnL4heUblSfezpyhE6zntlSPwkwpfEWSEYjD/eIAh7LKumC6MtiDr0/
BG+ZdoC6GaK0+pZk2m/JEKxFxXVlHm/pLktRyx40H8tcAB9x/FXrxqZDez11vXxMpW90lhxI1ik4
AOZwntuij+VLr6LcRwJ4ecSTOpaietW7qIVS1qoPQOrBl0jydrt0FMKdEhucYQp2OgrJr99H3Esc
zxUWeCmSF4GzU5QlzmCCrcA67E+fEm7RNsabldf/sprLKMESBUW8qjq87lW9M99tykzxYCeTxmFD
g7jnpchbnXzOizan7nE1br6n1/HEqM5yaH8U8cSPA/s/1h+USgCK7CL6HAybvThq/zzUN6RSmA1a
hFIHCeLa+8AlAt5CUgeSJypdYHx3TXql2DwHeaT8QksrF/l9aR7AgIm7Zg9wRHqCt/eEPKoulqKY
bXkO8AspHS14XDWGafEB9T+SuTgS07n/kCOAh9vE1yCUg7e01Rl8Ipdqn+ZXbV3j8ahU+9RB5Y/Q
99VmOrR5l7/4QNFfS+1Q9mwnSGOKph74SQmrG2Da4eL36hO/onXic2t/SRKnPn6EixCegIZaog/M
mOjrCwLxwziLgpOYBYHNxAaIBfSe6nL302I3hdnGByxPA+h99CPXzVNimTmbql0gGZnHTTrLnPco
bWoP9tlEn4SgjWEkCCo5QIERfs81IyoosxyBfx6Um90cBh1Wd26xCRfuPIaHNE56zIXcMa8yLrOI
wqOzC+B//hHw0I2er3hTDjYRRg37Oq69YHpNZsaiFYaqUF4PrHd/Uwwe8Zb4+0Fue5HJvE6QQCUK
3szVZ66GnZwaYfUHSQOthMiMkb7s3GW+wnRnbpJjmQcma0x7UmN5HJI597+LYCX8AVooIF1OdCSB
8URjMESEQKpa/7T3rxo/B8m2vkBzDeNKzqUgZlskEUzeI46JdFHqgTycqlYeUprT7HJy0K4n4Npx
hsjttkcWPLu+M2udmuZNdJrcGtFVCO3dvx68LLdAygbep4zBcIc7yKwEfmhvNwXmFxzp4dM5q7Ce
05wEHrl1cPH1yEY6QSV4DwWvtXL+NA/6dPNmTTwnAJXKIqEIkvd8/LF8AGmyhS6GudAq6qTRAwcx
wxVsnFFBwMiT5rudUbpjzPgyjB7qIfNIQ4zHvyxf5BgbSSJoxTqkFIdyf+l1FzFn4Xf2Ejy2olTt
/I/Nd4+bNWIVYNfO89IVuyrULRNR2AifGcrWaxSAO92zE3Tm9l9+0WwaRwkn/Ho5cXqLj5k9Sivh
Vf8oE2qdf3tBtG8KPYWzrKvBbBem5QXxGx3L5+JLAgWWH9QhGPa3heYtbQkDIoNEssLC9FzC8Q+n
6DggCy9PAN5ljDuCaDb004IJUIVSxWLsyHXdg7rtFU8QFT4J46awtxVQt+srqMLAjHGM0eNmczjh
dEdAKY92ZUYF2qgx+vShGfBbfo8AJsm7UHezGKDODRpCms7AdaV6AoVASEzJ+drTKvSiyhvbl/dk
BcmlGltFaREJIH77JLR+3d/p0IMTB+qoRT8NXrKSlzpjqzCGMT3MMGrBU1S6/bUeV26+f1MabpYS
TzHXTatNEp+9J5t1Kl6uKJgFp5uGAFJb9bwiQf6xKafkWXVBIZglIcR/3/dfXQatt9058YoNp9f5
Rh8e8TK2LFxvGuQiAlAI61GC6N840ywLWvvY7Y8oSA+pJID18pamR3+IjEkdsjwfm6bhnMapIbeP
BQRjtKG3UFNbQvfZkb2hHHoX0YSo0gYFlt9X1lMI945Nu5Awo7EkBtSNWkGn69W9BMjvvx1NFB2o
degTkLsiF7Buz/MMGtEMyAhFcUZe1X3KaP27x5zNumuKpQ1o+pNfMAYWQaZWuQbfasu/7nUb45F8
CwffwJGp0iGOHB6lpJabcsXhp67+0FBbtC+qfky8PzvkEk322X+8mYzvWJVieTsYAJJybYWJTagB
2P2fOqoMFByOkisdIb6Ch2F1VJ/rfa9Bc0bO+Z7JeNNBgBmU+KDQLoA51iECfLeTUuYlSNgmkGuK
GMgX/pOJrotEH9HQ6vGbMKrFLHLBII/kx7ATOCv63/9xIoLCjO1zYrVdXifpgIolUJtxqPnRnVE9
B2oZrhDzTfggSOADJHA7LeKZ9NEIoW8idgH4Ss2YIERMlywQdGbC2YS8K9F2gcdT/N1KPLprxr7W
K656YO3HEO1oOSVNM9sx0HlYKMQzntgpcV/z5ht0tzDSChQO+biSay5/oRITV+7gCL0Bs9geJkqg
ekBN3lV64vPLraCdh3RlvAUODXJQIaMLJ9wJgLsBQQke5T2nMgF14WOSEBYeyiz628EBV7RUsnFv
85dry1esYFYpfSCuQIKKiGNBgVBZ0s4b0LrEIHNXJRHHW/6hEMa2YkTzDwqj7Zp1SsW4oRfuvxEl
v0jTLymFmEJQKLYGL1m7USQveHMFkh2vZ+PMxY4pYn3B+d9UooL/VK/hi9TjyUwg+ZwRTedaz266
yrhqccXwdZ9r/fRjodawsUaeHiwzbPAc/RWP3fHiA9aS19x4GbWuIht13HN+aDij1WsYJpRmsNkh
tCr/Zx57e3QcBw8K/PNS55fORh/2/rne1NluLO2SSP+D5g+9pRTiKVND0QNjUsbrSU5BVWJXbvUf
JN/ZdGeD1QTJ7xFmh9HyVUYWIJkiHAcltopNd6WheZC9ctmZ8gp+149rum3YdFXvmmQUHWyORS5v
U5Pbw1i/LFQKXK3NlqPu5I/8dWdcZND3glmB3q3petyCfmwP1OSMoa1SUhVcbdx+otw/dGKnCUIU
LHHBQpb2xTk8jrQmm3GDF9NH8Bjtt/DOYeeBdCU7gxmxWdLA8XOr8kbt5ktjF9auoq8PN9ahWhcx
zMyOek4EELbaUe7QH4cCNKXfkyc63nAvlTEWXaVYUphauulevHAqDbD845Kla9JW5ZaQr8VUNdbc
fOKZ1JMMHxyQZ6z+lSiA1o2qFyifIjW6AlvNJtgxfVo18s4layYhTClKnW284tWLz6hPNBWRE0TV
J8hpZRccfizvVBuP8uX2Fg9ucIzfT6a1FsjvSisz0BYkqFq5J6ULWMcEImVzCifgnAXEtj9GcjGx
TCuRyPOOnYMG0cT6q4t4Tlm3akovDaFmfZ94JeDvIMfYIOBsNQSaamaBOtH042Zm6YH5SBgynUBq
ly58Pjyglps5Q57MYJvKxW6lazFgqyMhne6M7vYwMgnMUwWTKtu45nFitwzdt5XOvD1d3ASG1bKX
xo0PQUvaTVH4HrklI7yQrXKNtPl9Aav/Jc91zDylL0OYv1zefD2T4g2dHbWFCSqvLYPbgL8tC6fR
wTR/WgAuzorGUTiybSF1xci2eSfnyYcdnxcWM6YxRNt7GHFs3YQep+yDVhq0tQwPUBi73NayB3fh
voJU/BAca9ILQH22r5OW7ukDCutAZUN3XF2ZVxqMKbMOer1YVNxhShp91YdBzMAzdG8ImXq373g8
Nybv5Q9Sdm2KIe1u11TUAx+KUu0PzskoLVkIB05xpxAKL6UV8VFKIiNnAo1IntCK8Sh9xMaXUOe/
taYlP9y7pFFWw6YiK+RXS4q5IDMgthmutjHwA1+wqN7W1eVkdwhT/Sr1YzPOCvJBUEQn9IrpXa+X
PIob6aKF3VaW6njwsvFUDmCrmvUAKPCyhEZ3cqNlWd/9yKfWYTfeNyKvxw4klLEJeu84FhV1UcSP
40TgT/F2XvPNpTj78ese4Ds2j8ozoyzyNYC4+l/gxkASWSfP9fkz4GzIT4jAWWty1DcaivZDF0qs
c5ghC89wiNKfv4DN9SPka3B7bsPLnCYEWIcUWIjIoahHGVvjp+Gh73yvnUa+pvFYHB7uWU2TE+YV
svve4aWyHVIH7EOx6PHDTbVwiSsyCsbq1Wn+hFGLZ0rtLqfsGObrq9Mr4hwmC+f/norz1GvMnFvT
hKQzEFclfmnD+BwCw7rVj0Y7znnFZeiUIETzzVnX6byduciOBVt8aIxuHrDDykPoZ98XU6ij0lGX
+HLg5PShIk0plu2xlTiTShmMvvNivZpf8UBNIVENwy0s5PrKLqOQJN/48i9g+JAgC25SCuOx1N2T
fC9fUcuorJ4l5n7RJggXP6EEg5HdimZPJW+0oewF1SHqfJL3Wv8wZ/wP6bzge13XFFXLkUPPln6K
1BfgRdBLR62jd9hngc50hvW/Q0NIIxx7dy97mHIy2q+JKIKy2p349cqJrFgT30WZ60PZoxQHRhj3
V5LwQm+D/9V8A9YZkT5BxC2YwMEHHbnRmMxJoIABubSwT8pQy3mHa4FvineSO1WJ+AnAktpuEMy3
NGVbtKL6FM9FUcQkEVF+S6zqSg8Se5E2ddksj3k/KqHeCVn6anhfQugX9APrjS3OPZST6zKcp3Gv
lBtYdT7tcnl0F0XaaC1tpKsU7eQCA/HhWatvia81bUhJiGrgjP5FLfCvg2WDxoL27Ae8CPPz8J30
q5YhdCDjWLiRKhLDsne0IVsi+LWt3z+viV3KU5yqIghEVNrwyAUubXX56e08zeBRzThOjaJO7Q2d
A9d0VM95XAJcK9e4pz6y3bQ2XUxiCBWs7YWqXjXnJemnwfbz9z/fU/29Vxz6fdvReobZ9CI6vagL
1RBVB/AzonDVCH4X4GvaYYwx+enW1Seu+rKYczid1104HkGpNlZ1qfK0Ca/snJeLyV278lQfmKX5
Z2SZ8ojtd8HdxviCVRRA+WlcBjt+h6BEZaf9pOLVG3lwHvTm188xmElqxR82Tiic6xE0+kFQ7mK9
qyo6B82PgBExmaf6vBfJe1J2pv9iDFDggK137Cj4faQb70KP2vWu6W6W64pXqNL9I1sOqtZu5cJa
XZ9HWq+eFcKtdf+40RhvIFki8jufsKSdkOtr0ECOLyYySJbSNOJJDUTFjW4NejS6bdl68pv+QBFU
4xNQ59SwlifVdbMquJaEkh2Wg1h27rnXquKlo+is50xrZHFvoYf619KR6nVuXCQwyU7LIAw0J/W5
vgT3o6Y1V4SoDfKFJTgadZw4kRQYmqKD6dxNHxjSlWQZKq4+V5CKrwQu4MooJtPOZZF9M42+Lkoz
dJCWxQ7/7cuOlmIywYKEzvHjvGQ+zilofkobzzjonOhmAHy9dM0MITUAtnRMcgyFMVxjU+t8+LBx
xyug+hZQO/PCS/mwnuv8dOC6Dgo0NfW+hP9iToE/wSlI/KNJ/GMtmoEpjtMMQTKw0xJ+4ZZdGDZv
dPcQmOcQ3TTZlShpYSHGTEevqnVzUSvu0dVhwGBj2l2yaOO2NiWtjCgUCZQpjkT8gZZbyVtkDeXR
OY0IdJtMzCE1cfI+mpJACNKPyv60ds8RoJUI/BSJNGzPeMgYaRLReF9H1L8rk8S2nTOsV5ano9UR
NobKC8CJGv1Etymktnxdqdgvw2cyP5aq8QuPNfSKSfynQad1Ldolnwjbk+EgakXUOekkHrxn3n9M
ExPM/hs8CAbzjTXNTR6n0Yq+WLVZKbvy2tc6PiFFbdvL4IxD86RefJgmE7IMnnD/tHD2idmNEjPY
ue7+tROLu1M8S17p5SJ87057OvEWY/bhW57cUwm/9LZkR/fKZW55s2ElWPWxTFTQlCy+ik6IMViu
WJoLayhXwPPKG42domEKxpjXPj0qTqjR3t/VeKXQPflh3ukZPxpAY1HZwgBZ0cqwEB11K37abJG2
Ca4LlPhP1a4mgamFlgPRO+fkWJFHovVEB5wXD+HYcVLfqZ55Mj+UgyxmGspk6ENqaNQ9VUEOc/x+
4hk7EmF88WKKnwlPhUFz0Jzi9MiwFhj0OrrP6q90NrvxyJpXCIaaV/wAapUNoHwZXCouVz9fEFv3
XXolwGli1xK4RD8+gc60ASpfsW2gGjxLj3/37IoXcj4tNLExFKHf0W8XxyIuQ3W7u225SVhnFnQH
3FpQnklfYPS6qSUsw1h3goLjwgfm1fQSh1qgQt87Np3453ub2X5juQwuoOJa9fdkllhl5nUV6Jth
+4i+QbHEE/Ckddj5pisDwvETXhh/a7tMhvRWzuUwrci3rfYKYd6LHyCSJR7HlDHk2+bNYPITZu0q
nKvGrM2TK8YXXx0Cofbs8wCjCBuFnZNqLY5CFugAGB3M+9HdNTCHg0z804CaYk1fUZ4ghFA+emd2
NvT6MLVerPe2HDLjKKqnRQL9rRdTB4uZ83Ff1S2Zl0OYkY5RJJoAobpBBeKyz0jdVfuMVCNtmNNy
4dC+SnRDOad0MeO4HCXQrPgpHGVHSl1htCBCTOodz/A1OG2fs1v1Py8bwQZVyR+CQ+4sNi71nQfV
RTk26BlxExiZPu7NydtccAeg6IA5SIqzWlZU0pZyX2AckI5Pw4od2WOk/jBmhmHdhsoYKgmUnCSI
4GUNG8E7UsUU4UQp1BnRAV011JbtvoPg3OinuIVzkCyFtGFQQzHri1SeM6RCElHE9gRgpoCfnKzq
uHwaVA5CGMUgZwpJ0BPyLSUs2qfG2bM+WQsNuMMVwgzpb3tXUQTBa2sGBMMdUKhqJb2YHYn1UXJO
S4BYR9fQ9FYQ6Fzh9v8UpVK+mwy54ElBvqgTKQwhAgrGhlHTTvf6Hc6p8A9BbMz2uLK+EzeH9n67
u4HQwp7L5FkGHI0aut+Zs/+J0qvl+WmQaIQoDylGix7ZTgvreD7OEAsBW7N/MudvKyhOGjR6jZC9
WAh86LyrzfHiQUW3+TVlBYYWGU+xhJAGWO/oQnCnc5P3njAxFFLd8nVModcH85onOFbQvaM/P/um
d9AV4sO56EBVJRAbqsOgrPVnDqaYWdIOFt/wasiS1jc0FE7BKilI1R95e3FTVWzQDIF/rhr7mzz+
QDPuwLaAOyr+xYVfoDck22fBypIeLlMwrQsb8V3q3qFK3qSwdrDCqBeocqmXnCgR/vHh2en85DVU
rRwwq4Gqgeckl2aPIda6C4UOkzlxLZS4esQl2+nMgfdi4tEmn/7a2NgsIe1koASAa5JlwWI3bO3t
Ql0dlU6idCpgjph7gsWapf5UYtaoF9SfWcO2uAas7CBjK/wmeBvcLBmsPRpsupr4OCjO1yuUPo6u
tns2nqlnQ7flW175CZTBWm1TCLvkDwURqvRKzk/laXwthuq0heq9yf0qxA4hMmrpQxmczHxRjzZh
degC8gomEJTurvyImxZmIMTeT+uAB9zwZN/65yQ3Um0y5fhhA2NchSAQ9q3CzwLl5Sxhmhwzi63Q
/YvyS+AE13GGJTnUmm+KefMc9dPh/Cp5YKR7OPClWyNoq9Ay+GdxtqYbHVsCva9CbMwpQcHsTo3Y
YYpEi2G64aIXns3BgL0K7my30IMst0VrDwdDqic1FKMfAXJsv83rCIPNG3qoyjkZtrE7EYUwMNcP
3tB34EqPxs+Gac4RMJ9NPTf7sfdFZNZLN2E8b8Z+ojgVMPQ3zaLkJxmZIcPN/Nk60DwSWCYuBiI9
EuuMyGYDGPQKMz6TsHQUhkTGYYKwOhrxtMX5F6IqxvjkS04HM2LIoJZcE6/GbC0W9IonyMEogUPz
rrrr2Fqx+73CCY8I1hMQhacK/WoSEDt/y9bNHEKG7FQq1nrqvfsnge+5sDtoQTbZ3wtfM6iPEntv
rgrIR9DdKXMgZt60yrnyfPRR1kv3CvQz2/x3Lc5ofiy+RwB33LQWG5PuwYgJpDofGhhPz8kW67vY
j4yW4JsdGCfIYtSejWe4B2EhwQRpLE30qb6QdzIZ/xa1rQAST1cQnxNgY+w26/CsZLixvIXP6XKN
Olo3nvIqikkT4me5SXTAU5UNODf4wAHfqTALC45BUEo8/z9/bGTBxlhfbhQmZcjSPXgC+hKy37KU
f+3yq7tGwFn4mWrMLmxCPUIGm7Wx3gAKsNUEUp6KcJ41kmyW5RqRVCSES6IB2T5TT+u/Wiad9t2F
kArzCidQCJl/OKQEYI4wBDk4FTaPNxAfn1E8wag3i03a7dI9MvwNwmTZs98kw9Cq8Fvp+pOS/W/2
DYIwC+GlOicCNNow9Oh1Luaj+xk1sh379S1Y/AprJsZS+ntt/g20ye+Ohw6XlqcCPj4Qzi59Dosg
iKWYEuX7oc4tJl/xD63zVkiYWfTIxkbuJ4ZJLAJCRpMsAKgM8TW40Yp/9lJfYMk17v9Tq5cHbZPu
LE95i9SIsLq1saNeWM3esb1QDgqrpCuPg1Lxa9QsAshHYhcRJtxydLmVBOq7NrAuuRPr1N7Svtjs
YqfgPMHkioS5HqX19hB4geoI+ZmW3bp/ZnD78auYu/DAOkky0IW/HU+ufq0YfLgGzLmHAZxJUY2q
DCEpe7FtE+9Y1EpwHyI96mB91R+uQKiwOx2CU92PpwbMXIU6xCx3INHjkdb/rsObZyp+QYL0JrXe
Kxu1KM0mCXJAw73IeJKI5H3Lmm79J9ZqXgORl6k0L8MskstfmAJVWIhS6Xuf0jSSHMTeHQ/Tpa68
q++fIuCTZX0Cyp0ewoHQepWjId1W++snk4jFKFedNXPhxPc1d9YCl3DbpaW9bmDkYjxj/kOYWsqw
z/53AUsLUA64tQtay6YGKgUUNGq0uzRjdcHRg+8bRup8FZFqDM2kLLyMSl6W/GhTe8YKq9ECUgfj
DfssO029ZNbbGirCWPpc4CZ18BREMNAxCoz/8UK2dqF/IOU43zr1wr/pyS4ZRwNHyrv/Ecfia3Sf
UdKNQ4/M8G0itN84md3Ov4EKYgw+NhtUqATyYZdEaRpEmWgKTJvpm5JvVIq3fw2rjgzhs5K0xiKX
VU7RkYiE6nZLbbKkjz64rHcDXULStLHaqrep99l9UKnvUTk+etI4eHz3kDV/JA3ir0ch7ZUZB4Dc
2bXXuCYszTLPF7wIQ7XWY8s4w/s/qEV+6gaPcTzjNa4VIqb+zuL/644TXd0mtQsohAeoJqojVq2v
yQ+4MOwWLH/YxWa/ff6srJuiNfP7t1SVb0GAAfiKYAqMx2AmrEsbRHNEmxJ3ANrV/qtWBtnPtRC3
PrKrFPt1GHgBzD3KhYuiWyPcP013cg4lEpB0rzwVRhdV7q9pgdHTIb5FXx6rNsnXsLymdqPp7pIN
VQMAXkYLihcZQDJl0ens/vjKUXn/Aq5BKXcRRVsnRkZGyRxAygfi85bHhqRDeWWwG8Kr1KKjS2Kq
kJN633rKnlABAayandl5vuxmb1DVjrDOd6ymxuYeM/EYVqZ/EMADkvS4ODdZWdifEqCW0GDvE5by
5sN+pflJfhtJQ2CJYv/vsmA5rUPzmerTiFFBKEm5aGNBul+D6lcPGOmFHdM96ribGqiDY+UAnS/R
6mECJHQTsl9Jdtq9x3qBNl3o8CEvEwFg3g7Zea8eJ2w3KZCj2gRz3fH6yNRQStxk2b3Onz3HhFCp
X+4IPxFPKeYqsu0btWxplKqIx8pQ5K39DZq4Adl/hMeZu/Z7YE39BBTjByz79waUialKNHIVcdXl
1Rk2gI2KxRPc0Jg0dye70FIaGygTr6y70hLNvC3TAif5MFxp6a2pOrCMTAIdc10oL/nYLuC6oXPn
RD23k3Bwr5ddg7PDhtbSdaR8lOGY0uTt7VCvZHDjrs/NmtHy+YoglNW52D9QQMuc8MnFexoijCLa
ZMJiKJP03RIDjf21Z1jOLIxOmcJarb5Po7duuU6ZWmAAGf2pwTQCTGzh0aoDD5PPclu91Ryp9IgF
6DxFM95ABxl65NtwgBKZ2RbAFnqrxhBq8pMPArL6VlvJ6Yglo5qEVUKwnv515MwswMActsl64qMy
FTMjDvvasBBu9rRAKbnXNQkz8egwKUxeFruniETDwXmjh+1fmemX+HlN4QvpYNt/BTtfiUX7Fm/e
bxbRd7bzXesUgMfMpjME45g4RMlGWQaJGI3jEr/MAnaplTluzBNsk46Nt0aXpu/XW6MFeUlewgf+
W/0SbCp0A80aXYDFgQVc87kkv6rsQ8Nurg9iv1QGfoOewJUMCI6ah0T+5d7tkcKWuxVFNG00wiuD
9BT9DdXSM+V2MxctYuCO0VK31m3s0VrodA/hmir0iPPdW3lh02z1vf13wB60LueGHI/oZ8jTMh53
VXBaPZdtCl9tnJRff01jK1391PX7v7FfeMVwXM2THZVmMtA+8dnzxFn0hVNtfW2ADx9GPx62WFe6
QGjMFlAvhi38JDKyHAwxK57e7vxysVNtMaYygt4duGjhhIGivthnXhTIq9CaPeG6jtVdKiavogo0
Zdn2S/oexnU+ou3E7aBoCWwLlxAJDGCyxd8YuO4UmyPZpdQ+SHfqYfQ3Ee5ULYm3xOC+efxgeOYC
FZmgN7QTBkWxnRNF+FXV9ud2MmygMNwIUWHXslTC3/WneuALVkmG3HDylvBq5OxtLfpFy76ZQjRK
itWUx1V8B8SlIj18xzrallBzkAIABFSHWentSSoYBp61Bi4vXRq5agXBjTF8uPttWz3w7iBrctMT
8EI8psaeP3d2fH5Ecs5CGgJDneSqDajbdkMXOTrFcsFzHgq2BIdWQHKnhCtDEYcgnXapmzlYBsRf
OvmfDLPYiNJ9ybAqjQwOMlLsqNhP+J0qodX75y23iv3gX80zDFL14aoYvn8EWTzuTgMexpO+WqHb
17bvLVrz1M0JKgrJhE8IiHWJLFJSpm7t/REbb9FaqlGS2WVrH5Ewt4uSVT1ljtZe4cbcKLaChAHO
NT13xUtt7SdC+MD2Yt3y3TZrI5ZRmQRy5cotUv/1Q54BoR6DP22ouZDx2MJSx1v8mxpd2f2GRwvb
xmAoJR5WO0hZy2C8NLn1UUzrj2luIF/BSWSi5shTMwsjaKOi+bMR5k8JfN2x1FpCUYkW/VgUO7NA
ey1ixZh3c2C0MZnZNU11HC1lxJMweZ0Zmvlrp/eeGQQbhT4wkhdKfR3r3oXtOknwhi5Rg2jfd2hl
zlZQ9uedf4gpJj5MdamEFC/65KOC4A69UjRGupoGcLXWPxNtHE0xHAglBJDq0/7LTjbeVt023bjt
hri8IWLv9JmzneZ520hPfMu0FTQmoUktdI/FTxRJ8qTIcv+PtV8tsAFxao3GBCHA8HXCyhvZ84aD
BdSyGNqkjhASqolwf3lc6Il5/OdEaH/pBi1HhS72uoK7TjF01TW2+0XYLGesTRzdKhAklQdTeMMi
1UjY5sr3FTK2Mc/gB4e+kTxJg2coPiYZ3h6s1MY5XTGjcRhS1BxJsX0dAtzR5ItSupybBmx8hvu0
d5m7t56StCfSbB0SxOTyy4o/bciPoji7ghBCJBiAgv/K7FfPfefAe61s/VRmSMDMyR2LY4tBz96x
y3tUi1YL6UOIdWI0Rs7f8IvyMUbi+vupQUAkeDZOIW7nd+yw++jKfwwFbbQjLLr/TrnbL7EGAnq/
SMxE8L2bvYYlkz8I4erquKknGOhA+TBCq+ziKPLuv9r5Jz1oomBmgiAnH06ZqB0cCLW/w7cG2PEX
nFbRpoAFqkuP4U/7ssrIyIGVojZzYNTBXYdSvMYepw1Obip91Vh9oFYY72jmNuZDBkCAMeYuKi9c
Prd9OINML6HNOoCzA8UzXmj7bj/A03UT966IxIFBW4hi3nkuQZUCVbpggbBhDEhASYoI0fS4usfo
c38CUwvU5tm/HfmMOzcvsZGA2E8/JGp7xTFD+zKBptHCzKMnZossL6JRvY8wbJb4XRP90h2JYjyB
+QLNQttDXPs27zQXZ3SIkWa1r+m83bhiDZYtgm5UQaOHvrS+FNvVoOXHMdNj72sVaQ5DVzxHtZUr
Z8pXbnkW/nh6eETVVamUQMfAK1i8Emj56Ker26pU1vAHstD8x2jJif0L3dLgmmwaQXGKBLZD/hc9
g56PsA3Bk7QWQANCrYLkeGoqb5jQ3yAS2YVeobTa4qFNztjvfhPFfo78lmQ3IJXreLHhG/9lmQ/E
CnFL4MHpHILwfYWQo8pKsSn/bCCkTpLGHAmxlejqtsdUGVAeFMRANgKSa3caS31CMhFINTpD7QwS
rMJ/lUPYwTcOXo0dmXhCpZnMdH6uiEUu+YEWf25jhkXVRJVJKt7AnsSQk3fCGWnoc5ReA1xsE3dG
yjFEvxeaCDzKgkibaD26GV582TggNOsrKgshRHh0qXul+4xze2cTF1ck8BkvdZfW/NCK8UQO1G+G
eVhs1zncRHgO8KC5tbPHNrsipCPFavndOi5ytbU66zk7WmPQOx3K25e5f3FXY3DVCRSljQGkOZg2
I57XdBF+4mbxlhD+xZWVpGURowKc+SPjQznGiIqfyFzLLML8PsTrTAz8UTIxLRgHWIugJDdSejRM
rbRQ8LFIIiVZ3BroG6pP+okrjg/7UPAxV56FuCTF4RWJ8mIKQxhKR+2CdLFbKnJMuydx5iVGqATH
LQgLdneezbNup/9xN9ayo+80fgEol+FS5Sg26chpagvn3Cui7HjCalP4tJBkycspt7kVJJwqn7gJ
iFGPjUD46A1T59TRfMoFKY0n+8pTanYfXaaCC8rDMUzMkkeFUwNSuyQ9a0EyvJiQRht4isDnPw/3
F2ny5LPjRuyj8m8IVQRgiuLVRL7oUbOnH++B1TS46Vb1oHxc1LU/VYiNffSrYXAuR+zgTZIe2Pgo
IakZGw1O3MB63aWWjf0kFTOnSFhjYJnKZiGtM2gSZXFqYgzHA4KfXK/NdLBxhoQuwyamPPPvNAcH
esrnDTQ0Ls+hKNm2F14j5HiS49JUXVU9ciKhln3pvfCsKKfBYKVcB7t7yjQqYsiqHbpzsvTjvf9u
RjjWVFo9NnkgVFrTsnjDCR6yUesH9si6xKtQ7JbigTKGxde3Jr+kDvXtps0yE52XahYtE30q8/mY
YGHYHCxah2qdlYdjVz3bbPHLYrWDwu5KlhmLHd/DJz2mF9+fbnn9NlwF3CJYte1TFTARYHO3uws2
ox7D23fIg6tyM1XhUtan5ESCCzfXpZx5MGn2OAo/NnQhdeNfLfF34q6Ol29VrNOez1W11CX/aRJk
kybdjdDIuI3rTh7RaTmOcIw3v/xyJyrF2TN3aBX6ltPIYRtehDyX1H8sTVBvVGydDAi3uh3DUHoz
FEFPyr5UNZ5JeLItmOsgM9U+tQ3udBihsIeltlcUjcRp11ShM9XVcQVnLOXqt9cD6uFSOxwbr9Lt
kpMWSCBarRKorxXGnrGuhgX/XSRtPEnhKdbzoqtabooCdrOYcUbZyFXQenkGXKuYm8E4VUyvTJov
Bc+rpQwXIpapk/TZSfClb/Up+Ly+CeX02KhLc2Jbz8Ox9217mmlgatuzbDnKNta7upbZJHALdm1k
50N8JmLDBfKr+XCbx2H4n+tV/hGzcC0A0Mtapcm7768vUTl2fhn76ijlqfrmY5fmiAORC4m8rH5P
5Q7pK2wztCJzIb2MH6/+FvHO+EJUd1drUBedWX0KktAN6kCrzlckz1f8RfInuKlaOkkBQ9xqhLus
zTv/7gg+8VQ7TeVIsKOsgNIyE1PWgbLG6OFejUp3Yk2Jr9SLPrZETNrLPdFtku3A3KonEBc3gcrm
yRLCsuK8hODR6fX5mvXpQ0bpxYEhM+rsqIzPOQA/VGW5jzvAjA9zZJkk6XQ7Sw/hi9U7ZaJr7nFo
3A8fotlbkPkB5H24SUAJ7XqSP7653yPig6REyLyy6fs7alCSfXQQO1ytNR703dZdq8pIgLznCmUT
BfBkewlHYzEFLWRYe3iIZF/jDvDds2fGOzOT2lJMzvJFoPAI0yin/3vwi/J1vmDlOuymzsOLNW7H
b59xqTB9XBoveGmnpfuyVOz5H2qM6oHhZDPzgg/26Oo38GopxxBvqEBnZXsjrljt9u7cR+PfKFy5
Sumr1BYkXdFKaqyU3A+DQ++154dABrkJRQKXLqAvJVXxf9189NzgTK/4hUYYpNrabWNk/IW0qDa7
kNYQcogiI0Dq7/a6hcZ+9tRH3Ayw8BMJP39XG/FhdlWDZ9PEilb7paIBiQec/Inx89EmBymUmsyW
zaqqqNP56sW48I28xwkjmpDAdFzf+GwdP3jC3x2DMLakmzjj55sY99kPqkpvwPqS9tBcjjXxa69c
KyT/5g43IQoLcM3DsodXoVwM4asu3PFgkWy0v6Hc5W96Bq5+3Bkqr/im5dUU4a8ZmJmLLvOGIBr/
YUgOtOsExHDe6Ulq5NVDfE7GYGdnBqDxtATE0C9i+bPJRR1JmuEmHmoj9AJFB+0eVp6LRghgWadQ
OqoDyYRKqGDuweGDouv0sFT5SRMpRGsdj8NkevUMmV21AyW8IUW29Bbsq0OzBrKUjIVYTnAOBnL2
hUcl/AfyE8tVcVQRb+3FGknzKc4ZTegXRGZEOBJfOZ341fQR7arrLcBmSb4h1nudqpGxebMMs6nh
r99BmN/iUDHCNfPSXR2kiJelaGrXoVADq4lhTEHHG8LqFPbF8MNU09jQ8VR5l7gk2VaTgRcoMh/4
gbsGTvA6x5M08aXBvBcBCWuYSzXjjp/LahaBw9MWlXKEnQPDkQ2UrNK0+0owXPN/PiJBi3YZogHu
LPBiufa/1rlkKFItA1ffIg2hHQEo0oKX8BZcui7rX+oGTgwuQM9o1rTv6JQk6MJ3hUhpQGmxrtfe
dtHKm084ZTfabNIWyPNrxdAzYQGcNqCIPUeNEaCTartoQZjBby+JwkVDhJ+rDFhz+WrOJl+JG3lV
81pJL623OGhF5KMML2TqecZsRLiUFyUlxjfmFtog5qV2oN8lrG5QuehkjK82JCgcJYY76EWKsPYb
4nUzckuhzyZvXFda9fXDGe9yCdpErs3Ixzj1mbHMnpZvMSwLE/BgbmlWjAyaKR45CFq9O7PsePrL
x5E9hQeKfTd5/TVleieb3ur8gAhFRkvZwYRgbFBKi+d1laEtojbY7rJDxmc5u3t6rQMfRwwPk9CQ
UkRVHqtTf1pCha5rREsHd0QH4EBm7KwIqaYmZMINAKqs23t0UnHmnrlY5vuB3X+fYPemOGd+PuZ8
9jGly9sxwnJ+uKGPMFzb1LO5B0Z3oJPh8vkWXssl6HZ3+in7tlu75c/g0tPZZSTwfZSLZ1aSjOcH
TEw4w65jzJ2jRwcHSM1OtMgoaJzrhZEsf1zsfTig8/FkvDMyutac8TcuM8mtMotCRI8TLXIJ3keh
lnSi4aO75qLEUITh2izarKoIf7DBSW8cTTeWzdHXLmpEEkrYhw3AY51LxlqSAUqOcFEBZPIc6ifx
d34d55mFd2FJJAUAjBflUn+BOgiKzLsSL/mvbXohZmRDHTZt39wwrpnyjkxMQHHujHBogZKeZCX5
2ZMq8GIUNnQLz9KrXEoj4jwz8IBQgFFnjasmFHCAZ2PLs41daO5dNsx6iuNzlfGRSxXK04U6LoxB
Vh2NyEeDGhH6MVG63r754huXDhUKtbOcHcPD+h28KYceuvRbEPkQsm35CorJLnEd+e3A1dYaAY8o
A+XfID0Ly/RxSq6S4QWfo6XT0qcVEgn8nv2LxpbWTyYxowCbG/rXEy0xux9FasKwQLZx9pc+RteM
lcX4BEZd6YJvkDIAok2cM21v7nBAkF9cbfJv9I6B+ggm+XB+hwldzuHwGc5zbj0r0GaG1jwwX10M
q75LcIa4DVoaocZOjY9uKoHLtiIP4IZ/UtUvuJ0WEG0tb8WHAENwQ3D1NDamE8EFtUuB4qoxJB9G
g3m1JlK2q/uSvyz3Vk4gqnOxQJSglLrgX4EHHtp1qaDISPdRRRDuq6vLDYcbJSEWASwRvFP1Z9rX
jDoAAQ/XKOMv5sTqQ6YG6yoV1VbM59iJ4af0l5qFOcFOggnMrIQxCj441f2+1Ko8AVYoyrvQ2uHm
SvrXaMsgEgPmr20weXEeeF2Jpu/wv68KooCjRX5GYg6kGMosV1r7c1UMTKucxXp52gaReN8tPlS9
Zohs5BbSNpv/eBTYWmD3TWIRtwxXkJz3HupXA6fGh9NR3xmPfgZdPFNYxIEJQpHru2jWpn3ctcF9
jwOioTmtydBvCKMvcwDYUACQ5CEnUMDXtjfWg2jEGE2pUcIvBiH3aNSFUIWoMbpnHztlNJ72Nlys
4Oq8n4w4eEokkImzGDdYlrjttryizmyaCpXpUDiRMBw7J/GerjDHhspJC44R9oZnXQFxpg5AXsWw
v02Z36AYs+8FM2Cwk9WajP1efOZVvGNgwvqkIE6cKTwILh+zEEdBlJtifVS5ZGxirjLCpR4WgzH4
/t1vxAztEtDhUl6qGH4rJaVxOfilCcrZVjEskmWsrhgjX+4PfZMSvHGdcYqD6V88+nif4usRrWgd
P890qaFjQiUIOwlF/ZkpJjLvELiP5NzOLPttw7HGTz0PfORCm28j6p0rQ+PiTTt2BbayL6jKNAsq
Qf2+xWHSEgwKqy6quX3wgXMSsUJtYXHk5jaSGKv1bQ/PP9/YWsxGluHZxeTi3cWNb8SHwVw0LqA5
tV0ha7rHWY3Qfz91BXVFJVT2F/hljuRYm15ZLgRalj46Vxsedop5eQfH3NFCJSxXgJE5mR1C/dgg
3cqBWBYjAmGQj+w/X5Mc+68BI4x6dZYzEG5FHK5K7dvWNcobpKCbW2qjmA3TUIUEFmVeafdl8Uqb
LDIDu3RA3Xu6XLCQ0cX3HSFxdnT6s4DUhbfKQurFXBwHx/QWQJ3mCrLe+dIy0Z6lzhSgpfbCpYEY
lHKITlzqS8vT6qyBzf9cA7JODWaTJJe9dlNrRVIrBlKm1Ocq9c8xzE+di+8RJxv/jBNwDxUzoc1L
+7FY0TUc/UmuCMngpYv+kvf/vJl0gNYhGTmaQhs+ycQ8kHdt7peusCoT4fGbH3iJ/7f9NszQ9+uY
lCpSUB3393RzvbXHOBo2su2jBADPLxvR+fbCeHE419m5NLXVe4fjxzl1nzaBJdwU7rHBeU3OAGEy
PccWatXirhgtKEjgH+J8YTwkDBOdGqh5Qf3fC2Gr0J3kOauQiY/K/MKHREu147+vYolWnjGqJNB6
3zfFbCVhUUKrtZxJdEkPcPcUF+bNfrYCudpBrcNVMDN5eZJ4FoyT2S81b6aSR7pmDilhpYEBv38w
NeTDDfyBbi5HLWTJ5I7yryCc9+SYVS7vFYjK4BAM/C28sI3kKza2uEau26Imd1ZhRcxCSDzGnwTz
Moa3PiIBkTFh5ZkF6FPJY1/EgrIdZUnkLRSnd3Z7zCT2hnYqeuFczQOqpwk2t0RVzMvJ97lCVvhv
4M+Xhr52u6zCSEAPqRrrx0AxP27fL9t+hHsgDBIeYZhaCJUXAXwhffa/ah3w9WKamgacAZwfdOiv
Er/uWw8+0xyftRk9IN4IdonNJCBWWzF+9ATP/K2hXe+ZpESnZkC3H/GlPZ7a998lhbrVMpSXmhSs
pAjYWtX2sALfgMtM542m5KkArslF9d22nIAzw7FG0Tsey++Ss7hgb9RmVaI6brbp/y+gPaV//IAr
D3ZvzKFDdeJuAZnNbPeaGEOQvXUmzsJ9vYPZClYwkoTo86/TVqtpXwzh2bEdLiJEPMiYfne+5nyN
4H/8135pkZTURKDQmKWiFl9Pbiz73vLZyLHWoCT0wFJssWkMjtiC/41bxwgooDCbeBa0bo6ldPRy
1XiOsiMt8deSlhiN+0+ZIlJg28EgUlWvH6dzskx6p333UuICOnAJJvRPC3V6A7oFI+v13u8sIqcZ
MEwCXZwC/rTjHjj92LEV3K312m3hnUrxcxdaBD7oR7xb5ES3znZzuEitjVWdmSIiMJjGrGbMrvsx
Qt3QfCuN+wGGXljhXW6MWz5nSJP3glYEZZwDeAAVDrHo0uXia+AZcnHePSiOnkjwB7CmKo7N9eYt
cBFWnax866vAaJC4duThofpXfda63e1KSUlGRIGmFcZ3QbxkU749d8NlFzBYEkyYbyzFFeIORLK3
Q6lmyNm4Id+Hb1Enc+aef6xwDeRfS/WlDS9Sf3JSaiojsK8GMwMDKvpvIkE40QHi5/lSYwFZ6mLQ
RkjkMTpFK/23O8iQ9opX6cmdcSgv3kEIjyB/g5g93DVS567OCfEdx1fNxGW3D9yTMkARX312zxdT
JAcE6qpLt2PwRRcbCISdxLtI7RKF2XpJAeZ710awBf4j9a2Eympk5KafN5Qf5dE/Ti+DTAvdG2gV
7FikDP8C9l2N5pdq635C9Q1EaGVKk/nk3t+ig6+miuxtIljH5yFupSULDO7Oxspxg5K2WlIofzY8
hGWCyCfsuvhe9w90zHl8EU+skRWoe93Al0nTR/KqGVzdOIsHjWdlYEG0etsQta8eO9aR7vpq1cF4
bS4ia0UHRNhRb2rm7IGzBPK1pLm8GK/xgv04xTTqvJE9RaWnjIYFRG34q9fuIswS1xVMyyMus5sC
oxNa2L3y5glV7eFvk1rEgG4NE8TbHyRnHLrOlwC0810HdM15Acz5Jc5qow2kL/G7dlUyjK6ouXoE
bT0zwdDlIvPR12K+TUHa25XKloLHYm4YRteJaNj+XZ6p8hu0CbTFC/0Q5+vnsQ0BCU2eSnLQ1+d3
WnMBWDf3mIH9SSKHvjgXhRFAsk5xYOYRsQ7YbQg51cq7IM3sxh8iHGs1+vGx3VBHjkSJY8jqGb+4
Bxd4MiZmskRU//uoJwG1zHxDJILGzd1xjLw7NClBAe2KxXne4MzjJw5QgERSRXof+/zubBogJgMS
krYNrgyMQ4ol9CUMr3j95ARgFbSPmOD5GbdqEqtJaI9XReAYsMVOHix19Jg0EGKLZQ0iHm8awOTv
7/Xwh+DTYlHlJcEagntpz5YT32zKs1GPdriTqHGZY7u0VUXdr9x5Wi1uV7ZLdXQTyNALvpw7Ov0h
qoJ8tWBZl6uuiAORrr6UjwoRrDmZcHaceUGQWQ8AJClQqD5/q56QDuUa+ZYj5qC6rpMBIxrBQC7g
lYBcYYmPEd9EgpoLWjwHUApEO23wfd4bfcuRy+0s79za7mYOawDSHid7CHJ1O6lmqtiFpTGbfouJ
JGOHl+o+yh58RlUVFw+48Dy/j7RZD/9CceeHaXfMpfQS8eBndzQbNGBZghbf7wvYdP4pjdyfEpa9
LRSDXlBy3QuvCCAaxjpu9ATIDOqn0fAlzf7/pechSC6R69nz1adr2ZQb2A9tuTlLgJnDzJk3Y2E4
qg7kB38MjugURmrOWRWF87XAHSMVY7yThGjShvfE2VwvtTqdvqhnSg3TA/olqawNn6dkNKLfJpPd
ys76G5oeTzv1HwW4MB2IEfxwnuJ15bbSkl9gLa4VmUVXiONUYIsAMfEFMy9FQCpn9NU329/Bp996
kdh+85rHUEyEjCx7uvR88uL4pXglGR0PdwZXWQwyevdgkM/xuFSD1BUcHPnkQKKZdcSh2/2ZGdT3
yJeFcUCzJPcf3Jq7KjkInIKsV5mp2MvaMjRQJZheSb2c/VtoNXHj9l08mDIy8b/sZ7b7se2+bb0L
ciLnHPM+pmzdA26rSEmrVQh/EItlXosdX06nqGV/e1HXkHTP0k3e5UjyibYzHgNw4wFacOEU+2EN
8+C4/+ofcz9dzR0X0uzgcEQ4XohJQd7f8GwM0eEOwFFnsKg6ci5/5y9FSDdj+w0XVCcnNXNrTSkg
k+iWMoHlChLva6pVsBeWuZqCdBXbQ/+g1UnEAXjAnvBNXf72Tv3lj2dQ9EfHJIKL/I2/7x/XKWJZ
cjDoGVZhXxV9zOGBbIQmGDrIEa56iCtPi1pPxHzcNafAOczrfyWPEJ8y9HnRTsghA+Hxm//yHl+0
mJCXrGLLiZrDWYmOxbC1UjJgKO30hnISIgBpApwcjriPPGzbl1XX6oyX5yenoOqgHvsaK/XioF8u
okxhOxUHxzqs7rTww3zACXUYsu7Nr66sL0ko7vGcHjdqc8I5BqyObR0uHfRya57M4oW9QtGz55o8
9V40S8+fWp5hVNaRgJio+p7NAEFY141gj/9uOiKW8oX7PKVCnfxa524Y9CWur/0P9RqpdOEIDCRF
WSj/nLjcQ+4ttNVl8w+twrPow588auyKWEGaA+U0OLLB8h8vqsTuoJZjmeXYCQ4ZRDR7a0OAO04A
1joJvhso0lWVIbGg/qTJ151eRAAnIJrWflCp6BL/HtmD94rTQFoyk5jjc41kmfMN1dpkIdRrWJ3M
IR+1G63viWFmWOjzirFfy3YnwAFWr3GQGEtHav9fYAXV+HVijHr/Rukqp34hcNnCanEQyqAorttY
/zyYuc1NgzLX+K2KaVYonWgq4b97DdOQ6q2N6UYULCYgHPRUqZ5Ki/MO4Fjhm0hxRy+YEN5+XrfF
oodHUnaehMW2BUC+f+TT/UwOVi88glTZhe5rBZpd26K9Ol8+9qv2eTFfuzgS+5YTL/yzTjO7T6pq
Cyqt0QsDP6B8DTgwYJvK74Whq2p/Baesc4sqWhUjDb4nFSUZMqymVZ0Qr+0Ko+q4X3I3aT+uE54L
x78J9xGpQ9I71wUvG7prn59EQ286lVp9FxgV4UQTsBx6BOXbjSiW8jj6bYj+3SiLZkpA3c06enfm
D0XLzOgxtDZm6QECHQGYG6hbqod/8rvKTwBH2c4u/6ctVOjVKyc8Cj3lTM3w4nbmfhG6fLePjNWQ
gw8kTN+pnMstjn2E7CKECHNTbnrVgHyNenK9BAhElX5yt/0f9mz1BNLWHBBGMawpZgEbHCGMmjqR
aIMrUD+DGnjMe9J6Gbgk0nMrdUFZNy7QheTZlzsxyLZ6djJi8PT7L/9p34wNee8tvl3gEKr3BIA0
gRR3uJrr8AiUmJRjU6i4RaMn8nnwzcDunL5gpzp1atf7oZSmOCW2kGuTqpNBkQm8liOZpK5XPL0a
9WQ1+O7uEp23L07lkV4pARZPc2FvJrNMVK56j76/FvC90jxPGzdZ/BUpPx7CNd+jm697Xaxka5dQ
aGj+zhCoLVWBbxOSyaEAr2gL5X9bQ6QwPaKaiMjJIPLOofOwhd9PczGZB7OLW/CUI8IVm04o5C6E
NyE2eXk3wxeMTUJxlgAVSEUEhMsDyYfUcFOREFTE0z3PqMm9y/niv1dju70TA22UpOVdVSTiVQlF
FZDpRmpeDcC7fA0EEJszLQQUEXDSl9stZluzGYvS878r+TMMNrBpxIATIW/MKUtiXL8YM9SDO8Ne
J1VUBPwOTlm0xK5vDi4PdTNnku+mm1ub/pui+rSwtblsqPs3mdjuV0ZZa6Owf9vx5PoxzMSwa4EH
M1oAIIwFRoz/LxBEK/Qsrie4oWbW9Nv1Tl/5wnSb6193wckZ93kphPYsBgTAjuaOSDbvHKshQFRH
jBtYoKMmsJK28D3P9d+dw1aqlqRkOzcnJCih8SflLxStCz/funcEpg8dr/24ZanwKa8k0zDaJr0U
7ag/GDNLnl8K/XmP/R5UfLTm/rltXvf6Px+eYmHw8u7kpfA/nd6v6Qe9yUyoijHuhTZaXTHAuNBT
7bWIEXnseflN1TsobEw6BC3Szf309QbvV9wvXukkUsvx7DW9Xd0Wwolc3QfctgepbH0ZQKUm44xN
tYgfez5BXH6T9PivNDMNcRX4Yk6tA8+t30RswGhv3fK9EgYhI8IztQ4Fyj8B3E2tbNxeoo11Sxmj
L1JVbQ/yTR4IZPNqPEnQVYN3v3O/NAouUq4J/lZrjDUwqq0pZMkBt+5IkDAfahdnIDkXqQG32m/5
evCY4T586I0ec+2KfgUaatTc2erNfJIsE9wVaeqCDWZQa5gr+4Dzgg+Tb2md7+iuYwfKOclDTSge
BODWy6c9FSRpm8xVhMpQKcNrq07C0hNhhMVmKChFAGzusz2TCrlnuKC5kOyF+4EzJA3bIY7La2Qk
E+8vYOa6sAEszUkc39DUe6BHzdx/u6zFAYRddZJJmFaGXp42ZBgFUq67YD6l+i9Cs+QrD3ukZRyg
3LcEV6+3meNHL9hoSfR9LYThmos/zJdjXbxqH2jYQXY7S69AjsE4UO7x0vE4NDIT/BNurVoo5xiz
aLExzlA0gvyoN6v+Emk0A98S4loSSBDnjY760WZ6g8BazrhO9G7lIHQTWFA2jTT7g9KQpPVzCUOa
2p0nlwWPpCkNQA/PK5IUJuDxo80UJqeWdPFw2Q0sjz07jdOgSKgebaQzKl3nhc9VqJisXT71lUhf
zi4cpfREEHPp0wVmGHwQi/fSeoYeLrbXNQdl04FK5fb3FKY/AyJbY/ld/pvE2HvLit2IZgf0CBNI
bOwvWU8TDsziLQzEJChzD4F2pe/nB54M5pfY76SYeOct+YzX4+R1O7RAw2r292J2aVjdzrii8RTM
wdFuYjO0wYWLxbx/IOMLWc19EHxPabzWCQYizyqMLYA2MLbpIjik/yo/f5yizPS0ah1uXHhERlNo
XdEOLglHzBJwnDSfDRsHrCXSQdyV9zxI67OT23y0JCVD9GZYE+SxOcoPi8jKghgXrjcPyqU/taZq
qWkMB2x4leC8UMJC1aTksUtbDUGmIlrjuiahiPX1HLUUmWiRkRTcwJRSDb4H7HAYfFT1VQOD+2PR
W95MzEYwXYiB7TIwa87+ejr38slWba9/jwmLtEwEGUIlIjxWcor+ELD+XZj+2aYcFMkzefAxTcMJ
2tn60V1Y8VR8EkHuMYygEIsuTDvp3ECADIdVkGZpdFW01kxDPaBQQ1XSgwyn52YRBffmBA4Uf/7N
CDqHS3AHp+WXnDg6KxefVvzO2v1E1vVDhnBXa+750vZdzdV5nJOQFn/TqU8vhH/7/enBp1r3DR/O
O7IfNP7urmN1iZhQc2ikT7u2hemW7qvGJK040j/asaPW65YNQ0YAI6FE0rpzT8a9D1uTbRKXxrw2
fU2aRzzqFQNL7RgwJMcJGJljh/d4OAVcn3bQV+XUlITKVGOCrpg0/SLYMj5ebEWZokRmNNhKnRHj
elJkRhV1a6Uwp7eoCWtuviNI12tJIWZle/IG0lM88dKVIOSDCiWswa/i4n9xlotIoLluns9Z/1NE
B2hu12hVwFpYfhRu5l0JQfWtwcoGDzZK4yESlm4DUqKgNOYVnuRET6nmMotCq6rqF9VHV+FyBhiq
DDSX+25vcImWuPlAD9Vb4Zk6P9spkW3gnz6dqI6gOf1xO3sdHNZuKifCmEQaqo7EouzvdSOCiFhk
sVmxOGKrWnkwgiBgQqolkZDECPWvJDv3nNTkwF3pAX9R9MYsJkruhkcRgEe30Ee9sM12iWk2Sp4/
uRosJ4zz5tNXU+eZVFQ+lMpjBV4W+2l+fX5Mws6IF41qyRBtrRmUvCK3kCuPU12WELuxuKr0riNX
ZeSkjDMgcqoz9mHrxGhX5edJtuPmYCnLmcRmkWkTNmKVajlo7s/Ua0gnZpTPCoRxzyR3Jm7IEJYT
aOzu+tiHH1nRXH84gpRRW9n8Hmel8fn+yLTErSE3/KiM+rXmA8TVCAXcAKkMaguApnQZFHHJXW8x
Fq443v+QUX3zKV7WlD7UT2J048apBkXqKUDeqfxSrcUDhvsibVUFYioHnAG4zdwbVFiwkKT+/RBW
/TpHdflTxKP3awHlKd7ATYjdUOz21wfiSf9yPZVKRAKFaVSs/xxEz510sqY4sFnvNdmV8dtZfbL4
as8nWC4OclLwxlIjbtBGB79S+RyNxUiIhgnkX4wN3kXBaBMzEj6xFmbK14qLal7haMCg/egMfAhj
Td5guST9K28RHlqDeMeGxQ5W6Q1ZgRQbzg2u6z48E8ojyryLtrdjZB3qG3QMnQADllxvLjlNYDr0
sdjzBOS69gEwRLScZq/3Ormu2mtr+O9cyJtPcUbfHm48qXuj/+mkyBFD9NhP8j78msgBIaucH/nO
F4Y/iTZvwgA054OARMCVBPXJEi5H8JyeCVrFSLYZ5lZZIOys68HuxSxYdr5/kVUFLprNhh3wJkxb
n2LBf7WLiU40KzzE1RgwOTSv4Og7Ew8D/mpW6YbYu994TJbjII5ZA85l4Of7VNFRiokWTN3707dC
naJ7YH5ZgwfuEs8l4I5IOKCg5NWA4GT+IJKbVBV7scTPE75SRDDLZwkXD+fAhMh9lCxWhdsf5pvA
I1BHHz7USwxqMv4j3RoipNNl+Xi/aaG9mI6Cszjrn8w0NIKrrHFQjN/orz3nyJTZ/MRG/FvQKgVd
G2JLteVoUQweWqttU9cZ+IOIq1D1KpqVPm6CKqEAE5EoGcvYFToWqWvhSyeaZhcsSFFiLKVjrgqC
u51GnoJK/p5rj4oDYqjZy1DiX8GMBpRufy6noNkvwKtD7FQuTgon581kUpPKbZH0Fl9SWRrmhm0Y
rqJN2tTb0wCIB5NdDDmcWZfXr0oxNMKJHlNIwufVKvxM8D42S5GNyRldT5TwdZImOhtfh2AI2crm
WQ+hZ2BmIk1y7OuZaMUQsIRCV1iwozMRV28NTPPCoiBpO2lotCOhBaKcogb/dfLGSu32zvitMuIo
/Mgs34eI2X2HqtJPH9HSZBs6SCXZNp+wtKAf47N0tjvVqhrczvBqKKB8Kp+TGOxplpLZ/zq03IZ3
A39hs9Ehq77Z5uPXtw9nkyZb370J1+f0DmGmfb/KU5AqABaPCAKZiG54QqqT4hDeKrD/ocZapx+v
M34izC9BWWKFfAfEuKsWYSO04JeZ/eF/nunIg3NapqKJ1Xl0C/tK+EJgZRQsF+DbVY22IomvcPGq
mPKsyF3xJYwKw/sPVEE6CLf9C4bHwxmonPkJX+i4zmVH9S5PCaqIj3U5R69IE/1BCz+pwibz8maD
NWlq4N184oEYw5A1o6ZncX2TfyaYaNHU+Cj5anBF6MZS0iQNjSr2htEvzUZ+8pNKM3pGfGKUv4uw
C6JYm3skgRvQr+kxLvGVQZwFU4wkGhDuCQCG1x0YVP/9C7E3iptVMFYdpXqSanrXxMXnKr326bOF
xtziLY6ICUTmizrR1CWdaqg4TlAjehTNS97vAbRZM5ebWp4fOS4RFTR7t31+UgVohovTlsIHCWy2
IYtLIgqYi50gq4B6SBpCHlBgzp5rCrJqNNyOQxdwchYGd2meyDTJ1b7TP8E9mF8ibxGe8OPCSS2B
u4lLZg2oRZmSS5fdoAef/MJ4Wbi7olJ8WCH2Iy9NxYk4RyzYfw4XzWY4NtIdkiW3B9nq8Mhb8Q3b
0th0iIrFEhpOlD8oO9Ifc5lyWo7JgoFuZwl+Hz8QDMolJ2wUcGuo4IZ63PnhKnZ6Uvc5/FFjYN3h
2fkNQPcUC3ifUoHvwEKYYTVYS0a7ksJuVtqrj8lmTNsjsU0tgzRNv/2hKmnuwNGk59mXbqIh4BDN
HHl9iBZD1C3e0kcH65mOCvB6w7szbArIeLiMUOijbfGkae0ukNx2UuDK8rvtN9WACFPlzoerWmbK
xSOOiYUmz/XECQL3o9L6kdduUIAEn39V4rqgbLyUno5UltHG3iCQV76P0nBt2VejtDAd+UxnSBuK
V1RGwTCF1vb9TWxlJebyS+zfBzA0MGdBE+nNcG9cahB3NvGEJ3gF2yts/hiCRQj8pvy2C2r9eNvi
w6UpOjE9qGk7FQaDXsg3p8lVLcUeMf1FOFpD17ZXaNNMjFhlx9e7rZcjJ34K6lLxhIgoEpfr16qb
kYMDyXvqKBdkFrw1rQFUpjgUEPhk1M9LF8TA/suNiISiQLvH+rLF8O1/tt8W9NJEnp65z5yXEsRn
Tf0nueuRL8pLL0RDu6tfEdrGynFsMFIS/6ClK28+ZEcS83uFCROhAcgTz0AVf/YYoSb3vEM4t5yT
ke8VnMM04i/32Xewk4B1XATYTLl6F66ESZ4EVO8rQwAKAdEkjWtlhrKP3mOXWGqSTngJ9x00kAH+
g6pxtsENdB9cL1Uc5lpJqTfsp7sEBQ2bSVqHQNiPteKGX0nEU8YvnkKTIYk5KemZXSP1sYgDshUA
9GNdKsWRb7ni7OSLhjK3kaID7XGHnALBQvRdaumhFnu8Zu63djKwuvDg6XaaxZIMC8ax+RI0W7pa
mmqxmF2vNHve6T7vIoCgNQJ5K/KnFdKAyGRcTz5VJMtGCdyjmCATdpDsQVxOFRlvyM5SBxTZo4mi
exCR3nWyLX1C1a06ZBKroL9J0BP/pj19yp94SjMOehGjfb+2dIajTS/pmtrmmqB6m3COS0LY6bBR
k4lIHk0svujuO5xHU7I6Ph7Gm7ObTT1Qwbs6grXt2nUu2kcBYoc5vV04RcrooxE1Mq9EzMmuPGyl
YoJnQtKSt0nWgTAXj1SURZ93+BnCzNcKfKXtrLcZDgRY5nFevxrkgYzm205sNyoznhugfQlU90Ln
q7W8EczQmjoWVDDtOFhWbiPfX3pJUHqpcctwi3e4zwkhv7Qi6z1FXQhjRKYcvrrJTe3U2EcEysga
QLMJTMYwy9c2bAAAqp7k/mfME+QIA3bilr/qsHzM9wP+iuTeokRWr0j7BZaGBLcfe7V1cIpbDMgU
ECz7GXXQqiKBWHoTw8D5SBCL3GGMCumxhuztn9lvmz9h1fF5388oytBHH/2GX3j0dWXhCx8sN/1Q
SfFxUhyIfcqypQM4gJgVgvhjwaQF/phHzavmFMjZqcdoAnR/ahZj6zQD2iPE2ZH63wPKfvmGpC/+
onb8zgfnGk59G+Hbvo4LPgI1TFRrJG4xtbPI3f9DoIS+v5ubqktfcsoJauwNBDQIbutH9nLzRchq
HDO7hQNIzyRI3nFr7j9Nknk1qHFLa9LSVM16T2y2g08fNf1LkiD4OBZyfuiZ1mirptk40CHUuZHl
pNfQx8bX/JPT4wh02iICvAFjJsTV5ryWmrmLjHCyBbDhhrly/4hRQOEXEO17EkfsGW0RS3+t/Urm
6two+nuMOLv95nvV4DxZ1Sy17KYyuP2Cl266On9d783GLB5EOZyBQmmgmaqYm52DTCgvSzUHpLQr
uQBSgWzE+LGABhY8Ul3DXNWC1/5qG7N3+4fvOhe7A7NRO4bqMmQAqDYM8dYMFbG+R31/hZC6hb/m
zjVwjSZoyU97Ra73u5fREzHfktvuINf3sTg4EtKA/KyRf8XdV1/rw1N+7o2qS9jI3hnbzLqAQ7V2
GTSy9wecL7Ffh634BuZ6Hdijer9Sx8uFIRoPF6wSdYVIf6uz0DQxbs7FLS/hp0hMLeocQzB75cRP
6UkTGRurn7yLYK/biXFBAHkivqQoQ6vTizFOnYJpO1v68/xXSdKZwo1mGcOFc6ESNt46rxMSEG0K
m+3/GONyvpJJDcEp9LqKNqb4iSg9D0EOx/8RbJM5acQAN0Yk8gg4aucXY8/+20mGSFUCiBX+sMjD
8a7+ioLeJNUCS4bzUEqi0NPcTq/c3SxyflLlB8dEwZ++3ftSJ4DbKAV99f7ZICLOw1b0hLgpzxVV
CBcGBg9FWMlRQq/GA5v2STA0N9d5rR589WB+73k5v3Gnw5ymlOOyNcRWEm6BbikhL3eFX9dPd8lx
rinpaHc2wyLqksokty7njh/uvM6tWC+/YTQ6Msb0TTns575byNutGUe4vhQMNBVeIpCVWycuXUYs
ytGmyDFNR7Xo3yFLBb0krvKcY5cUFz/sTLGzE6BOzclqDxypPla41ZjUwi+rDLTQ9whqUB0B6ePb
kWRYItvv0JYEcp3f2m2HR2X6pHcVIVcGu5PlgRYa7BfognuU7G8PnuubZhyk9Um+wmamIJkTjaVQ
sEyEGhmUHtA+oN8pAuEDOLnzOFl1G8w40RaAiDSB2wtIPvdL/eEZhvAEDsgWSOIokm67AFE/MnZd
/pZ8JxLMKej5NZMlu3F/smdG1NVd4sWi48hRYmY+ksj2wnFTWhBUJQxs7m2apzVJxIxPL9lNnncf
SV6HCnZ/mu+L4G1PDBve1OB6x2nQ9cBC2dIrN7ImtJIKOSwuNwrR137RN/am4TTQyXc17si5kami
g9qDyON7+JKxqgida+9hqpROA9FD0x4amx5al1ygFWVGaRtvEmczV8RSN7Y3HgphjVONHRnFs7yE
PZd/FY5ggdz21QpfsmrRCbew/1Dd38BcShi6/2QnuMKKeU/H24H45BnUHacdDTN3RsdavbZfLoqq
fCJQrv8Ilpx/pVhJAiYRRBGaRAYvG7E1SstWO89l0JjxeIrpNkwOwkVujeMIP2A+yz2ABOGHi0x3
b7iBZ04JxGfP8XhkZy73TOlxwpYH6YKyyW64ZJhMsCDQSeRa3o5BLbU0GaNrsxBaTw0IzPZRs7PV
JAmev8b+K7zkgmFH8PUjMV0mG+KnqONvHxQFD20p6k1eFLYQPnDB5celMSt41hJFelgxug0R6Cgu
cyF9xw4H5HcsRlEZzDB35hyBS6KQgIsACPROlkPTch5koGmiZAqlug4bn74gOe8ouVgo+Cf7PRGE
qm/Ha6cI70hRvFx8AU4lpA24/l1OEbCM9AIN4pQSn93YHrXW7aJi+e4ShYYYbcTf+GiyFDeHmEgC
cMr781pVNi5m4R/0GYn9y9c8bgoRLC6OZhmjHqRhqMWcatS4nH3f6elR+kmkddf8ijLjilBJ0R5m
syjowOOqCmHjXfE0WSmR+iYDLsmHCiEe0YxE7Dko8A3k5QKtuGBYju2w8N3/0bQvtA1GFfJ/eG/A
rHmuOrKfpc8zobyJB9HvfdP/hszxJhFE82RO+gPCdW0xSajMOjrN0E6SPv8KczJYKkH/vItb0YQT
itLwMRme//H5n2NXm4MiAeXrQvNRUwCc7rDy22amRMBtitvefz65vc1xfcEvYLMlbH7ZirZ22O+e
JoBX4aK//q9qAns0LEpuvRD4j9quHgaYumeILIo9glNQpgiQdw+4aYDSrqLQniCcj1Nfa62ZvdGy
awb7cuvx+9XInPhpQEpOdeEFmjuTLOrfv8KL4fjBLlQLzGksaZrUxIYzgFAjJDtI5JfXXdqYPHRt
HEiRGcSQfuxS9rjnf18SAr5G06WY7TYp+4FFZDhgbaMdSw7DFeb1FzDUHSBeJcwkjSztp81NeEPw
b+SnvW9XGww/gYCpVivw58r2I9pcEubYDihvO/XJbmhKv4zRdsYKM00AFYRp0NPEXECoYgm1Iqfi
sadd7RIfBvJDcDX+sOibaDVXHHSTxHVLywAMejep/24g6jdUyb+UfH62G+QfnMB60Ub1DGxbHEOx
Hrl01Kn55+UXhedcndR7PYci2eVAYWqwXKiktI22LPf0qezCuPAm8EQIbcAG90achbQqnkWZ7odr
5ZJ58jxdAuTAKAmlmqtE+VDM2FVFKgnG/Ll8nHA0wPOuIsdiL4X/y6LcO01Hm+SKle4Kw5KxiqGA
RhzbdlqdkmXZCWW6K3fRc3KrFiS4Ol/9WIfPUBwfcMCyoqmONTKgB+FR1Ga5dKbxVbAhU+I9WT1f
8RDVxHspFmLGJR5O2QpMFUF/H71UozKOn373SQyPK9QSzlukaz3H5fATxQCdkdHQjEda1EjT9nHC
XG3LWvT/VHwqP6Q9SdnFFGUBLzwrwVaE5UU/OQC1GPqxkxU+IXOIqOy4SKzuR6gWO8loxAPMjk21
SW7qdQ4HmL0x4MrAjQkdMW1Rwi/+ILPGEeL2s9cU3qed5QK/wCveJPQiR2eWD921n04myeWqPmrA
b6rN43R7BR9f0Rx8STk1H75uBG584kGeENd57zsWotV0aR23MYtymCZNpIQyV4Dd2q8zAbHRSTfb
kU/ynmDOOJ6ZzNoQfHmD+6fj7zTFN2f3rMqS6qdaQ5cdqnp4i84EkBQscrbCNYug8uT0yhinY0A9
/oc9xfvCqlroveMr47GlOzbNNWHHWSsOhguH9DfCQwoPLtLPlsUhUOuuArL/7bQhNVKMSbJjd0yv
nTE3+7HnM12D72O4dzVkc3z/j89TAaX7WKG89vkceH/mRn8MW1zIiilsMDsFpy4HDu/7Mrgg7rmm
troouRNBJcP2+WZpWMO5ZDh0QtH0wPz49X4/i+4HBwWv2SQm7g6n3sRIrdI2qc6GsaPP42pd6LOr
XLx2p8irSChTGDWi/DEzHKuOK1qfLOiU/zCI0Li+N2CcT6jXNlmbK5/S8rkr7ZpChWAohOrvR5mZ
bCSY5ayir6oQXvOcSlbxzZbCPhympZFPdg1EwYT/aTg1WxGRx6lJAF70tCic0Oc2yt6dmHMTsA5T
GuttuEmn6wbb8Yyj/wkLJX0gJ9e7MZ8TTvECvPoIayXy3jSvPpzXqIgjcwSQmFnxPekwIUuCRgev
i8XyfCTkYdsdMJ41FJ3GHBUQZHVpNJ0tmwppn+cz4I00FRSuY05P+Jibvb6taD8u+TA2xhazPM8U
YSvDIe8apbJn9kzYVcwjqRxZaUvLi1ZzEer/E2eohyIqOvjwWtn7P6jlCB7hcJ2p7tCDcBYFhV5g
e9r5mRwui5ByuPuX80ZirJMs+HwUJA/qCmEGAGmAP6h4KS+eGmMcZ4R7+5NbEcnTQ7VUnFAoh0dW
xB1RzDGU5ZO1I9hhu61hftVpMiF5C+bI3FzofXJPjoRz6v1witOqhD2XImZUUCFCpgJ6DPasLJnF
/JhI9Bg684mIRxvz0etHF/A66oGNqLRCRsLW0lobzJvh9FC6L1BOBoDnNXnyi9RmtxpiuyTsKHC9
P9jyuhzVFtAh0b9WSJ615H6lE0wW6CKU7uYuHzUQ6hIdj6+is2mpk2p1glCZesQN5mGSOEJ7aoA0
Fv9c7PB6LkeIP8LzO/w9aiMdmXULvsO03FK/MV2RLoaPYKA+x8hVUmot9XIXDAtaJ1JootLhQyaT
9lRV8CT7eweC+Yps+G6XHuVj/WnaLuLl3DR+R5nvFueaa/iQOszyET3+9xbfz0pYLCYeVL3Hf83O
X4R63Vbr3apOFyTDq0VK3BMKMeB1j/C2RLgUr15WiwMXBiydBLIonTpdWVg7WCB6faZUAvGm4czZ
F7DUjMD42zVAknXR4yNKR0ShXmoZlFny/PM2v3/DTVDJzESVza8e8c5Nzi6fB8GY2uqLIOaXA4FE
f+H/ffwntFOm8/LQHsBt5SqPnfgsfVXjAKzriX6up25KC4n8PhKN+VqT6YoetoMTFAe7lOIwfPud
flG+iCZMI54OMl73vJ+aGdnS4VRwts0NlurGtBlLp5e1tFu0NNquOSnywhNGn5SxoCVLGiWd+wK/
snBKvJnck2+8eoTS9V08HcR4/EWY83kJhyT+KYdvE7cKt80S53+lh4Ts48WXcuF/iTCGeb0CoEyy
j3fXYWK9ftOZIuwI9xcDhdf4VEqlguEVO5LOCl5X0AlZBY5wducmI2VKlLIjIGHUJ8b4MPcB4886
KZrVN1pb+0Pw+D/OsBpbXhxWFzQP28roff/QFNQbrOHlWuStK7iFbFlmIopF0nCYaUXRc5GKR6L2
sB4vzwVfrksfvFW5eAmQyEL1S3/iy3WhUSOOAGonWbRUssT1HMk40fdimff61F/b42dv3Qf6XHlv
aoj3ybY8OCIoxtlHixptoUnupv3DdPXIuDm/1YMKadE7qLHHb+NjR9mCTbDUBHbuBOp99gx2atU9
FZcvjW9bjn9Ipjz0QdltugnifljVpHNdA1fHnk43TGjaR+2v/a5GtDHg8R56hHm4Nt7pdAF8bMp7
99hPPVO4LKsDZYGdETv7WmjRxT2vtxD6sO5Av5YgU9iG3bsOKbcp+drUjXLcJdB/l7cn5SE9LzZV
MhWcwZZ/Z9dTX6nXiMnXzuy6ISNKSdljE45CFo3CwyFtFjkqnOF2sQYlsbOeaORZI21Wg0SPRhik
Az3u9tIdNIYD/OTBd45r7+XBy9dNSgKZMJvN1bUBQnNHRDJlZctyQH8rcXv8tEInH17jW6u6TFxb
af/MC3zYdyMzypfEgV29xffK2Zd23684zK1AHWYppBZ5y+20fjRn/ZxAKoVRZFvH7gpNZwxNt0T1
lCoixPjLjgErtk4MqMARIdJ1Bxxom8it9D544pMECG9dN1qaPdQXA+L8qxrobyw9s3ybBoxbbfeM
FrMwTmkjqWotbcaqkzR1dlNmHXwmImXe/+MVtReUWfmzpM/AkzIU+y0UfBMkEIBFzH8HpEW3dtXD
pKzIh4nV9qgdVaCsvkRp15DRK7fyQpSd71iuiwr7+g0ypLHqULo7xzeeoUCU+hOMpQTDI41egENf
gD27RXvclMws3+6JO7ESGjzuumpsTNMHx0t9DO6vucrWyCY0ufuQsVg115aQ/XgxA2EwF81xU/A4
nP9KeL6cKqftNEf93x4J9mQvKkQQ39jizSUrIzckdRx/zG15EXlelWgsSnUCitYPtLjn/MBZulZP
TrHcnjKZKqKdG0PXN0/9zz7DglKhsQyXaKiIVYERAQQE4xWmeiGZQt8UZAERJTX/wfrGwwKyuDuR
3C7jSZ8NkS/Rj7K4rzUiA8l10f1Zp9LqAa08aylYRBz1p6SQpLVgOQBAxVf5SPPkKkwlti3dKszF
aloTeACiIxzr4LN7K+thQ1vHoSNsUuctXFL9kfgIyujXmbYOS1MWmfdRmtinLm/zhJEVJvhRJidR
IR37LFeDYIJUIZ8GvGHBHqMYgwG8/Yyunn3pgAuzYSDbBUG3E9IiaU9p+tcJo725Ps0kegi7Jxvx
Gn4AJ3FnWJZRVZu2DUjc5HZuLMaVjyL4/RcVWFCoZio473Hcu/WyjF61odNf7kCext5/uXLOFEU5
ctL00XmAsmvYMG3hadLt69e0pA/0sVC0q7am+4Sk7VnBIBxiVcB+tCRQ2d2cMk7SBShvQ/ZKQkmZ
RD7dqX1PTN6S6ZLFMGgbyGK01VlKlB8BO2i8QbX2QXhqq8jyIMje9O8rVJKinhrHkxS3as4vk8TL
qfhMEqOrxjWBC4PTY/Nm3wFvCcqrbqGTqSlnVDuYia8u6uhutK93Ops68IeZTa8FFePu5dqmS2jI
wBABLig3FtOPwB6HTR4qX+frg0laZqqAaSVhhhn3WtyMjVFyh9WvKUda68m7I8OuBY7UidsjLDa/
l06q9027Y7sVmrwGtTxP0L56vXinCKhb4g3PjgSs3GLaU23+UtMob9pVs5WXHIRQSBF+TkTO2wwH
FpenpVNx7cJ2xdg4u4zU8ag/Yq5qNtTmRMGGQwIZdAEGDVl8pReGFx0WzbPVjW/l+TJDwGI5ZLVU
HLJ5sfydfwaOK6DwSz0JwlHJmDTb6PcBV8QS0AaHMp8rqGt+PJNDEyDke9S7vOffua/EbpxA80oB
Um+9N8piv7dv/KfKQBm/lM88ya4LEcTcktizD0RJ2/YtNPHezusxziHA//DJ3f+0FtqMxCvcec2n
O5stv1fejxxguV7W/asJv0UCFr//aGJpCZO0mG4DJ3I47u4cTIi2g+aPCBOPVlbZAptGleRMKD/P
b+6kYZ0w+9sP37yCK9oRW7D6U2HexSUlbT0ScZKmheJhISOiciu8WkvJ4dc8eYGKciRSR7wafAW2
UyFLxFWndcAvyKpkmUmGWRXCGN1SML8EOzBSbdX0CjTicYjpQcFt+o5vlQ/kLwsSHjANDNbNkAON
P8MNpy8GrA2sDsHlS+XJIR5hUN0oaM4JjMEjkYfxNnNfXDEeg4hshkB7FalYs1GuHx/UrmXI7wkT
iYNSaJz0w0VmaNxrnQecZaCxxiVFRje42Bo31ejHbT3hA2QbaxSQiOMgPOPnZtpAINDOIfv41/u2
rToelVky5YUbir17hDer3xL0kIb5kzETdBhyTCEaCuy7mwVhvb9MOjVL03+w54EvDXN+/8Ye1/Q5
5kmCoKoGStU2cJzeB9XIjWENhemSRTzC7M/U2RXWxKmwzmKsqoL7JBhIxsJj8ZoHr52/SXfuydMG
qP8FPwnRDXqI/dDLu3jaSGEJOmfsNYIFdxojvMtWh5wYTBeDIb06KyU4TpHLsdLaU11ylRLPBYyD
QXZuLWQA9xa2sBT72qt/xhDORFETdpm5+v4YuRgB9rvcJfK/fWwbC46tcJ3rbs7tcpCM/eL+6D6e
Tp26yma8UiuiQQYo11Bidr4j1LEXp4I9HzLYCFKgzHVPubtlJtHOUpVIx/lwHuqZd9phBNl6QUUN
S7yAPQXCmn9fURc4Dks0xN7wWYWrSErZmjKbSB3/LPoZ4nnDphU5mVA1QDtKcZUdPx+PHn0axPF6
Tf9b4QbudhXRrGAAQSeyZ1MGAemVeAcXV+Z6Xzvr8D9Je20q6aiWYonDjpsJjx1209FzwT5CcxBn
0YTXphulIPkVeN0o/eBNX85LaAzp2w7hCf7yGHmxqPh7W/zv3frxv/CMi7HIDJO/ve0C2ClSC0Ey
/d/qSCeNuC77G5K2WyuYAUT/d0lbCuTVkZWmTUtLJ2qrPscV7VxJZxucxdzXllx6WZ8o4iYXv98M
pIXKQkP/5d3/1AK2qX4W1GTMalPn/aJvWgCOjBuP1jYySKk/25DxcX39P1LDIaryVrKVmfylE6AB
qhRaA2X41LB88+kDdYl0tC6SCpH07baDCyYJDiLJW/2l95ixhC7umRMtOkNCEKLJPiwDogDG32Ad
8wthM+xl9cLRXesPUJgl/Dwv3S2telhycr2cMaOq/t3qY19ofJ502PKEB2j0zjf6XW9vtFyzND+P
0LVT/R28eoO2phEpRo90L3YDZd7lQC13Q/0hFlq+dQ+rTcvo9+c0ooKPhstfXGkbis3aK6Pwbi3G
6QB7Q8uTDzq5PZ20YlckgdNVoN/VMXB4yAiuLXWVU7G8GiEEER4PHQcMxVq0brcjyF97aHFT0xCn
QuW7m+cZ9W+FKJh4Y53AjJbbzH2qLij3cvWP4LMwePIbiVLB44+1w2Ybje/H85pQSzORqcDy5E/Q
gCFHWmor26Q1qLdYAatSJz9kAZWOf7jtjuRJ8HwPv/ATTGTT7ZEYOGzSmNRffSIpNkkfGuL7y1Lq
f+00rkIVE/aMIDHGKqdKSMoeDUbOeo8eGCXyW/O8zZVZnFjBURtQAoAnDn5mJdVd5XEDY37XFYIU
pCDJyQvhWy5ol8uJBiZbKyYnkaS2NJpKJRRKEQOZX35fdIiAeUyTxxfyM0GYy9hFqn8V4GGc+K90
jAtdZ36pCnt3EXE3OLxPeHUoNubVy3SGbPF0M8xEK6UXsvgwywVRjQkgtJWG6vlRyiykH9eITDlO
MNx+gQWsfEoM1/YNaGTLuFZDo3hXHkRE8zt/3HLqTGcAuljhq//r6bFov4LH/mRCazVSC2/Vz0JR
C4sMKv20kx+IKiQYXTdy2R2ftvaHVjynsdb6UzYpfS8B6uOR6HwWO9z5dtRLnz55EKmq9ZgX/54y
8zVHNATWKi8nl5Q3nxBqqVJ24zdgofMJmytXDXu2JNsyS8L7arrSSh35P2of8jULSpjVdeDV2GSg
ZpVg5wU8KXXDDq7O8AbjxxPVtK+km1A54rL9QzZmv/Zxq/gvMOzKsAt/ZXTynASrXQ6npQDetXOr
nAJQ/U93KJ/OW0Jq/IalsRqGD3rz6gXzkwpjmTJSX69eawSVKFIbOTnFHBMzBSNrb7KTq/tydkvC
/G6BU91ShDjigsaDMupqIBn5ku7yFURF9tJtG/MilDqAGLoUh1THbxFmLIy34Hs5w1am0gImbDLQ
DSW7ABW4f9pp9dWUdtgZBHVb25SBQOkuye+HzJObt3lVEIbB+VGbsS+f2Lrv7IxY9ZCSKw0ApJ23
fJhYhVz/WIUjXgFYEc500RNyXR71olLgeaVQWySftBXQEZ9+iQpK0b8lx4eYtBEWKgAF85K3PmQU
DRsWWnflRu2JFW4npWs7CQlmoUYSrEJ0E6DlMbFUwSkaMwAbKkGDgIq25mZpMNeeiBPiGIkWcsyt
Km29glKktlfBAoCUf1qAm6Hs1UiHOCYt9ZRa/h7vmT7bwhUorvvjh+jzHyY4etETogsl2w9S3psP
kYMmvdffV/negz37FYVu5/Kw8GteliAGHPVRUUVc7SsXshtAYJh668NBF1woeHaCkCr9dCswss5+
gOKhGAfT2f1mPD4cGVA2YjYZMG1vVkZdDIlyDob7i9QkxPM1XyW0SXj2x+WS+YO7GhSG3HYQHIQw
/ElC0EFZ4vnt9ApffDMQwbxI1WzpAQe7AZIY1M8e5kKOMjyQVcSF86WQRICV39ZIFR9HrYDAUh3R
pnl11NUVJJDQiQFUpFbFkYQaMEz9e8Bue8SobcsuAwupDzodXqEua8dfstlizjOS4LBJroFpk0HG
ArLCQ0VzBjyzOu/4LEQG/KV7a0oglCY6j+/xNfgqw8jiXt7gdeIkGp0ZHxCjN5SlCqQ+KlE5SPva
7sHI+9LHajvgMbgWisIPAU6kHfQ6TUW9dhfh9dbUT33UztBvcvTx4QbMUxMxlk0DL4rZyU19797N
zLxXB2xMon6kPnNFg8UdZ9Pka+ZQKSTn4QKZ276wlpgmqXxpatWDcLMdFiwzo8nBIqu5m6xult/q
Mvjn2eBNnTE9OCsFVcuZruArxBlZzKHbbEml0XubuerC+9Izt4871l2DbCa02nSwtBuiXjdxNtGV
Symttgy68DPp0D2bWFWOlEIFTaoFKaOCXOmLZ180Rv2/DQ6DLM8IL1iWnwsusy9P8wz9jS9OtT9H
yUZ3ZysJ9hOmE6vwhSz5JZeF5gPhp0obrR2bIK32ygGObK6K8ZgFPqRQQTA74v7yk4qYKwurbhw+
q+axHB7sYKdWK7K8YYx3OqfRESZJnSAVGeNWKaTSxgCWKIvXtoth1zKdRZrcPrljs1fiNRICp8fC
ZkG9GMi1oDMgyzb3qrCjf3/RykXfNL/WrpOO9CQiGowX429CWM9dPxNM69Duqkb3zbQ0iFGd+Lb/
6InRYLfIeEGvD0AYyGNTi5il82DU4q+awp6sbSUMM9vGXpiPUZ+QS7nqzWtmGjotPEVid7qtHckL
Fbe+/3ZFEpxb76siR1qGUSZUDf40Z69os9KPbh9kVFVZd8JFM/J/WWRS+HcXVo+D2t9NIg22VsJw
3qHBly6JESL23wNtg5+qI628P9tt7TvBGWJZoW3aD38M7QWlzesU/h/3txkistk/V8QygE6x86dT
nYN82MXJQvy8Z/V0PKAPZEpsOoHVKlQ6jr9MOuEtpjbcz2l1YGxgGLIwQaIrBP0apAcEVwrSXvKR
rf0kLFBVYZfPneAbHWwYTwD2M27T+pUKVDQOJOZyjHn6tyfu5sd4KCVfhkWt1URlRjdmw70NeQSw
xAW7gpT7FDf5zjWO64aGh9pFkyLgxvlMThXIGIT/0i8PLmpMYuyOq7s44g/00FN+Lu28gxhsCDQd
mD29+8SNMpBHbAHlxkKmtiJCKcDZeNXJJTcCnv/wJUMVKZvUpNd3jfkYF4zf6hCu8C5043Uo5A5W
ZuVWJVGHGB4EGSwFAWaq2Y6LVaq3iSqLdiAAZJA90dMWC2XDdj5BHh0Ef7EpYgye22bjU6exNRc4
MU61DAtWQ0Hd2GYov6we/WXaBTNn67NvGrPzi1WuAUMcr0nvIUX/XVCl/+kKGaV0Fody8Bra6cPs
DRXyCeIf+YSpxl0RM661KI3A8RKPZbCj0r7u+tYZEdtVifYRFfosYgPmfK1wHLxSVXoDBd8HnFNS
hS9OULqWqW6YR+7iN8sV322Jtqx10bxnNuM31wplYCaq8RKtKHHoirKmVk93DQqbEch4l/R6GLYd
00Uk82cVFih46Q5H4p7wpGH8VBO2M2ujq1VERCiMV1Rk3ZdnD579u6dftJ0zKXJuK44n9ozT5Vi2
yOy6lQrGLre/8lHc+P/thFQdtbrvsynpP7P6LQTBsj3GRFV2mQq+8pDYDd1GJKWxChlAbktRtLQ5
PCtDLe7/3Z8tIysHQRMM1vzp5zmC/odUzdTI0bNVaEIO2w2EWDUz3c+aBRZz5uZXd+75/4uSUb4o
sfZM6/WkNji+Q7LEwx7qKLLGtlhCLrJ9LHrMFb0Am/A0kDXTBD/4odu3b6DIIO3lT+bMKBnTrmFB
PPYTMTz4L8475WYD7H5KdhBtPvH9UPC/Wk6x0XhDC04PqPfQQjVdnYHGinh+TFPH0Hm9NhTox07i
UicTaWT27sny5Ci5aLCgngwF07wwBsg3EuG62C4rAqPI/Ql2h2zPmAo5jicqSuySdYGTrBrns3hq
IQgy5SoaGcAS3eQ068zOxMbV+ye/bibV0rV4ixqTKV+IXsiE0nXtf7SbdK7Sysp/4wCVASUJxO+n
Q+6Yhjc61Q15RcdAQVBW7pOo+hp5teud0ebhWKUCLBdcG6s6itKYJA3TXrrZK0kEAWFYIpf8NYoa
EH4g1jBTXiuG7JIdoZhXKALWB+thN1M2t0KLEKzSD1l/aI3nJV8sJvaso6QGFUnrsSmKaFENHqfd
87wKKXD0Rqf+3EB4jZvtBHeDwLUivZlR9MDWdYMhTucE7o4H1ThxAlPK7G/dHRSupD0bliIUjB9h
OBUM/0dG1SHFG8ZH6MxCbc2CI/WPVZRX4rS3MmFWsSU/LV4HAlVsdCt55jzgdAGgw4jR9PPXibyQ
tiVfck99Z16oCvNiDeTlCwDIsjiv3zsknGAUzPl8NIRrxS4yMyGcmehgd6F45MlRjKJ30tGXH16G
C1MSGLISUloYINFqq75ItosZgeL3+oSWgwiAH8sZbHvV2efe8ArQ0M0gAC4HM8ZFN9a35VJJSTio
vLi7pIevkUfHMPO7Xa1bSfZwlYA1Da8D+CIwPXTdg7JpKFx11fR9VGZZWv3JLDiFt07APowRQxSp
nDbB6DGIK6w03OtJuRzUOiCdD9CmYHpmZkINGnlfuUd0d0pva1ZGRlqasf5QPhehHnKvLI7V7xgf
62/0fo7yvBw6UI69KfO2VPyab+KksDNTUdLGI5KuVnBLGzn1eNkxyec6Y8zkw3DfA8c+6kzFTdSO
7n/NmAkDzem2NekkHrb7wzPDyJqJtai+CQwYs7zD7yozV1pvPMNJ/uMG5MgtT0HGj4CVcpSP7f00
cC+GwDrmtBRR0C01SrtdCUbz+G8USW5Ug76jkSMJOSr2CahHHwqwwCqy9m59CNyIX6eqFnvD9mpB
D9SXgaO9u7LLLv+co1BArH/9rS150+AWI9IZrUCfFsMWXvmKEURWJsG9BceOzDCK90IHegUsaakx
Z3UApNTwUgDVcSIu9QvRYuKYEov/wd2Uv2TZdZwNOPjmLWTdR20TRanw88wzpfxcwl43B+IDngvq
M4z3THc97Rwz0J2CIs+qVlKlASKi+X4lppgCck72C8c4EeGePxu7MPwB2rjqZzhY5DAvt90BZ4sY
kwNyNMdo/mbxGM/FbRETINEBRhm0SmMH9fLE+llnH5RHUbU0prP5GzYUjvK5C1SbLn15WRvNdgvy
DCoRQ7vuM4RFH7cxegVaW2ZZa9hk0LZ1flinudbqE+vLumYO0wQa+l+uBZo9CTxbfce+DbfXzHOo
wUeK8bV2EE/05ocol7rhsuV4GekUZfgPzIu73aJphbgXqGUE/CKRK9C13+Ty9rW2enk5HtNtXUUo
+lDE7JJrk2LEe1efeGBAZLITWF2IQbWZyfHscg6iXD2scss2Iy0zGFjuQ4+opOVmxslHVPu0VumB
fv1JRxeJKuAE+RCtw5hxNSE62c1kE5CyI8SXUGrKaGMqqOcJs1Qr6T0ZJpI2g3oUrPzng96vGIue
oROkW2IJn2E9miSihTS5R85uaHBtvizMRv+qW+oGPekJuYr1fCjzszN4SFgvn8sccauFEZ9O9ZIp
AwU22P7PT9zIuMp5hI+Ah8GyBcO9+R9Cb2bVSQq/nlYcDgUr/PmqT/QQu1SMrrHsg9QDFgTfJZdI
KnaStHFTJHWDT2NWZblD+DBpJ82Wgmn5A9hrjODS84qcvsfy/ANHBrISz2pJHSW8NCCSA4O7c3bk
l3LeL3aeP5sthbyPTb16ohQWvMCMYr++6n8mXxfH8bHam64XROuDN+hqgR58/+3UZvCu1mNgpONn
WgpmxMU7gjZebwtis0Nh6QKEolxRMW81UEW8Rs2Oi8ZgalGupBw9TiwHDiL2jtP6xchYuoem+xoL
VJHaByXPiIwzjX9gaXbEKB5EEjVcT3YUzuyMITFRq22J3Qc1LaRVYA1zwzAO+HuqfFak5pp+FJ+4
NZMNGZ7degAIrgt609p1YZ6zfYHqUkVcIDbf5Vyl8EztusbOWK1f5gonEGQSWeqmO45lZiGQumQr
d+TK0opfvWZDRq4kLrAEgTAk2qHtJI0PnQ2kg9LX3ze6zjuGT/Av7EszLythtZ4zFxmY3dAPWAMj
gzeTQkGnOskVlQPlr+F9f4qvYpr7/1+tF2jw3QPyOm1vGC7Dq4edGRlE+C02231mkzL7wY1lgpbY
BjOkysLKS4GTHAaF/HXVRGYhQZfAfx6B5/hhFDLYR64OdoeJWjdzKbg8cZKHPp9eqSP5xl7kf+Vl
4OJ3drjINQisa59fWJWPossf8gY0tK465h2Kup9AJ1X8ki3zoB6FEOQ4r3rzU7JfeXluCLlJVWTg
4GL1O2HmM8CnID2Fx8PtmRgl7cFSz/Odd2Avi692aZ+qKVWmpU9I3VbWqUyhfTa6vHc8Gv8hai4E
CLrttuWPqj8Cj+HLiir1EHjhI4fZGhv1sxYUFEWaNVSyv9aMyvMSQwGCndug7MQHrBOjMn7Fsiwp
1J5kruCLrUBuM3kh3pmc5tbOHnKrUX3RiOupjIyV7yz52Aq5qaYizV0+ZlwGSBDCAyGkF7Me/xkQ
Ij3GzXQd8RzO4dAqZikg3y6AX2oTtHF/FbDJaniyZtwgTKoEG9lR5lGryFAi1e3OS7MQpP4y7/l/
VSZxpntzAMmMDoark6YO3+33gc2n0/7B0jijW74dtKsrdaXz73fpIIcwFNke4lWhgDiUEsTsWqBP
Gg7RTmjpt7mSubBuxGPjRDLqTd1EZbeIXR6Vv24gyKFDJ8UlGNZmmE35D1v9CO9DgbNsNIjcBqHb
f5bb6RCBjJ5+U9Dk+xTv27GxmU8oGH+Hy8wPnM5thYji2hueHNIHbGNwT7TxsUWY1911BC8VJPcA
FJlMmfQArjgjgOGEhUTR0ElEAFi6tgkJjpkAUQlLDQegX4fD1cRUQN466WN0rcdROv6bHUkdipS8
efeCG9+nod3snN2SmeGyaYfUerQv3Wq0Uj97Y6TfDqqinZsPlGtJv4aZn8hP19t38b9dXX9kkbFO
hW8MfvC+0MsWGG+GFqzamiMPsIp3LUSyAgh/0WnMVXsUtO4RLF7XCYTLAvQNvDwyPerTThjD+Vmm
LX3/8Zx3AyRAyH9LeloqbNuQcmThzPp9sbZMKNZ7zjDgseDgwTxIDTDGiStZOejDV0f855w0CruL
j/m/69x72wRJbztYJWNJkeyJNdao1gepiBG3KTQwSfrw94IE8zeCMfDQTIzCXoCekZt3k07HcBbh
Ea1w6tFgLogvN3hoFiHHsafSmE5RD2ErIXTn/OQ3QF9d0PBLRENRWt/IWTGz70zgxt1SLJ45YW8M
OZeiKd8Lqdi9ZR/E81BncvF9ta87iJD4XxGaZ0ypX9+AtQ0U3F4h8ygPGZyJH89tE7Nrn0fwjPHj
MCYsFh+JOSYxEDToeFH2KZg6eJvvLcUBQN90P+RiY2cns1nZyf4mkiTnz+uq1bE8gmN8ae5jipgW
cmpGxlQSG8mIM59Qwtmjei9/XDZ/DVGRE2wbyxEG6QewMhwAFaHuuivRapGcmUwER4ISUNorunst
31u5+5ap0SlEd1kO82/1uZI/2OrwsqL8mlLiIrBI9ms2FJKCi+cLH9okgc6kM08vL/9DZXA20ne3
BE1NMw630blrvS7DVwPcx0VOvMjl5bVHmaZkrATzl3M5lbQ6trar5HcvIUDynNNRV1Nn859Y9eVN
luZqMsP8ZsOBBupgtDTQhg8z6JPS4pK65+Ymg8BmMsNs2WijAFIZX6GPG0sXwXP41fyabu37aBwi
yMjuQwQUsn+u8q095OatkLmKuNv00+amCvv7kM8A82GugLGt7BX92scJSwtWks3SUmepebeZWXoq
2xTca3wxs52ImAK9yVkLjzmHu1Lt05wMxPYw8EE0LkjmyZbQImzzLM2u0P1elsjYTLq1o9hm4GgN
Kj/fyN0jhSu/Wad26k0pV/zuNPlP+bPyimrvYc0EvfCjCNpZuUUAkrMg32V+RVzYg90YAZ4vh+0A
PhQpINqHjNmg+7dXIdw29J9orPLAHo8COG2cLEcgJS3Hf+sO8tDr/zTLSDxQmebbu9/Lv9kSkhwT
n9soAAS1mgeagUMIJdMLg22Lz0cw6rszCEdFt29s53qn3gIFAkuwmnLVwfTnL6sWyrHuvRgqi7n2
P5xNaiB7yifj5OoWrGk5ZFme1+sYsYethZXmyiTgO+d2fHJlJMoeQ1/T85Feo33f5OBSVuiiydgn
1eBT2JPMxAr2or+kV3W+gzoEE7jD8pLZYiybrHUXgnuiUDS+COyApdmgS31N+TNd240jw9SxIJY2
iNPKgSDylmP7rR90LMtfRf/gF1gC9xQl0GNN6GADZOcW45sdTgWJhXjTzlr430B1LfwDeC4Y07PO
E8YJCObqNEQk4EDS9CXBb2Af0/Ur4Wwvi2XjYTLWkoV40expjm9Np4jeKnoUrWT4t5BPkeFk658W
BYYYMcNpbYbqjcywbqQeIUcGTRmpgP6ye421/fwQkG2ZAVwCUdZ14gI7l+UbYan4REx2ecu8PKM2
ikIpp6fAgxIBnA6zMkBn9pf+ZzNmA9iwUv+kkRSLFiuGYKKY/ptpEAlDKJXp247hZrQdUzmx9mDU
GM/397NcHyBSvaE8r8QFVFUMxJQneI7qE45WdwMfHMpf/DA9+lOQP+K+wJDCzOrZYEP0NXbB2x5h
/Ivhtka3RlgQn2amnEjQTREaK2kLupveShpGDLwxIvFP/bsiTTjo6QHbmQXdxDwQWlzXsKu0hz8p
oq9vWrINIi+F14czdGiC31HomOY6sFVkXXyfKGqd6gL0ouKkckpSdSaPaX61f1JqRqNuxiAiCQY1
2S8mqL//uyTKL8qRJ+gL9eIQp3MbiEZUAmHqdA2aPu6/awLCwCw0BXXll646ObbeEqfeI+KwCYUp
krK0Uquh08uHYC2jpJ1cgzRzOOgmCItD3teBla5jxPUtwbIQIxeSH5L0KMfMFjve1fJH1QnAFqvO
HS1u5rDYEHAxbyp61bpUbqE9XxbJuform+mNxWFE36N/FQG1zj9T0INJ9z2Y+FHd0sFnkHKcVWfO
rz2qqyE+aIv8jeN92lU/na5gAwXRTT0xiawI756ELHxs6TBoYs+LiEkrbvg9ZHiDEuJuvWu/ywV+
GvKjuxac9WRCwjSjb3HO3mJvfu7DAn3moA8dtUEP+KXxaH7S23w5+uEmNo9p9lTu9ee8GrJRCGaG
SvzefN17XcgfyVJWbnLFm3Os9C4Wl76A2gUivg7GQg9bFJ1SXxtwfo7AFIlX6rNGblQH5kV9FzXV
uSV6cqT6pyKY0PdbzUoayaUwDmFzuYILjdEa7g4TD4bd+JzxaLR6XmUhgoBR5YQc9y74pvC1nvE8
5hGtCvDMDcZkCh2qotvKd8X3eVDI+E0ULMBNxOWXgQIweWKs17WSFUvhD+efnAGTJWAGf+Jf3ip2
Uf3NomFPZ26sHAec8/H8pJ+rfbkmZI/+eA7wIjXj38ZNm/bsw+zufyGEIwXzg52xHrnqL8GLcHh3
a6LhsdBbYNSJlkAPilB374IWOM552HE1hqEJQnnOE/r96p2HzgFbHLtxAegtD63/KKv8Io4yNBuY
3HOh0WFSkcWpp3BknoFSyINWynUIV4VFyZ5b98YEGmNK/qpNID0aIEffdLJpcEXfVZGjD5O4vWXr
yFHhgoQf2txwyf8Z+Z8hN6n22+b/tik1gGaY/MRj6RfFdNgE248Ql0rnrsHkqwlas/8hAVcwGDim
qkEoc86Ydij+mD9/IjINi5OXbAYthX/tecL6yaES9KSdcDT4zqjNYL7/Ao2JmwiFP/VYFDqyFViS
QRskCmJ+Be02yiLuUxEFoqrKRPsqnZmreRsx3qOJ8YtIVmC30ibGAc6iiFPIs+U0VrnjTRvV7U6K
luseI3rKinorZGKfh3OBuiREZnrd8OcJnuhBPGiyJoSgktI1s9984QLVf+3rWNDlDgVqJ6qUu1uz
Ly9FkWLNoFPLvPsc/2iJy7yd87MDw1Hx4LI7YtIIgQQShwwWKSzXT64vm7HjLsvrsWM8fBUEQcdh
WeCcghrx4CFgWrCOEatU3aE6k/GvjSEiTAt72Em+AjtRma6DlRDPppC03oo+MU7SQb5KiEf64PMH
evoBIGsuiX1NHEkNwDIiVD4XYm62x4d8y4wzYhqScZrQS8FIeznWsN3Kg+wO2UyBbcq1Eug9W5Vl
h6BvKByoVAxUi69DUkxsipAkCjVoB7nAzgZ+vT0aGAxuQyIGzR655NRtiB/wlZvAi/FMMyLJx8aR
Hyu2fewsiF8Cs1EqQiCjFZ7HaEGj7ol/bjtopIz+RX8a6mSSQWz/j7SPx5FDKBRHyMM3UyYlYfIT
v5eAvbWiiAdCxH8lRgmJchBU5zMfFGVhcJ9ZEfpn1qW/kGqjIWfZGJm5icoxxM8Ef1gJEAcuS/le
5iv9IeUsnvmWPjeqc34XzECTM4Jt1zwgwjjSDenfd0V3ZB1ZHDvPkMyZRAGOiae8YkjhOfl9agiW
Lb0mdIrIVHrt7rKswohWZtm69C82WpubV3Ic9WERLSEa7rJLHRas+RIKy/TjDV2iN5ftMMCHSkrp
BhJmGOLNezQhUnMiZvoECpGPSQsyGM4X8LXwxLP0MI/SCRVjQ/vU6Z/RinRrE8uqpjPQVQ7PYgH3
+8wPymQ3X116H8kZdVtsziRU8N+VsIwFo5/gGA+/fQETPqC2vSRseRe4gKlb9pikzn9EPmobLpYK
1FPZU1QXWfFrc7lb/TmJXP2gtRjPlKpJSSwzL4NMQCBsK6Fgi0gsd9qXzmAwWyBmMfI8ng8RdH5l
slzJ6KPEYQPmekhmVhTiZqlHBYnDLn/rc1WYT+f3da9++fFfgu2bdnPiXb6LIfR109lacBK9Rzog
pGIdzyT9h6ie1H/efXPGAD5gnb407YW+vSZbswRBoYOIBccTbJVdaNpsl98eN46bekwr9d+97OA7
UyvJKISkiQjixmSS6NMEWMU2lT4HB6T/XncLj+n6PoSIWdtpsQUJNGIra1zpYrfVYV6JLxWzmNlV
p6dVuw4FO1qlxLzz4IYZxQtNWQG3jtVQ8IAneUeFmN45EERNQ9uzZk5zAhQxA7yMPzuQew3DWIjQ
v9JozAo8dFEu7ShIPWMfrPsYdljMbo7Cw9tLsTwgTKb/MrywU3t256joWouEuCuRjro0XnA1lJfv
rieSuCFIeMTcpamOO6oTRBFRNFE3+NUjQ4mKLrfrYZFTKVp5tMPSXU3JRJNtDXs2QS8So+KVz3TS
vjjVBjzY86w9aOcq68Bo3zGF6F/GTya4h6edRjisRX00FozFKyw20wxVynbmeuQ6ZnGekthede0N
e8q8DPZJvHfb1uRMMEAPJmSp4H57lLr2BTK9eUUaXBaZHl5DLlL7yB4amNz9Z4THLd7Qa0BkROGj
mbWnm8VXADHNjcfGNsJfv+mWK+yUTAdrE/7AdKxRJVxc3fCrXb+59+U44AK62knCqazB7QwD+qbI
YMPNFUlzRBBP+0SsT41QGdEpNWg218cYpp7yM0phaym6rXwsXsm+8oazvcP+ImyC+E892+63yTDX
mt4s+sGjFQf90nuad7WSTjJ9IDc+n/2Gmoy1FnqQa1IT1XvfLIR2VMehVP2YXRBj4IBJTo/ZxqqS
8yWlXunR2cEsJMa6Z2Yf4PhiTHVaQYp5Xc2+gGUmw55pp1ZsWQWYd/Kk81S3QdOMuiyBB8nRJ/Ay
kmqEtWVmdZRvd1F77BVu/2+HxIGUI6ED0loFPhugxxT306+qnPLHDkpDIfEWTrA3R1bu5v845Trs
FdRuTioJY5jUjG6hULAMEvZBlM9VCwvI1ufRdYpsbDzlTIU6cjxJ/yAn83HcQ8OV3OiKugZLsVq1
G6/xMI5sMEs3CLBnaauS/yjD/2aJ87PkT07tj8Le5nXMVHEX46lTTAFK2crvYtqn4aWBFvgsJp5J
sJ9FHcM4AztWZA1QecP0/lZpdOkT7BA45ttNEjU4H4fW3afbzUNpax0NxAHuXiSBRfUUjvteIG8W
FSm7NKkIH5Grqmu0xlJfNcbg+JTVn97anx+9OvGRvjkUEojCedUtllLFGZvTN5dCHQ/BzZx0k4nh
OXhSX56ZW6a7IurplFhfDBCVa0ZnBkflGtFgDQ3wpUnJgOcggQO1AfahGTPHHyHE0+jQ9iJFp112
7NrLvQsv/m8qgr8+ahOTwnUwgjo4gZM7r4vwKHUPOMEaGLAby6/c3pBV4U6XRojMZwR3PTck2JEW
1Vp5wULn6AEZOvEJUGtDC0gzJO7cOc7oJcLW9N4eOCDVqBFEpaWNxhpkJtRKQg+2yTv3BERBNHw+
fJKQN761uHs7mc5CCukb0vXg6cRQc5Xc0Wg+kNseeW8ZBC5/wTVqlZ3fcZbWbAnVHf7IXRsBIB+b
Vf9YKlNlofONQ5j8jTXyFCOFoMbJqmfxZ7nbCD6S8E7n1WdzIgYpvhmnU8PZ5p6JPk1JVnSiTqJY
PqkztJ3ynsKxqnIa+ntOt/hXQmdt7MuWxDE7c7sVbfaToMsV3Q0+26dhLsGxzBm3X5SKA0Ktqdol
1sUzXdn9GYqdj5mZwuFORNq2vYt9bdVupUcRnrbJs7m4u7cau2REGsjIfr90gDGezA2EOx9mNClt
B4lGUZC+ZOA6ePYRjBKMQI4E7qK22Bu4fK+WcDWJIiCmSYqiIeSF7thMe4lchCI5W3yNP3jlFg12
jxg/2Iaa2r7FSfORhERs9YPDMME5sJa238ANpVyVhxFQxrkWfFwxWZnPZaP4Y80Cv1bF9DkZ/CU/
QDcKKvhanZgDvT1KPkgcM7lpGTmvEQbtPM1JSHWFQuji8BRrFuZsQU3l5+1I6rwrESZaWO5FJ6OA
bwFNySNtNnugmUqP7BR7dfGkJui0b+2vMaJA7X8GCywZ6iDafJkgiMebLOZvYQaHPf2MPooOO98H
ceE6Sc52o7GgbiWK8nQ3Yz2bt57cDLron2A2hwF9v/Q0FdBRG+LncQXBddL8LKqJxN2elt+t67ji
jsl/uDS19224/FNgXdZpOuGjsMw10xpIhj4mBO19CrHhgr/DeXqNu4I0Q2AVucN7kFxNZ3MD8hKG
Skvlw2zAAU7yZ2KIUegnE5CiZ4gIMIeKrK2kN/W1elH8/g8BzLFDPuNM/ox5m5rIy7bq8eAH+bLU
7bzyJoCgGpu348zrQS9cWOO31qgLPDT9C/OhpT40hpvbmpMK7y8UnxY5KpK+rLzazX/xoqr3Pgua
95hPMlv0GmIamd8KHOtc24ReAvA3wKWQJ4MenoqmQnsPLEXjndzpXZBU9YNf8E/c0z91qdyP/fiQ
12E/VXp7yB9RSAZUSM4eXyz6oF42FVziiYze8jt7YqivY7b+F0JX7E2ca4y+74UaGZEOcKpWBSYV
h68tky9pOfeKa3a+L9s94c36ls/Bp0j2pkuzroamUO2tt/ZDGdImBlj5HngWXd7fraIwr7dOuEG6
pTWZ/RgjfVK8j22MxJPv8sxVG4UEKYsJQPhF1ueIm0z17TGh4SQODV8AIEk2pfg6KeWGkzJuGz5u
mPO79VN37PYdXQpSIH6Ke73poWBGzI/zQlKdHGqAEQtvSuipMO2K/UEta7CyJuZhPbfBMMIY/1rI
Sujcv3jYqJvOREsulybpkzTjjLoZ/6ZLYf683vJOxgc+1yTGrNh5YsZxR9ik9ZMV4DYKPdDbET6r
PdBix0ftJkTqisUIWVNlPIrRjTuI5OfjB2vuM85J+Yw7t23p8m46S6HUK18X/SSQ+xNARpMvyI7g
PTWsTRGFMr1z2NaiTIIAQkX5HtVbSD3NbRVXUAx/bYeBuEjUQQrl6CbFeySzRhqfVpqokJuqMOOR
5FK928xRfPRXxDmveuta5+Xh8ATZngfBE72sZfejMVs7sK+bxG1E2svGOnUJZ0Nucnh8NrUQAZWH
eNrysy/gETjYq83wN3XJdWiyRuC4hLKHrxZQxqzfKwXb7vazw0+U3x5qC7I7UNz5uZ5CE32FIhTs
4ugwgx87AyeyQHexBMdKojH/gy6REr/7uQjb8zZnFjQ6eiD8bjUqGxBvWyX4/1E3JndihEE+EegH
OoPVs1RO+RQ/9L1p5uXFkZhDdHUFye/G/Mjqddn4jsCb0V0C1o9gPIWfqM+cZVLfnpVPT/paLtOn
d9ycaxOYOkX4ljglwaa/yT4bH18R11z1gns0DEOaJg9I4YJwOreDjhcg5xvDjHFPNDw/uzlNPSdu
xiyqmHeDT7+le8PKJ1S3aN/ZT+ctw+caWJj9x/IfrZA6WV9POnRPoIZeXPnwS1YOU5xIvGfIxQ7h
YOnJfBZg5cZTjtgIEfR1BOU60fpEI8Dfze7tGAjAxCpMld6zgdTgi/tRfnT1eqiFZctHa26iRSaj
78pkdi13Qyx5kHC4nuBL/CLvfsY0rV23DlYpbBbFQ1VJxxSU0JKKf9ZLJWxHmTM+Upa982XeZLgb
4Esdgfyk5mvGO+Ub+TRagsvO8tnSEde8Y/E1nuQVkNhfjiiZ1JCD8do4m8Y2fjJGselXHZ50R/oH
odPHk4JbZopNcmd1gI273ca9mgSve8FFRzvLlx1ympH8pLdkOIvkQKTSVrT18sL3wHsmvjxeEs3w
3EfqcX6bGgwTg4Qx+62RaUfTHnalybPrSAWH9AQArN8IswF/Acnirk5nh1QUPnrlaM5E9kqL4TEp
Ifg5ScaAYinR5WPQvrNbBnZuBrt+Vf1QkF5PbPpfvXG6sZ4XgkB4Mp92MgoSQ3NkKCjKjCg8YPm7
hEqEmvCxYVNEbKCc78XwAziYstMZWzcBNqfN2HzDT0fuaY8NkICCfJeBQKar/d/ZtdJEoTGk9Y/B
2MZB+hq5J3ny8lUQ5LVLs9cp3vsXpiN474lP0rlxmxl+SsZ7gAM4v87gtiWQO8EIDH+45FIulFiy
KyPQWp7r+T8EwGE/HwJ6jX4kKeNPC2aidXprB98i+/ZZgLlwW69I9xuaetYiXw8fYyPoE5HiF/vk
LlHwT0t0iNUysZI7a4iftw/uV0d2BZhsDKtYkYsCC/JPsveiyU50Cy3VbRXZNoGBZxi6J2g5DAVy
Tf0sRVQ9CuWoTQjycivRE3AasVAHHHATzGDzASNCAYsw8eFc2PoUimhWf2XXHMb+KDzoCx+juGaS
x1mXl7cMHln+CT7MPlWOr1H56ME6k7mXSstorCs8jE8V5Rrzx/PbrNJHep4sZ+UwjoGlbfJpwgjL
VtBZH1RKyHVE/sq1OqX6KHnfyFrF7tbMLwVj46NnvVjEBWGLwDgyWaAWyXpxQAlzcia5gEg6LKVq
ORahdYRouMJSEAK74kYNxUC4C78RGYcSjqSQM4c2cLzXjhbAJUFtCI4ebB7m5rFAzqNsGIWS60uQ
rmxQcOGHOjyIqIGEeerb62AdrZzHWPgmESOOS1F8TfUUasejKEH2QqeK+c8WpliQc9vx4/LogW5d
PWLEqMOfpu9zeUYhw1xzJQGDM0pnRUCgeJbyB/LI/GEL7FoCqaC+NDjAXIWBEjqQalFlackSs/Yr
PKcBQK2oxke0OZ2VUD9hCsTnNppK2op5nJXOvaunhzhg0KP2tyMDq3TZU+FoQIZPC06v2ccYLamu
UX64J6VUBsKAnaL0bOe0mesbW1xy8dvCr+d8CCVSGaOIRQ1m8i7bsXzarSMfNU3InWyb0UVhteoE
ROFFmD4bBelSPHmZOYREv3XnMnEUsG4W54UCk4UrLud+IBqYxaRqa7xpLuo/nwkhGjU0T9aRoX6K
5BrzJhH4Y1FmiKJhOwTAntIHexXk8VLZJmPKMGE3rB5jpzQbzE5XqcJP961hOfA4nzp3SSQK65j3
qIAAtOpvhe/dklf/4OhjChqmNSE0sg8wa4CdgJXSqfnpDUT6VftbMT/mcV/Sb0/vBwRmhqcIhRs4
6gqDH7hAqrcuumQAgB3XxRgVp1jrOhkFSAKSrsafT1BChPAxyOfJ5NnAGMOshqyOAebNKDalE11J
f6yQktgs4sLwJvrDtSwMub4B77zRK4JXc+3uFL3F/pxmXLcdAouARVWayfL27E+izKGAGQzDCVWW
zmROZSMD4nAfE9tAykw7ULrPc8esOr8LVD1sNxjMbOI9NKVaeEG7a1SYEL0VpYlfTA/jkgamnqLl
inLYOa2dcHDbcbJyl+yXQP1eNfssQUUwAAj/Iulc4yQ61X0NCew/0PZOTuYrbqHGFaXHQkMAMcqf
ZvbvPM3J/VS3tcIHv7jSWUqPUE5plXsEEkcbPMSHn4bnyUwd0vKWDIzZX8md5KjsFmGV77uBTZoK
R+1BR8q3Tx88gpK3RCbis9SGsTDesxN1JhEZNi5RqgnjaQcw/06UVNYeT577vjVTwNxIazybX+4J
I7iCfoCsZtEAi32xo3oFdZOVTDm3631ENBa/yIOtCGQgUoItKGkv+nDgaHUzu2lOxGOfY4AivZBy
GiPCidMgYsoq7tqR1ewlYIrw5hF6kVFkTwRtyf0G05x+kQRauXZkSlt1e9d8MWL2kP1PpXtegmdz
zx1JfOTbSaQy4VzMVJ27ib69xuYIXKI/5Vf2w/Wm7vXEOT6AEGmggRUh2N17OTuSK1t880/o/FY7
NFxWAhH5UPLEelZmT+Fm/n5BvAQTkbGLeXGdVh3Cha184lIRvF/VoHdNHfzx8XQ/i04qcY55jOqF
oGyFxfXa8PDu54sfDR7gPQauJJh2p2GI4TgM8RUBKpJrmwpdfMDq3UMAB4L9tLwqewYNjGFK6kJH
CmEGjzkaFi7YD7VoYlJePPnDUaN0XKZNua80GNZ+LFs1d9N9YA2HnjlvLv7p3vOrWu7pY/DDA89l
W7dWsJ+YvZLW1GTBLSuTfKISsTdEJjYm1JeVvAMP6hVuUIMiqgG8x2ylBVCGaAhI56WQME3ioPcy
xj8tCjUo35Auc1RcV13f/b3BY9nB8Gr94MYBGQOEf9HNpamCPxXLONHZrFVDjAafr0Es1XwVPN/j
AwZmEtAGNpj1eEE5xiklVT1Cx8h9AE/ck1cc3qoub8UwA6Ai6LcK/dP5cuvmx1kuOO7XZtrG4GcX
4wrtV+50T4u87mZ+Xxv9Syu7yTozUrcblHEx4QXYFVOv/7/3kHrYxDUKYreTXbd7hwBF0M0degoc
3Ifz2kSUJqrLzxsC/pgDJc9LHwAjnVbE9jMgsZFjyLdicC5uDX8o6xfPAsST7l4uNUVsRoD0v/A4
kwVFZg7b+0mM2OLS9zKVQwuU5wxtkAd1Mo+sttyHmTfTg9JtWIDyAZXJ6n+QGRjcDVwbpdL9KB/9
/OWX+3rbXw9BX7mi8u1aSAbuuhMtnWJ8qSXkZv3xi9X+Kf9YO78HXwclrmITYDAJPVE0xbcQjRAk
A+3q3gI+eWgUrSc6rZjNvNt9vv/PGga1DVNK8r55ZV3PKMeBqVRFaDI6u5fiLPEq/GI0eYXC5Oim
4BrBL8pDJVs+/nH5amJ05pSEKn1iiHVTxQhoLbY4ABl9LN6DgcK3hPIXoWOYZof0Eg54G4/xikDc
Mc00M/C9MbNJNEKA7UiCGUXKw6aLbSbhjyTHMjcrEfCljXDe9/5a7IiSf7B4LQv6Q+Dbnv1mg+EY
jzhdsImWfxDUmAk/ZJydnJPcTxdUH9s4XmX7ZrLeshOapicB07Dq14w5oHkuor+IZ+0zjQ51XBtD
yoo1QItdeb1zMVd5yLH1/awB7o/BjsGYr+EcfLPkE9KyOtw2tnt1ao3r2UhwiUEP/r+RNGdJfPrG
Xyd/NuqzevEJ9igjtNJ9E2YTcSP71cObnhVckomiZPCu42dfNbFla1C6GYpYupUGZSs9A6tOXbrj
KdrF/6eCvvXCK+y0R8o47jVP+lCxXpkUwvPwri5P1oprHCmTxV2FxUJ83GRwvI5NMUK6xGaeuNv1
Ut0kKynm46isA7ZGPjTE8jzcJxUcPx80FLUmNd0Axycg8zs7NulGb9EINDfSvgVSX/hV0ucNkLhn
ItUpdq+YUMactI1iApS+yl6LJ6FXFRm/ud+4/a0UgzoVkRj0iGtfKArCzk1gBFPhA2ANaAImXGoJ
8U9Y0wnAsk+T4/Z1p5x/kBTN8gQKAPWc5AkLZJcgoETXBkV2hxluQ/YPP1nriI4bvqWMLBCLdr+1
+zSWKD7IpeO8VlR+C7+R8/M4EvmClQpowjO208oJ3Esb5MW6/JJ943UcEfXsQl3V90Yx7NhQ0ZSr
D4x+bkKpkXnUEm87Z8SpAnzY7Tyu+62GYX0lWMjv+9y/UdsAWBa61+qKfQ47ae94FC16PO7Bi0CD
mr9g1V1zaLCc/X9jNiyZlBHtAhgAoIwDCS1HVj+oMp4nJQnq6C8peb2LEIzqtShiQWGUYZu22k8l
vzZ9SwdqNokLeRgJ+oPlE02aq1x6Lv6ys43WLkQzZwKcqYbVT+xg2fdS30pHqYzzCIAjzxJYocF8
rR5DDFBkuKNOJ8+qvxQfBzMd67QAzd7b3U7vNw9+lCECpSdE49WrTO38G2/UPpDicd4Egblj63tp
C8e1YeYUuJiYORBieBheGTL8bZh9n04MVCrqXhdu2KvwO9GEiz6djOtU5lwq4zPAV3Mj5I9vhHZy
fTI3tbJz3himpp1EQBil5nB1wEK286xd9miacufoDoICY2/7TBPZSx/Z0Lt8XAfZkHyhwdXuiTBt
Tx+cT54ziIs2hMbIEiI6DvRFsA/XKWUxSW575RCcjoS/E1kDTd6FQRO8oN3qbBI8/MZatpTDn+oe
YHmWds2tZzG4qcWTZwG266OuSfvEuomPmxZLFeVpou08bNnaHq0kGnxZr3Cp4iJ76IsrAyBQwzQ9
7E/pGGu4zlWD7ImEfvcVYgMM3EnPj5k3PBHSpimmwy76awdcCK1N09aeTg1rO+PyAILGiCsAEt+Q
zkDU0bRZGz9ZCakid1zCsorKGE4YKYDDuPIxIXjAtBxpHoF1Td1YXA6MgoJQgeVuTFSDCJh7w4ak
46nsJr8T1bsmWL/bGpVSKlOm1ZHA00vdgho3YqliLo3IszSoFcZD67w6z9GBo4G9TNrWP6n49/Kd
rPoL6ehaSnowiQsUxdTs+vwDles8JTtn8NDtCQYan3J1JuWd4ZvJWwxT9uco6+oKEYYDITZ2rds/
X13ByJsn+Z8nmhle+usBjqZ82lnSjnkzJCRlxQd/Sk9BF+Wz5F3E1skBfA1EVnGdx732uJh7Wy77
W/tBYLRYkT8WK5ztlhbdcBfskxxBaTAw2/oE9CobXZnHBl9Zu2tA4OGQWLh2ACAHwcWFckqcywI8
hYjwNL28j+qyjF2niovOW45gV2pF7ibW+5t14u8Wrwwc3OqTJZZhgCMlkIfJwFjwAZNZEt4HUpMF
R738pUZF6PYeUzDKH2zHl+XtbTEnQ2TFq2eEygAr3cHp2ngxrFedqv0dWkVhGxnsgKsL3odF36bS
KTU8EVBTjuQrrUeQWD0yIC44xNz/h2+CX9QGqx7mQfgFx2tXoT7tC31UMpX9ldJkQDx/i8XgCm4N
SLHd2TXie3DSBKVR1Ch6cmvpdzebsj4EdTI0UdOrxGCtth7rlBz8gkvjtx39fAIQ5x7rPZNcrF60
PbHDg2Nvz3++1qx/nZ3k4PeKB4GTX7MAjMpTFQqt0BLvQwfTzI9uqEhZ6Zyl0yJ8PwOYq6cfkKuE
VF6Aewlyy8Rn+nrg5gTdva5z0mUDVT48Xy/jVxP0izxhMwtBDXhDJzap9J6cL8FDsnKfvt4sQvsY
NYI9hlmP8FvZbwalylw/P8Ez06UQ6pnzC3uDs6Un8YqV43gu/RzILcUUgR3u7h+OO7fEg320b9yh
UiIJmdZYqZ2U982DKlbMF2NEyso84nJAHYIMGUBsxa/U/YmlYzB59lubkt0YnqxWeydGAlTSSQXJ
zFtfsLh4vdsctloFkwtU5Wkop7gIDMeULZSG43IiXvkZ/rGANiCcu5BHYAPigdyQcWa2SmalY/oj
p9Sr2O46nLp0AK7J/NVH5Q4e/3SP+D5zAzjgmSuEPaCw2l7nTPvgW6Oa8kUC4rmCDR9zkf1nOJ5l
oHM2ZLl7SRoM6YNnpSiKoTmxp4AclNNww9P1Es/pRlsfykfHDYX7FsD4J+Dde8I8w9cDc7xiB9UL
PppY3vkkcRL7NveGErzJnGGqkNt2Q00IUDHosbKPfLQkIbjPodLXmcd4XC9Br1ZLNnwCZED/eAKJ
odfcmuGcH582Q2tZlpg+W+KmNAgB8zqDuEZ7y37sLWRV8zTixQZHAcrQBC8QLbRjwomWhyzxazFu
fzWNDL6KAiMQDd35SUyCGroIg2a77vtqc1p/+33RQR5QDULsGiRQbWV4Jk0B7mvVr02r7T7/9anE
2kgYTxfkFM+Hj7Uig36XEP3Xyt2ehXjaErcTLNTtL7WWOpoZY1ZAXzQjG19rSUzoWMNxV+hzXTpE
D0TpDaSNgwzOPsGjNOwj0plLvy5UulVkEzt5k3pqDB/GT9XMUGQjgo0sa0ILAsemHMVsge0AqkMj
o6yVrKktVosFEInlP92xV7JY/nYeint5c6ocVR8YQzYt9mYaA8Qq2c879p4OZpTNm8rPsx3kTcFR
wQtqmNB8ZlgXTG8xyCFiq1dIU+B9ABD08D7uREaCPwolLOyCdeeXMUerKe0IlRFWwz3yaXey/UgZ
BxFqSJoBx4o6pmqvl9FVVweKYiRXIXiseHseWsV0ZHwNXW1y5XPKAJyGFVyaed1GdIc3o5rb9VSM
/WDxlsByW0jkjtN0ibfwWYS/cIH+4BjXDIj98SneHJvvvwb69d3Vqwa8XzYYOkzgjPAh5bn/Z+G1
ZTGVmjeLFJyFvv175vqglv5iVv9LYw7nUWb9TzWIA8/rVcqrMArfM7b53bBXCTqLK3Xw8xZRp9Yh
vIuEEOyGiUlHtxxLsrRKGzDwMDtDARWT0rp8HQuBQLTuKG9D/DCz0x7BOZVZ+ZDmW8SHdbhCvxFE
PT6TEdN+2l79DAmFo8ef3NCzjE62g2VpjO240BsAHUJ2q5gz6K0UfLmwJ2altkngTIymX1RyggRA
C976JI9HNfpZg7CeHeoCJEILub0i6htmVJBLMlSBCQcuYKD7EMBtH5wd7ERkORmCBfkXVtcEn4Go
n+gNNjYYSn++orhRfpT42T4eRBjf/9wL4SMO6efYrf09lvsjcusx5GkYtoo7J2YlCNcjxojepqpX
JVIxYenW5uxeGdZcAeO4zXNy2Jb0qWHP8GZI80NSXMQMHi46QbjMYmw35s+TjUsQeB6MWSod0bsr
IihbbP9eEJVRDcJQua/9hcHtTEIt89wq2AHKTsbRbfaKxoDBv+B01XQktvL2w/lA+lOr4Mx0AvES
WQMcWaeXF/zcApP/ve803r5JC1U4/cVWGC6j2KpN0Wn/Zu7oFJEmNlw1qBRu0BQKa6xmCPkKAktG
t8Cra5Fvb/ZdB+ew8p+uoZRy8JzX7wp8ai+7ViUhRXGRfBR13HqSasODlZzbOCPbsLiCkBcG+31K
sT6iSAduU+QjacN6s2VV4KF3KiZhghCaNF75OvxJKXl4BSHkr5btJlmtAhzxLHVQ2DJJryv6hHh6
4De/jWG0BVNtuH56TEY+VQQ06xpiNyXf+rTyijUXGeO2C8WPJaRA7PG/UO27hnuN24PNzEf/TrfL
w4zreuFtUA7IfIhuzXe/J/GtrR/pNzfkUtFLXVOyZBpYN5wlMSObsmUF75A1XquNq+0nBEKzNy2A
BByzUdhwmT3y/qPEvGvCJ5iJqUy8ni+w9IlJvxbsfngMoAmG1bzD1ZcqZjn54Wu6jYi8jQZaZG5Y
5HvAdrE6cOeWxGeeH2FbMYIkB06dLHLkydGL0NdIIqJ+6UZYxKyeDfl60HKQMFCc4lXVrkjJSowh
hvLE2Gn97KHRgtpEqNikuiwQaAmTXIX2AJr7UWpSTeZd3ums1JPPjx8waJDIxntlxCb0+cO1Pw8T
p0/BLqtNbQbTLpptlDev0D9J8xNX5v8k9aVKsiPLoen18nUj4tk42k+3pr6HWs04JBVXha6jhyC9
zPgSRin3QsI7ms7pBJ8mlSfa1I3yIiCzdWQRQtEr00OZcbwGq38tO7j8ubeSYMXaGIp7wtucMjOM
ODsJ9rXDgIJLMmKQQcOw9Mdzns+JKC1ZXiuUAj08JKILzFZWLkgDp7RJX0pckxsWqFDaCUi7ZBbw
Er3nL8Bk9oGqhhXe90CNnN8U2hQRGSNJhKShgYY5qlg13kBZGyfrdWXzimeRSHCrFrydgN2esM2F
VmxdmrRkPJrcYdPO9xQ6sWxRrWh5ifBNnrsw019JRt4gbMQmjWZHXEE3MIGU3e2bEjPFXF4/redZ
vAJyTiyiw7yMZsZYmCLYqxOr36h1xynTK3+W8q6cyQkhocg7llo7ECAUVy8tUgNUrYP+Jlb3Z5VB
ONMEm/L2boIEUPyHequG225Zej4Dn/ntuKck4FS9Zhi1ICN0AtyZFJiIy16W+I8ATQV8BHOIPb0F
kGkkbmYohGKP9WKjdie/rCXwVmPa3JlX0bjbStVkxeqJ07/T+8p7Iwgzp5WLDcd30SgnEqHcRdCR
ac5phUZ/ICmf811heJ5kRm68shs2dbF5963yCNeUE73YNnPeqrGntvKidN2D0Yjp2q7noH3md/+O
DGWsOY9zeOpD0qru0rKoKcR1+Z+8XjVuGYQQaC62oPQi/x3Ge0lrMYMzl9l0+E5isZfb9nY1uegb
Z+C53AYCTIX9VMpjtP9fQqVESQrLizCcsj2Lk5kVG5csXlixqr7IpfB7TstR0X+QtIi87sNbTk5R
HIiqC9eDRl4tXtxEQ1RmiQRy91uH3PSZmUKjy/u5ZaphcKA0G2NfplcarHJ6YelkKdlQkOgdhq4n
peY9/e8SSIySp6A7bb3mwy2qDMjzyqGEpk6vKkKOy09n7ZwuO0vhvCNu//xbVn/X1vtUJxDd6Tnj
jFMQfNPNWs+tgP8A+Qwe5+qs30F9sVIL4/Pv4oJI2C8g4EAjHo/aDIpp+jde27AOJZ+wJ5k9DJ/e
yWkK/gmJ7s9XTlvyCYiZo1Dh7oI4WhP0wL9bn95XT/tM163UCF/0J05w+wLiszwQw/NwlngoKD9/
e9urMa6FQapMLZmAO806keNedc599olS1FjyTvD4phNKCwm+98t2RM0/cSkr+ARvbjh1Tcojmd3U
ZTngsr0HORRXTeqb0BmKRVC7F86CvATCKKazBzfeFVpag4gGYXyne/NPVNVSnr2ZUvFw6ZVosPcb
4+y+AxFkq3UFO9fstuTVFrIdXGkzob1o2U9IQsDIahIeo2thVICQKpP9jYfrKkTn6Ba0f4i61U6R
TPLGYlGVuJXrCEmpN8gfANrxQKKzvl+t/hmRfVgB1VpQKXSXeYxtk//Mlm08TCElqZWstpbADKIQ
3FdxGjC1YUYAI30uqRPjpm2wJQQ9hJ7Mf1eunBdAnwXJXrT2nt9WtSh4QeO3N9s/yM65NKnwN9QM
QA9F2JhmcjFrcr6/6C2Bwl/VyfRHjTgBR8j9kUuE0XOEEqAst7zzfYLHBeo/ZpJr1eweqE9g3UOm
u3xQJhy7GOh+GpUSjoJCvbh3BzADX9zcmVKx+7OL8uS1ofzP5RfE9nZb2WjXnBXUGZc0NB+6HfFj
UiBKkiT60C2C34kEIwhPRZWG8zURn2d+eFfkQxDe4qUmyJFJcdoXyieWaIJcC3rx3u/329GEx+ue
pxXNpHlpEM6YHwzClYHHDSQL2t7KAx6X9qE0eLHTQAmZd5B9p0cDK5sqcGDHCmM93+4prBUwUyWj
AYgJIlCOj7XhvDHwxQefKpPDAdW4CP2Nz/ZPWOGmS3e5EIuh2vvQOJylvPQicg4XsPjsShpF13Ym
/HgRvJma59KByGc+fHOKMlUWh1tNNof01nWiqwxx+bAKSg2YjpBlSz4fYf3AzpFYRTYGqPQIu0WU
O2GkuKFfovQucH3tYP+WyoXPCz6WMyazBKNmxVOMtb5Zgqrhre6A9Z4EHpiS7kgLSsxzEwWCaCbr
Ov+92YOFjAs7C8A6hS1jEZB/k/E0GpE0OMk34iui/uZG6cz3AFxhlVVoNSeAEeHcwNi6FKOiHMf9
ugB+rEoBBeK/jpFkkP8NmbAGKExSqEnvZIJ3KqE+0tZD3s306iuDNXVLAXsRwLbSWLZ6HNvoM4i6
ddfkUJrNthu1kS/ojXYpVdhbnUFpBJc1GNv4EKVF9H0Pmjys/kqm98RGwaXKtMDEy1gme2mqmWGQ
EKtztwM/1+S+cB/zqo5/8IV9TmUkBEAj3+JUcMGUva6Hy17QYs+EPqvW+B+NtgSmM+tH+j2tcYbq
JbvTdbAGYhJZ+TzQRz0WtWZ8h0rrrcIj7udPTzL74pCX1Xcq4j8+AvOxJj4n2KG7Y9QeFFGnOlEy
8vXmFaTbbR1hx6cQo+dPfqqUequj7TmKTtWQ03NXZc+hma29V29fuu+3Jc8Evm+TkJRknN8ZG8a8
DsrBdqAGp8Ltu53pGD8+gcdJ0ckXWOpzVW4nY194CY+LVWNfh1tstxQriuOUkSaTIESdodzWrgPv
U0fmP9RvFhEZfq79TegDIRgd6JFVWjPHPwjCcdMApqxotXg0dBn5o9Ct6i3XT7cYrX2IeUrKw3Dz
/Vf3Xu9DCdgji0ES3v7CPAA6I8rmuZE5CHL/t/RB3pPQqfEpQPdj5WuSi4n3eCks68MdHFMDdSV6
QfqtOvqy8gyv5ied/zdC8BfUpBt6j82yYG6Pl7sL37knGvRZTKvz3urSIhZwUBQJiqg82nULdX1m
Cd/7uJU1Z1nI8j10Jaf3a2pi4JiiLjuQHdg+AJyb6xSW6WqnsO/sTkU7aFcs9HXj4YpSrE0JBwnu
xCV7yemkM7Dtgcv0sXFQYmTIhL9PDYu15uN+nJy4J7fE9QwKVSlrMmJxpkDejFNgMavWrEOofD+B
zcXnnI+ciwhGfUqCBJ4fHU6BDP4/ANLqYjdPMB7qpcNqUavOBvCraftxZLMm1+NkfD7V72vVUalU
+424IyVB9G5/pjU31WV3c2H35PaUhnxeM1KMmxcTND30Rq7wlRlA/iis9/hKTUl3iklj4WLa6iHY
1tPj1DHu8IU41zRqB7Mp48SVpX5EhqsELhLCq6DsIrJd6w5AQ3V7YAtEy3n6KonVQcf2ViMwoeXT
ZQbPu5UnBsFd4sg1pDBAx/eFvF1sSxwZU4DsnInFTUbvI1itZg7a4f/tcRrZDd1mqB2GhWih49+L
YbqdISKWZp6OhMgTqbWmhPE7NA7B+2nTZU7HyjF//TQICst1mJLeS7KTzzqEW7WTn5Oi/x+DRstO
UXISEboZODJCSQr95OoT8m1x1FB4t3Y6H0CCLO2NXfYJZtmJmMdpPGsSd/lub9gZyhXDcejZZHa/
GxvauvHAiQx2X6Z1rmFA+qKwcn6uTraiTzvfAaKWiSNHxKq5FVtezhg0FlxIGemxuQMx49ZTOm0P
jQHKi1mmDsqaG5UAv1pLOCj+1lHFVJyhSbp1Y7ogdZWILOA+VPu1Zd9Ak7IsC0qkEIcUFCWgwKKr
NsoTYGeabn2f73a5LVDzATNqLBcCPTO3+5G3chQw7Uux7hQVxKwCYYN24AhrEX10j5kIEMm0j6Hc
+2ywBiYKttkJHwm2EoJQHHff9hgbEh1LadTUhleskD0uwE1Hfqke+0y1ZpWrYTotE2yLkcQNHK5Q
lxplJoE8p4sKpTv4HlIx/jb2/lT+CGJySWFkD2eq7tNTn+RyMSjtTfyhOYGJYOIM/Fup91Yi48nX
N/aU1oAUuYuVsR0JF5maBJt1btSc58UuJEifKSjEQIk0iCjuW9j//tt8EsPeCHQuFpfdXWC628sz
dg0UYi4WrhoNw6zz+XhbM0fSpysCI3KspTBAw+KNza4iL/LMvnYOZX2+j/QzZYrq3R64M+R4jUVD
BEZZQLRr36lyv37sip6Y6CiDi1loH5XmLoYGjrVzrZN1xVIEYK6Aav8kmorMmBAAUBI0Q8MYxFci
8Wkh/tyf7X3tjCmwbSJsX/Zyjrqieek3iEdwy1nR2oVzLn+BJkbJDNA2EEi04mlo3ZoxMKlaL+X2
QUdPiqUjer9W+egRovC8mpkQFNjV0pj7xfAIYwxUG2SpV/qy15oQGMfHHu1GVr8MoTlP11p2+P2g
K30GkVNHuSqTRm2rDq2cvrhE5RQfaqz9rqSIo/px1aJtIcFe8Gkyy1yhW+/+NR0Yf2ddUNJnH5VZ
QvnjYMsX7VZ593DDHoyuwLFsv6103QsnHu1u7LbRvotP06xdOYsuivZiD8h3YZopdM3MbfljZRCT
LXexiNdC8zVADKYxuHb3z4YFf32gZn7SEw8JfwoHixiIQ6+UgnUZ1n1wIVSlktmsLwehDXlXVoMx
qFE5t1p5RE8mPPIGFH6cCk6lCoAuk0EufKjJCrjFo8yQw/JVfnX98X7w8uzzhdx2LhCIYknNvOsW
s8CNzMFbFE954b7hlhNFlIn5aNYiB1p1Z/t6ASHCBSYR7HMIE2JKr/LWdwwbnL1Fb1GZ1wDzrsUD
6Z8gb4fX//NAChWTJz30Jocg2JyWOc/zT3siCBQTsumuSEHaogLSHFqfQoylIWboG+zUxrNj/9BX
19enlqpwRDALouRpRR6jVUZbxmDWBi1JHuBOnSeE9pwIKAu69OY71vjahHDeJA7lfH1uTkcuC1le
WklmWtQOLuGr8EoFrn5GubxDmVTYdPA1juIrn4lrdO+qjAIdnPFXIrVrOhMk846OhuNFU43XEuYU
SGTorvKoAzdA3sJqXnuQNgsoLdqAawAlDXjFsEE8WEYDvhJVTrRbVAvzzVJzrQmN+NHFKhoDk3zk
pt9Z0ryGx1kzeWeBoBUvfyq3FPcD4eibsGkP0U6fMWOYGb4FhUA9za+XUjaLQ9H6mpGOseJN4maE
cVjzyzXH2SfdxAge8j3zmco4Aw7jM00Q/OJjFBYPLWPXmQjzC5ZM2mJSaHec/lrBohorVmKwZn+8
DbHW8+5YIoR/vWyhXSXUjah4q+Eib+oRMke/OmlJfcqOiT+0mWYPVFHZd4deLI6zMmEPDaRZKrnk
ae6xhRfOurbOr36omqwYoQXGSB1P4pcEwTUH9d2NmbS4XoFcQ0r/Pu7E38lMBX+zgqEmaVStzS3c
aqAQ2N8q7o7x/q4B7hC7cppZYOzZpUfKkuDyqKxX0lcQNu2lofMhniuK8eTlYD3nb3zfdW8EAq8Q
EIYLojOdg8CNS4UYL+R6zYUfU+qmbgLQzeChktlADL4FyshKAENAMTTrgSavTKLzIzza2Uz3JBhg
oWLXM82LkdqGLl/emOPtgTqhEoswQFcVjvMsH0iJ27jYsQDqXDCgjEfNl+FmgxI4/qtohnDI52Xi
+Fwz8TxUQv9VRn8iQXaL1WaU4SZrqPP2Pt3QwrxwnpqxWq2Dg2WxJZrYb3g4DtFqjktjEo/xMil/
7ZQsuWNUzLZgEZ4sWiA23eV/O5VTz9KhJVIRmrNFYWmljarWdHnWxIbNlZVAiuim+fN5DTwv077+
EZGbQNXo+MvZzD7EjmtD8MOGikejLsUQu53M8FvFesMpxc/vuo3xBAxfZiB2Cf8XkIHdtxQ52ZmY
PGZhHPi5Y85H1bubue0DsB8n9kxXN3Mfl4R1jw2CvdgKhEmM8C5mG14jWRDpKJ4D2R4+qRV1ya/v
lz+5qOr3XF8iJVr81KuNVEcWU8DjpCNaTD8vYWWjVkdd940BHX+lHeDps030CrDN3dUBh7HhCcVW
EXa14uNk3zq0FB7lklCfOW8rE9csZiip+C9sNB5jqqv48igj7FBWcNXtzvucWbevvCkE/gsw55aE
Knl/46NxSWKEQPG+1D1A7gIx+zz173pPIslZrWKvof1Hd56r/ORPDwuMDbU9cIEckJupKi9q1mIt
uLGfgwAjfFVO9lhyvLDHAspfebdnIlC5WHOMh7iCt9+Il1zIPh3sRcT8YdULOU84i8mfGvWkaGe2
SgsQSokP2pDIEQVrj9vn8zD2DX2HjyXLOuPxnCMhINehVKHThegxCb40gyBMsaPiooF/EgvXweah
iPxkJi0dWdYF/tMi26lVPIRUr1+eoI24rd17E/kzgK5JwU7a/LuSG5dHuC5HMMmBmEBKs+AAXesQ
WooSM9jzcnwwcNAz2ceU5oi7dfNWQDccGi8uxO+KpgSu/fWgz3MLQ0JxCEKn0JY3pMq/TxagZTMg
UsyYSdQBl2AKfAqJdKDcHh3bQc/uIg6wPJlfEYOK8Was94gy7VBNmfT7mWMG/XOo4QzdLgAjs/V6
++EM8Hah4N48cDbCvt5uQDcABJ1DiFmdbXY0NVplSaIeJ9bnrUvHlrPLMcZ6YoLuky9ZrRqNvdND
FPbYv5sy5WbEI2vhAawNzeUKjhmXRJJsT31TWnonDz09KLsscqMSuyrZcM6ARAZ5UYlIwOcRx6Tc
8ZQUerb+a70JiqnMtWv+ITgY2c5xfhIIveEBwMk+8/2grBzQpQnyU3qym42itMVvNrJaGAFCeXUK
qT2J172F7Oy+q6y3soZTgvtOXbh1ngNqf78inA9aw4bfbA+2DLNIT2ISRTmnhXicyu1cgksM56//
EBbxtS0AfPFNENDOLTJ8bowWR0eNeRGp9T8LpgaKV8ASPx5VOivnfQ9Wv/tALm8GvcYQIt+p5mT5
HbYhkaJrkiYXVwGUZlwBPLyfUbDWmbSfccJxsKq0uPNdAL7iNplMQPwYYJZGdFK3I0qMom9gyqBQ
fJc4y6AG0mGkvR68TalZW5m+05OAB6jdhRgCfZDKrBU7JYW4MWLotLxQk+jmODCR7HbEup8/5Pzy
0QY33On+V6jTQAnZcQMTaacfsIx45eIr57YrAaVzbmqko1ktEK6Rlot82OjPoP5nNfCLTSx2I95f
tMVbDCLCV7w4YUd1ZOAeWXiGijWSJVf51KxWiPgTlH9nGiHbaWPvV007n9S/8vPv7NOk35X8zKdX
AAry0pJshssKHcRt/UWwg28OIcObMZgfzz1yuDkjei2P0wMobIfxcStj0Gb3AWpf1a4YpcvHu+Hy
u9/dOHWZc1AO39JHYjkeU9cuXJ1YLkcRwRpAZ2cLBVepZ58EHxp2HloKfWbJhis7jd6d0dXQ2ShT
LXSSYd9kfio/pDqhqd9cWuQ5eItFX78/PwxgN6+xTdcymQr9MjW7OygDAEQsMH3rDoPHUfevdspc
DGtPnKy27bDjl//0bVlwLwOD39KKf/PYd0HyZgxITDwPFMsjCmiRD+Va4rm1NhVrAQj3tdzEUDGH
XcZViFl/BsRNnVmkj7heWPzbTtwLun8U6ZiBQvQ9oV6fyAp48fezxslzmSvhSiZafswqBmvimMai
bPC8DgADR1Pay8IEfQhzJau5anmcmcuFK2ntNq6vdyoafZF0xp3/LmhcRLEi0jsvm1tIHwBh/qJr
zvj/2GyDhs9FJsTX/rgra/Z25sRWGrhZJUDl9dFCrQHwTviInp7FFGVFHtExDc+d1mCxrriW/150
tJ7wi2DlES+Uz45mbZ4sPFzP3qT042HN70cVprJ7pzgP1/ilW8uzievwDainVR/HpO09xk63c8Of
oe4w8MBGDUz0URzaKZvID7rP8gJ1PZZHF2OOzZm1UJsyL2uvju026Es44V+BIJM7wS91m1Acs7mH
MFW42OZSlFh+Vr27KdZo7Ip2BsFoy+2rmWTNL+o6E9h+ONENTOEEx4S/9ySGXbbOQnuvUTIz8paG
p6JIohS40gcaO2tX/DdSgilToMbIH/Piv/b7hlC5Mx2zZW0Rr/5qoimjGf06ILeXAe0bAT+6uHRN
yXxUDBLMPbfFVPDrxXpJIJRX105y+JfgRCe01iHZp+OziHTv63PprYUSWXHIMdlFa16jz8xCJiYC
L76E179m7Ykxz4nVUsn+6Dhu7NBpWYHKZ+fCWEWuZ4uF3WzcinbguYdXrP7a12v6s9rNyht27i25
SfjGZ8VI4n+iHbXKw9gAL9TN4jEO+1Ffy97lTyCIE3PdiPz5t6d7K9aR+f3ucGSW175tT4bxg2bW
5tFDEo+usftjtKge8MUVtOAd+bDCUUzBy/LjMZfGfsDLfOSJdPXpXBvWAUHXMgbRwDxi1oLVf3V5
qOhl1x9snkOaQ+FCeXcAd0QEdJbdEsVtFX7D6TREPLkzyS6mgE4yFoH3O0nSKTgAboWb09gkNmDW
9qVnoLirLjt7Pn9aLZegCbXNYgePlJJm63uvugZaIt2Pf4iIrcUPgETiDw7F7mEWBrmnw5WlkQtu
F7YOHNb2QehZ9ffYXkkrNv/ERoU/f9gB0UeWYO+dj+co3RmvQP3BZkJoDP573Vv9FE7Z+bUZqA7V
nHcWA7EhJ9qcvQrU1ndLKCYqHQn6N2tuxD5dJ0rY/QjVVnAsd8PD2xp27xlpGIjZ2v28YIkf8aOy
M4tV3RU1UfXHnUO/OYjIFYtgHdZzIZWMZZj+6rfdfmNhVxDG3INkUgXbGRxiOly+1GMEWdX1Tm0P
G9zS/uffRM21cOSipst+hFWSqLfBaIG3lvFiO+DQRmc3LzZ9Czq20ClICSrNqrYhFb3Aw1MfyKkZ
UtzhkttslrYdkbfMW+kpEQrkro6S9Cjp91EYbLIF8G4lYfYTFGbrpIvYf0wh6dUj4zX7Vb5zvzor
Sw7WqWb4dwgC43bq+zbqMAZPCUlIu9k+3u012NHULYiIYdrBZrTSOp9vjLyu2MGlbryyaUFWwbjc
qvXBNcxEW+9t+GML79myif1bmsqvE/Idziv5X4PRK5j/knaOL7wqj3Yh4ESb/RbKPXp1yc7XofKK
veWO4VjuTacFJzPcjHX/JdAJLWEdrnv9iwllh3IjSzqiOVgWP+q8NogjDehhNoIkBxY2vda0q4fH
RgfjZ8WHcQ57BXuuo+jmMoMNPtWUGsS6m9rEZC2j9g/exOUwWSMGxgwY2aarIfh+5fxXErNB9JFl
t36FudnEump+qXkN6jS7UHw2JkFOE9JwWDA7ATzkNGGpfqxDfDVabMj9cyBnK4qiJ+YVRHLNHZiu
8Z9cO+0Y08wFmiE5WSDHVs/t39odtiHCw2HlVh0lRvavzZzKcONGtbvfaLBu69d2P7KMf2mwOH9O
svoq1i5oQqrDG9R5Y3+Gyfjmg+EidVkHqt1rhXz3OwAKRfqOg8GjPA4mPfi1MRwkNBgT9+sXTijd
RYa9KKYsBSDI3rA+90PzcapgooBi/+S/Q8jVGwPWVIyZatbsaHOnz3x85UUT+IeJzOw0e2pzqDAx
ZKaAJDb/5DFb4IX1dp9hPZd8GBt200x2bhwrXvyVcs40e202J98jbBL2lFPb1fWdNzNDsXyuuMU8
r5o1mUj1nzkCQonzSBPOdR2RhM9g8hUapuSlh/ZbxyF3ZYrYJ1wnl6JOZC3HkljcXrruabZYjgpn
GzxvnCdjRgGxEe0F+mCBtfgyizG8uNa0Q3zZ3FqeBIuGo/Zvq5Ed/u4k+jWA3bg/yxFdMztzugB7
YPNLuVg9WQ1rxbTIDsjJc6tWkovnBt0XQLY/Aci9TNuiNmJ3QtKgkfmtdCZdaNJHgx1SukaoTsZ9
hlViVVrUHv93qqkpLn7ZktbmB9S0JEwFkPHjPuN8JCUnkaG/wjpTnrUKNwJ5dxGckUm/pYhNZubk
MrP946JGVVqwX+MhW+1UW7p7B8+yEF1ALuxBpKYJPhrXpWRIfjmIF5h405pjfX5nUfro28NScXhy
Tjymf00iGmX/OVSKWBSQ+ELyw2TBSG+nm1immTZ3pYYZ/KJn89ZvCSpPk4P5h6/wtFnGbsA7df5m
O9yfVrtP8ZuS+tTR+LEbvvx0SMzzV9PxvoPJaraXX9LgsiwR9H6UkI6yfQTRqrUve/vmvqnboYRU
82L8N7KXH3bLr3xEhiQydaqMazztYBluWvXaP//dIQhEziLhtMxKcaBCtBzAXbZwqVgDZSrBJmMh
q5giENtHXhsiq9Qqj3JFLy/29Ohsokxa7JJGHPx4D2Hb9iO5OkaWyoKA14bgjZYPHKFTTC69zXmC
O2DZF5bWXDULJVR7/EWfmcn+oX6oW7yKNieqmvUVdROxtFiIPIAo0Y6KmveizZciu3FeAWXEW2nM
h6DMKYzeTR1LCz5ISpeRxToHbPn0MTHZiz0ohaiPuXg+4r1MpQSyd+F5KdvKtdNBDFmA29aq8gME
iui3nCkuW/eKt1hSuimBSRj+1liSusxc7XLhK/x5KCaEDgy9OkO+/Lm5ZmmB1DeiBMAhNse3+MOu
7EXOThwpmXPMI+Ce0eLEmJScmGC7JHDyjUNM902umOYgO3YKd+iNU/pXmX2euhOxxqWZqmL2MQtY
aF7r0h2NyCHhg9l83tvl6nDaIQd876Q9AFF1Q8/ybG+GPzDwy6Btm8P6Amu0rLjOUm8YO3VbjRen
Rf57wzRt9LXNh+wr2OvYScGFTSvERuUad9q2GZ19V5znA2H6yEnq9zNz/okJeenUDnmIRgdIBbSB
S8hVYk8+XP9jrdPuxtkaSZ/6+le0bJxhG66A16liHHkoxnxrt/vi8/5XaWWp1QEV0Z33oGWhPSaB
20tut50PbNOTut7BeA7ixzA1wTBL+h9SQm5912SvZnK/dqrtnxOInux2jEVsup1TBbkXnS0yacK4
8ubt19UmlhoXyPSB0X4OmzAAEXfK//EujKnWdiwmtiZHvfbpA+nbAawTXAR690im/+/uf25LDv16
azyEnm6UkUruX91ib6I+TfTDDSOYGOlQt86YlChQejPDSZBwKu/BGz3ERQt6gY33vi+Cbn7szDOD
CSejwKL9NqfPu3J/2QrZYJCiGnMdnADumQzl5931ncfxIfwagIJwRjxohJ7bSkXxmeRpfWbHtJAv
/Rm4jH7peX9sD0ypwbMnAgMS2yblKasgbKxQ8+KUoDr6UUFvDMsXvKJsTsAk9k+i7EKMX1YT2yWq
hNbUvywLWVzJIASjsAfzu4eogPgqLWy7Ic+HKxQpfmbe7jrOOGtNgJWJWzRvaTx3j/+zOGwpNlcK
TrjTXArgFNFGg7hQ0Kg3mJ0uQmmVsUTL03sbkJD7HPW/tXh1qJQUlWn5w9a6Y/Zz7rdiiKkO2hhB
OAxCCSpxONfnitQ4bpKI3rIGmATWwQeLeWcl+5favOm0/xVE1uQJyMWZUhK4RNP1RnXpJLIBiZe9
zWQeylD91qxJS2yl9Vv6GRrhAoo6cX9ETXuP2Qy3pQg+u71K/I4ZIjNDsGnSeqlmdVJy3BHrCI2O
R1z14YLzRQh971poux/1Bd+SnIB/PoAODrW1FvUo52r2drRz0tVuQ9FctUjX+MQkTO7W8DvYL+3E
cNgQDZXhBsUi1/JM3p8YptLQfVCLMHIrnrNb+2tkOFP7bGKp4AOgUCbr4k72qcgngR6k/ADTaMjH
6tn6Jvr+DmEaUXg+GfLz/rA6FYhYD1IXHUOBiFA1OJWERoNVkDY9IqN2sksOMrri29SUty81xiqx
2Olrcy5vHuPjyguDqfIltNyxyY/n7DmwMX/HIOKQZt4GtfNkvA7VfyaO28S7qyabpSwRJh2yLnUq
cdZ/bbxQSIaIMV3u0YeYplcERJKRbAazw2tlOtszo/tY3PAaD/xAcJvwqOXpxg3/peqG2vMKIS0K
w3tk3qveevTToAoy4WpsWli/88kuw71rxtIOnElAHY1bJqGp+5gB2VjJsb3nCvOyQm4AABYYYM4b
fDK7+Xg7H9g56IN/FRPmLT24sUpV0RWY1/+4gKLIjvgh55jiVV2cVgX4hJvV2IGQoXwaaUEAQl66
IJsm3ElPZaxqvEZaH23LKo1Nr9Afmk52XTWgbtfYA41aBrbqBOfj1/DUmNB66Y4xz3OKoWJo02Qm
Qe+NBvBqH2JHgCwJ6IHDBzmC/trSie7YR1PfUUjoy3jdvbnP8SoP8IrfZF+rTJny2qPcS1nauz2E
s9Rt5eK3lWw46U1YuoO+EvSMCZp4TkkFIF27Sl4T8RPv83oxy0VhfYbv5QNyaMIhlDyO6K2TPIAX
Zu+bYuGehwZ9wEOb5pp29EHZjxrR8uiQ54MOFpXtkp17aIbaYgA8b4OvtHyGK3cnvkGDH76dsOJb
x67jArNPFtTBZfNrfWSmYrA9GX06YBkWRYbHZPXsZDzdqBN9V7Yr/zkKrLAP0GO1k+B1NzGUUbjX
tNk2+vHDJnWWKHsyx1bBWjBUGC+2xTm9MwnMvkbpahzenWnVeQ23cg5cnC8LZnlYfChTYFI1Tgkd
MoNhBTi/0pDD+AbMoRTWe6r6o7xkbKDRlQ3x7kJt0SO7bODcChNNAcqk9OVJ2M5oF+fm23zlmCdc
veMh75VChDkilcPeg1GCSwcRBuvIT0MBrgvoxRQE58YqmZ/5S5IRm2JmlRB9b/XxoPFLqsq7i7Mo
ftBt38MFQqbCjeRV+12fBGF/jfVmmw9oN+x0CsUweFDsYLW6WdqcrQUVQpP9i41uRw1uh1UoX9NR
rvRDJzkGevu8kaBEbkaGcf23xxCsiARCkU+JrfBvpJNA2U+oEXwKk8Q8e/gc+uvP5v7kGEAsp6ff
cUxJZ0SMgUh34j9SMdOBXMiiLSZGrH1Qpy9n2sBPTm0k6gQH6HdlVtBBhke4zpzelnwsJdDl6O5V
OoWysUzHavPb14ooZPSdd1ax+qcLu02T4Nk8W9F+/5f5MRDLKPTQVJ0gTrleDdl4mLhA8MWBr3x+
53AZbEDGbdhiOkVuIQezzynUm3gxByZzT22UuF7WbefSW9zQEiW7jb3Y4RTvVUKIWcDdvwevTIPD
fE6UO5mlUbiQvBOyUsVVq0suoN6FxozLpDjTyMaa4+9Wzjb9heazlRqohl7S1d5RP8i9luElLGex
LXIAq0cVsPUotpRxFUaGxnssByDkcRt4c++LzkN6+VueLg7QDTcCQhlsWVK5ZYCcRaUEgGfG5s95
MCoh/umWOUhU6XFEcCamFzmag8kak2Vz/ESumDCBBmPSaF6GEQuosqzD6EJllMFU2VDPyNmSd64R
+6n+bUji8VwiMeXx/AXXXs4Bl4Q4kV/bbQrM+18ULFwDv8kpPWjB78k5219pYy3+yPxVGzAGtaGr
r0C+oY1Nza+bvRjEdKaq7TuXHNkCOgwIIZGgWuRMgDCsnr4zq1pDzCVSa4qtb4l0WF9iEdExwxVM
eTQgdvDwIP7XhIs0co4GxeTdYldGxaMUJKAAlefDu1OHcC+RHsXDDVNYYwzf6F2gwsX7yfgIkLyM
uS0/gVIAbJik1rw9H8pDsdZUYjTQ7BxnmN+1xG1s+efOGQkhnjyKueogZmnU/WCGjX9Qqb35y6xc
LAoMza7FbI/PqBnXhEhdTfEUuExgzb7TxdtNdjeYWdGqkc8ZLx1gd681c19VEOCdoAvNrU+gMlKO
dxR/RjnlW8O30WsdX2IHVLjwKVFofThvueeLOWJB1+QANzG1sk7n7y4b4mchAf5H07qe0t5R5I0B
uLd5DG1Y+zlrB9dwXhx7k1OEdOh3V7i1xS5t9fITqayCt7OL+jqmRUuDyiLuhNqlG54Fam8cnkxv
kWoxreHIhk4TCPfvsWQe5zky24Wsncke8ft+DM9SOUMjNHpO8t+qlaLEaCKe55n9rtuwn4Dc+8E+
0FayMExSvw0z8Ahuyxsj1hegv9g/K/KTafm19jQzrECGp0Sibbs8I2DE4699DmE4ItUGbqFPbx5X
VvWZOKJCYRuCME7X5gAE+aXVliNjSe7O6lOv/kvHnZjmS/d8npOx7TurGJ551b7GUlvWslQ6QWhs
CrF4hPz5hsLpDlICJfNn5YnpNzhwzd1FyfJEtuhmNMnAoPFnJ2hbUEZRJ9tQ3BkUxhGttXnd2Tdi
E1/zZIGSUgicMYrd0Jr5yq0rnztiXy7KpqVH7t56aIB4VfXYyFLtuP7fQ1MrWQ+bOe7E0pNgQtk9
iu+q0Zoo/ahqQvsnU6b5i4PlWUFJb5P5BVnYVpjHD8LuVIP4BeXOdSqa6evXpaTMf+ZMewFNFYPx
p3VVoIPVHX/7hp7fiLPCi93m9IBr+KoSiOwP7YjmhCIYQaHA2t6A0DjRQKpbDQgznxACeEUOdgiC
MhFb/tPjru88+Xgas0iZyVkTOMlIuegXD55LSsZrbfnfjr5/2qj3woaxKtLslB8IHES+Ft9rUmJU
CGYIVqiN1l2tkQ0RbIoswrNzVkef4foNVQGF46OMbY10qOKP9wO41mo2bVDWHObs12rldBtFwXAF
tgDoV7KHDnoXuh9/gpJvQPqzHSGH88I6BoO0z1S1mfNH0VIuFSc+pyKJYBWXSUO2E+Oi4ilAl1Lw
+xkUa0kxw/EI/o3MFkg5jxn5EALjZPFXqJnfm3ujREUcFOmtvuUdbjDD4e1ldA49PtHJLyA7bsVY
Ax7Pn3KX5aWx8gbbkxs/DAljZqwcoyrFghJ87Tvb/7uskqAB6YDL2cYVOikeoKZPmBHrhzLHuYzB
Ui3w5GRpoWkedfaL7LNnUHAXRlCIXhCbsymWAnUuQIW1Po0jnywGCSnVlruOwSLNzEIl4bSzRo+x
unHdYc9dqL91AIyzJcHqeBQKBtjaW48ITGFDWu+dXqR/lOqdaWocDA+mOVqBjnw+hoB6U5EFLxt+
Y+oMxxMKAKrqPEbD/9tiz8qdnHH5fBTXkx2QPnfQNpIlRNVPL87k9tr8SmGSXWlXL9s3CXj6RuPV
/y9K6Bwv33OF3KJeNXJyzXRiqmCFzQscPlQeLcAZY6J5fFokKdAqrkdJEAAhKuTvyl8Ye1Pd1ow5
VTVFvXpXscNMknvODcyPeCQrv98rMC0sD2D4iJBCsnvG7NOrd31lrJBIhmr0HXhZ7SbwjrDVuc9y
j+UeX8NdLOEhkUvGLVKCorteeLGT3xVjumQo57AyPkPzvbV/aQCBm/FYSscPX20viqKNuvAS45AM
1QAgbue4UnaCYd9GfQrFpf2goeXTgf8xPynlJ5pvX+gGjniHd4GXxZEIkuteK1dalxXAEh/C9GG6
0Y94hAxyRC7yDYqQlTASTtkpYQrpnDjQA6+R6elWK9E+fckuw98bXwOIsp2TKdwgNe5ronQhXW1F
FXXrG6CEMqSPUUAAb0XbcvRuhLr0nGjBSy/t4+5d45sYmwtN/nyILeUbnqO68AOetOeyPsLdb7NQ
3At8EZUM7bkRmg3B/y5ZKbWeHmPghFZG28Y+ZMSdAtu18vb8cy4A9YFvNvvbgshSwZgWuheP1pQV
wGzx3zBQXeP/OBcyy0SmQCF/TEOQvI7sw7E/nE6QnfTRlXTK9ntQ3o4UR5uQnRW+MNx+Sts38HXX
FDU7heW927ClWQNxKY9yvWnb8s3BeICnT310bPTJq/ZpncNXkC9rVByYg43zhHmMz2aUIEZJ1Tcq
P32qa+7UrAcZhT7vismq8IxHU7i/bzxwLC22s5TIosHF4jUlpSUVmtEPEKK5Ohxjyg4k8j9EFkr9
xRyiIk35ZOPEK4uEgEU32VYHki57NQiJp5RwPs27vgD5FWjmt2r+4TIkoIX1a5ECd6xmHSWwa1EM
lcaqlsWSSR4TDY8MSXaN28s/0M4i43pRlJAmnRqh6lO9U+wp1khxaSwbtL104wK/W2aRAV5h3Ftr
R2NEqX7OFW9hUYLjKpsD+ub0RIBSB9RrMVcLBpllwoKRzqUntreJzw4zMqonZfTYV2kBl40RKDrs
MIAwKe3xcH513L7FpODvbDOhK0gBZnRQezXv0W6Fjayqhv5fQtI+2dmnA46MiwYHL32UZNGH3YtE
mrWHivaZHnK3nIw6nEb/NDgknBya6mQpJm0JZ7MxyFGyBPEO+hwpaEzj2N4KxEJFLHrNsQzWeUgl
A4I19yVLzl0gnMeLAfQ1qKWJ0/c3komzD+iHrxJhSPA4AU94FeKC23ouUefTF1E6MjEn6Dq+3f5h
e7cxQkKgyFeWaeI6rm6LJnmedxqil2wxhLFGlKpmPSkWyhQjpZdK44Y5OqA3dcbBMoVW92WV0QrW
0bEmtYvbCsEPlcPDmyZIEe8TV9nAqkCpRleltzXfNijXV4kQrY4+v4aGIIVAB6N191U+NYI3Doov
pEKb2bRA5KAJTmxPGPRaiU9tO2YkKsBV4FVHwxLl29xRqGd3sMkMqAZYBSCVCEbUBuQxYSbzNNBH
tmhjwfgV6AIJE2O9h6Gfh6HS/OS7rjz9lJrYKHfhVQLd7wi/3iHDxNuAiwEJnM435NM9IxS/CihZ
XpMCc5KFpIEymK+3GhvVTkSAk82fGgxXHQPJBTg5lJX0jQl2SHkWoznC76uCfsQXlmxbvhxak0Q0
IUYZdFMwv5mb5ZSGFbuoH+tGi/Y53MUJgC8l275MNYHvYsCjmlMG0Z1VknGF15snQRmQBdEiebGw
OkHaw8SX6GdB0OXvuP/84sDz7PE5317zsUAprPqIXVBMrFDW0bAIel4Q7rzx95SB7mvI40fLLzX/
rGgkq6h5ycjy8Xx1Ji78qB6/G4mnES/M0Bjr/msV0TvOOmaafUwYVJSuDGrNhI8+c9UdWPJj8Wak
miincOxXDKq7e/AAlXyWBf54F/fDs2nJGYLpqg03kbFT0OPTFS4b8Gr+2oB4bsgzkX7iSChTskXy
xc+bejYbrli5AB0AJ+ycJefpsqZ20tPfLbSHTBCUXSrUb4X6y02CZRkcbPZETOULt4+R92yUzVJv
2TPWTfQpfu5Ho+YAPEnQcFUTYAQvEMq9aIslzzBQup32z/2MLS7a3MlWJAXrsQPJeiCLsiAtM/GQ
XphvEA7nQL2ywZm8jxFUfGTAVKcNL2aaaufh0ifCn/Bl9NsGqyFivjjGfV+bq1/w1uU0ZIpW/WCy
yvaE9nFe4kg2/CP4TYxrd5U2yZOpwyrc4fE8KRkWywyHhR14Gp9iwubkamTHGh/Z5/nAA2AcezsQ
JHKaL781nYWpMbnxSsS4jbcXS0KNZhwSC48M7/F20jnwAaptYvoosGsw9BcA1PWGit/mLQdF73BL
fvHpkBbcavt16oLFGaGQVkPdYFqbyfhjlmP9jUfiMkknIW31+k4CuNonREhIdqb2NHOy73Jy5lPO
fhMhMsy+anBUpf6Mx+yk6nPW+NrDo4kYBpo8xaIBWFOkqtuUSOlIXHDL5y3TpCYkoluU7xvUZ/ib
2ttT4lqRZVX2zF1t0eutA1Hq1DfSmR9jnraaRFXLM0knJ3dM4Byzg5OnWciSFQY0QTVENqUtCXZh
7qHoR0vZFq0FO/46za0l0CDeY1NIAdv+zIitKAbZVlEOL2XuKPLH6q05w37nSNQbJ7njIDj70g7m
yhzClM2NptqXlz4GHCPtOYD2V9lFmX/3tCua9m37qawQ0FYgUUEpeIqv+v7x83ndSw4RsIe7mB6t
5zLqwU7VOsnxzpdHTKU/sDAgHJ9ROa6mh1YzG/a33nB8pn9svRkF8HpGMsTYFjh/bo/PWnTa+HUE
1KgV4VpnvFIe1oZWo9u61x/pIZeALpuT/9NryLWMGfYtGIVolfTRPUSjtQJVTy9qtrEzm1yS5eOM
f4i518flFozExoN81MBLYHR71H1RAX8nR4Tg9NPbwDHyZF/9lHr9DK+AXifJa1HA3IeDTR9sg1C4
fORINAtdCjGz6fN25F/QXSYZPh/DVv25LKizs8t9iPz6aRRiovbIrWzYY2EJncQB8t1S0wj3nksj
JjAPC4wn6C9i8l63j+BD/ntd0WJt2LC/FrvAS8CfBNc5c3TNjD/OCD8+l3S3i33Liq80W1RZq82n
HSee5osXlEswKBd5BVtkJZBUwIm0m0p0yiaCqT6ZeBcCMPE2Qo7BF5x5AS+Xc+m8BNXmOhWNfHA6
Ezv4zmWav6HlVDggP659z0QTlbgDGZnm6vmMOpcLGx6yqAo2CMcxmxcm7PjEuYUixg4PilXOdl54
sNyXmZ6G25cv3DwfHqh8FvTp00EPVRbDxgaHYZwxWnFUhzqSJeplNfUuArDQns4KeyTabWBCPbku
SmZ4KNQ+N2Z3VF4CKl9P8gDddAuYw+2UC1eptKEOshMnkRlxqoJPgX2QZ5CYjjLlwT5AeoJX1gYz
RnD3FxJe1Gt2JO6RybuzAggn7PHvRsrAIBiy7G6UNMJTp53ru4IthxmZOn+I4yJG/5qgyhWHlB4y
a2UJBp2qV2E0Ni/K7IUmDBXjitSkyFOVYOWMFj2K2sIRr0EgLrj4cd6Gm9w5VXWo0ayCoWqfPX9G
5es58BcxiK1x31V8CcEq4+HJwcPMCD+xEvimeHAV6sozLjFiTJz1yLbcV+65izIYCefQRWcVvJkG
5+FIHP3XgUpO3abyCUmLWaLIcXCri9tdZAIIX1STVajZbxb4GHsNpsVsa8MtC/fMRtv34Yx0N7PY
3d7CLvpYInZ9vlSoqA2I/QgCcD6/H4r4ZgwfpYfxXOS+POASlPM6xlpXOKyfFDnnmynXJ4OaDp4R
1Qdyd3/koSoyrekDqVFllL84lIZ+2FYD62+xM2egko4VBgocdirsDhnaytD4z4CA06Vtvasr0JlY
efacGTaoN9webn8WVP0rJ/+07CCk+D6bP6mxEqqIrSZ6vmPkCmzE4n4NzTErYdm5ExL0wQF3QCGs
gpF9OH/LQAvMqqSJLXO9Ete0FmHv/NnTxG1y61A6VnuywaLEaDhORs16ufl9bUQQtF9FKlGNgHrO
F6sb7kzV6nX3BpHXagthYhpxVqYVF+D4OjX+0CRm+pCVB+1VvuBKD8MC5WiAyVJxTxqw7nPpp0qd
e3lTEyBbFFZAVYBjDF3n+bF7wWfKLHUV2oh/cvyzRgukarP7L3X2prgAiRf3VsLR3unIgmQMZLBg
ER3x3p2KOfC+8CRhBo7m1LJWzc4jqF0w2R0AawFX8aeJuHufKmcPDzWnT7oNB1WYjLtI2OLaGG6l
AM5U0Mmzj3RxbUrQIeB3CeQhuupuFXlsrMtQoADs8BXlVrkqbVAAcTP9zvlIPre2d6sSsF5dlGxg
oSBYs2q6jR9ygXfPBjbtStsbFJQYHuZk5WFg6kT+ZvddrHqRPm9m3bsIJUQzhRjUsLjseNn/3Xnp
1jQSyjdnF3S4ufr73iRtAoRYjyyGTi/e5GQGHDaUyJYmnYT14NS2xXYhV7NLmUOmqtYOj6rwhRK6
qEW5s8BmrTMtb6KdPWYSmO/P6t8d0x28QllJBLTpyoooHuvLroJo/SjEmKhaERNdBPBp3GCBX+bo
/gVyNjcCx30vMqWzHKihnY1/o4tSoBkVxNGKpSXRkM+brWsdTHRtjREOkmuK9OJLwtAwWeNQVMqm
X3rhX0AZ8nGxM61P2T8CX5JXG39nTk3YGBfSH8OFoP8UXdfG/f3TSeZ7SsHpRs0lsiAdE1tQY+n8
aBr4qZiO+2pR/cH3lQNxrkO0CMHK+BdKtXE35KCdnrovJ3K3TNT7dIiw7TXTyKe0bLdCuxbVfS52
ACnmw3XTIoGsma3sBifr4qdKheYZPlVwMi2Yn/QDx4ihUbIBxKLxwHIk/URjpMZ5vdACzE508oKj
Wdhy/WT7FS3bmEzvSr/qObGc5hVEzQKd0HvjNkEW8xc3qXfrDRQ+oopdsGAw0CviLcUICTswWcUw
ts3klVeS69qMHqpBflVQeLyZSHjPLVmLW2mHuPx2k+TkMLGDNiwcye70XknTSqo7ZQamOQPiCqu+
jt1Gfv+NtOxddIyDW6cuhwTsRvqNTLNHR5fMCuFPxCpkVDNPe/VQgDdKCeLH/Hx3Ee64hC9RuSDI
NxLSgc4KE+mhTQ9N8oYP9SYEllD2mDR+jfOK8F5xlcCi4f4fOn8sq4bOX1DD3zeZAzbIHbh95KGr
9Yt5h8aNb69IdErc4wFiFLRxZ5wRrFl4LcTeqpTOHcn4I32kbifuzQ+gP60tqTDUl2jMw9kn2V14
XGL5T+qmjcrv8AmQBT1JsySEGByn12Q10iXHfSmgC7AKcfVm5Lb4dqUvOlm9vHT8wPTHbIWyCbyd
qhvi/XTG/uG6VVrKJX0PaEwBSx4csIUWzplWOUTAuxaA4VSq36KKZ8oYSjZg6OExgdLlKdhO+GlC
DytT/ch76ykB72aNmKbPLvcKZ/p5QxU5FABpZHEYpCz+6zyXRReBgelHT1jI8hZNWn63ly5G+2bT
y+UkDpnGyMgqRUcxdm0tY/ckuTVsbm8mq8IHooZfbm3qrzqDx20WejoPbxRvib7BR7pAs+FW5BaB
+YlxfymF0GzyyNiP4bhWvtZE6cBLldbbvRQKW73HWF4k7MYhxUTM2v7gTVMYg51BK7TiZDoiOzi3
YJhopOUTS7XZGeXUR8PeSSi2KfbQhcD1xrspqHbHgt5srSj1pjh8whU07GQ6fNtSDvXkvxOucJ3m
wdg3EoFEtexuJavJ/5ZjK+s1QIX1cTFvzdvAKuomNN4KaGQDQ6NQEJ41NEJpApvOLzaxQZytuEra
gRVSox6sgWS/Es+DEjC66Z48yqz5M462FGhjdPbCeaKSziT2yvI6ostpl02Hxt1k+jQwnxE+Xw8M
CIUWhf8QzG0nHrDDXUWqsEXmHY88oX76yfm8ZnCK3zbfgU+9X552Zunx1gdbm+c9YJTSTHj2hYJr
LnC81yaeHjg1+zm2PzJsgKHaeJX+IRE1kSzdun9pJD+KRh11db8B+SBRef6TLlV+phAosL+TVKrT
wv5OC08V0UFv4yRJitCgq5kJahPtRZPS2PC0k8n+qck6COheOFrfPtCiffvMIcWf7VtSpVt4x6Fg
+EEgsgOCoU6su8ZHndWzw2LQav1hPDw2ath4j/5fIiAOtNRsR8XdRNqAPXbC6hk0DNdaUuEzWaPX
Xzzc/6QWOyYTbbXg6N+2eWQJ9xH+WYZwSTEV7TUzjNoCppQo638STZhpVK1k2F9cIzUIHGuHJQhv
P9t5NQaMC4zqUy5TVwsdFhnMFb31G0+s/VewJDO4JnUJ/62pVmgseC6qLOIkEcvG36qBzZKMJCuJ
Sk/UDxx6pfaNurODZmwjQTBa9HZrSiMqecvEepUwyyRUftpTM/M6iwHDIL5uQGVKgRfFZOEkHkqK
VKNB69NcW62wTdPopKOxr4kHA/0m5dskAYwyZbKV8IhgdKtFXzvNTq2sd14UyEGWslmyFVIIS9CC
ZXD7FV+uih6M2e+yGUq1ipQA+/OpA0HEpfAdc/RG31i2brJtP3lB7gfX1UWhK0cjgqVOB2ge3sSR
ecu9FhsxFRqD98Azsm92n1Mkm2mQtjqdB7Uxwxlfa+nCpn3Afx/qgLkqNvq2hWARxInJLW0W59Sy
a9NuYBer7JAve2+8ykRHQfsPgrYmPjXLmyqHuVeBmglOQVBvm94i+0ywCqtsbgODZve+J/1WnYZ9
VIa4nS5fU8gfrfnQmPBehfV0u6XtBeZoJ3s4d7APKMDaJ7WkvmSaHjk1MMAApjdGY352fqMKA0yO
u4w/R8u8KGm0GCH0xZYgtXYLIZXzMyZ2WCunQr4CkCCNr2KtAVuzNeg2KH7j3QVTrR4fAznGxW8k
PKWTkqeWrStCVQW6QuI8Q+vFflJRYqxKAAugSS5gFX7DfXzYJsQQxJxeMyoFkEWI9QAa8yrxxpR+
bjwjmqrVBktVYf1AoJeoL8xm/2ZtEd2eKEtQz1f4MfMYsbXFRXDb7jCmWjyCCHPzyNQBtXD7Fz0f
xsUMn7KCCq46aei1iuwJ80E65wlC2c9CbyMm3QYyqVSg1vG998u3BaocUkBcCQezei/s04MJJIh6
gJ4nvaw0VQaAbTW0Rv1fwYk/3hnh8EEfS74SARCOqE+DKxVBpjEdEWBx6VbaRcReq4WAiOkMt0sn
6Ri+UtwQB02Fp3vjCOm6JWDcdxJ4MqipQNYXynjvSfkB0KNS9Hrpk3TXEnNFMPZxr8A9Y14I5ZhQ
kzMGcT8paPGgh7t5Uvu7UnLagv5KjRv+032GGUMi56fo0m4SUVguMcIta2v4nQlsKTp3ckl7GhBD
VSxgI6CYDa5RWJ6JrewP3aJYF+j7v1uaCSnuRnd2ON3cWZZwyJrWo55BVq2SFGRbUxZMxaffGScG
GyQYIsSBVDtsfod5guiIhxIXbwdpXxLJGB/yuLbo1RPLH97HL35t5EITLhRYQjux3Qso9svuJ2Pr
1qMHIaFjGttiAArIfR3+oOcHWn5RtB2lywlRRIhscwZhGcBsYBmjFCQgCRoct1LJsOJ8kTDUmpuN
u1KH9fZjoW2Drh15Ifq1mW/Rl0+5Lv/yjLZ82GFFhyy9d5WI/IA55+wxNk0l3B4DlEsH5uJZoHiO
eoE5kZMtpiQ8zkAph+5/m/EpyBG487y/Kxxhaafzj24yf71VWRsCAeTVO0mp9iCnK1+LS6nATHiy
aUeSGXKaALgznZywMoaUR/vLnWb0zGV3+Inm6Qarf8+Fsn5Ghd+UMFqeYxSXMI986G6yOpfK2WzA
izNgU8skLz+A3iUDVfHu345Sw3ff2IqOzy8qJj/4AL6chtisSOBKfPmd1ZNPKGLtGIFYbZwdkRzD
UZl71HD/gjkvVPh/nbfxuHij+r/Tg/538zR3E6HVzWODzS6YWmp6nCuGHRdTPz/TM3Y0I+Fka6y2
dbYf4GYkhTxtZGdFVAFdIeT3nRwpYGMIYcrnWOwKWxO+JgzawafFhh/swB2JOsqFUBdj13wNWYR1
0a+OCjuq+lx2aFzEkHRrmNGC2PjGlujOmymx3Dr8BugpJICFo9dMBXFTklWVUe8h3/Z/mqsMKcKc
L6nBOfazvIjgnmPEeN2THzF4k3Pr6FbCUxSAXTEQKJ/I+/hWcRbOK6PM5ZUIyvBZPoulPpWikoNw
TP38OJEnj87RCtOEGIz8u+W43lKsaWcH4/mfPN1UWcIY/ExFQackeGfc2CQzePKBDyJQ/1SAnftW
3qE0Ud2vucm7vtG+k0ju+36UZE4tQZ+n6TkIWR41IsmIK7wYNuMQe1WD8JU4fqMUMMLKSO0k3oTN
e19uO8hB+RfNQL8Tbf59u6nWjz6qxCMuV2ocwJ/go30ySyNORwVpj/GmD/Mc3R6XElyaSemSkO6/
gfeBoMT/Q61VtTDIEsP/3zguGC894pkJhyPLp8KZ/v9BD0PaLsvQkvbSC4aoXoGkSfqn1mV2YvPo
264ltvTy/6rhBOFAcpLARHmSqxCUt4GnX6CxgyyCFKWbOlvs0nLM0pBePi+3combNe04H/Bg3gWQ
kUqgmJsorSFDt44DUCRbw2UHZJD/rvzkcWdD9FOw5o7xWbTv+q2QI2ImEeOBuXqe9ZY1XT4/70M+
6awzG6lioxA5uTmC19kZKwaqGcVpPD+vO/HpTnPnOnVyDcXuOO6VJrShDkBa19Ew39+qeFNd4GXv
EZAgpIGKRmODWcAmSspo8N2VbucJon0XXGnhpVxLL7din4IeU4uv5OgnJ5So/FDgYRw8Q8zgBUBk
UytGIbSxByutH74uOJ7yAXRzp6RYWt4z48n0dCGkmy9U6/BZF1yDLJsH+f2W7m0SR6WucplhLRN8
aP0FCP20OXvCyzrdJ4MpHaLiJ56ynnNC+z5gzhByurGo7anoMmP/Sd++HmMmk3pZ56hRLGCSIbAR
t5u/1/WLxKeyYFpFMBuTlgnhFU20mt6Kycq/Ambiz+EVLEDIjOj8Gen7eZGOaV8HYKuH8SUSmRGH
+tyssJgYJNYdtTpKWuaUt9FLsxW+nCqjscMjTSWl2EgVCKH1hNn8GtwQ/P5Tj9ArJldnMsbAnNJ5
nWuHjuzKyqGhaWtnIiRPAB6ossqoySFcJdDD6+/9r9wNQawyrnE5RgRhFtgVs6U1gB5R7VpPPBqL
H5WegPVPWCEcxfsHKID6C0sgMoefsN+kETZR6St4Aum3dCiEJDMI5OntSfb1ap61DfkRZzo1S+F/
fz0pf/FdE0SQk8YeurY4dGcE61eWOMBWvZKcO/4L0uzOOWA9Ldb1SvwSMnFmhOPszq2Mi9b95XMU
jCqXCVHtdG60OHayFbDcO6pRSvSBBYMdfYyRVFJzPiw+++XVNi4/zFlRawW65qPRIj+ZIUPPeywf
q56Rdtak2nkU5nrCnp9wwKCOT5kDMYOmzRsmsnK2853Z1zP2kioVVSDcv4HQZEiocTIRZXyeeqro
WrMe72SsEUKh4asjprFQfYCkImviqjB57lBF44nmnncD2fHDwdkPYszU+79WCBBzg2ph1zOpli4r
vZTHQK3D8Wgq+ayTWku7Bai9RGA5kbssicdV5N8CNoceyTS+eApOEMzROvTZjuuXx4BSPP8Lbohe
TVWzPS2K9+4rQLelgmjEhf8vv+c1nsD0f8CSAvxj36CwkXVb7FxVPqyJeX3gQfJN3Hlf451C7Ms4
OUc+xT0K8gTfDrL1hLyHXX5SdP5BiHWXGl7+UbdFr2tQWcAukM/M+Ng2PmiC3HcUEp6xIGd4W/5o
/+3UDags8ZacBivmWQVYRrOuMjbE1GSdJ95qlavQEwnq1LLjIdjc2fl9hJKiYYpmeThs+tTY26z0
rCRuFNF6/WzS+G5RRA6t3mH7JB/d4YbDgyZYLPcfcB9Vjec9wLZ4iDKVQnPlahEJgXQmrDLrb18o
Tn8bAsdn4b0Ri049uIQqxya2uDXGsiXGYfqDFrpRna5U8gayu9uQrwNe9JYrk0VFdkVber23y+Wc
CibSTv6hN6SgutyAOaoNEhzE/zFHCZVgnr5sfSRCOqDyiQ+5ICX2UGAsFllnuc28D5XHXv4FfpLZ
qJ52gpOkqorDVeJWYls5DVxTThStWm4uHXJ19pgDnnfI90axVxy/fBEukj0cobSfrbPYxa2Gvodr
ujxdwf9CS7BijMwW5xuxyPwXh5nTsYhdEatkKfZXpT0E6dxGZ31OXYGxAXHAetMbAWbTkoVt1sOt
iWwRMmde+J0cXHwFT7E5zVC8VJXDlqtJ7Y9IDQ9nq3+xtmEGXY48A7rjea/GAKYfIcn4sY+5Dg97
iI/tuutvyZpCXUz5lfn31rXHJ/zpJ3y0/L4U3WY/Ogcv2El1NVaUhDkik7XU4Ef57oxP/JfzDZ+2
T8MWZE1zDZh5bByqshEq1amtC/3NXE0l7JVhtxSvxJxzuJaGQGiiT5B6CLCQqwsfser8AR2HRnLu
ohycj5kNs0bUA8XlX+QVnTwDbG8sV4rOmeAPeQddQSHWXJXTBBP+01PIa8EMLriPAK60X5voyhuj
TManY9r02lX6BfhfEtERlsrah5J7c4gb7ebVmszvCG0Q5AqB8gujKKgc7tLQVzgCa1CqCcTWXXxZ
yZ5n/aMbyGMjbTTao2J4ChiPI7QQFiKhtOhnS0l7G9GSGqFxO/KN7kJURo9m1858iXg1ClqMUL37
mJLDHZu4UY/EUGuCUecQRnrX5zQWmFMoEVqSBUqgYewIFiiOPJvZSIrnrPrDmbGFKxdzhshBvBM4
OZm31+Y/JSHDtjQHbl+N6ZtG/aRvxuVCZXnNHFseWJKybmXOrv5jra/GIcTLBNR9rCL468pgG+Du
uje5XprMTo3W6jBO3j4pGsCG79uaK3VXLmhY0a15V6WwqUTp5QDo/efgZC0LSY8O9HzYmgVbTM62
1VsJiu+mNplDvieu5uyziL8ba7yKOmhqWTeyD+G2XUTUGvS0Y1DSRj0/npeoevaNJLXlGO82lV21
n4er+/+EcU/P340ZWwTlKH90kRw/kBrNFKeRCPo2O6gNP/zkmX27AkSWtJFHv5aisSOCWX/KWjAD
GXmeqIufkZdmutcvAgtu5RJ8BMxBPmMm2ULL/ebK+fnADrxSDC1F9WSZv7aeGVbC5WU2ZtB5LkrY
ihZSnDpHMkF2JIp/gTooGiY00LEnqghd8jWYNCx/+acRZrjVUMEVDVNtw23Ouvg6U4unV781QXus
cOEbDswWeG8e2IC+ppYFHWo297dZKzwNH7Wn3VmmUvJs7YzsCwYKVuk+aTqcsnQGBnjX0hwXDgVh
BvlpGAi/Gbu26zCZEjZ9HTXc6+8SH0xt1GaPuRhCMJBhl8HBpBzQqCz2aPuNdWpHHIPw08C8jTbd
eAIhe0cxhSJL4Sc07uJIDiiDdLCxeV1VFhRA32oDqlruOtHFyiG56FhTrcz+1haL8EZf7FFv4Lqf
p/pFs5klM9iy08RqRkl4ASxc4w403Ry2nEVWnLAedI2Ml+LrtEiPir82sXpDsp9C6FXo1Ysi9QiB
VzDpBquSq5+8AWRnIqTO/JHhL2sXxCOD1AnqL7ECUIEWenWShxC54I9sR2OUV/ptaaG88hdpwucY
rfjxhtbSKqeasXanMWiwqoIebMXDEK4RF5gW0WjqSd4VNckqI0px6Kg79PJ6zquv/BqIw30XYtZe
3yyj4NFErC4tiUlsqiVOG8f9fs3gPiKGW8yaWb6zUB31ltLRf7SyYSc9LQoml/V8HCMEHFEKNn/7
4Hk4QGrt5e68t0VpG6a2NPW42Qo5quPg2zvLB/p52hAUdFyr16yELK/213GlWSPO5Q3gbd17lzBZ
dnL69/LVwvdzZnMX+AfnbdbuZqqN9YjXntOzXNTnPsSzWcwe/xMwJ/u7QDR1lziOvBzr2OyxpIuV
cjVbbC33OyH3gvad10Ij2K69LfCypSumuvqaA63dDpU8aoxl3BdhZU7mRQQGZbgTkhZi7QKAAINO
29n2SbB+SR9sJMmpod07L6s28dQS9kMnkWOQDiu0zLQ9gu5XrpzlGWyDrviG/UhDFch2zo8sO5Za
qyJ+ThGivuHQ/Nsx0hpyoZJDhWCbmAQMV9Sv4pEqTNqs5DSp/5HMFAlAg1I3U0Xa66KmFExi7Dd7
qpjeqJBtLWLAwufo+ym9Yge/OTmLQUqTsjy7dpdzJgAYQiFhDTRr18s6BSaf1edyZk6kYvPqMEmT
qPHHSOjKwjSVESqg2i7stjrFXt6Brw2BSwLosImst5Hg/HDSc+Ag1i1IZTwG8nZbvWy3QTBzaJ8V
5WDyImjE0M8+NpmAKSI84/5HR2o3Yg36vY6GtrRypXEuAETTkaBjQyaaStAW4/XKNU5qV4m7ZS7a
LcfwQ/8S3LXOQJfRp5bfu2KNOCANoD1cSAImHWVFg1xJJwF+xnedc28LR3/2+gM/I7PhSJOMIfNN
CqXInHvFpyXuDi8EIXb+aeM7EYgqNvwcVRXUUo8IajtwYkenNCc868lt+eFHcMtAqes0oDH/dXYU
pgm9K4fmBv0ieoAbC64TshEZ3fn9S/2KJMrzTBz62kpo/267NDMOxk51jZxqd6YiVh5bbtzblP8+
wfwvyUUTQ5ef+qvuwtes683D++76vU+MRI1RdzpdBKBtZt/XVvcEyOeA7usHyWbWYFWr998YRTiP
qyhJrIi5yz5pCHNi256BaNGyIL8epSrM/qv0SBCCwxCzlel/HajUT7GCIObxWBVZlQ1qs5GhqFt/
RZs3i6qIh+ZmUlbXoaVY2ZjcCF+kxXWwcWvghD/AjF280dGDCnRFM9Oj6Jm4t/FjJu95v527eoYC
EwFP0pP71W2z/E0ANLIWCye8VoGl6/cOGBZv75XKpqZYzLPQE8mA215Rr0dQeIPPvY3LDtu9Jal8
xByKLKtkz8KfK9O7H1OOXFjJJNIxrgZsXW0sAwd4SgNFr7PF9GCSzDsl588gdVm+0wGGpaxqBkK2
W3KR+ZmKMvSE9Nl8dMKiFhWgI0iFRmwgb6aqldGg0BS1QsrKrav7HtipU+Gt7tP54+rVGv+J/Fpn
4xJZNE684tdxjmCIJ0uEaXXcP0sd2EWgMhKpL9zpcOgCoWCIBIlCG3VV8aUmDwSMod/CIySUqzAn
ISOY6ybOETA22wL+gXgwVZfq7eyXgNcwRc8RcwebU6mEGwFwO5GpTKLEAdffR6yUYR+D/7Oo+xKW
h8uxynzqHBWOLwygeLwI2lcEyYw8wMv77u0z9fSHruMUX/eQvLYqhpP6cSbTPf6sI5n8AwA+B2B3
cJxSg6qPsyjV2Fy87hkRDEH6emvam3KdxKCxDOqBDMpT8kosiS6Hqqo0qHZVF/+3UBznYzH6xbml
nZ7z974d9hblhsc079lqcYWvFzNF4e8oR9Rmi1He9KN+zLxTRJXEEk/4PbXPyoYJDcYRenNNrqZN
wextlTV85MrGwDCDkxG3gykFgl6bSV9ODV5P96/aIhcHS4lpgSuX6Kde4rD8qKB/ES4xMdOE6hyb
p7/OfjG7lm0RfmPFvvszX0zoLYREqep1knTSTYGDzbvda2zOov71DvnVLLXJ/byM28iMz6yFYaoy
wLIOsXpUvu4bsilKzOoGYLGvK1z8aJw5QWrsU0f1+bgPOeIJBKM5oSoHWaH0SWFo+X/RAG2wkuEn
HueBVY3rSAQJh05Cix9kDmFxsGIiRRcDgTgt+QEcLAoI1Tw7Tkg/c2O/+pdyu9mGHS0qd/y3Hl+W
9l0E/WZ9AiRxSTOJGmr4VNLam9IHQ5j6Zfy3kHU0D/ww1slV7vWSGOWQ+EkUsIKO81T8tzN3zzMQ
92MfnEK77pnaXE8N7JSslTHxG0NgP9UFWu7AH3ybYUPKdguoTD/scCUzxED4Igf3YJmS7JaF/+GB
9UW/MwSlfO+Tc+pNw98k/fARmEdodMfpSgGHw+ss1yGcazQ8eSJybAzUJmzrWloyWWwLZrLNchO5
bSMvrCujSS1kdZ+sOfOCZtA8gflalRu5nL4/3twDskXTPC/D2RetbFXHMTt7KftovsBmFW+mP5EZ
CfvPUsm4dC6/nBSsEzsecix8B0aLdk1h5a+a7B1Vt7pZ4lueq9S0/zxbK7Z5Wp6p0N9UjfwOi8Y+
QdtqdPlS3G3PErTDiqYDXQq6uHI7YQhx8EhXbmwWrHm0CQkQ4Zp4dVkIsjh/dKEeCauoPAHvsJdp
rn1/6LbW/WpoE6GVMczX+VZYSGdzx5vWXWMQ4hoqnqU4RJnbbRx5c98bhtxaONafFbh8v2qpYuEv
3jsHOcHuXjLgBdVz3CbHpcXq0AkA2v07OZCQaFlSp3+IpIEksf86wAkihQHtl8h1pMKt1KQ0yo9b
s2W/RlIln8pOYbV7Qv2ChOXqLP28aPp6GEKJEN4fON722qMO6Zg/jF3JjJOjVy0H8vPzRz0x8i7U
bR743e9P5XCGvr/362zS09S8c5cBmUmgtShpV4Awgpa7uPdyLKVQaXhqFUasIQAIaQHaDRAvEDZH
IZNgNJ0p6VXEWeahbUPfKtpCd0tdtjJ4nj/WkebvU2CWDzjdwUDbCYuMzDIr5l0q5mG1vTwdyj0w
gO80yaWZNUciOq+8N2Vo2wR+JNeyhhK7+q/nHdFeF0GKLjZPrOihI9t+LJqjaJrFMnIAuu/Prk/e
HuVHFNKYeCfnOEfMfCqzuAN/Ny0UDA94aUZu86CppOfXKYS9VlElow+nvXX3C0X+Mgzh7v67PAgx
BI0O3fp/+lGtk97ZmGpC2xSsGCQMUR7T4R7IiVVio5oBzuEd7/FTbqSYjwIW3Rj3FKRVVHqzM92y
qdz87NOA4tCL1wzsfFs5eHVcCw26tyNW5W/VBQv5eEJDAM7AEPqFz07Rc8zaLe3FGOuhuDkTZhZG
QG0VSVeRRO4x8szyGwUqrqydsdMp0kKaQUwci4lKMz5c5+NI5ZVS/Fe0BzGQFTBLAXzCkQyoILEt
aA8Ua1wcAKpTY1ZzsvoBAA5MhaIT/vJp8f6fk+c6L1HWsiFpVy5gKnrZuiiFwEW9xgp/HnWCZiAm
CVeXXPzjq5YhxOmkOjSpjTqb6qaNRCGYhhXsGN/6GKbmh0TYQYXb10WaT6XH6nBA9FIBZnR9ESYB
jxCxucVEeSMnd1CoZccJAD6zpjnyz5ZsKfdk5mwsc9Tu1zkE+HIWmC7HHvk6tVOq+mN7K+9mNUAM
GyrGLV+c0erZFdrY5YGTOoc/X4MPNCUlX8gKHisUJptHppAP9atSDsHk+GxMGL3nofynfpqxE0Jv
PLV2Rx7KIlKt+pmk963XlzuXZILeOH8TOovGdHmVlsau7941QHjT4fHRglfLR3z/soLpuQV4bpxS
d9JtepYshOX7Rc0qViUjboT2pSqPVp9Cnu2H2uLLu14u3hC1ckRyzlpRy7+ZJYTG8O2CBkS7UNVo
R53GBJiIj6kQQ39cutuvNRlJSHzC49DuZ/KxVWemWy0bRXNFKeMbjpi8u/65+5sVgjv1nO8fAilx
EZKcQrSOOxcmqgpQfTAwHY1aDgVI0EzARoLd2WPti3U/iYDqxsrcw4uc+fkew87apCu35rRoRO35
9Nwe0jG451mCb+MBi3ukLjWIHg/djglaXF9TB2BXQUMbOm4fs71EHifkSJ3J3eNiVfLu6ltu/8wE
f+JQe0108tzSB5zyRbV+AA7rqAilNn4nNjeTlCttUaj8onDX0KcMx1B8mybReAxcBeoKvd4A3w+y
WHiQs21NiKTmwlmzzXyUIReIjeXKzQAh6lTaJtfkQzdAEOKb0REimcYBavWAahW4AjOrg/NQ8tTT
CtZoS/oS7ptCOS4U8gt7ebJNQbrqWTZIfkoWgrYLkEINpZxTxZ81lG182ZaETLyz1CfuYGitk8OA
stqFP9oa5JNeZB3Z6m5KUA8Nujgl3E4m/1ZarF3C7RT6j/fBa1Nr5Qrj79CPkVwoj1noQNoWnNPY
KV+3lq71iRXAjZ+9R91zVHEZ3SvN0CfY0vnH9eZk+I0qnk2iG0v+rahQXve2R3KAS3g9FWgn82lz
2sFf+Evm0P2JjMnwp5XujjIfZKgQiB2oGEizcNjsEyzsV8YA5d7drQoSXKfRvbFnB361D8jgUz/V
mbj5GUsZxizIbU2yBqCLgnd45t+I+HvajHWKABd96kHpnVnGwkZJ2OvMvh7YZL783P0WyirM61h6
aZaIgs3wItm/0sx+SV/SvWpxsWgRQf3guWoncKdFVVywr0T3Ccz4CT1t/dWJiYjtfktJ14HyVR10
djks8f2ukF8mOalxVqka+TMJ/vRmJ034+MmfsdBUbnm9aS4AuZK1IuXi9b7C0fveccEysJBHm3ZA
OgGlwQWkg3qnU8LtkMu4K2Be3tPFD/TOhn2MvDyLmAPjYEaXLOzfyBbwn1nTu9h8C1uWJvpTNk/I
8e7DTXl0dIbsCMYYAcAuaSiorehHIThLQSOmFhB0MXyheNQqu4Op5HrvF1frqaP8cL9FiZyg2PeH
dTbZpMytaRAQwpMls8nPX8CaL0+0Ae0n3eedFVnr+QKaju3DqTJ1USoOyCuXsj9PpHj708KYewvk
judSnu/Gwf5N2Cj4r7yPN+n0xLQkJZjKn45FOIeOh4fM105gl68XVXAAMAIy2DHdEyd2+cbHeHsk
xexJwOgo0UVn044lMRs9ipm/NeniiCSZ52nDf8CFyklkwbtVI9dezRPXnqdKvpjh/Z1lqBY+XNow
4r9BjpSdhmVSiuVErV+qzaVtBjQkiRmdajFcnUhAKToAavzbnBjFpSoAheASuApgfjsCsbl1BU+A
F5yGquyZQ6utc1vRvizWN3X9NRsm9VT72n36oBXEEuU4cOGI+iIbqoBrNdkF5/mBzGCzoZyQyflK
qrNbysDa9Q7BgdnHKfsEQk+/UmKW6dmzBofFzDGZwYcPAB2pAPImEfJUg3wtO5Ru5dyYrIKABQSj
o4kvkbIgX3Ew9/gSWulAc815LETgUgZKdn+Vv1+u90PXiTwA41WXO2/cwBL4uysxypUmfd0gs1Vy
u6YfyVl4ajCpEcwKH7nwiegO9x0z/Frlo+7hsFic8ctR2lJ42bmIRGx2c3dT1CugkQ0Ar6LiRDBb
636NaFENMux6+vt99HZloShqkluR2cMK69ex+qyyUVhhWYtscbMqA8jd0K0N0jW2qt+XfjXoPKrc
iL3UigexMdDwWb0QbFhDDyqimhzKC3bGBRwShnC3aponoz3y7rrYceHArWrK4abIfaf3KlpfHcWa
P3gfb7mCtSsPxoFD+59UNfbOd4His/KKcYYrx4HItqLLzuTtvjircPCMOWCahvAQNmCmGW/f8AOn
axv/+MZwBGScXsrjQwWGWk7W1cs9rydM6AYGlQjs88r+KdchJS9HHcBpi3nsmrQxUjoXXEopy1xH
3hVyEa4rvXLWZEhRlre/x3qXam8jbrww8X+AA92iedCvcMrEBJ9I+rUV1/kv4TlOc5BQ0R3j7OJf
maGW9R2XUPlG2e7DDd+VQdXNAsg1mi1F6gSXLCOIa2yuZclkisNBaEBAJ6ee4FZV1yoBlde2UqZE
8f5bnbagWD2ZyXDIi7605heuYBuAJUHZ8vvAJJWwOSLG1NFneDeOztJTUYxv+bsWQ6QsD2uhLViY
c80P/1bylq8I6n25droBc0o91G6/RPB8aWoQ/yCHLLSDIz7yWypooGINZPHHaFphBxfCjtV7dys0
WTdJRQmlJFqcw+rVoYaITQ/oEQcXaS7s6tqVtJFa2Q7vW0j+El3mgIyQWfQPdsTDooLpQJEW/lo/
ndG+CGjyQVbwSTl127hZE8ErihpoTKxX5L5+yZ3BLU3fB506TDAs0s2C6tbJg9Vc72i3kNhW12Z6
i0d1d0pC7PjxiB8GkV6Rz4r+Nnvs4P5YIG6Ik35dXHExIOajuO0GexsePSzGysSK5j8vG2xjRHLx
O0b0FDMlCvTTtEGEcL/0NslkRYl8hvtjGun96x743ReGP5CH+mTJxPBJ2LPy/CXwSVauG3hES3JC
QyRv5jmlxsFTRioqGXCNMFGOgv28tzVBc1gbZUEYO9q9C8f9yO8zKRPQ7ekWqdrwGNhYwbdSyrPy
jB2NVW/qgYmLm5AfhEw7opbNFJ4sC9jRjq/TyDzpTpuOO2BpEzFL7qNH1k3KZYigrHboY2mtbam3
B1cSokQu4ENTEFv4Fnt5efLCyUF3jqMsP+zFZ1FQUzF0vAB4MyXuhBkh/29mrxgDl2JYYRVnzVoq
HkRC2Ky0gJByJzVm5RT+2uyKtM+QjB24D4MiYlub0Tk4emMOglU8P3zS9fHjfrczP/5q2XpvQo2P
PobEI55ViSD/o2zoNvr2pih+86JSN7OQQwJVtYGgm3C/EordSQ/tzSN7jJB3Z13VVTPx/dHrYjlm
5/J2BLafodDcmxqSqLJZPbxBAP0L/ItatOI00r+Cqx306Q6a/nT4MrKtI38ee4JEONhrowfxRXdy
17+X8D0apsNTkgDPyKeo6QjAA1iXFGDU/zNXxzLX19/ikBltBItoep/YY+Vs/CqdYf0Dx2TWtZLx
RpeFtDjkI9xkoEkL8JsPnuVMyv0D26JqlkJ34ZdsLvJdoWg+7TWxhjd6nVE+/ymPGXgDYaH6skSL
H593UlkHHKUGaQm+vzUenAPn+XtZnW/zXWjG0bRLJw4wapQNA5FQ/tBTZjUa7xXeuJafZsGWmLV7
x7Bv/YWFk1Qg94GBCxdip5aakfs7+V720Pk7kUrRljMzqCEj04JOmXRu4ZO3T18XBPxmkuBf8Q5s
cYvB+G8LNUW5RP8fp+ts9dhkAxeARDfjm0UopxHjt/N0rwoXKq/RNpK5ISb1UTay0LozRyyKlYvV
LwWqbaVLg/Lz+hO827K4oitmjP8jJquGdHlY32f83Idg+lBebiIeiksBz8gVpg7fYOvSLgYPx4fs
kqpgZ2TKdnjVVy3cAsLIk1ha1rpOoEVIHV6vrWDMPk9yTRbOquFUIbMqkk2WWXolirM9//+MzP3B
ict17h1yQZJwHd3QjubFhUto1+COhTMoYXLjn2vSkHbjKkFdKLDLRSClHVptxmKDpe/0u3GbVtQj
ujlLK6Fcd7M6j46jxqTzzITBHeTxfXzkM6wkOY93EsMumT8C3MT0ymVzez83ckkxCWAIMP2NtDyx
ld/l0R57q9T7Ybq/lMnyDMzR2PY7qFuYHmPAIzA0ol/FU8rgYCv/uIBUiK3m96VqtA/laeVLYWt/
RF4yCBqCsXffFyhRwEfKMwWCXIWf0cBlyIw0HTooJSjFik586/H9FnkZ0a1FQOXoX6Zc3/pFhLFv
OYcN3ujOk4zkoj9YSUJ2jPkhiQwvPx30C/uTk7bvVfLmWCQtBaPDyjIwls0d45FdyUs4jsb6s6tZ
8tO5Tl3QsPq1/twyQqnEclNkhQikh/JOg+PLuhqQW1Ump6tT9vKiOoMOzO7XNCzo9UMTbERrmFfd
w5F/CZmshDjOz7QYRsvsbIOLb/K2YoEsuDfKDXNebvi+essDn86/DcwBzEvi6EzqVnCzsLzXFYdW
7tc2m3PNRwRk2GwYSrDWvFmwIvK8tiAD09Vlf3lWoVvDnMDrF8Ed26JUROkvGXY1L552T7mjlF9u
6rdp4RaR4VdWH7yrEbPRj3hPrxDtQw85+VJv/HbTemEwe65fGt8xLq1Q1NfwOrmdEvmuHWAS6MUZ
uk/hXNq4tkLTNvSzdl80eCyEmfVlT1GTe9ptNnVB6rYAcgLv9CpILVyUHEqlNCuAjDvPNr39zmhN
dBlHyjvxIPXp1O3ALJbPIFKlJZZWosD/akq1tRG06gp8uJMqnuJRI+y9TCBUMRx6QMjUjuLGjOKm
gGi0kcG8TxcKmfLlPtEI+uicHZz9vcv3jsPFQMAuoGa+AWqz3TIk/J5BNtTeiOb4eBKyOqb/LqIY
Y/wyW9nsQufF4YX/iLbO20opDOHxMj35leCds1YajXrxxCF74FGzeuwcx5vuzj1qNVXf3eN1CeNT
/WSslHJ49B9L6dud1AiVDUme8D7pssUySphoWCbMC5ylLAdSXfbkq8zvc33drcCxCYhdvJT0MPQU
eDh2Bm+1K5+l8KODM6sn8+5EnJ3XP48qFAio1gjOKqmqHtMOUVFVyNGdFmfwJh1HKcATSqR2OaYg
vFbi74UlIZ9Fp0cdLH1uiYPgseWBr8fuPyZSu2YCTOBJzVoZ+dnMlKKvC85XMg1dPSmmx7FkwTXZ
hrhxa0HGOAOcZ5axckvKQBc4qdYR+sPjxBXtN/RkyYTUZT1VnnLJjGy8Q+HaAh/BNVRXG4XaMKsx
zhxIFzmD6xO2tzi9kHlRuc+32fAt5/r+pTJttmD0seMHEgs5Rt9KZFi6458/cyIfH0er4yE+h6ze
O0P9lhGMBfKE1c7vzZozXSnuEQ03Q9gWW8uC3mKiAe7FPhVFFDXvnvvhpbOLGSD6z7V2WxDvJ5bw
t6pyEmev35peOZHXJZLjzJiO4iSTnzPSz3mRq7iaZgPuqJLm2mckuZ6CAUDi81RMXiFGH+iEvSph
pKnDckqipfkIpqNLSjAg1r/CFEdGdw7LPRFVnkveS0CRgdhk9NF96boKdlrB/cs5aijEAonqK+x6
hlJFJQYzKPy/EpJqdW4nj2sgLZVWXM58TdrCqXfK1Z7UCTagVKMbritJeDqAQqxjVtAAgXRnxs1g
ASf9tTA1VC+54WEfs+HAjwDOF77oYbHyBv3jG2cBelHi8nIHEhjzCZGxzn6sujEIsU8R3f01rkpF
O/xvaXt94iPSSxVvFgpNlxEdMi7bDkXxwK4D74hX37fz07ckD55aed6lGEJ+PtSw5JYJjcydNwAo
YsW6pdQ5huZ+W3bZ9mlpHJkqyH/+7TZh1kTTX4bsKgj56MF81qRer29uNNa/ADITXq17kcbqGvxx
L1z50qsNAg8AuIppdfLTTBnckg70d7/WVBwVc/nnOFHM5xpIY3LEz+FXlfzcOdZJccUHfyIum0Ce
I9IvvIxGYpXOv7W0yVZ0xjTwLyCMUSbgEqj8z5Ci86I9fBtEty8DnzN3VL35LYTp/GVLVge1FGIe
8nM+OhxQyvSj1prREXdefNPaKOCWpT5pztt8lXrFMmKlMGN9j18BrfUk14ro/4tcgqG8nlyfVvym
7SU9BFB7mOzcpGWNSYy66W2VAyJ6Ky2UxiD0EzMw9Hh1kF4H4zrjghWq4x/QkLpEhQ/KzKTQaAel
IB4AaYBIZsh9BL/cDQj6dlKCdJkXuxlChwQ6uZpPiLOw0WhGVsJCB2z1nd3XF7iT3nE6G3+RrWWN
Ye/PMc1slwv0G/cWr6T+bgd0eXUoApAr42+eNAyChC2gLlXM32rF4vm08cWD/QoY7QICKT/4nu6F
PkgqyiDKN7hI4GjMk/BZkdljTYS6fxh5oAKSfafmD5Qql+wn96l2EbhKBoMB/GMe9zKR9BXT6h2S
LkarO0QLLBRJ71hJfh16snJJVzXu5AfpfX8g1z/CLhMC7y5AdzlxrXbvfjIHgjLC3+ki4aXJdU1p
F2kdxkimfX18z3N9O2VeHf8tIbpTPat2oFjcL2QYLD+ZHDl1vazVe4XV6DH7r1E95wmm+L83LiyX
CUBASaXfPp42/O0HLVFJ+lY33m1SeGSNVpI+7OeBS1mFmNgquVLEqohOq7pgy3T5lq2f/C6SZbzH
m7hPC1WbY1jaeWz1di+xuUPguVdhXQOEC16xUOJLQ7VcPGmyartY1EnQYRUy/n0SanQpCdY0V19B
ffUy6QnaeSecIXkKRtx28iqoH1b/qfZqowROIVvqu6Sp7O/Y6EKlbuidsZHnrLgImfeqRFo/ITYh
oJ43PpNNJBOlfnwhF0Mw9juCnTzoMjFEJVnUFHiY/2/gheaS2S0KTld7vrKx5O2+cTOOGqnYsuFE
zM7GgRoc/Oy2xNk4kBH3+AyAvSfvgNxY/qklYIW4Bn06LrC+D346CHc6EUXoOkMjulMtZruALlKY
1i1sk/pUIccBc4+mxica/g7X6TYApimOZ52l/PZrqlc2YTspu8v094kEuLGDF+ak5NZG7QJujSd9
vZhFTdM+kmsKLt4DZSjalLMtEX9a77qaqPEKdQQWoqeiJ5kawU6WEz+x6fEHneAvat6U4eRBLCCN
bJKulVqRuCTUCT//W9wGw5bqKDYEEzmmhm7PtyD5i582jvl4wwyDrVz2KKUNAaSfU7x3adMDUJvK
TIKXFP8i+ZElE2vJ8XpTAEJaU+dU7vh6MsVmFAXLmpz5SKoCpv0isqU+9u8U9uharwxQ8Vq331/H
rFoQHAh2c8X18fuu9CL0NUPC5sQhmECFrCyMaZJatqbfEHzmOK+/e0WQsls176X5quhf7CwbFB9y
L4x8EXVZmcDDB8t2Au80teVbV7w0A0cfKbEo/6z9KAf0iw7EHKTKCwyZ67ru5QjNDrAUVQm8ZPNi
+xn4/dXKPQoHPA7wFj9/A7mKuNhsuQUVOqrK2m//4bKGVk5hRDlvKd5h46IU+ykXiJs+ZGcFfLaY
uSE67ig5JPDljjD/GSkstIuXzHpRbjVlT1BaFhz6+WSJvr+Si8dN6bdvp/TJ3ndbbO5DJbxhzk0p
gCZW7SzZuGIKtftwDj2YyTLpQvLSWk6ZOCVYRfIws2WroxCZzTsXFSItXkjpifDPdM2SOarJ8fGb
npjsJ3vcyKxvZBsFdaU0RqY2L1327kQAHSylmb2gQPOE9LrHm/O2H5J+Hpm21Kp7gL/s1vWnzFRD
52rHneGWlkJFK/ncMd6W/+DKh4pnMTCYisxlFt7tZ112ZJvxWXNU8VGUfHLAPD+4fqT7Iym1AcxG
Ih2kk4rmVEJ4PSvym/faSwEsPbd9JvLKC9rHVCnwrAGGJoXlK0oOIxJ4up7UDrwd3Yz5v7D/1FNn
F6/y5dv6bICR7l//PitQXXCxp58kPtA8S3xew2KmClr/Xh+Bv2ZPJVY/jovmPJEXZzaNS3QjyAzD
1K+RIKZt30IbZHXMIWKeWsGrXKAk/wZH6So2uIoh/B+3mBOv320yrWxvWIpTYEyHmUSCjd3T38hw
Zkk2A+dlUpdEIjPIwJLN5cds0ymh+bVMI/edGMxojL3+N61blzfIxxDCWtuT32F6ixiP35HgVMr1
xJ4nIQS5qix1U/2CtvFMar1Hn/E9nHzsETj5ghUK2CR7cNrUE47V+Wty7O/QICWnz3tF+Zo85Euz
5t6wnCQ2Xrai8yN850OqJftIXXI/+p9fzipKkCne0LLTr32A2NDMSOWcj55NTcuNwCd4Hblh7NiE
W3cQlwrMiztidxhj9UiI2quWhTcYoSiyfrlS+x/2QzNaixWdnHnFrDNRNSI2k9rK/bKYBwvS5lbk
VBE8JMU2hzq0bIpK7epXizcLcMZfRkgEmnpjB9QUkUdYviytLSnhGrScSGqbZjV4coBO6UDvn7ej
MuW3IoTzO2khcGZdjrAYdb+uLCfwBBQKGhpq5vaQQt+D6IdYjL9Zf5R977y4DlrA3hT27Og05YYc
LG2H7F0eANwhfww5k2OZVqjc2HGmcEQbFfjPA/R49pDmytuFxXuQf5YB/RotPBE+mnfzKfsUWC9P
NJB93Aa3xpbbyg8Vs9TFriuaQjExZB+wic6GvvQC+u5M/5EttxIdX3X5kX/6blSvM9CLUQirYblC
P0nME3oCVb1I7iE/OPL2O7//HJs3IamOd+YgdzY1PfvX/+6Z5/iWgKmLZpp+xv4und/jRHzgogR7
fCcqp0n1/35vgkoi8KuboUJ/K7y1N2kL4oFrHIAM7fuZn5RLcf8XVHjz8Q159JLm5UYumQ7CR6Yj
L3ztihIWnbvcJmLD7P18kh4awTKZAYSc2WkoL5RMCaKs/Mvo16R9PvJJXt6lxdLEUIAUASo0RBLj
kCe7E37G9NJRwn5EVtcAU/gTrPFe9HqgiDK/B4ROm8S3mVghW0Va1Vw/O+M0k1Qy8B1e/8GX+uNV
aZmcvC3/UaZHwn72SPt6It2A3lNBgo/gMGR9335rW7UHBr5EAyZ96nqP5hKZ+J/nsQyT+1yYxhGy
qC91oEloc8SEbacYiEbrrTfTKwtvTbXeACaPpxI/OT8J39Me8Rg+9zSVFXUtDgW1CSKq+BFEEXoO
O+F9p4K6yNR6cU1CZJcQ0YspcKeN7MW1n1exjf+b8PPPTc5xCI9mrzAAHaNLDvRrnznBt0tQuhri
9L53xaLBCrn7NGymcqstbQhnrl0aW8DyUzN4Evcd+PI5POpm/qdrlrWI+/ZDP/3IR9BDNdMZ8LWJ
KGTpx50CQrFxV+z7M1NOizBVhEge/84EV0uM8HB4N6ub5TW2gybWIbCiR9IPIFDm5BNfI4X3L4Kl
E1jbC43IZaDgicee1oZZs9wiUn+kQF++G1OffJASs4BvH3zx+qizEtvd/1kwiRFfHjg2ZCoxcSfc
LwEQlgJvJ6LXXWZIvui/0vayY/Fq0oa7uuD/PpXZMBoUoycyAAFPbE0UYOJpW2DYl5ELwmrjIMtt
gumFd8RXpdFHV0O0lNpSLfZWvK6YQqyhM2NRyIbLi/CsGSkWOzKfhhWIp9jCsgLjo9D+JUXDvY0q
8itVqZc7+Ejvvra8XFHYLQZf7kkoJYaS+9oiNrpqWk7Aalnxsu67/49n280BAw962hBJdcDNLTPs
0ZEvry+fgUqc+qfAqUp4KE+a8lZx0bLWmCiv+Je5lCwOM0eoFGWXzhsEty+VGbXoirqehFd76suG
FOiDAEza65uYhTgRFKHz3Wv9Kv4W0UtO7PZcQihbxjpdXDeBy9JvBjJl+5pmMfvOIqhWQa54k0Mk
QQbDYJ+ds+ApEGBTZ2WAnA8AYKIqQ0FRtFf5l36vLswhyCTqrgG/4UNkIyxW62lIY3oYQbafeMVy
rxsSrAAtVdtzs5GtQuVqYXHg4zkUseQMTZs+OSPObP6KZWxdsjM9WQ2yXWYNVZTvxVjhI+sQIvtp
PmpGVEXNsnTiZSNau5hFYRfDSae/JgkuRxdcltlGTXS4HubED/nKVpmgpF2nmCF1YAOBKCfujLnX
gRgXCcpxCpC0yhuEZ2HzihPTMIqw+1ESrgJkhXV15b7AEKqdLwrkx/1VStO9HOzhAjNFRgTaXZhZ
aulGye8HAa/1pDwqLZPfV1++olZusETlMi02pWuKrqsIePRV1NGhkO4w1nHIyBrzOysSV5vcKLZM
5ddX8rTDRo+JfvNK65IfY6l/2gVE7JFFeWO/9CKeWg0g4UT5azTtEOAiqna4FMOaRK9IMkX/Oeg6
7LMfaazaBoHGGqVd5aoFba7gcmOkISDGXC9u8Zku3X/DSYAN673+5u298PL06lfrgWwZ959j2XTP
zR1OGG2/4SehNxULT+CnctQbxqAuq0khLo5nJurtzww6V8LqqzHCSjdnH52y9w3gWTWVoXdqbfTf
Y1el7tJzvdNPp1VNHDmdKNeegdVDhASTxzSGOG4fmfVSTjEduT+vLZIihGfZwMSZ3JckGcgeUcxR
Vj+Jg1NTnaXDrcincwqVWtvJkhHSJZbFskTnqsTtzCJ/PU+BI53PEU8GT/Y8bqRjNH9ju3P8L54m
kSE+Ltp3oRJwATZH2lc64uR6TnEnLvAzNO2Pl4U6E9W1AGu+MfxbM6QobgV3VterAmhdb8+i4BlK
LPvr9B/4lhd0XnzrC//RzFH+CCLw7VoEvXdFmGlzeHm07rVuWBlJlvEOuuvVNPniWgiGl5kDafke
4zfj3/v+xtddl2IsykJbQt+KxQqDgjkme2KP+JzuY/8cUzg0GlVDz0+/Z96US4/XraixwxGua+Fs
M3ZU95g0OdeGMZmQIX/osBd6KK+5lg8k7321KZ4Xxsu3rzGdxasPp7yoVS1h5LdLGCHGEDL4IFOG
qwQq/dKzQfGqC1kXh0+/Lk+3eVDnINGEG+TwFOY2vgYnFU2QCwqHlGaNEUtaFCXuKcQiqOJ3ntXR
1CbhL05wY5xdyl8wASR9Ms65JA+CIDBhvb4FwXP9a5MCTk2QefArIXvE42XZ4C8i/DZHfHvsKkyM
wKqwlrNR70+uthJ9CBHy4ZV58bHOt80UWQXP3UVywKREdf1YGx63UngZzH8NK6W8heBKPtejYN+S
ngp5fE5u04dy/8kObjP5LCuW0vEzkDVCxRHumgfnEdFKzSdQ29E4OWUwmsCaxF1LNP2kCyYzb6rN
Uv6YtT3sDsfKBQk9o5R2Ev6bs2UZGjtRBD3SWmozBg5P468RcssU8vVMK5pxM2AeXp77qOe9AV5g
1c/2wUegoB8G2gjB7zbXGOTS4ZxCtyFBDaTQWnJb0OmtTSxbH9J11kKH0fbpYICOnVMZCIDzOrVJ
ChtejISCHK90lTkDUZy5wDmEbprzFtLB17xpCZhuhjL3kz3qbS2jby44dYRGJCO+HIlCjDxpujg0
Gh32huwlL3oLMkGVtBvtyXKjnxjF61N2J06dt7cUMiiJzTL4bbqoMwI5KvL2tIhXKmttPzG45w9W
JWNt+GovLtRE68MWm7TSQyy2EGOunD3CPcTxPQZS38+dFJwCIse9EGijXteO6YDgv6AMgEcSZkB4
1lEWCokSoAbZsTLsApqA6a4ChoAXp7laH6Yko6b3G1RBwS1rruqidpmZBBmWsbbS8/F7szkxBpdD
POK3hglkAiODYgF3+IIzJg1zpyhXj+0on1UNOzEcNfCJFF+cYpPvAi2AedGcljVMumGTpjcHT0Xk
JGo1bBlfFNnxJ6aejAdAxcg4QMFVwQZInYk1x1fWp9suFt9orSq/0iSvSrFGnfOMylyiwciOfTvN
rFOBmi7Yssjkedvj6oiNs/5nI5GgHwdaM2hvG+8KCxByOaDZYcfErWvofu/qiwsfeAfU6Rfl/v/j
SgEs84/QYujtVHazQ2dbUCrq144gl77HoJAC4CNfIbU93NbWv1+z+w8BPp3hoQjtfpEhAuxL3JFA
g1lkAwH8wSw77E3+AzuCYwSDukJu7phGy+57X3/izvb7WkXs10AytduNHDsbaw4GyzVv7TPIIVw4
ZaHNeS+Vh2NVKl5fOg9ecNn2dQ7AZLPKjwq2uqwX2qNz5Ws15EQyH04vYyFKzPjf7ZEJQM9ks91H
MSSWWucfweofi40iX8zMdKBEgu4tgfgM42eP8wBpCTbW/g5caf4eOfaoI3xyd2x6ZJVFRoAeUwsC
aqqERUgnr8MwCI/1bLvUrElJqbFhXhvmJBi7UF2A8i0nal7erH3R979g1/+q5BMjXcH9cyE1sK3w
pheBEk/Gg0dse0wKjOIx75KvJZWrTzSbTsI3GnG7xAZn/qbWFwzlSe1o7bh37jV2dBruWVhyFz4l
9Zrg3d+6Bm4QZIhh8HyfU6UnCUUS5lWBUwcUmsCCl9OCqD8leeC4k7cccsYx0eUVt8jH3u6thZ2P
kCggjXFJhZk5Asy5BYHsMvBZP6h7sT6P6915pIvk2JROXry0RUnF4LCQic4WxtZMfhYBa3AIPlbY
llp/JAGMkTL0Fg7O1F0bxT5cL08yVNCVm0Iox+uAVjLwJGr2W65AKzxAK2MKfK+qjZ9DslQxmO2d
T8d19o6UBwi7uF9PWg3BMkRnAtxrjXO806fHQYz82NQv1wdl3uEWukx5lM/7K7o3ROSASJ2e0pJF
Zvsg/i8tIwgS8GOvxOvRHs3ew8lrglghyalxEC5Ej9D3GI0jSMAbxiXPspp/tv0gam9OaTV18/sq
dZ4HQ6CUdeqNgDmS1BSS+a6s60OwB0lL1NUmvc0tCPs3l6xMufI/xp8vuKW1jBcPW9XoGpCkiYZv
Jyx1CbzCTlQ4AFHYbOxTbwlz8RkGUmBRJ7j0MsWLa89tbz/nmze2eeoyLyOk7nqodJv7mnSHxKbQ
QcscKZX3cLugCxcGbFZ2uSLxAmjonxRYlqzy+Yhw92EGG+hwkrHERw77cXtqRWVxwnAsB1ZSsind
FKheDM9W3YgdSSRiTfWRm7hkhvWWlx+rTTlN5xBCiNgq/Fiji6AjKnX5Ub8c6Ev0k7oHsjHxdl+j
opaIAhlVev7YG3gx319Oqbl+n28S1kYTa2eCOUY74plLbdivp20RowpzTLXvXZlx+G4ugp0j5h6X
XfyNzS7yyi2z+IrkXiFLro3TjJoxwzmq73qu3AjPP3ECckZ2Tp+ClwaWciGcBLo1to+vdcIE7xKh
jfP3KrmvZa4QdzWiSy3dDyS3Vpc1i9Iv7YWTz1JIh4KWpABVHowV2kbvncjHKI2blw9MYgCKHlCc
yuds0phIPDrC6/s6gFVnsN1J5Dkjv7b0SkQ0uQQtuSi2MRUmBQzJRQsCdimwxFd8ngM8xDlMI952
VBmwrM0VNNPNutXBLVkv0ty6FlFY9w+EJ3TLe2brQjuxBwP9XUS8IsuXU1v8V2cTlhrR8qQpsxMI
nBNWUj7dOSATiYwWL05EBz4VRn29lWdeGu0yOr1ILiiXHRR2eqVDYBo+YQTsGViGped3NKvCv7Mc
WXAY1xhaKIJ5rqETd93rj/tpetpmDXhliFBPE711a7CnI3TQp0ItP8DNn0ZG19VfuipBeIILAx+E
6igjbjAsBp1yGR+Y+0LbVfu9QQ3L5wiSsgnqnLwoRb3Q//OvbUqaxEzAZBIUttvzYKkoV008BclY
g2MigvZyejwaXf+dTu7ClxBU2jG4zFXXApQXMYvqdsUQApWDO3aooFn5Dctp+EKHgozzJhJkbVPL
5sKeqVy5yODLfB7MRYZZMaRlS8BbypLr4kLUCoTnZf+tiGOOp1yjcdRpOW6GdFqBlw1aAuabFntU
1Ubqb8LokfeCxBh+oCzQpOSujA8BGeYZBxJLVQ7+3PQZR3hFxLQol+5ZSFDZf+ijeK1gRv9TsNlG
IcuHo/FZ9vI7bZc+YD+f5yg22BbliQZaLBQ4wfeAKTiSMrsW489+kS0UF2k75/YGAWbnIpH+GVPc
muuVY3i6z1j+JgUkdiFpcWVYjUJaZTDWVh10uwYpCOGFMR5sot4XFfFT6wDT9sgqJbhwI6nzeCNz
td2Co0xqxXAafyvXpjsAZiawYksawH5zqbFgbHETmKcc4Z9ixurW4wmmThBZKK87ctuljvXm7ZPr
tUcFDd47oppcFtCiXy+VFKjx4d4p9t4uet3r1cybMusk5agWN6cnkNXYnJitTC3NuXwdKhxIpr/I
aTY4o6r+IY7Exv71Wcn3LytjZZlzMngpMJlJaM/uUTo/XRGIcofm6AdEtCPCZ0Pmpp4Ur21WV785
WtJlzf2Wr+i3b+ZMcnxV56688aN3Axrk7XNHXAUUeOSkjC6JQmKrad7ZfGIVYt/uYRDEBzgj9eo3
zDXO3K66Q/zvhfl/QiJmcFm+iijieQC8erZYQz/FmiL7MPSAFyVZMFTJ8czJqlgAFjp0prdRHRKa
3jxyIbPl45goVGhByBrregUfbL+vLnJeay577SpEpsQcF3hlaEZTe15pRTxwP/GQ66g8EOw1ET6v
xWeMCF3+BWIDmZF/ve7309y7EWK5n9lK22kqtG6/FNRKrOB/hhQwL1JRS1GuW8NheiyYAZdPyWjT
jr33BhetmvaC2IielfxuUSmQy0wCb/sLrywHDAehG4ODn89FQH5MstoIYVyp9CNDAAg6yZH+huNv
vSqzenpjHuw+YBpfNJQrbjhKGAr/OLC7hL+LUDhsvhNI8zwqtikaVbuWuaOVB0vtckybMI9qW2HI
Fu84wapPZJ0+/59NKbatK7ZEhPo1Q7EHFOLXr/5C7Q1KkovtgJEfAMbRE5XYBWCK/d7Tqem0lkb7
XT1Lhe1w7DKKX0tZESpc0dDgxGh0M0hQ736QiTUcW+r4PqU1zfQ5z982kE9ARIhXMsMigRJl9cA9
bsmOG0tlpWn8D+SSQYWM07Q4KmVRTM5SueK0diTtlIRw0dYdiuFj/nd09yvOhhkWXT6ALZ5UO8NT
Sel4CRT9M5GuBge7URDDX3P11cHGaOVOI67KZOgRwYu0DWbVp5OpVm779CA3V1QB4G4G3+kWq9w1
ELMXojaTBV7hsWDOseOF7IBy2QQQmybgASiHxnwIDPlrPd0KfIoVubqsLJKY/ZoJ0CKC/gXMubXJ
Y57bAz+bFTnASfH8etwlfv7bzzgC00FNclS9A6rm1aeQSiqjQjBZKIc2PqRaPw4o0Paz0DJFVxYi
koO8ifb4ZdJhM4JTR44mfAPP6UNK5zCNreiyGsOCoT4SGZFoBOEtR+2/QGDPEJHMhMORV9H7XoEF
KTfooDApJzDH2AddZeWnlczlRPL4Yxr52f3Dhnj1bX2E6DfLsdWP+wxTrxJ1zUG3Dwq/KEU4C7DP
X0y9IXpRem14ayXfmX/Mv6uXQOjsI/lYqrBzs2oABWcPZS4i1Kbo0Atfr98RbZ3P2mfib8+5N8a/
8ys0Otv61IhxF4JH/9io/jPQ24d0OA8EaM0E5ywOqpskLGPh6cE7P0eUvD1/F2T8Mr5SxQiYlSse
pxDWxEU8xF7wQ5rpHdIyYw48Er/TTGIxRK5vCdOkT+mkBdCCPZf16yI3GGfa6W+1VsZvUK9W2DrB
6+NCShWlr2Lm/XMiExfmvprB+QylFsYYHmlOXvLtpeHdH3XM6MMveO16JsA9D6tBHaNGjdJIJrxa
mdpnRwFDhnWtScQxBOMjqq2l8lqUSngj+mRfjOtZFR1+r92IIQQTp2GC/2cCItzKerpfeA5jZezb
Hq24n14augwjShbe4ggRg/fQrqPX+tNn81geF2Wmmfn0s/FWqM0InBhlwcg/UpCFKRVaKpCu3myQ
I47mVdA7b7uoHFTrkfrCY1bb3G4ckW2IVQ0CDyRiigS7vz1uM2zWXPdo2Lnk5YiMYbC4+cMoBhIQ
gmRuna92DTLqizZbXSNB0aor4Vz4f39a+tpAHtFGPNdG9e0gRRqhQELGBMrsFrkBTswUQOOIi7gP
rODkpbMH/5Im8ndLecGCw3MRtfU6g9hU9J7J5laugTPKz7NrcvImjHL1IN7zpMj/LrC3pv8a8D92
ZtDdDZEGmVKS28Eipau1ig8g8S5mUdvlE8RwD1Eh/IJscpHs8L+7CKpM9larUHWhL6AEFUVx+MSs
g/OIzeyz6UKCG7Ar0+mY9FDxfQDlkYkJ3ckrEs3wwqWGvbnYJwBpW4bR4fSFkuSP0tn/hpMlXcCv
hGufnWT3qSsTWhY3X8vTDKN9n9IR1Hx61jyTdQUZfdMTHuus98rXBBq+Hu939LpiCDPXEvkBLgcF
Xz8s9fwyH5V4JuIc0GbYNjVwXe1QlCkssO6BiWyfngu+0ywEEMxKMr9Oe5bmR/f49fWEXJPNL/v2
mPRNsZzuBIz/6rPaWsp5wXK1b4DK8EmJqZdq9cbw+g1haMySR0mqvtyhvUTxUfd8k63nb2toIoPM
jhEr5rCM81YZz2IyTb1fGEvYre/zHQYO+IAUohNS8YRp0kkJsTRcvAw/CMQJZZFVjvz9amVNmy/y
kvqdkCe1iPFUJPNWGOAdUrZQC21uib5eO0bK2ywD6zVp855kn4xelbz9i1f/Jpf9rnoCiXCDvXbi
ABuJBcXLd3sw8ZMFYFxBlDf6deyyGfR+qxUt38AfAuf7csY6RjQftWZs6O36YXnqEjBbbE2zD6nA
SegdSU+rtTkhIvw69twHf3amWfjPahiWN0OhtT5qXL8pzaefSE1a0Kiyu2aXl7S/GihBtt0dCm6+
+tfSIl7SnHH/U7KFCIyERGXF5WA8cZtln4z91YI654S02ojc/Hj1ZJv+wrSMRlOZutAcgQLruoIU
QxAEwfKLJh0YdVhvm4J/5fJK2gjx2QoKI2PeTT3RYBIYlj9gjpGhM2fKZ58bnH1hwiwj+8sPIFgq
8etPxoiM2gigNmOf1VyoGeFne7nRVWnzX34Oy8LU39lb0QJH3hfgMZbJIs4U2q/0Uhlu8JWyA+UB
QtQAEjNG/H5Cm6BZKq0jzBH/kmhX55Ht1A7IVvJA4xsaIzyIWaFBtSin1aUkOvYZ4GPHJdmfXNdh
dZIJiqqFRbjHKnSCo4aYLhiwS0sJXsN1YkWvgmEXxZtT3bNSQpf5q8iroPj/k40rTFZYXLVA4PKL
xqjV6DjS7zSCtWbLg5eX6etTlcMZNsX1Hq0WH/WmryGvPJpIR9WMjHVihF5HWUWnKYP95FAF4V8B
3RGazVTUbLJudLvSS//rtfi+15OxRngPJi0h7aZs4fv834YEKIQS4nMkgqQy5pp2xdJx2/GnX3Oj
zZq87M/W+XRNNSif/dtvMtCYkU9a6bbw9JPPY9DOtkqCZZeq4AUffTWjy4V4Avqqc6s6iBzyE4tG
ZbJVKaoJMx8LNNhGTua6l+Fu3Z9n/oF+Fy+aiVz2k4wGoWXYb+WfntBBRuEB69r/RI51ao1ipuGF
FgBs2wM8CRAfqu0tTJAZS8H+uywJZPwsZknI5dCJvfKTvxU8cx0J9pXoOqjaNS3p7h5XfQTMTZU/
00DRqgZ9W23HRj+40EpAnnQ82BX588YV7xKqCxQmorwMXl4ehIdhb1Qabzuxr47pdomGUm9BKY1O
/JBqx0Irl4WgqUicv80LxSvWQJjS9+YznuhrqVxbGY9cZj47F6GwcEf8OX1xp4vVaNEeHwID5+lX
6SsWQlzDhm9MIafAdiCP3mvzbnKEvUeYkgczsivNYkD4x7WwNCj3K5jart317O9NNcFZHsU5/051
QLNLTj24/EhFRHfubypcWPWcSbN039Tl75hqOqYrSLkNunPsopp1qE6k+HO85khMN6ZK0BdYL8Et
AwWpLcpUlt2ckwpCnF2ovaJzJRIxEPzXLehhv1Pycj3rjkjTAISCr139gmppJmk+g60BgQP2Azsb
swlXrcrWlDGUqq+m9/xgSwsundhpl/pRU2KlRJmv7hEVnc4v74XTXJBYp6zkKvvfMYDaPFGNungg
CIX0D7duPqgbeJ66FJG9TxsqMGl0dQcFgDm6SFJzLZAs9ftFYYsQBe7XuY8F2nZ9Q+xdOaOxAsoi
wK+4uRnhpHte64E=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
