Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Oct 25 22:49:11 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/10_4_timing_sa0.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.826        0.000                      0                36786        0.002        0.000                      0                36786        2.225        0.000                       0                 36565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.826        0.000                      0                36786        0.002        0.000                      0                36786        2.225        0.000                       0                 36565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 denselayer1/output_data_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.645ns (15.655%)  route 3.475ns (84.345%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 6.846 - 5.000 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.156ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.141ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AY9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AY9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.602     0.602 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.602    clk_IBUF_inst/OUT
    AY9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.602 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.325     0.927    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.955 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=36859, routed)       1.193     2.148    denselayer1/clk_IBUF_BUFG
    SLICE_X125Y365       FDCE                                         r  denselayer1/output_data_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y365       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.219 r  denselayer1/output_data_reg[2][5]/Q
                         net (fo=65, routed)          3.151     5.370    denselayer1/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/Q[5]
    SLICE_X150Y240       LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.081     5.451 r  denselayer1/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out0_carry_i_8__1125/O
                         net (fo=1, routed)           0.026     5.477    denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out0__24_carry_i_15__13_0[5]
    SLICE_X150Y240       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.137     5.614 r  denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out0_carry/CO[7]
                         net (fo=1, routed)           0.023     5.637    denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out0_carry_n_0
    SLICE_X150Y241       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     5.704 r  denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out0_carry__0/O[1]
                         net (fo=4, routed)           0.214     5.918    denselayer1/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out_reg[14]_0[1]
    SLICE_X151Y240       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.088     6.006 r  denselayer1/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out0__24_carry_i_10__51/O
                         net (fo=1, routed)           0.014     6.020    denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out_reg[11]_1[5]
    SLICE_X151Y240       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     6.154 r  denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out0__24_carry/CO[7]
                         net (fo=1, routed)           0.023     6.177    denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out0__24_carry_n_0
    SLICE_X151Y241       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     6.244 r  denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out0__24_carry__0/O[1]
                         net (fo=1, routed)           0.024     6.268    denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out0__24_carry__0_n_14
    SLICE_X151Y241       FDRE                                         r  denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AY9                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AY9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.397     5.397 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.397    clk_IBUF_inst/OUT
    AY9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.289     5.686    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=36859, routed)       1.136     6.846    denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/clk_IBUF_BUFG
    SLICE_X151Y241       FDRE                                         r  denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out_reg[13]/C
                         clock pessimism              0.259     7.106    
                         clock uncertainty           -0.035     7.070    
    SLICE_X151Y241       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.023     7.093    denselayer2/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[8].sa/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.093    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  0.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 denselayer4/INPUT_SIZE_rows[14].OUTPUT_SIZE_cols[1].sa/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer4/sum_all/col_trees[1].column_tree/genblk2[2].genblk1[19].tree_reg[19][9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.126ns (55.507%)  route 0.101ns (44.493%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      1.138ns (routing 0.141ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.156ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AY9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AY9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.397     0.397 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.397    clk_IBUF_inst/OUT
    AY9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.289     0.686    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.710 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=36859, routed)       1.138     1.848    denselayer4/INPUT_SIZE_rows[14].OUTPUT_SIZE_cols[1].sa/clk_IBUF_BUFG
    SLICE_X101Y418       FDRE                                         r  denselayer4/INPUT_SIZE_rows[14].OUTPUT_SIZE_cols[1].sa/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y418       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.054     1.902 r  denselayer4/INPUT_SIZE_rows[14].OUTPUT_SIZE_cols[1].sa/data_out_reg[12]/Q
                         net (fo=8, routed)           0.081     1.983    denselayer4/INPUT_SIZE_rows[14].OUTPUT_SIZE_cols[1].sa/data_out_reg[12]_0[5]
    SLICE_X101Y420       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.049     2.032 r  denselayer4/INPUT_SIZE_rows[14].OUTPUT_SIZE_cols[1].sa/genblk2[2].genblk1[19].tree[19][9]_i_3__58/O
                         net (fo=1, routed)           0.010     2.042    denselayer4/sum_all/col_trees[1].column_tree/genblk2[2].genblk1[19].tree_reg[19][9]_0[0]
    SLICE_X101Y420       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.023     2.065 r  denselayer4/sum_all/col_trees[1].column_tree/genblk2[2].genblk1[19].tree_reg[19][9]_i_1/O[1]
                         net (fo=1, routed)           0.010     2.075    denselayer4/sum_all/col_trees[1].column_tree/p_4_out[9]
    SLICE_X101Y420       FDRE                                         r  denselayer4/sum_all/col_trees[1].column_tree/genblk2[2].genblk1[19].tree_reg[19][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AY9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AY9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.602     0.602 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.602    clk_IBUF_inst/OUT
    AY9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.602 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.325     0.927    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.955 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=36859, routed)       1.332     2.287    denselayer4/sum_all/col_trees[1].column_tree/clk_IBUF_BUFG
    SLICE_X101Y420       FDRE                                         r  denselayer4/sum_all/col_trees[1].column_tree/genblk2[2].genblk1[19].tree_reg[19][9]/C
                         clock pessimism             -0.259     2.027    
    SLICE_X101Y420       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.073    denselayer4/sum_all/col_trees[1].column_tree/genblk2[2].genblk1[19].tree_reg[19][9]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.002    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y146   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X131Y361  denselayer1/sum_all/col_trees[63].column_tree/output_data_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X139Y392  denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[26].sa/data_out_reg[14]/C



