INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:47:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 buffer13/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_addr_1_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 1.507ns (22.646%)  route 5.148ns (77.354%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1793, unset)         0.508     0.508    buffer13/fifo/clk
    SLICE_X7Y131         FDRE                                         r  buffer13/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer13/fifo/Empty_reg/Q
                         net (fo=19, routed)          0.535     1.259    buffer13/fifo/Empty_reg_0
    SLICE_X6Y132         LUT4 (Prop_lut4_I0_O)        0.043     1.302 r  buffer13/fifo/result0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.302    cmpi0/S[1]
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.548 r  cmpi0/result0_carry/CO[3]
                         net (fo=24, routed)          0.626     2.174    buffer22/fifo/CO[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.043     2.217 r  buffer22/fifo/fullReg_i_3__6/O
                         net (fo=9, routed)           0.210     2.427    control_merge1/tehb/control/dataReg_reg[0]
    SLICE_X12Y129        LUT4 (Prop_lut4_I2_O)        0.043     2.470 f  control_merge1/tehb/control/transmitValue_i_3__8/O
                         net (fo=14, routed)          0.476     2.947    control_merge1/tehb/control/fullReg_reg_2
    SLICE_X10Y127        LUT2 (Prop_lut2_I0_O)        0.050     2.997 f  control_merge1/tehb/control/a_loadEn_INST_0_i_3/O
                         net (fo=2, routed)           0.252     3.249    control_merge1/tehb/control/a_loadEn_INST_0_i_3_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I1_O)        0.127     3.376 f  control_merge1/tehb/control/a_loadEn_INST_0_i_1/O
                         net (fo=30, routed)          0.610     3.986    control_merge1/tehb/control/outputValid_reg_0
    SLICE_X5Y139         LUT2 (Prop_lut2_I0_O)        0.049     4.035 f  control_merge1/tehb/control/Memory[0][4]_i_2__2/O
                         net (fo=6, routed)           0.607     4.643    buffer10/fifo/Full_reg_2
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.129     4.772 r  buffer10/fifo/ldq_addr_3_q[4]_i_3__0/O
                         net (fo=30, routed)          0.639     5.410    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/load2_addrOut_valid
    SLICE_X9Y160         LUT3 (Prop_lut3_I2_O)        0.043     5.453 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_4__0/O
                         net (fo=1, routed)           0.335     5.788    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_4__0_n_0
    SLICE_X8Y159         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.064 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     6.064    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry_n_0
    SLICE_X8Y160         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.172 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry__0/O[2]
                         net (fo=2, routed)           0.419     6.591    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry__0_n_5
    SLICE_X9Y159         LUT5 (Prop_lut5_I4_O)        0.134     6.725 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/ldq_addr_1_q[4]_i_1__0/O
                         net (fo=5, routed)           0.438     7.163    lsq3/handshake_lsq_lsq3_core/ldq_addr_wen_1
    SLICE_X5Y163         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_1_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1793, unset)         0.483     8.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X5Y163         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_1_q_reg[0]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X5Y163         FDRE (Setup_fdre_C_CE)      -0.280     8.367    lsq3/handshake_lsq_lsq3_core/ldq_addr_1_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  1.205    




