// Seed: 3705545011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_29;
  assign id_14 = id_10;
  assign id_21 = 1'b0;
  nmos (1 < id_23 - id_28, 1, id_3 <= id_27);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_5 = 1;
  wire id_6;
  assign id_4[1] = id_6;
  wire id_7;
  wire id_8;
  tri0 id_9 = 1'b0;
  module_0(
      id_5,
      id_9,
      id_5,
      id_9,
      id_6,
      id_6,
      id_7,
      id_7,
      id_8,
      id_5,
      id_9,
      id_6,
      id_6,
      id_2,
      id_2,
      id_7,
      id_3,
      id_5,
      id_9,
      id_6,
      id_5,
      id_5,
      id_3,
      id_6,
      id_3,
      id_1,
      id_2,
      id_7
  );
  assign id_7 = id_6;
  tri1 id_10 = {1, 1};
endmodule
