$date
	Sat Oct 22 20:55:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#114468
b101 !
1"
#114470
b101 &
b101 %
1$
#114471
0"
#114474
b10000 &
b10000 %
#114478
b1000 &
b1000 %
#114482
b100 &
b100 %
#114486
b10 &
b10 %
#114490
b1 &
b1 %
1#
#114494
b0 &
0#
b0 %
0$
#1110688
1"
#1110690
b101 &
b101 %
1$
#1110691
0"
#1110694
b10000 &
b10000 %
#1110698
b1000 &
b1000 %
#1110702
b100 &
b100 %
#1110706
b10 &
b10 %
#1110710
b1 &
1#
b1 %
#1110714
b0 &
b0 %
0#
0$
#2126572
b11101 !
1"
#2126574
b11101 &
b11101 %
1$
#2126575
0"
#2126578
b1011000 &
b1011000 %
#2126582
b101100 &
b101100 %
#2126586
b10110 &
b10110 %
#2126590
b1011 &
b1011 %
#2126594
b100010 &
b100010 %
#2126598
b10001 &
b10001 %
#2126602
b110100 &
b110100 %
#2126606
b11010 &
b11010 %
#2126610
b1101 &
b1101 %
#2126614
b101000 &
b101000 %
#2126618
b10100 &
b10100 %
#2126622
b1010 &
b1010 %
#2126626
b101 &
b101 %
#2126630
b10000 &
b10000 %
#2126634
b1000 &
b1000 %
#2126638
b100 &
b100 %
#2126642
b10 &
b10 %
#2126646
b1 &
1#
b1 %
#2126650
b0 &
b0 %
0#
0$
#4500012
