Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 08:12:27 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           17 |
| Yes          | No                    | No                     |              36 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                     Enable Signal                    |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              |                                                      | reset_cond/M_reset_cond_in                            |                3 |              4 |         1.33 |
|  slowclkedge/M_last_q_reg_0 | M_mode_controller_q                                  |                                                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG              |                                                      |                                                       |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG              | M_b_mem_q[15]_i_1_n_0                                |                                                       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG              | M_a_mem_q[15]_i_1_n_0                                |                                                       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG              | buttoncond_gen_0[4].buttoncond/M_ctr_q[0]_i_2__0_n_0 | buttoncond_gen_0[4].buttoncond/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG              | buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0    | buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG              | buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__1_n_0 | buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG              |                                                      | reset_cond/Q[0]                                       |               14 |             50 |         3.57 |
+-----------------------------+------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


