INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/Moore_FSM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_FSM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab14_Task3/Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_FSM_ROM_Sim
