{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541469585251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541469585255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 19:59:45 2018 " "Processing started: Mon Nov 05 19:59:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541469585255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469585255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469585255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541469585686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541469585686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syspll.v 1 1 " "Found 1 design units, including 1 entities, in source file syspll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysPLL " "Found entity 1: SysPLL" {  } { { "SysPLL.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SysPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sramclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAMCLK " "Found entity 1: SRAMCLK" {  } { { "SRAMCLK.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAMCLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typhoon.sv 1 1 " "Found 1 design units, including 1 entities, in source file typhoon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Typhoon " "Found entity 1: Typhoon" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592327 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_controller.sv(97) " "Verilog HDL warning at SRAM_controller.sv(97): extended using \"x\" or \"z\"" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1541469592330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_controller.sv(100) " "Verilog HDL information at SRAM_controller.sv(100): always construct contains both blocking and non-blocking assignments" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1541469592330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_FIFO " "Found entity 1: SRAM_FIFO" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Typhoon " "Elaborating entity \"Typhoon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541469592431 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DataToSRAM Typhoon.sv(9) " "Verilog HDL warning at Typhoon.sv(9): object DataToSRAM used but never assigned" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1541469592431 "|Typhoon"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "AddressToSRAM Typhoon.sv(10) " "Verilog HDL warning at Typhoon.sv(10): object AddressToSRAM used but never assigned" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1541469592431 "|Typhoon"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "QueueReadReq Typhoon.sv(11) " "Verilog HDL warning at Typhoon.sv(11): object QueueReadReq used but never assigned" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1541469592431 "|Typhoon"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "QueueWriteReq Typhoon.sv(11) " "Verilog HDL warning at Typhoon.sv(11): object QueueWriteReq used but never assigned" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1541469592432 "|Typhoon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataReady Typhoon.sv(13) " "Verilog HDL or VHDL warning at Typhoon.sv(13): object \"DataReady\" assigned a value but never read" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541469592432 "|Typhoon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataFromSRAM Typhoon.sv(14) " "Verilog HDL or VHDL warning at Typhoon.sv(14): object \"DataFromSRAM\" assigned a value but never read" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541469592432 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DataToSRAM 0 Typhoon.sv(9) " "Net \"DataToSRAM\" at Typhoon.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541469592432 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AddressToSRAM 0 Typhoon.sv(10) " "Net \"AddressToSRAM\" at Typhoon.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541469592433 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "QueueReadReq 0 Typhoon.sv(11) " "Net \"QueueReadReq\" at Typhoon.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541469592433 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "QueueWriteReq 0 Typhoon.sv(11) " "Net \"QueueWriteReq\" at Typhoon.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541469592433 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_CLK 0 Typhoon.sv(21) " "Net \"VGA_CLK\" at Typhoon.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541469592433 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_reset 0 Typhoon.sv(25) " "Net \"VGA_reset\" at Typhoon.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541469592433 "|Typhoon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGAtiming " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGAtiming\"" {  } { { "Typhoon.sv" "VGAtiming" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM\"" {  } { { "Typhoon.sv" "SRAM" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_FIFO SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort " "Elaborating entity \"SRAM_FIFO\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\"" {  } { { "SRAM_controller.sv" "DATA_FIFO_generate\[0\].data_inputPort" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\"" {  } { { "SRAM_FIFO.v" "dcfifo_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\"" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component " "Instantiated megafunction \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541469592743 ""}  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541469592743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_egf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_egf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_egf1 " "Found entity 1: dcfifo_egf1" {  } { { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_egf1 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated " "Elaborating entity \"dcfifo_egf1\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nn6 " "Found entity 1: a_graycounter_nn6" {  } { { "db/a_graycounter_nn6.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/a_graycounter_nn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nn6 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_nn6:rdptr_g1p " "Elaborating entity \"a_graycounter_nn6\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_nn6:rdptr_g1p\"" {  } { { "db/dcfifo_egf1.tdf" "rdptr_g1p" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j5c " "Found entity 1: a_graycounter_j5c" {  } { { "db/a_graycounter_j5c.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/a_graycounter_j5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j5c SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_j5c:wrptr_g1p " "Elaborating entity \"a_graycounter_j5c\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_j5c:wrptr_g1p\"" {  } { { "db/dcfifo_egf1.tdf" "wrptr_g1p" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d421 " "Found entity 1: altsyncram_d421" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d421 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram " "Elaborating entity \"altsyncram_d421\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\"" {  } { { "db/dcfifo_egf1.tdf" "fifo_ram" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ip7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ip7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ip7 " "Found entity 1: alt_synch_pipe_ip7" {  } { { "db/alt_synch_pipe_ip7.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ip7 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ip7\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp\"" {  } { { "db/dcfifo_egf1.tdf" "rs_dgwp" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dffpipe_tu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp\|dffpipe_tu8:dffpipe8 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp\|dffpipe_tu8:dffpipe8\"" {  } { { "db/alt_synch_pipe_ip7.tdf" "dffpipe8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3u7 " "Found entity 1: alt_synch_pipe_3u7" {  } { { "db/alt_synch_pipe_3u7.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_3u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469592971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469592971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3u7 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_3u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3u7\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_3u7:ws_dgrp\"" {  } { { "db/dcfifo_egf1.tdf" "ws_dgrp" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469592972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_966.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469593010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469593010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_966\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_egf1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469593012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_866.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_866 " "Found entity 1: cmpr_866" {  } { { "db/cmpr_866.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_866.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469593048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469593048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_866 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_866:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_866\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_866:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_egf1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469593049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541469593096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469593096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_egf1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469593098 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 92 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 79 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469594817 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1541469594817 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1541469594817 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1541469595209 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541469595289 "|Typhoon|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541469595289 "|Typhoon|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541469595289 "|Typhoon|SRAM_CE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541469595289 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541469595344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541469595740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg " "Generated suppressed messages file C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469595838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541469596002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541469596002 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BOARD_CLK " "No output dependent on input pin \"BOARD_CLK\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541469596090 "|Typhoon|BOARD_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541469596090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "480 " "Implemented 480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541469596091 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541469596091 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1541469596091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541469596091 ""} { "Info" "ICUT_CUT_TM_RAMS" "148 " "Implemented 148 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541469596091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541469596091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541469596132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 19:59:56 2018 " "Processing ended: Mon Nov 05 19:59:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541469596132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541469596132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541469596132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541469596132 ""}
