library ieee;
use ieee.std_logic_1164.all;

entity testbench is
	port(seg1, seg2 : out std_logic_vecotr(6 downto 0));
end testbench;

architecture behaviour of testbench is
	component pattern_recognizer is
		port(	data	: in std_logic;
				reset : in std_logic;
				clk	: in std_logic;
				seg1	: out std_logic_vector(6 downto 0);
				seg2	: out std_logic_vector(6 downto 0));

	end component




end behaviour;

