#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Oct 23 01:49:22 2017
# Process ID: 26220
# Current directory: /media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_vivado/lab8_vivado.runs/synth_1
# Command line: vivado -log lab8_elevator_control.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_elevator_control.tcl
# Log file: /media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_vivado/lab8_vivado.runs/synth_1/lab8_elevator_control.vds
# Journal file: /media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_vivado/lab8_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab8_elevator_control.tcl -notrace
Command: synth_design -top lab8_elevator_control -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.566 ; gain = 127.098 ; free physical = 1076 ; free virtual = 9786
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab8_elevator_control' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:38]
INFO: [Synth 8-3491] module 'seven_segment_display' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1775' bound to instance 'display' of component 'seven_segment_display' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:103]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1792]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1802]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1808]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1814]
INFO: [Synth 8-226] default block is never used [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1820]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (1#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1792]
INFO: [Synth 8-3491] module 'request_handler' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:122' bound to instance 'req_handle' of component 'request_handler' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:105]
INFO: [Synth 8-638] synthesizing module 'request_handler' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'request_handler' (2#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:141]
WARNING: [Synth 8-5640] Port 'requests' is missing in component declaration [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:67]
WARNING: [Synth 8-5640] Port 'test' is missing in component declaration [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:67]
INFO: [Synth 8-3491] module 'lift1_controller' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:897' bound to instance 'l1_control' of component 'lift1_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lift1_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:921]
WARNING: [Synth 8-614] signal 'currentfloor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1292]
WARNING: [Synth 8-614] signal 'lift_register' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1292]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1292]
INFO: [Synth 8-256] done synthesizing module 'lift1_controller' (3#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:921]
WARNING: [Synth 8-5640] Port 'requests' is missing in component declaration [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:82]
WARNING: [Synth 8-5640] Port 'test' is missing in component declaration [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:82]
INFO: [Synth 8-3491] module 'lift2_controller' declared at '/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1336' bound to instance 'l2_control' of component 'lift2_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:109]
INFO: [Synth 8-638] synthesizing module 'lift2_controller' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1360]
WARNING: [Synth 8-614] signal 'currentfloor' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1732]
WARNING: [Synth 8-614] signal 'lift_register' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1732]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1732]
INFO: [Synth 8-256] done synthesizing module 'lift2_controller' (4#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1360]
INFO: [Synth 8-256] done synthesizing module 'lab8_elevator_control' (5#1) [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:38]
WARNING: [Synth 8-3331] design request_handler has unconnected port up_request[3]
WARNING: [Synth 8-3331] design request_handler has unconnected port down_request[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.035 ; gain = 179.566 ; free physical = 1019 ; free virtual = 9732
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.035 ; gain = 179.566 ; free physical = 1014 ; free virtual = 9732
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator_control_bb.xdc]
Finished Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator_control_bb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator_control_bb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_elevator_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_elevator_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1407.426 ; gain = 0.000 ; free physical = 843 ; free virtual = 9565
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1407.426 ; gain = 476.957 ; free physical = 839 ; free virtual = 9565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1407.426 ; gain = 476.957 ; free physical = 839 ; free virtual = 9565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1407.426 ; gain = 476.957 ; free physical = 839 ; free virtual = 9565
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "send1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_target_floor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_target_floor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_status" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direction" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_target_floor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_target_floor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'l1_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:951]
WARNING: [Synth 8-327] inferring latch for variable 'lift_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:946]
WARNING: [Synth 8-327] inferring latch for variable 'l2_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1390]
WARNING: [Synth 8-327] inferring latch for variable 'lift_status_reg' [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_testing/lab8_elevator.vhd:1385]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1407.426 ; gain = 476.957 ; free physical = 824 ; free virtual = 9550
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               27 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 372   
	   4 Input      4 Bit        Muxes := 24    
	   3 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 77    
	   5 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 193   
	   7 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_segment_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module request_handler 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 256   
	   4 Input      4 Bit        Muxes := 24    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 12    
Module lift1_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 56    
	   7 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 35    
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   7 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
Module lift2_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 60    
	   7 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 35    
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 90    
	   7 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design request_handler has unconnected port up_request[3]
WARNING: [Synth 8-3331] design request_handler has unconnected port down_request[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/next_status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l2_control/next_status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/start0_1sec_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l2_control/start0_1sec_reg )
INFO: [Synth 8-3886] merging instance 'req_handle/down_request_register_reg[0]' (FDRE) to 'req_handle/up_request_register_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\req_handle/up_request_register_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l1_control/status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l2_control/status_reg[3] )
WARNING: [Synth 8-3332] Sequential element (req_handle/up_request_register_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/status_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/start0_1sec_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[26]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[25]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[24]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[23]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[22]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[21]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[20]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[19]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[18]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[17]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[16]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[15]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[14]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[13]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[12]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[11]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[10]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[9]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[8]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[7]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[6]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[5]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[4]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/counter0_1sec_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/next_status_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/test_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/status_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/start0_1sec_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[26]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[25]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[24]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[23]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[22]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[21]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[20]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[19]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[18]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[17]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[16]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[15]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[14]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[13]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[12]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[11]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[10]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[9]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[8]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[7]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[6]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[5]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[4]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[2]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/counter0_1sec_reg[0]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/next_status_reg[3]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l2_control/test_reg) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/lift_status_reg[1]) is unused and will be removed from module lab8_elevator_control.
WARNING: [Synth 8-3332] Sequential element (l1_control/lift_status_reg[0]) is unused and will be removed from module lab8_elevator_control.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1407.426 ; gain = 476.957 ; free physical = 800 ; free virtual = 9526
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.426 ; gain = 476.957 ; free physical = 766 ; free virtual = 9491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1424.434 ; gain = 493.965 ; free physical = 724 ; free virtual = 9450
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1433.449 ; gain = 502.980 ; free physical = 718 ; free virtual = 9444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop display/cath_reg[0] is being inverted and renamed to display/cath_reg[0]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[1] is being inverted and renamed to display/cath_reg[1]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[2] is being inverted and renamed to display/cath_reg[2]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[3] is being inverted and renamed to display/cath_reg[3]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[5] is being inverted and renamed to display/cath_reg[5]_inv.
INFO: [Synth 8-5365] Flop display/cath_reg[6] is being inverted and renamed to display/cath_reg[6]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1433.449 ; gain = 502.980 ; free physical = 718 ; free virtual = 9444
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1433.449 ; gain = 502.980 ; free physical = 718 ; free virtual = 9444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1433.449 ; gain = 502.980 ; free physical = 718 ; free virtual = 9444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1433.449 ; gain = 502.980 ; free physical = 718 ; free virtual = 9444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1433.449 ; gain = 502.980 ; free physical = 718 ; free virtual = 9444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1433.449 ; gain = 502.980 ; free physical = 718 ; free virtual = 9444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    47|
|3     |LUT1   |   187|
|4     |LUT2   |    54|
|5     |LUT3   |    54|
|6     |LUT4   |    44|
|7     |LUT5   |    65|
|8     |LUT6   |   196|
|9     |MUXF7  |     1|
|10    |FDRE   |   271|
|11    |LD     |     2|
|12    |LDCP   |     4|
|13    |IBUF   |    20|
|14    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------------------+------+
|      |Instance     |Module                |Cells |
+------+-------------+----------------------+------+
|1     |top          |                      |   973|
|2     |  display    |seven_segment_display |    84|
|3     |  l1_control |lift1_controller      |   390|
|4     |  l2_control |lift2_controller      |   378|
|5     |  req_handle |request_handler       |    73|
+------+-------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1433.449 ; gain = 502.980 ; free physical = 718 ; free virtual = 9444
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1433.449 ; gain = 123.488 ; free physical = 718 ; free virtual = 9444
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1433.457 ; gain = 502.988 ; free physical = 718 ; free virtual = 9444
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 2 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1433.457 ; gain = 433.473 ; free physical = 721 ; free virtual = 9446
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_vivado/lab8_vivado.runs/synth_1/lab8_elevator_control.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1457.461 ; gain = 0.000 ; free physical = 719 ; free virtual = 9446
INFO: [Common 17-206] Exiting Vivado at Mon Oct 23 01:49:59 2017...
