#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep 21 21:43:53 2018
# Process ID: 4246
# Current directory: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.runs/impl_2
# Command line: vivado -log calc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source calc.tcl -notrace
# Log file: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.runs/impl_2/calc.vdi
# Journal file: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source calc.tcl -notrace
Command: link_design -top calc -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'b[12]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[12]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[13]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[13]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[14]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[14]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[15]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[15]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.srcs/sources_1/new/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1455.363 ; gain = 272.816 ; free physical = 3014 ; free virtual = 13114
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1504.379 ; gain = 49.016 ; free physical = 3004 ; free virtual = 13103

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18485739e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1944.879 ; gain = 440.500 ; free physical = 2309 ; free virtual = 12432

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18485739e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1944.879 ; gain = 0.000 ; free physical = 2309 ; free virtual = 12432
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18485739e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1944.879 ; gain = 0.000 ; free physical = 2309 ; free virtual = 12432
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18485739e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1944.879 ; gain = 0.000 ; free physical = 2309 ; free virtual = 12432
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18485739e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1944.879 ; gain = 0.000 ; free physical = 2309 ; free virtual = 12432
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18485739e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1944.879 ; gain = 0.000 ; free physical = 2309 ; free virtual = 12432
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18485739e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1944.879 ; gain = 0.000 ; free physical = 2309 ; free virtual = 12432
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.879 ; gain = 0.000 ; free physical = 2309 ; free virtual = 12432
Ending Logic Optimization Task | Checksum: 18485739e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1944.879 ; gain = 0.000 ; free physical = 2309 ; free virtual = 12432

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18485739e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1944.879 ; gain = 0.000 ; free physical = 2309 ; free virtual = 12432

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18485739e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.879 ; gain = 0.000 ; free physical = 2309 ; free virtual = 12432
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1944.879 ; gain = 489.516 ; free physical = 2309 ; free virtual = 12432
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1976.895 ; gain = 0.000 ; free physical = 2305 ; free virtual = 12429
INFO: [Common 17-1381] The checkpoint '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.runs/impl_2/calc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file calc_drc_opted.rpt -pb calc_drc_opted.pb -rpx calc_drc_opted.rpx
Command: report_drc -file calc_drc_opted.rpt -pb calc_drc_opted.pb -rpx calc_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tibo36/Xilinx-Vivavdo/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.runs/impl_2/calc_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2250 ; free virtual = 12374
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ed3041b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2250 ; free virtual = 12374
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2250 ; free virtual = 12374

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus sw are not locked:  'sw[15]'  'sw[14]'  'sw[13]'  'sw[12]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 939d6506

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2208 ; free virtual = 12335

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12c4529ac

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2231 ; free virtual = 12359

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12c4529ac

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2230 ; free virtual = 12358
Phase 1 Placer Initialization | Checksum: 12c4529ac

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2230 ; free virtual = 12358

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12c4529ac

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2229 ; free virtual = 12357
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 145798e1a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2209 ; free virtual = 12337

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 145798e1a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2209 ; free virtual = 12337

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ad182b2d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2209 ; free virtual = 12337

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15e080853

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2208 ; free virtual = 12336

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e080853

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2208 ; free virtual = 12336

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 220b8088a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2204 ; free virtual = 12333

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 220b8088a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2204 ; free virtual = 12333

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 220b8088a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2204 ; free virtual = 12333
Phase 3 Detail Placement | Checksum: 220b8088a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2204 ; free virtual = 12333

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 220b8088a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2204 ; free virtual = 12332

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 220b8088a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2204 ; free virtual = 12332

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 220b8088a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2204 ; free virtual = 12332

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 220b8088a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2204 ; free virtual = 12332
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 220b8088a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2204 ; free virtual = 12332
Ending Placer Task | Checksum: 1384f9a5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2210 ; free virtual = 12339
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2210 ; free virtual = 12339
INFO: [Common 17-1381] The checkpoint '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.runs/impl_2/calc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file calc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2202 ; free virtual = 12330
INFO: [runtcl-4] Executing : report_utilization -file calc_utilization_placed.rpt -pb calc_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2205 ; free virtual = 12334
INFO: [runtcl-4] Executing : report_control_sets -verbose -file calc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2032.922 ; gain = 0.000 ; free physical = 2166 ; free virtual = 12295
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus sw[15:0] are not locked:  sw[15] sw[14] sw[13] sw[12]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: fc80c539 ConstDB: 0 ShapeSum: 3bced522 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3700bd1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2091.531 ; gain = 58.609 ; free physical = 1887 ; free virtual = 12016
Post Restoration Checksum: NetGraph: 243a00be NumContArr: 12c6bc5c Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3700bd1a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2105.531 ; gain = 72.609 ; free physical = 1872 ; free virtual = 12002

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3700bd1a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2105.531 ; gain = 72.609 ; free physical = 1872 ; free virtual = 12002
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 153088102

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.531 ; gain = 76.609 ; free physical = 1870 ; free virtual = 12000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12a691a5e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.531 ; gain = 76.609 ; free physical = 1869 ; free virtual = 11999

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: dd3c0fe2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.531 ; gain = 76.609 ; free physical = 1869 ; free virtual = 11999
Phase 4 Rip-up And Reroute | Checksum: dd3c0fe2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.531 ; gain = 76.609 ; free physical = 1869 ; free virtual = 11999

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: dd3c0fe2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.531 ; gain = 76.609 ; free physical = 1869 ; free virtual = 11999

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: dd3c0fe2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.531 ; gain = 76.609 ; free physical = 1869 ; free virtual = 11999
Phase 6 Post Hold Fix | Checksum: dd3c0fe2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.531 ; gain = 76.609 ; free physical = 1869 ; free virtual = 11999

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0635414 %
  Global Horizontal Routing Utilization  = 0.0377408 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: dd3c0fe2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.531 ; gain = 76.609 ; free physical = 1869 ; free virtual = 11999

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dd3c0fe2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.531 ; gain = 79.609 ; free physical = 1868 ; free virtual = 11998

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d14e55e7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.531 ; gain = 79.609 ; free physical = 1868 ; free virtual = 11998
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.531 ; gain = 79.609 ; free physical = 1883 ; free virtual = 12013

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2112.531 ; gain = 79.609 ; free physical = 1883 ; free virtual = 12013
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2112.531 ; gain = 0.000 ; free physical = 1883 ; free virtual = 12014
INFO: [Common 17-1381] The checkpoint '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.runs/impl_2/calc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file calc_drc_routed.rpt -pb calc_drc_routed.pb -rpx calc_drc_routed.rpx
Command: report_drc -file calc_drc_routed.rpt -pb calc_drc_routed.pb -rpx calc_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.runs/impl_2/calc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file calc_methodology_drc_routed.rpt -pb calc_methodology_drc_routed.pb -rpx calc_methodology_drc_routed.rpx
Command: report_methodology -file calc_methodology_drc_routed.rpt -pb calc_methodology_drc_routed.pb -rpx calc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.runs/impl_2/calc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file calc_power_routed.rpt -pb calc_power_summary_routed.pb -rpx calc_power_routed.rpx
Command: report_power -file calc_power_routed.rpt -pb calc_power_summary_routed.pb -rpx calc_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file calc_route_status.rpt -pb calc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file calc_timing_summary_routed.rpt -pb calc_timing_summary_routed.pb -rpx calc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file calc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file calc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file calc_bus_skew_routed.rpt -pb calc_bus_skew_routed.pb -rpx calc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Sep 21 21:45:11 2018...
