# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Display_Hor/Display_Hor.srcs/sources_1/new/Display_Hor.vhd" \
"../../../../../VGA.srcs/sources_1/new/VGA.vhd" \
"../../../../../VGA.srcs/sim_1/new/VGA_testBench.vhd" \

# Do not sort compile order
nosort
