{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570310442777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570310442781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  5 15:20:42 2019 " "Processing started: Sat Oct  5 15:20:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570310442781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310442781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Complete -c Complete " "Command: quartus_map --read_settings_files=on --write_settings_files=off Complete -c Complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310442781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570310442989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570310442990 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Complete.v 1 1 " "Using design file Complete.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Complete " "Found entity 1: Complete" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570310452339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570310452339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete " "Elaborating entity \"Complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570310452341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "AdderDisplay.v 1 1 " "Using design file AdderDisplay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AdderDisplay " "Found entity 1: AdderDisplay" {  } { { "AdderDisplay.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570310452345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570310452345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow AdderDisplay.v(37) " "Verilog HDL Implicit Net warning at AdderDisplay.v(37): created implicit net for \"overflow\"" {  } { { "AdderDisplay.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570310452345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderDisplay AdderDisplay:plsWork " "Elaborating entity \"AdderDisplay\" for hierarchy \"AdderDisplay:plsWork\"" {  } { { "Complete.v" "plsWork" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570310452346 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[0\] AdderDisplay.v(48) " "Inferred latch for \"value2\[0\]\" at AdderDisplay.v(48)" {  } { { "AdderDisplay.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310452346 "|Complete|AdderDisplay:plsWork"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[1\] AdderDisplay.v(48) " "Inferred latch for \"value2\[1\]\" at AdderDisplay.v(48)" {  } { { "AdderDisplay.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310452346 "|Complete|AdderDisplay:plsWork"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[2\] AdderDisplay.v(48) " "Inferred latch for \"value2\[2\]\" at AdderDisplay.v(48)" {  } { { "AdderDisplay.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310452346 "|Complete|AdderDisplay:plsWork"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[3\] AdderDisplay.v(48) " "Inferred latch for \"value2\[3\]\" at AdderDisplay.v(48)" {  } { { "AdderDisplay.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310452347 "|Complete|AdderDisplay:plsWork"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[0\] AdderDisplay.v(41) " "Inferred latch for \"value1\[0\]\" at AdderDisplay.v(41)" {  } { { "AdderDisplay.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310452347 "|Complete|AdderDisplay:plsWork"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[1\] AdderDisplay.v(41) " "Inferred latch for \"value1\[1\]\" at AdderDisplay.v(41)" {  } { { "AdderDisplay.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310452347 "|Complete|AdderDisplay:plsWork"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[2\] AdderDisplay.v(41) " "Inferred latch for \"value1\[2\]\" at AdderDisplay.v(41)" {  } { { "AdderDisplay.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310452347 "|Complete|AdderDisplay:plsWork"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[3\] AdderDisplay.v(41) " "Inferred latch for \"value1\[3\]\" at AdderDisplay.v(41)" {  } { { "AdderDisplay.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310452347 "|Complete|AdderDisplay:plsWork"}
{ "Warning" "WSGN_SEARCH_FILE" "FourBitAdder.v 1 1 " "Using design file FourBitAdder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/FourBitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570310452349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570310452349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder AdderDisplay:plsWork\|FourBitAdder:adder " "Elaborating entity \"FourBitAdder\" for hierarchy \"AdderDisplay:plsWork\|FourBitAdder:adder\"" {  } { { "AdderDisplay.v" "adder" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570310452349 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SW\[7..0\] 0 FourBitAdder.v(4) " "Net \"SW\[7..0\]\" at FourBitAdder.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "FourBitAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/FourBitAdder.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570310452350 "|Complete|AdderDisplay:plsWork|FourBitAdder:adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "KEY\[0\] 0 FourBitAdder.v(5) " "Net \"KEY\[0\]\" at FourBitAdder.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "FourBitAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/FourBitAdder.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570310452350 "|Complete|AdderDisplay:plsWork|FourBitAdder:adder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SW\[9..8\] FourBitAdder.v(4) " "Output port \"SW\[9..8\]\" at FourBitAdder.v(4) has no driver" {  } { { "FourBitAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/FourBitAdder.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570310452350 "|Complete|AdderDisplay:plsWork|FourBitAdder:adder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "KEY\[1\] FourBitAdder.v(5) " "Output port \"KEY\[1\]\" at FourBitAdder.v(5) has no driver" {  } { { "FourBitAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/FourBitAdder.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570310452350 "|Complete|AdderDisplay:plsWork|FourBitAdder:adder"}
{ "Warning" "WSGN_SEARCH_FILE" "FullAdder.v 1 1 " "Using design file FullAdder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570310452352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570310452352 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum_out FullAdder.v(9) " "Verilog HDL Implicit Net warning at FullAdder.v(9): created implicit net for \"sum_out\"" {  } { { "FullAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/FullAdder.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570310452352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder AdderDisplay:plsWork\|FourBitAdder:adder\|FullAdder:adder1 " "Elaborating entity \"FullAdder\" for hierarchy \"AdderDisplay:plsWork\|FourBitAdder:adder\|FullAdder:adder1\"" {  } { { "FourBitAdder.v" "adder1" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/FourBitAdder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570310452352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum_out FullAdder.v(9) " "Verilog HDL or VHDL warning at FullAdder.v(9): object \"sum_out\" assigned a value but never read" {  } { { "FullAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/FullAdder.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570310452353 "|Complete|AdderDisplay:plsWork|FourBitAdder:adder|FullAdder:adder1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum FullAdder.v(5) " "Output port \"sum\" at FullAdder.v(5) has no driver" {  } { { "FullAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/FullAdder.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570310452353 "|Complete|AdderDisplay:plsWork|FourBitAdder:adder|FullAdder:adder1"}
{ "Warning" "WSGN_SEARCH_FILE" "HexSign.v 1 1 " "Using design file HexSign.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexSign " "Found entity 1: HexSign" {  } { { "HexSign.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/HexSign.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570310452357 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570310452357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexSign AdderDisplay:plsWork\|HexSign:checkSign1 " "Elaborating entity \"HexSign\" for hierarchy \"AdderDisplay:plsWork\|HexSign:checkSign1\"" {  } { { "AdderDisplay.v" "checkSign1" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570310452357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 HexSign.v(28) " "Verilog HDL assignment warning at HexSign.v(28): truncated value with size 9 to match size of target (8)" {  } { { "HexSign.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/HexSign.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570310452358 "|Complete|AdderDisplay:plsWork|HexSign:checkSign1"}
{ "Warning" "WSGN_SEARCH_FILE" "HexNumbers.v 1 1 " "Using design file HexNumbers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexNumbers " "Found entity 1: HexNumbers" {  } { { "HexNumbers.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/HexNumbers.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570310452365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570310452365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexNumbers AdderDisplay:plsWork\|HexNumbers:setValue1 " "Elaborating entity \"HexNumbers\" for hierarchy \"AdderDisplay:plsWork\|HexNumbers:setValue1\"" {  } { { "AdderDisplay.v" "setValue1" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/AdderDisplay.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570310452366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 HexNumbers.v(40) " "Verilog HDL assignment warning at HexNumbers.v(40): truncated value with size 9 to match size of target (8)" {  } { { "HexNumbers.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/HexNumbers.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570310452368 "|Complete|AdderDisplay:plsWork|HexNumbers:setValue1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570310452685 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570310452699 "|Complete|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570310452699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570310452757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570310453123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570310453123 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock2/Complete/Complete.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570310453164 "|Complete|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570310453164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570310453165 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570310453165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570310453165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570310453165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "982 " "Peak virtual memory: 982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570310453175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  5 15:20:53 2019 " "Processing ended: Sat Oct  5 15:20:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570310453175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570310453175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570310453175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570310453175 ""}
