<module name="PCIE_PORT_LOGIC_REGS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_PL_ACKTIMER" acronym="PCIE_PL_ACKTIMER" offset="0x1700" width="32" description="">
    <bitfield id="RPLY_LIMT" width="16" begin="31" end="16" resetval="0xC0" description="Replay Time Limit. The replay timer expires when it reaches this limit." range="" rwaccess="RW"/>
    <bitfield id="RND_TRP_LMT" width="16" begin="15" end="0" resetval="0x40" description="Round Trip Latency Time Limit. The Ack/Nak latency timer expires when it reaches this limit." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_PL_OMSG" acronym="PCIE_PL_OMSG" offset="0x1704" width="32" description="">
    <bitfield id="OMSG" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Other Message Register. It can be used to send a specific PCI Express message in which case this register is programmed with the payload and bit 0 of Port Link Control Register is set to transmit the message." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_PL_FORCE_LINK" acronym="PCIE_PL_FORCE_LINK" offset="0x1708" width="32" description="">
    <bitfield id="LPE_CNT" width="8" begin="31" end="24" resetval="0x7" description="Low Power Entrance Count" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LINK_STATE" width="6" begin="21" end="16" resetval="0x0" description="Link State. The link state that the PCIe will be forced to when FORCE_LINK field is set. Please seefor LTSSM states encoded values." range="" rwaccess="RW"/>
    <bitfield id="FORCE_LINK" width="1" begin="15" end="15" resetval="0x0" description="Force Link. Forces the link to the state specified by the LINK_STATE field. The Force Link pulse will trigger link re-negotiation." range="" rwaccess="W1S"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LINK_NUM" width="8" begin="7" end="0" resetval="0x4" description="Link Number. Not used for EP." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_ACK_FREQ" acronym="PCIE_ACK_FREQ" offset="0x170C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ASPM_L1" width="1" begin="30" end="30" resetval="0x0" description="Set to allow entering ASPM L1 even when link partner did not to L0s. When cleared, the ASPM L1 state is entered only after idle period during which both RX and TX are in L0s." range="" rwaccess="RW"/>
    <bitfield id="L1_ENTRY_LATENCY" width="3" begin="29" end="27" resetval="0x3" description="L1 entrance latency. The latency is set to 2^L1_ENTRY_LATENCY microseconds with the max being 64 microseconds." range="" rwaccess="RW"/>
    <bitfield id="L0S_ENTRY_LATENCY" width="3" begin="26" end="24" resetval="0x3" description="L0s entrance latency. The latency is set to L0S_ENTRY_LATENCY+1 microseconds. Maximum is 7 microseconds." range="" rwaccess="RW"/>
    <bitfield id="COMM_NFTS" width="8" begin="23" end="16" resetval="0xF" description="Number of fast training sequences when common clock is used and when transitioning from L0s to L0." range="" rwaccess="RW"/>
    <bitfield id="NFTS" width="8" begin="15" end="8" resetval="0x64" description="Number of fast training sequences to be transmitted when transitioning from L0s to L0. Value of 0is not supported." range="" rwaccess="RW"/>
    <bitfield id="ACK_FREQ" width="8" begin="7" end="0" resetval="0x0" description="Ack Frequency. The value range is 0x0-0xFF. A value of 0 in the ACK Frequency field indicates that this ACK frequency control feature is disabled. A value of N (N&amp;amp;gt;0) indicates that the module will ack N TLPs received by sending an ACK DLLP." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_PL_LINK_CTRL" acronym="PCIE_PL_LINK_CTRL" offset="0x1710" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LNK_MODE" width="6" begin="21" end="16" resetval="0x3" description="Link Mode Enable. (&#215;N &#8211; corresponding to N Lanes)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="LINK_RATE" width="4" begin="11" end="8" resetval="0x1" description="Default link rate. For 2.5 GT/s it is 0x1. This register does not affect any functionality." range="" rwaccess="RW"/>
    <bitfield id="FLNK_MODE" width="1" begin="7" end="7" resetval="0x0" description="Fast link mode. Set all internal timers to fast mode for simulation purposes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DLL_EN" width="1" begin="5" end="5" resetval="0x1" description="DLL Link Enable. Enable link initialization." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RST_ASRT" width="1" begin="3" end="3" resetval="0x0" description="Reset assert. Triggers a recovery and forces the LTSSM to the Hot Reset state. Downstream ports (RC ports) only." range="" rwaccess="RW"/>
    <bitfield id="LPBK_EN" width="1" begin="2" end="2" resetval="0x0" description="Loopback Enable. Turn on loopback." range="" rwaccess="RW"/>
    <bitfield id="SCRM_DIS" width="1" begin="1" end="1" resetval="0x0" description="Scramble Disable. Turn off data scrambling." range="" rwaccess="RW"/>
    <bitfield id="OMSG_REQ" width="1" begin="0" end="0" resetval="0x0" description="Other message request. Set to transmit the message contained in the Other Message Register (PCIE_PL_OMSG)." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_LANE_SKEW" acronym="PCIE_LANE_SKEW" offset="0x1714" width="32" description="">
    <bitfield id="L2L_DESKEW" width="1" begin="31" end="31" resetval="0x0" description="Disable Lane to Lane Deskew." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ACK_DISABLE" width="1" begin="25" end="25" resetval="0x0" description="Disable Ack and Nak DLLP transmission." range="" rwaccess="RW"/>
    <bitfield id="FC_DISABLE" width="1" begin="24" end="24" resetval="0x0" description="Flow Control Disable. Set to disable transmission of Flow Control DLLPs." range="" rwaccess="RW"/>
    <bitfield id="LANE_SKEW" width="24" begin="23" end="0" resetval="0x0" description="Insert Lane Skew for Transmit. The value is in units of one symbol time. Thus a value 0x02 will force a skew of two symbol times for that lane. Max allowed is 5 symbol times. This 24 bit field is used for programming skew for eight lanes with three bits per lane." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_SYM_NUM" acronym="PCIE_SYM_NUM" offset="0x1718" width="32" description="">
    <bitfield id="MAX_FUNC" width="3" begin="31" end="29" resetval="0x0" description="Configuration requests targeted at function numbers above this value will result in UR response." range="" rwaccess="RW"/>
    <bitfield id="FCWATCH_TIMER" width="5" begin="28" end="24" resetval="0x0" description="Timer Modifier for Flow Control Watchdog Timer. Increases the timer value for Flow Control watchdog timer in increments of 16 clock cycles." range="" rwaccess="RW"/>
    <bitfield id="ACK_LATENCY_TIMER" width="5" begin="23" end="19" resetval="0x0" description="Timer Modifier for Ack/Nak Latency Timer. Increases the timer value for the Ack/Nak latency timer in increments of 64 clock cycles." range="" rwaccess="RW"/>
    <bitfield id="REPLAY_TIMER" width="5" begin="18" end="14" resetval="0x4" description="Timer Modifier for Replay Timer. Increases the timer value for the replay timer in increments of 64 clock cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="13" end="11" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SKP_COUNT" width="3" begin="10" end="8" resetval="0x3" description="Number of SKP Symbols." range="" rwaccess="RW"/>
    <bitfield id="NUM_TS2_SYMBOLS" width="4" begin="7" end="4" resetval="0xA" description="Number of TS2 Symbols. This field does not affect any functionality." range="" rwaccess="RW"/>
    <bitfield id="TS_COUNT" width="4" begin="3" end="0" resetval="0xA" description="Number of TS Symbols. Set the number of TS identifier symbols that are sent in TS1 and TS2 ordered sets." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_SYMTIMER_FLTMASK" acronym="PCIE_SYMTIMER_FLTMASK" offset="0x171C" width="32" description="">
    <bitfield id="F1_CFG_DROP" width="1" begin="31" end="31" resetval="0x0" description="Set to allow CFG TLPs on RC" range="" rwaccess="RW"/>
    <bitfield id="F1_IO_DROP" width="1" begin="30" end="30" resetval="0x0" description="Set to allow IO TLPs on RC" range="" rwaccess="RW"/>
    <bitfield id="F1_MSG_DROP" width="1" begin="29" end="29" resetval="0x0" description="Set to allow MSG TLPs on RC" range="" rwaccess="RW"/>
    <bitfield id="F1_CPL_ECRC_DROP" width="1" begin="28" end="28" resetval="0x0" description="Set to allow Completion TLPs with ECRC to pass up" range="" rwaccess="RW"/>
    <bitfield id="F1_ECRC_DROP" width="1" begin="27" end="27" resetval="0x0" description="Set to allow TLPs with ECRC error to pass up" range="" rwaccess="RW"/>
    <bitfield id="F1_CPL_LEN_TEST" width="1" begin="26" end="26" resetval="0x0" description="Set to mask length match for received completion TLPs" range="" rwaccess="RW"/>
    <bitfield id="F1_CPL_ATTR_TEST" width="1" begin="25" end="25" resetval="0x0" description="Set to mask attribute match on received completion TLPs" range="" rwaccess="RW"/>
    <bitfield id="F1_CPL_TC_TEST" width="1" begin="24" end="24" resetval="0x0" description="Set to mask traffic match on received completion TLPs" range="" rwaccess="RW"/>
    <bitfield id="F1_CPL_FUNC_TEST" width="1" begin="23" end="23" resetval="0x0" description="Set to mask function match on received completion TLPs" range="" rwaccess="RW"/>
    <bitfield id="F1_CPL_REQID_TEST" width="1" begin="22" end="22" resetval="0x0" description="Set to mask request ID match on received completion TLPs" range="" rwaccess="RW"/>
    <bitfield id="F1_CPL_TAGERR_TEST" width="1" begin="21" end="21" resetval="0x0" description="Set to mask tag error rules for received completion TLPs" range="" rwaccess="RW"/>
    <bitfield id="F1_LOCKED_RD_AS_UR" width="1" begin="20" end="20" resetval="0x0" description="Set to treat locked read TLPs as supported for EP, UR for RC" range="" rwaccess="RW"/>
    <bitfield id="F1_CFG1_RE_AS_US" width="1" begin="19" end="19" resetval="0x0" description="Set to treat type 1 CFG TLPs as supported for EP, UR for RC" range="" rwaccess="RW"/>
    <bitfield id="F1_UR_OUT_OF_BAR" width="1" begin="18" end="18" resetval="0x0" description="Set to treat out-of-BAR TLPs as supported requests" range="" rwaccess="RW"/>
    <bitfield id="F1_UR_POISON" width="1" begin="17" end="17" resetval="0x0" description="Set to treat poisoned TLPs as supported requests" range="" rwaccess="RW"/>
    <bitfield id="F1_UR_FUN_MISMATCH" width="1" begin="16" end="16" resetval="0x0" description="Set to treat function mismatched TLPs as supported requests" range="" rwaccess="RW"/>
    <bitfield id="FC_WDOG_DISABLE" width="1" begin="15" end="15" resetval="0x0" description="Set to disable FC watchdog timer" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SKP_VALUE" width="11" begin="10" end="0" resetval="0x500" description="Number of symbol times to wait between transmitting SKP ordered sets. For example, for a setting of 1536 decimal, the wait will be for 1537 symbol times." range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_FLT_MASK2" acronym="PCIE_FLT_MASK2" offset="0x1720" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="FLUSH_REQ" width="1" begin="3" end="3" resetval="0x0" description="Set to enable the filter to handle flush request" range="" rwaccess="RW"/>
    <bitfield id="DLLP_ABORT" width="1" begin="2" end="2" resetval="0x0" description="Set to disable DLLP abort for unexpected CPL" range="" rwaccess="RW"/>
    <bitfield id="VMSG1_DROP" width="1" begin="1" end="1" resetval="0x0" description="Set to disable dropping of Vendor MSG Type 1" range="" rwaccess="RW"/>
    <bitfield id="VMSG0_DROP" width="1" begin="0" end="0" resetval="0x0" description="Set to disable dropping of Vendor MSG Type 0 with UR reporting" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_DEBUG0" acronym="PCIE_DEBUG0" offset="0x1728" width="32" description="">
    <bitfield id="TS_LINK_CTRL" width="4" begin="31" end="28" resetval="0x0" description="Link control bits advertised by link partner." range="" rwaccess="R"/>
    <bitfield id="TS_LANE_K237" width="1" begin="27" end="27" resetval="0x0" description="Currently receiving k237 (PAD) in place of lane number." range="" rwaccess="R"/>
    <bitfield id="TS_LINK_K237" width="1" begin="26" end="26" resetval="0x0" description="Currently receiving k237 (PAD) in place of link number." range="" rwaccess="R"/>
    <bitfield id="RCVD_IDLE0" width="1" begin="25" end="25" resetval="0x0" description="Receiver is receiving logical idle." range="" rwaccess="R"/>
    <bitfield id="RCVD_IDLE1" width="1" begin="24" end="24" resetval="0x0" description="2nd symbol is also idle (16bit PHY interface only)." range="" rwaccess="R"/>
    <bitfield id="PIPE_TXDATA" width="16" begin="23" end="8" resetval="0x0" description="PIPE Transmit data. Reset value is zero but changes at every clock after that." range="" rwaccess="R"/>
    <bitfield id="PIPE_TXDATAK" width="2" begin="7" end="6" resetval="0x0" description="PIPE transmit K indication." range="" rwaccess="R"/>
    <bitfield id="TXB_SKIP_TX" width="1" begin="5" end="5" resetval="0x0" description="A skip ordered set has been transmitted." range="" rwaccess="R"/>
    <bitfield id="LTSSM_STATE" width="5" begin="4" end="0" resetval="0x0" description="LTSSM current state. Please see for the names of the LTSSM states corresponding to the encoded values." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_DEBUG1" acronym="PCIE_DEBUG1" offset="0x172C" width="32" description="">
    <bitfield id="SCRAMBLER_DISABLE" width="1" begin="31" end="31" resetval="0x0" description="Scrambling disabled for the link." range="" rwaccess="R"/>
    <bitfield id="LINK_DISABLE" width="1" begin="30" end="30" resetval="0x0" description="LTSSM in DISABLE state. Link inoperable." range="" rwaccess="R"/>
    <bitfield id="LINK_IN_TRAINING" width="1" begin="29" end="29" resetval="0x0" description="LTSSM performing link training." range="" rwaccess="R"/>
    <bitfield id="RCVR_REVRS_POL_EN" width="1" begin="28" end="28" resetval="0x0" description="LTSSM testing for polarity reversal." range="" rwaccess="R"/>
    <bitfield id="TRAINING_RST_N" width="1" begin="27" end="27" resetval="0x1" description="LTSSM-negotiated link reset." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="26" end="23" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PIPE_TXDETECTRX_LB" width="1" begin="22" end="22" resetval="0x0" description="PIPE receiver detect/loopback request." range="" rwaccess="R"/>
    <bitfield id="PIPE_TXELECIDLE" width="1" begin="21" end="21" resetval="0x1" description="PIPE transmit electrical idle request." range="" rwaccess="R"/>
    <bitfield id="PIPE_TXCOMPLIANCE" width="1" begin="20" end="20" resetval="0x0" description="PIPE transmit compliance request." range="" rwaccess="R"/>
    <bitfield id="APP_INIT_RST" width="1" begin="19" end="19" resetval="0x0" description="Application request to initiate training reset." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RMLH_TS_LINK_NUM" width="8" begin="15" end="8" resetval="0x0" description="Link number advertised/confirmed by link partner." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="XMLH_LINK_UP" width="1" begin="4" end="4" resetval="0x0" description="LTSSM reports PHY link up." range="" rwaccess="R"/>
    <bitfield id="RMLH_INSKIP_RCV" width="1" begin="3" end="3" resetval="0x0" description="Receiver reports skip reception." range="" rwaccess="R"/>
    <bitfield id="RMLH_TS1_RCVD" width="1" begin="2" end="2" resetval="0x0" description="TS1 training sequence received (pulse)." range="" rwaccess="R"/>
    <bitfield id="RMLH_TS2_RCVD" width="1" begin="1" end="1" resetval="0x0" description="TS2 training sequence received (pulse)." range="" rwaccess="R"/>
    <bitfield id="RMLH_RCVD_LANE_REV" width="1" begin="0" end="0" resetval="0x0" description="Receiver detected lane reversal." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_PL_GEN2" acronym="PCIE_PL_GEN2" offset="0x180C" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DEEMPH" width="1" begin="20" end="20" resetval="0x0" description="Set de-emphasis level for upstream ports (EP ports)." range="" rwaccess="RW"/>
    <bitfield id="CFG_TX_CMPL" width="1" begin="19" end="19" resetval="0x0" description="Configure TX compliance receive bit. When set to 1, signals LTSSM to transmit TS ordered sets with the compliance receive bit assert (equal to 1)." range="" rwaccess="RW"/>
    <bitfield id="CFG_TX_SWING" width="1" begin="18" end="18" resetval="0x0" description="Configure PHY TX Swing. Indicates the voltage level the PHY should drive." range="" rwaccess="RW"/>
    <bitfield id="DIR_SPD" width="1" begin="17" end="17" resetval="0x0" description="Directed Speed Change." range="" rwaccess="RW"/>
    <bitfield id="LN_EN" width="9" begin="16" end="8" resetval="0x2" description="Lane Enable." range="" rwaccess="RW"/>
    <bitfield id="NUM_FTS" width="8" begin="7" end="0" resetval="0xF" description="Number of fast training sequences." range="" rwaccess="RW"/>
  </register>
</module>
