// Seed: 2718553573
module module_0;
  wire id_1, id_2, id_3 = id_1;
  reg id_4, id_5, id_6;
  wire id_7;
  always id_5 <= id_4;
  id_8 :
  assert property (@(1 ^ 1 or negedge id_4) 1 & 1 || (1)) id_4 = 1;
endmodule
module module_1 (
    input logic id_0
);
  logic id_2;
  wor   id_3 = 1;
  assign id_3 = (1);
  wire id_4;
  wire id_5;
  always_ff begin : LABEL_0
    if (1) id_5 = id_5;
    else begin : LABEL_0
      id_2 <= 1;
    end
  end
  wire id_6;
  wire id_7;
  tri0 id_8;
  supply0 id_9;
  genvar id_10;
  assign id_2 = 1;
  wire id_11 = id_5;
  always id_8 = 1;
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
  generate
    assign id_6 = id_7;
  endgenerate
  assign id_9  = 1;
  assign id_10 = (id_11);
endmodule
