digraph "CFG for '_Z3ch1PhS_ii' function" {
	label="CFG for '_Z3ch1PhS_ii' function";

	Node0x5b5b5b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !5, !invariant.load !6\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = add i32 %20, %14\l  %22 = icmp slt i32 %13, %2\l  %23 = icmp slt i32 %21, %3\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %51\l|{<s0>T|<s1>F}}"];
	Node0x5b5b5b0:s0 -> Node0x5b5f070;
	Node0x5b5b5b0:s1 -> Node0x5b5f100;
	Node0x5b5f070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%25:\l25:                                               \l  %26 = mul nsw i32 %21, %2\l  %27 = add nsw i32 %26, %13\l  %28 = mul nsw i32 %27, 3\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %29\l  %31 = load i8, i8 addrspace(1)* %30, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %32 = add nsw i32 %28, 1\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %33\l  %35 = load i8, i8 addrspace(1)* %34, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %36 = add nsw i32 %28, 2\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %37\l  %39 = load i8, i8 addrspace(1)* %38, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %40 = uitofp i8 %31 to float\l  %41 = fmul contract float %40, 0x3FCAE147A0000000\l  %42 = uitofp i8 %35 to float\l  %43 = fmul contract float %42, 0x3FE6B851E0000000\l  %44 = fadd contract float %41, %43\l  %45 = uitofp i8 %39 to float\l  %46 = fmul contract float %45, 0x3FB1EB8520000000\l  %47 = fadd contract float %44, %46\l  %48 = fptoui float %47 to i8\l  %49 = sext i32 %27 to i64\l  %50 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %49\l  store i8 %48, i8 addrspace(1)* %50, align 1, !tbaa !7\l  br label %51\l}"];
	Node0x5b5f070 -> Node0x5b5f100;
	Node0x5b5f100 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  ret void\l}"];
}
