# Reading pref.tcl
# do lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/github_project/fpga_labs_21_2/lab1/src {H:/Meu Drive/estudos/2021.2/CD II/github_project/fpga_labs_21_2/lab1/src/fulladder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:08 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/github_project/fpga_labs_21_2/lab1/src" H:/Meu Drive/estudos/2021.2/CD II/github_project/fpga_labs_21_2/lab1/src/fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 16:33:08 on Apr 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/github_project/fpga_labs_21_2/lab1/fpga/../sim {H:/Meu Drive/estudos/2021.2/CD II/github_project/fpga_labs_21_2/lab1/fpga/../sim/fulladder_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:08 on Apr 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/github_project/fpga_labs_21_2/lab1/fpga/../sim" H:/Meu Drive/estudos/2021.2/CD II/github_project/fpga_labs_21_2/lab1/fpga/../sim/fulladder_test.sv 
# -- Compiling module fulladder_test
# 
# Top level modules:
# 	fulladder_test
# End time: 16:33:09 on Apr 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fulladder_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fulladder_test 
# Start time: 16:33:09 on Apr 23,2022
# Loading sv_std.std
# Loading work.fulladder_test
# Loading work.fulladder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : H:/Meu Drive/estudos/2021.2/CD II/github_project/fpga_labs_21_2/lab1/fpga/../sim/fulladder_test.sv(40)
#    Time: 22 ns  Iteration: 0  Instance: /fulladder_test
# 1
# Break in Module fulladder_test at H:/Meu Drive/estudos/2021.2/CD II/github_project/fpga_labs_21_2/lab1/fpga/../sim/fulladder_test.sv line 40
# End time: 16:34:33 on Apr 23,2022, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
