// Seed: 3340186473
module module_0;
  tri id_2;
  assign module_1.type_3 = 0;
  localparam id_3 = -1;
  always_latch begin : LABEL_0
    begin : LABEL_0
      id_1 = id_2;
      case (id_1)
        -1: this <= 1'b0;
      endcase
    end
  end
  tri0 id_4, id_5 = -1;
  assign id_4 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    output tri0 id_4,
    input wor id_5,
    input uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    output tri0 id_11,
    input uwire id_12,
    input wire id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri0 id_16,
    input wor id_17,
    output supply0 id_18,
    input wand id_19
);
  always
    if (id_3) @(posedge -1) id_15 = id_16;
    else id_4 = id_3;
  or primCall (
      id_0, id_1, id_12, id_13, id_14, id_16, id_17, id_19, id_2, id_3, id_5, id_6, id_7, id_8, id_9
  );
  module_0 modCall_1 ();
endmodule
