// Seed: 4097512474
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output wire id_2,
    output wor id_3,
    output supply0 id_4
);
  if (1) assign id_4 = 1;
  else assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_6 = 32'd15
) (
    output tri id_0,
    input tri0 _id_1,
    input tri id_2[-1 : id_1  &&  id_6],
    input uwire id_3,
    output uwire id_4,
    input wire id_5,
    input supply1 _id_6,
    output tri1 id_7
);
  wire  id_9;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
