{"text": "Selected Publications 2 14 Multiple stream tracker a new hardware stride prefetcher Taesu Kim Dali Zhao Alexander V Veidenbaum Conf Computing Frontiers 2 14 p 34 2 13 Optimizing Program Performance via Similarity Using a Feature Agnostic Approach Rosario Cammarota Laleh Aghababaie Beni Alexandru Nicolau Alexander V Veidenbaum Intl Conference on Advanced Parallel Processing Technology APPT Aug 2 13 LNCS series vol 8299 pp 199 213 On the Determination of Inlining Vectors for Program Optimization Rosario Cammarota Alexandru Nicolau Alexander V Veidenbaum Arun Kejariwal Debora Donato Mukund Madhugiri Compiler Construction CC pp 164 183 Temperature aware thread migration in 3D architecture with stacked DRAM Dali Zhao Houman Homayoun Alexander V Veidenbaum Intl Symposium on Quality Electronic Design ISQED pp 8 87 2 12 Compiler Assisted Selective Out Of Order Commit Nam Duong and Alexander V Veidenbaum Computer Architecture Letters Improving Cache Management Policies Using Dynamic Reuse Distances Nam Duong Dali Zhao Taesu Kim Rosario Cammarota Alexander V Veidenbaum and Mateo Valero Intl Symposium on Microarchitecture Micro 45 Revisiting level caches in embedded processors Nam Duong Taesu Kim Dali Zhao Alexander V Veidenbaum Compiler Architectures and Synthesis for Embedded Systems CASES pp 171 18 2 11 Pruning hardware evaluation space via correlation driven application similarity analysis Rosario Cammarota Arun Kejariwal Paolo D Alberto Sapan Panigrahi Alexander V Veidenbaum Alexandru Nicolau ACM Intl Conf on Computing Frontiers 2 11 2 1 RELOCATE Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out of Order Embedded Processor Houman Homayoun Aseem Gupta Alexander V Veidenbaum Avesta Sasan Fadi J Kurdahi Nikil Dutt HiPEAC 2 1 216 231 Post synthesis sleep transistor insertion for leakage power optimization in clock tree networks Houman Homayoun Shahin Golshan Eli Bozorgzadeh Alexander V Veidenbaum Fadi J Kurdahi ISQED 2 1 499 5 7 On the efficacy of call graph level thread level speculation Arun Kejariwal Milind Girkar Xinmin Tian Hideki Saito Alexandru Nicolau Alexander V Veidenbaum Utpal Banerjee Constantine D Polychronopoulos WOSP SIPEW 2 1 247 248 Multiple sleep modes leakage control in peripheral circuits of a all major SRAM based processor units Houman Homayoun Avesta Sasan Aseem Gupta Alexander V Veidenbaum Fadi J Kurdahi Nikil Dutt ACM Intl Conf Computing Frontiers 2 1 2 9 Synchronization optimizations for efficient execution on multi cores Alexandru Nicolau Guangqiang Li Alexander V Veidenbaum Arun Kejariwal Proc of the 23th ACM International Conference on Supercomputing ICS 9 June 2 9 pp 169 18 Power aware load balancing of large scale MPI applications Maja Etinski Julita Corbalan Jesus Labarta Mateo Valero Alexander V Veidenbaum IEEE International Symposium on Parallel Distributed Processing IPDPS 2 9 pp 1 8 Performance Characterization of Itanium 2 Based Montecito Processor Darshan Desai Gerolf Hoflehner Arun Kejariwal Daniel M Lavery Alexandru Nicolau Alexander V Veidenbaum Cameron McNairy SPEC Benchmark Workshop 2 9 Springer LNCS Volume 5419 2 9 pp 36 56 Efficient Scheduling of Nested Parallel Loops on Multi Core Systems Arun Kejariwal Alexandru Nicolau Utpal Banerjee Alexander V Veidenbaum Constantine D Polychronopoulos The 38th International Conference On Parallel Processing ICPP 2 9 pp 74 83 Brain Derived Vision Algorithm on High Performance Architectures Jayram Moorkanikara Nageswaran Andrew Felch Ashok Chandrasekhar Nikil Dutt Richard Granger Alex Nicolau and Alex Veidenbaum International Jounral of Parallel Programming Volume 37 Number 4 August 2 9 pp 345 369 A configurable simulation environment for the efficient simulation of large scale spiking neural networks on graphics processors Jayram Moorkanikara Nageswaran Nikil D Dutt Jeffrey L Krichmar Alex Nicolau Alexander V Veidenbaum Neural Networks 22 5 6 791 8 2 9 On the exploitation of loop level parallelism in embedded applications Arun Kejariwal Alexander V Veidenbaum Alexandru Nicolau Milind Girkar Xinmin Tian Hideki Saito ACM Trans Embedded Computer Syst 8 2 2 9 2 8 A Distributed Processor State Management Architecture for Large Window Processors Isidro Gonzalez Marco Galluzzi Alex Veidenbaum Marco A Ramrirez Adrian Cristal Mateo Valero Intl Symposium on Microarchitecture Micro 41 Multiple sleep mode leakage control for cache peripheral circuits in embedded processors Houman Homayoun Mohammad A Makhzan Alexander V Veidenbaum ACM Intl Conference on Compilers Architecture and Synthesis for Embedded Systems CASES 2 8 197 2 6 Adaptive techniques for leakage power management in L2 cache peripheral circuits Houman Homayoun Alexander V Veidenbaum Jean Luc Gaudiot IEEE Intl Conference Computer Design ICCD 2 8 563 569 ZZ HVS Zig zag horizontal and vertical sleep transistor sharing to reduce leakage power in on chip SRAM peripheral circuits Houman Homayoun Mohammad A Makhzan Alexander V Veidenbaum ICCD 2 8 699 7 6 A Two Level Load Store Queue based on Execution Locality Miquel Pericas Adrian Cristal Francisco J Cazorla Ruden Gonzalez Alex Veidenbaum Daniel A Jimenez and Mateo Valero Proc 35th ACM International Symposium on Computer Architecture ISCA June 2 8 Impact of JVM superoperators on energy consumption in resource constrained embedded systems Carmen Badea Alexandru Nicolau and Alexander V Veidenbaum Proc of the ACM SIGPLAN SIGBED conference on Languages Compilers and Tools for Embedded Systems LCTES 2 8 Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy delay efficiency Houman Homayoun Sudeep Pasricha Mohammad A Makhzan and Alexander V Veidenbaum Proc of the ACM IEEE Design Automation Cinference DAC 2 8 Improving SDRAM access energy efficiency for low power embedded systems Jelena Trajkovic Alexander V Veidenbaum and Arun Kejariwal ACM Transactions on Embedded Computer Systems Vol 7 No 3 2 8 Cache aware iteration space partitioning Arun Kejariwal Alexandru Nicolau Utpal Banerjee Alexander V Veidenbaum Constantine D Polychronopoulos Proc of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming PPOPP 2 8 2 7 A Simplified Java Bytecode Compilation System for Resource Constrained Embedded Processors Carmen Badea Alexandru Nicolau Alexander V Veidenbaum Proc of the ACM Intl Conference on Compilers Architecture and Synthesis for Embedded Systems Salzburg Austria Oct 2 7 Reducing Power Consumption in Peripheral Circuits of L2 caches Houman Homayoun and Alexander V Veidenbaum Proc IEEE Intl Conference on Computer Design Lake Tahoe Oct 2 7 Tight analysis of the performance potential of thread speculation using spec CPU 2 6 Arun Kejariwal Xinmin Tian Milind Girkar Wei Li Sergey Kozhukhov Utpal Banerjee Alexander Nicolau Alexander V Veidenbaum Constantine D Polychronopoulos Proc of the 12th ACM SIGPLAN Symposium on Principles and practice of parallel programming Pages 215 225 March 2 7 2 6 Challenges in Exploitation of Loop Parallelism in Embedded Applications Arun Kejariwal Alex Veidenbaum Alex Nicolau Milind Girkar Xinmin Tian and Hideki Saito Proc IEEE ACM IFIP International Conference on Hardware Software Codesign and System Synthesis October 2 6 Fast Speculative Address Generation and Way Caching for Reducing L1 Data Cache Energy Dan Nicolaescu Babak Salamat Alexander Veidenbaum and Mateo Valero Proceedings of IEEE International Conference on Computer Design ICCD 6 Oct 2 6 Probablistic Self Scheduling A Novel Scheduling Approach for Multiprogrammed Environments Arun Kejariwal Milind Girkar Hideki Saito Xinmin Tian Alexandru Nicolau Alexander Veidenbaum Constantine Polychronopoulos Proceedings of Europar 6 August 2 6 On the Performance Potential of Different Types of Speculative Thread Level Parallelism Arun Kejariwal Xinmin Tian Wei Li Milind Girkar Sergey Kozhukhov Hideki Saito Utpal Banerjee Alexandru Nicolau Alexander V Veidenbaum Constantine D Polychronopoulos Proc of the 2 th ACM International Conference on Supercomputing ICS 6 June 2 6 2 5 A New Pointer based Instruction Queue Design and Its Power Performance Evaluation Marco A Ramirez Adrian Cristal Alexander V Veidenbaum Luis Villa Mateo Valero Proc of the IEEE Int l Conference on Computer Design ICCD 2 5 San Jose Oct 2 5 High Performance Annotation Aware JVM for Java Cards Ana Azevedo Arun Kejariwal Alex Viedenbaum Alexander Nicolau Proc of the 5th ACM International Conference on Embedded software EMSOFT 5 Sept 2 5 An Asymmetric Clustered Processor based on Value Content R Gonzalez A Cristal A Veidenbaum and M Valero Proc of the 19th ACM International Conference on Supercomputing ICS 5 Boston June 2 5 2 4 Low Energy Highly Associative Cache Design for Embedded Processors Alex Veidenbaum and Dan Nicolaescu Int l Symposium on Computer Design ICCD 2 4 San Jose Oct 2 4 A Content Aware Register File Organization R Gonzalez A Cristal A Veidenbaum and M Valero Proc 31st International Symposium on Computer Architecture ISCA 4 Munich Germany June 2 4 Energy Efficient Design for Highly Associative Instruction Caches in Next Generation Embedded Processors J L Aragon Dan Nicolaescu Alex Veidenbaum Ana Maria Badulescu Design Automation and Test Europe DATE 4 1374 1375 March 2 4 Direct Instruction Wakeup for Out Of Order Processors M Ramirez A Cristal A Veidenbaum L Villa and M Valero Int l Workshop on Innovative Archtecture IWIA 4 Jan 2 4 2 3 A Simple Low Energy Instruction Wakeup Mechanism M Ramirez A Cristal A Veidenbaum L Villa and M Valero 5th Int l Symposium on High Perfromance Computing ISHPC V Tokyo Japan Oct 2 3 Improving Branch Prediction Accuracy in Embedded Processors in the Presence of Context Switches Sudeep Parisha and Alex Veidenbaum Int l Symposium on Computer Design ICCD 2 3 San Jose Oct 2 3 Reducing Data Cache Energy Consumption via Cached Load Store Queue Dan Nicolaescu Alex Veidenbaum Alex Nicolau International Symposium on Low Power Electronics and Design ISLPED 3 Seoul Aug 2 3 Energy aware register file implementation through instruction predecode Ayala J L Lopez Vallejo M Veidenbaum A Lopez C A Proceedings IEEE International Conference On Application specific Systems Architectures and Processors ASIP 3 Page s 81 91 24 26 June 2 3 Reducing Power Consumption for High Associativity Data Caches in Embedded Processors Dan Nicolaescu Alex Veidenbaum Alex Nicolau Design Automation and Test Europe DATE 3 March 2 3 Dynamically Adaptive Fetch Size Prediction for Data Caches Weiyu Tang A Veidenbaum Alex Nicolau Int l Workshop on Innovative Architecture IWIA 3 January 2 3 2 2 Profile based dynamic voltage scheduling using program checkpoints in the COPPER framework A Azevedo I Issenin R Cornea R Gupta N Dutt A Veidenbaum and A Nicolau In Proceedings of Design Automation and Test in Europe Conference DATE 2 March 2 2 Power Efficient Instruction Fetch Architecturte for Superscalar Processors Anna Maria Badulescu and Alex Veidenbaum Proc Parallel and Distributed Processign Techniques and Architecures PDPTA 2 June 25 27 2 2 Integrated I cache Way Predictor and Branch Target Buffer to Reduce Energy Consumption Weiyu Tang A Veidenbaum Alex Nicolau and Rajesh Gupta 4th Int l Symposium on High Perfromance Computing ISHPC IV Nara Japan May 2 2 2 1 and prior Energy Efficient Instruction Cache for Wide issue Processors A Badulescu A Veidenbaum Int l Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems IWIA Jan 2 1 Adapting Cache Line Size to Application Behavior Alexander V Veidenbaum Weiyu Tang Rajesh Gupta Alexandru Nicolau and Xiaomei Ji Proc 1999 Int l Conference on Supercomputing ICS99 pp 145 154 June 1999 Non sequential Instruction Cache Prefetching for Multiple Issue Processors Alex Veidenbaum Qinbo Zhao and Abduhl Shameer International Journal of High Speed Computing pp 115 14 Vol 1 No 1 1999 Interconnection Network Organization and its Impact on Performance and Cost of Shared Memory Multiprocessors Sunil Kim and Alex Veidenbaum PARALLEL COMPUTING Journal vol 25 1999 pp 283 3 9 An Integrated Hardware Software Approach to Data Prefetching for Shared Memory Multiprocessors Edward H Gornish and Alex Veidenbaum International Journal on Parallel Programming pp 323 332 volume 27 1 1999 On Interaction between Interconnection Network Design and Latency Hiding Techniques in Multiprocessors Sunil Kim and Alex Veidenbaum Accepted for publication in The Journal of Supercomputing 1998 Decoupled Access DRAM Archiecture Alex Veidenbaum and Kyle Gallivan in Innovative Architecture for Future Generation Processors and Systems pp 94 1 5 IEEE Computer Society Press 1998 Instruction Cache Prefetching Using Multi Level Branch Prediction Alex Veidenbaum Proc Intnl Symposium on High Performance Computing Springer Verlag Lecture Notes in Computer Science pp 51 71 Nov 1997 The Effect of Limited Network Bandwidth and its Utilization by Latency Hiding Techniques in Large Scale Shared Memory Systems Sunil Kim and Alex Veidenbaum Proc of International Conference on Parallel Architectures and Compilation Techniques PACT 97 pp 4 51 Nov 1997 Stride directed Prefetching for Secondary Caches Sunil Kim and Alex Veidenbaum Proc 1997 International Conference on Parallel Processing pp 314 321 Aug 1997 On Shortest Path Routing in Single Stage Shuffle Exchange Networks Sunil Kim and Alex Veidenbaum Proc 7th ACM Symposium on Parallel Algorithms and Architectures July 1995 Scalability of the Cedar system Stephen Turner and Alex Veidenbaum Proceedings of Supercomputing 94 Nov 1994 An Integrated Hardware Software Data Prefetching Scheme for Shared Memory Multiprocessors Edward H Gornish and Alex Veidenbaum Proc 1994 Int l Conference on Parallel Processing Aug 1994 The Cedar System and an Initial Performance Study David J Kuck et al Proc 2 th International Symposium on Computer Architecture May 1993 Performance Evaluation of Memory Caches in Multiprocessors Y C Chen and Alex Veidenbaum Proc 1993 Int l Conference on Parallel Processing Aug 1993 An Effective Write Policy for Software Coherence Schemes Y C Chen and Alex Veidenbaum Proceedings of Supercomputing 92 pp 661 672 Nov 1992 Detecting Redundant Accesses to Array Data Elana Granston and Alex Veidenbaum Proc Supercomputing 91 pp 854 865 Nov 1991 Comparison and Analysis of Software and Directory Coherence Schemes Y C Chen and Alex Veidenbaum Proc Supercomputing 91 pp 818 829 Nov 1991 The Organization of the Cedar System David J Kuck et al Proc 1991 Int l Conference on Parallel Processing Vol I pp 49 56 Aug 1991 Preliminary Performance Analysis of the Cedar Multiprocessor Memory System K Gallivan W Jalby S Turner Alex Veidenbaum and H Wijshoff Proc 1991 Int l Conference on Parallel Processing Vol I pp 71 75 Aug 1991 An Integrated Hardware Software Solution for Effective Management of Local Storage in High Performance Systems Elana Granston and Alex Veidenbaum Proc 1991 Int l Conference on Parallel Processing Vol II pp 83 9 Aug 1991 A Software Coherence Scheme with the Assistance of Directories Y C Chen and Alex Veidenbaum Proc 1991 Int l Conference on Supercomputing pp 284 294 June 1991 ", "_id": "http://www.ics.uci.edu/~alexv/pubs.html", "title": "recent publications", "html": "<html xmlns:v=\"urn:schemas-microsoft-com:vml\"\nxmlns:o=\"urn:schemas-microsoft-com:office:office\"\nxmlns:w=\"urn:schemas-microsoft-com:office:word\"\nxmlns:m=\"http://schemas.microsoft.com/office/2004/12/omml\"\nxmlns:css=\"http://macVmlSchemaUri\" xmlns=\"http://www.w3.org/TR/REC-html40\">\n\n<head>\n<meta name=Title content=\"Recent Publications\">\n<meta name=Keywords content=\"\">\n<meta http-equiv=Content-Type content=\"text/html; charset=macintosh\">\n<meta name=ProgId content=Word.Document>\n<meta name=Generator content=\"Microsoft Word 2008\">\n<meta name=Originator content=\"Microsoft Word 2008\">\n<link rel=File-List href=\"pubs_files/filelist.xml\">\n<title>Recent Publications</title>\n<!--[if gte mso 9]><xml>\n <o:DocumentProperties>\n  <o:Author>Alex Veidenbaum</o:Author>\n  <o:Template>Normal.dotm</o:Template>\n  <o:LastAuthor>Alex Veidenbaum</o:LastAuthor>\n  <o:Revision>4</o:Revision>\n  <o:TotalTime>10</o:TotalTime>\n  <o:Created>2014-07-15T21:34:00Z</o:Created>\n  <o:LastSaved>2014-07-16T22:35:00Z</o:LastSaved>\n  <o:Pages>2</o:Pages>\n  <o:Words>2849</o:Words>\n  <o:Characters>16244</o:Characters>\n  <o:Company>University of California</o:Company>\n  <o:Lines>135</o:Lines>\n  <o:Paragraphs>32</o:Paragraphs>\n  <o:CharactersWithSpaces>19948</o:CharactersWithSpaces>\n  <o:Version>12.257</o:Version>\n </o:DocumentProperties>\n <o:OfficeDocumentSettings>\n  <o:TargetScreenSize>1600x1200</o:TargetScreenSize>\n </o:OfficeDocumentSettings>\n</xml><![endif]--><!--[if gte mso 9]><xml>\n <w:WordDocument>\n  <w:Zoom>200</w:Zoom>\n  <w:SpellingState>Clean</w:SpellingState>\n  <w:GrammarState>Clean</w:GrammarState>\n  <w:TrackMoves>false</w:TrackMoves>\n  <w:TrackFormatting/>\n  <w:ValidateAgainstSchemas/>\n  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>\n  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>\n  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>\n  <w:Compatibility>\n   <w:SplitPgBreakAndParaMark/>\n   <w:DontVertAlignCellWithSp/>\n   <w:DontBreakConstrainedForcedTables/>\n   <w:DontVertAlignInTxbx/>\n   <w:Word11KerningPairs/>\n   <w:CachedColBalance/>\n   <w:UseFELayout/>\n  </w:Compatibility>\n </w:WordDocument>\n</xml><![endif]--><!--[if gte mso 9]><xml>\n <w:LatentStyles DefLockedState=\"false\" LatentStyleCount=\"276\">\n </w:LatentStyles>\n</xml><![endif]-->\n<style>\n<!--h2\n\t{mso-bidi-font-size:10pt;\n\tmso-bidi-font-weight:normal;}\nh3\n\t{mso-bidi-font-size:10pt;\n\tmso-bidi-font-weight:normal;}\nspan.HEADING2CHAR\n\t{mso-bidi-font-size:13pt;\n\tmso-style-locked:yes;}\nspan.HEADING3CHAR\n\t{mso-bidi-font-size:10pt;\n\tmso-style-locked:yes;}\nspan.HEADING2CHAR\n\t{mso-style-locked:yes;}\nspan.HEADING3CHAR\n\t{mso-style-locked:yes;}\n\n /* Font Definitions */\n@font-face\n\t{font-family:Times;\n\tpanose-1:2 0 5 0 0 0 0 0 0 0;\n\tmso-font-charset:0;\n\tmso-generic-font-family:auto;\n\tmso-font-pitch:variable;\n\tmso-font-signature:3 0 0 0 1 0;}\n /* Style Definitions */\np.MsoNormal, li.MsoNormal, div.MsoNormal\n\t{mso-style-parent:\"\";\n\tmargin:0in;\n\tmargin-bottom:.0001pt;\n\tmso-pagination:widow-orphan;\n\tfont-size:10.0pt;\n\tfont-family:\"Times New Roman\";\n\tmso-ascii-font-family:Times;\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:minor-fareast;\n\tmso-hansi-font-family:Times;\n\tmso-bidi-font-family:\"Times New Roman\";\n\tmso-bidi-theme-font:minor-bidi;}\nh2\n\t{mso-style-link:\"Heading 2 Char\";\n\tmargin:0in;\n\tmargin-bottom:.0001pt;\n\tmso-pagination:widow-orphan;\n\tmso-outline-level:2;\n\tfont-size:18.0pt;\n\tfont-family:\"Times New Roman\";\n\tmso-ascii-font-family:Times;\n\tmso-hansi-font-family:Times;\n\tmso-bidi-font-family:\"Times New Roman\";\n\tmso-bidi-theme-font:minor-bidi;\n\tfont-weight:bold;}\nh3\n\t{mso-style-link:\"Heading 3 Char\";\n\tmargin:0in;\n\tmargin-bottom:.0001pt;\n\tmso-pagination:widow-orphan;\n\tmso-outline-level:3;\n\tfont-size:13.5pt;\n\tfont-family:\"Times New Roman\";\n\tmso-ascii-font-family:Times;\n\tmso-hansi-font-family:Times;\n\tmso-bidi-font-family:\"Times New Roman\";\n\tmso-bidi-theme-font:minor-bidi;\n\tfont-weight:bold;}\na:link, span.MsoHyperlink\n\t{color:blue;\n\ttext-decoration:underline;\n\ttext-underline:single;}\na:visited, span.MsoHyperlinkFollowed\n\t{color:purple;\n\ttext-decoration:underline;\n\ttext-underline:single;}\np\n\t{margin:0in;\n\tmargin-bottom:.0001pt;\n\tmso-pagination:widow-orphan;\n\tfont-size:10.0pt;\n\tfont-family:\"Times New Roman\";\n\tmso-ascii-font-family:Times;\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:minor-fareast;\n\tmso-hansi-font-family:Times;\n\tmso-bidi-font-family:\"Times New Roman\";}\nspan.Heading2Char\n\t{mso-style-name:\"Heading 2 Char\";\n\tmso-style-locked:yes;\n\tmso-style-link:\"Heading 2\";\n\tmso-ansi-font-size:13.0pt;\n\tfont-family:Calibri;\n\tmso-ascii-font-family:Calibri;\n\tmso-ascii-theme-font:major-latin;\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:major-fareast;\n\tmso-hansi-font-family:Calibri;\n\tmso-hansi-theme-font:major-latin;\n\tmso-bidi-font-family:\"Times New Roman\";\n\tmso-bidi-theme-font:major-bidi;\n\tcolor:#4F81BD;\n\tfont-weight:bold;}\nspan.Heading3Char\n\t{mso-style-name:\"Heading 3 Char\";\n\tmso-style-locked:yes;\n\tmso-style-link:\"Heading 3\";\n\tmso-ansi-font-size:10.0pt;\n\tfont-family:Calibri;\n\tmso-ascii-font-family:Calibri;\n\tmso-ascii-theme-font:major-latin;\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:major-fareast;\n\tmso-hansi-font-family:Calibri;\n\tmso-hansi-theme-font:major-latin;\n\tmso-bidi-font-family:\"Times New Roman\";\n\tmso-bidi-theme-font:major-bidi;\n\tcolor:#4F81BD;\n\tfont-weight:bold;}\nspan.SpellE\n\t{mso-style-name:\"\";\n\tmso-spl-e:yes;}\nspan.GramE\n\t{mso-style-name:\"\";\n\tmso-gram-e:yes;}\n@page Section1\n\t{size:8.5in 11.0in;\n\tmargin:1.0in 1.25in 1.0in 1.25in;\n\tmso-header-margin:.5in;\n\tmso-footer-margin:.5in;\n\tmso-paper-source:0;}\ndiv.Section1\n\t{page:Section1;}\n /* List Definitions */\n@list l0\n\t{mso-list-id:1438015301;\n\tmso-list-type:hybrid;\n\tmso-list-template-ids:1422302148 -967120052 67698713 67698715 67698703 67698713 67698715 67698703 67698713 67698715;}\n@list l0:level1\n\t{mso-level-start-at:103;\n\tmso-level-text:C%1;\n\tmso-level-tab-stop:none;\n\tmso-level-number-position:left;\n\tmargin-left:.25in;\n\ttext-indent:-.25in;\n\tmso-ansi-font-weight:normal;}\nol\n\t{margin-bottom:0in;}\nul\n\t{margin-bottom:0in;}\n-->\n</style>\n<!--[if gte mso 10]>\n<style>\n /* Style Definitions */\ntable.MsoNormalTable\n\t{mso-style-name:\"Table Normal\";\n\tmso-tstyle-rowband-size:0;\n\tmso-tstyle-colband-size:0;\n\tmso-style-noshow:yes;\n\tmso-style-parent:\"\";\n\tmso-padding-alt:0in 5.4pt 0in 5.4pt;\n\tmso-para-margin:0in;\n\tmso-para-margin-bottom:.0001pt;\n\tmso-pagination:widow-orphan;\n\tfont-size:12.0pt;\n\tfont-family:\"Times New Roman\";\n\tmso-ascii-font-family:Cambria;\n\tmso-ascii-theme-font:minor-latin;\n\tmso-hansi-font-family:Cambria;\n\tmso-hansi-theme-font:minor-latin;}\n</style>\n<![endif]-->\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\n<!--[if gte mso 9]><xml>\n <o:shapedefaults v:ext=\"edit\" spidmax=\"1027\"/>\n</xml><![endif]--><!--[if gte mso 9]><xml>\n <o:shapelayout v:ext=\"edit\">\n  <o:idmap v:ext=\"edit\" data=\"1\"/>\n </o:shapelayout></xml><![endif]-->\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\n</head>\n\n<body bgcolor=white lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>\n\n<div class=Section1>\n\n<h2 align=center style='text-align:center'><span style='color:gray'>Selected\nPublications <o:p></o:p></span></h2>\n\n<h3>2014<o:p></o:p></h3>\n\n<p class=MsoNormal><span><span style='font-size:12.0pt'>&quot;</span><span\nstyle='mso-bidi-font-size:12.0pt'>Multiple stream tracker: a new hardware\nstride <span class=SpellE>prefetcher</span>.&quot;<o:p></o:p></span></p>\n\n</span>\n\n<p class=MsoNormal><span><span style='mso-bidi-font-size:12.0pt'><span\nstyle=\"mso-spacerun: yes\">&nbsp;</span>\nTaesu <span style='color:windowtext;text-decoration:none;\ntext-underline:none'> Kim</span>, \n<span style='color:windowtext;text-decoration:none;text-underline:none'>Dali Zhao</span>,\nAlexander V. <span class=SpellE>Veidenbaum</span>.<o:p></o:p></span></p>\n\n</span>\n\n<p class=MsoNormal><span><span style='mso-bidi-font-size:12.0pt'>\nConf. Computing Frontiers, 2014. p.34</p>\n\n</span>\n\n<h3><o:p>&nbsp;</o:p></h3>\n\n<h3>2013 </h3>\n\n<p class=MsoNormal><span class=GramE>&quot;\nOptimizing Program Performance via Similarity, Using a Feature-Agnostic Approach\" <br>\nRosario <span class=SpellE>Cammarota</span></span></a>, <span class=SpellE>Laleh</span> <span\nclass=SpellE>Aghababaie</span> <span class=SpellE>Beni</span>, <span\nclass=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, Alexander V. <span\nclass=SpellE>Veidenbaum</span>.</span> <br>\nIntl. Conference on Advanced Parallel\nProcessing Technology (APPT). Aug. 2013. <span class=GramE>LNCS series, vol.\n8299, pp. 199-213.</span></p>\n\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\n\n<p class=MsoNormal>&quot;On the Determination of <span class=SpellE>Inlining</span>\nVectors for Program Optimization.&quot; <br>\nRosario <span class=SpellE>Cammarota</span>, <span class=SpellE>Alexandru</span>\n<span class=SpellE>Nicolau</span>, Alexander V. <span class=SpellE>Veidenbaum</span>,\n<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, Debora <span\nclass=SpellE>Donato</span>, <span class=SpellE>Mukund</span> <span\nclass=SpellE>Madhugiri</span>. <br>\nCompiler Construction (CC), pp. 164-183 <br>\n<br>\n&quot;Temperature aware thread migration in 3D architecture with stacked\nDRAM.&quot; <br>\n<span class=GramE>Dali Zhao, <span class=SpellE>Houman</span> <span\nclass=SpellE>Homayoun</span>, Alexander V. <span class=SpellE>Veidenbaum</span>.</span>\n<br>\nIntl. Symposium on Quality Electronic Design (ISQED), pp. 80-87</p>\n\n<p class=MsoNormal><span style=\"mso-spacerun: yes\">&nbsp;</span></p>\n\n<h3>2012 </h3>\n\n<p class=MsoNormal><span class=GramE>&quot;Compiler-Assisted, Selective\nOut-Of-Order Commit&quot;.</span> <br>\nNam Duong and Alexander V. <span class=SpellE>Veidenbaum</span>. <br>\n<span class=GramE>Computer Architecture Letters.</span> <br>\n<br>\n&quot;Improving Cache Management Policies Using Dynamic Reuse Distances&quot;. <br>\nNam Duong, Dali Zhao, <span class=SpellE>Taesu</span> Kim, Rosario <span\nclass=SpellE>Cammarota</span>, Alexander V. <span class=SpellE>Veidenbaum</span>,\nand Mateo Valero. <br>\nIntl. Symposium on <span class=SpellE>Microarchitecture</span> (Micro-45). <br>\n<br>\n&quot;Revisiting level-0 caches in embedded processors.&quot; <br>\nNam Duong, <span class=SpellE>Taesu</span> Kim, Dali Zhao, Alexander V. <span\nclass=SpellE>Veidenbaum</span>. <span class=GramE>Compiler, Architectures, and\nSynthesis for Embedded Systems (CASES).</span> <span class=GramE>pp</span>.\n171-180 </p>\n\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\n\n<h3>2011 </h3>\n\n<p>&quot;Pruning hardware evaluation space via correlation-driven application\nsimilarity analysis,&quot; <br>\nRosario <span class=SpellE>Cammarota</span>, <span class=SpellE>Arun</span> <span\nclass=SpellE>Kejariwal</span>, Paolo <span class=SpellE>D'Alberto</span>, <span\nclass=SpellE>Sapan</span> <span class=SpellE>Panigrahi</span>, Alexander V. <span\nclass=SpellE>Veidenbaum</span>, <span class=SpellE>Alexandru</span> <span\nclass=SpellE>Nicolau</span> <br>\nACM Intl. Conf. on Computing Frontiers 2011</p>\n\n<p><span style=\"mso-spacerun: yes\">&nbsp;</span></p>\n\n<h3>2010 </h3>\n\n<p class=MsoNormal>&quot;RELOCATE: Register File Local Access Pattern Redistribution\nMechanism for Power and Thermal Management in Out-of-Order Embedded\nProcessor,&quot; <br>\n<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, <span\nclass=SpellE>Aseem</span> Gupta, Alexander V. <span class=SpellE>Veidenbaum</span>,\n<span class=SpellE>Avesta</span> <span class=SpellE>Sasan</span>, <span\nclass=SpellE>Fadi</span> J. <span class=SpellE>Kurdahi</span>, <span\nclass=SpellE>Nikil</span> <span class=SpellE>Dutt</span>, <br>\n<span class=SpellE>HiPEAC</span> 2010: 216-231 </p>\n\n<p class=MsoNormal>&quot;Post-synthesis sleep transistor insertion for leakage\npower optimization in clock tree networks,&quot; <br>\n<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, <span\nclass=SpellE>Shahin</span> <span class=SpellE>Golshan</span>, Eli <span\nclass=SpellE>Bozorgzadeh</span>, Alexander V. <span class=SpellE>Veidenbaum</span>,\n<span class=SpellE>Fadi</span> J. <span class=SpellE>Kurdahi</span> <br>\nISQED 2010: 499-507 </p>\n\n<p class=MsoNormal>&quot;On the efficacy of call graph-level thread-level\nspeculation,&quot; <br>\n<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span\nclass=SpellE>Milind</span> <span class=SpellE>Girkar</span>, <span\nclass=SpellE>Xinmin</span> <span class=SpellE>Tian</span>, Hideki Saito, <span\nclass=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, Alexander V. <span\nclass=SpellE>Veidenbaum</span>, <span class=SpellE>Utpal</span> <span\nclass=SpellE>Banerjee</span>, Constantine D. Polychronopoulos. <br>\nWOSP/SIPEW 2010: 247-248 </p>\n\n<p class=MsoNormal>&quot;Multiple sleep modes leakage control in peripheral\ncircuits of a all major SRAM-based processor units,&quot; <br>\n<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, <span\nclass=SpellE>Avesta</span> <span class=SpellE>Sasan</span>, <span class=SpellE>Aseem</span>\nGupta, Alexander V. <span class=SpellE>Veidenbaum</span>, <span class=SpellE>Fadi</span>\nJ. <span class=SpellE>Kurdahi</span>, <span class=SpellE>Nikil</span> <span\nclass=SpellE>Dutt</span>. <br>\n<span class=GramE>ACM Intl. Conf. Computing Frontiers 2010.</span> </p>\n\n<p><o:p>&nbsp;</o:p></p>\n\n<h3>2009 </h3>\n\n<p class=MsoNormal><a\nhref=\"http://portal.acm.org/citation.cfm?id=1542275.1542303&amp;coll=ACM&amp;dl=ACM&amp;CFID=61454666&amp;CFTOKEN=81578146\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Synchronization\noptimizations for efficient execution on multi-cores,&quot; </span></a><br>\n<span class=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, <span\nclass=SpellE>Guangqiang</span> Li, Alexander V. <span class=SpellE>Veidenbaum</span>,\n<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span> <br>\nProc. of the <span class=SpellE>23th</span> ACM International Conference on\nSupercomputing (ICS09), June 2009, pp. 169-180 </p>\n\n<p class=MsoNormal><a\nhref=\"http://www.computer.org/portal/web/csdl/doi/10.1109/IPDPS.2009.5160973\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Power-aware\nload balancing of large scale MPI applications,&quot; </span></a><br>\n<span class=SpellE>Maja</span> <span class=SpellE>Etinski</span>, <span\nclass=SpellE>Julita</span> <span class=SpellE>Corbalan</span>, Jesus <span\nclass=SpellE>Labarta</span>, Mateo Valero, Alexander V. <span class=SpellE>Veidenbaum</span>\n<br>\nIEEE International Symposium on <span class=SpellE>Parallel&amp;Distributed</span>\nProcessing (IPDPS 2009) pp. 1-8 </p>\n\n<p class=MsoNormal><a\nhref=\"http://www.springerlink.com/content/2515n22l17283456/\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Performance\nCharacterization of Itanium 2-Based Montecito Processor,&quot; </span></a><br>\n<span class=SpellE>Darshan</span> Desai, <span class=SpellE>Gerolf</span> <span\nclass=SpellE>Hoflehner</span>, <span class=SpellE>Arun</span> <span\nclass=SpellE>Kejariwal</span>, Daniel M. <span class=SpellE>Lavery</span>, <span\nclass=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, Alexander V. <span\nclass=SpellE>Veidenbaum</span>, Cameron McNairy <br>\nSPEC Benchmark Workshop 2009, Springer LNCS Volume 5419/2009, pp. 36-56 </p>\n\n<p class=MsoNormal><a href=\"\"><span style='color:windowtext;text-decoration:\nnone;text-underline:none'>&quot;Efficient Scheduling of Nested Parallel Loops\non Multi-Core Systems,&quot; </span></a><br>\n<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span\nclass=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, <span\nclass=SpellE>Utpal</span> <span class=SpellE>Banerjee</span>, Alexander V. <span\nclass=SpellE>Veidenbaum</span>, Constantine D. Polychronopoulos <br>\nThe 38th International Conference On Parallel Processing (ICPP-2009), pp.74-83 </p>\n\n<p class=MsoNormal><a\nhref=\"http://www.springerlink.com/content/p84617p5w0111g65/\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Brain\nDerived Vision Algorithm on High Performance Architectures,&quot; </span></a><br>\n<span class=SpellE>Jayram</span> <span class=SpellE>Moorkanikara</span> <span\nclass=SpellE><span class=GramE>Nageswaran</span></span><span class=GramE> ,</span>\nAndrew <span class=SpellE>Felch</span> , Ashok Chandrasekhar , <span\nclass=SpellE>Nikil</span> <span class=SpellE>Dutt</span> , Richard Granger ,\nAlex <span class=SpellE>Nicolau</span> and Alex <span class=SpellE>Veidenbaum</span>\n<br>\nInternational <span class=SpellE>Jounral</span> of Parallel Programming, Volume\n37, Number 4 / August, 2009, pp.345-369 </p>\n\n<p class=MsoNormal><a href=\"\"><span style='color:windowtext;text-decoration:\nnone;text-underline:none'>&quot;A configurable simulation environment for the\nefficient simulation of large-scale spiking neural networks on graphics\nprocessors,&quot; </span></a><br>\n<span class=SpellE>Jayram</span> <span class=SpellE>Moorkanikara</span> <span\nclass=SpellE>Nageswaran</span>, <span class=SpellE>Nikil</span> D. <span\nclass=SpellE>Dutt</span>, Jeffrey L. <span class=SpellE>Krichmar</span>, Alex <span\nclass=SpellE>Nicolau</span>, Alexander V. <span class=SpellE>Veidenbaum</span> <br>\nNeural Networks 22(5-6): 791-800 (2009) </p>\n\n<p class=MsoNormal><a\nhref=\"http://portal.acm.org/citation.cfm?doid=1457255.1457257\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;On the\nexploitation of loop-level parallelism in embedded applications,&quot; </span></a><br>\n<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, Alexander\nV. <span class=SpellE>Veidenbaum</span>, <span class=SpellE>Alexandru</span> <span\nclass=SpellE>Nicolau</span>, <span class=SpellE>Milind</span> <span\nclass=SpellE>Girkar</span>, <span class=SpellE>Xinmin</span> <span\nclass=SpellE>Tian</span>, Hideki Saito <br>\nACM Trans. Embedded Computer Syst. 8(2) 2009 </p>\n\n<p><o:p>&nbsp;</o:p></p>\n\n<h3>2008 </h3>\n\n<p class=MsoNormal><a\nhref=\"http://portal.acm.org/citation.cfm?id=1521747.1521815\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A\nDistributed Processor State Management Architecture for Large-Window\nProcessors,&quot; </span></a><br>\nIsidro Gonzalez, Marco <span class=SpellE>Galluzzi</span>, Alex <span\nclass=SpellE>Veidenbaum</span>, Marco A. <span class=SpellE>Ramrirez</span>,\nAdrian Cristal, Mateo Valero <br>\nIntl. Symposium on <span class=SpellE>Microarchitecture</span> (Micro-41). </p>\n\n<p class=MsoNormal><a\nhref=\"http://portal.acm.org/citation.cfm?id=1450095.1450125\"><span class=GramE><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Multiple\nsleep mode leakage control for cache peripheral circuits in embedded\nprocessors,&quot; </span></span></a><span class=GramE><br>\n<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, Mohammad\nA. <span class=SpellE>Makhzan</span>, Alexander V. <span class=SpellE>Veidenbaum</span>.</span>\n<br>\nACM Intl Conference on Compilers, Architecture and Synthesis for Embedded\nSystems (CASES) 2008: 197-206 </p>\n\n<p class=MsoNormal><a\nhref=\"http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4751917\"><span\nclass=GramE><span style='color:windowtext;text-decoration:none;text-underline:\nnone'>&quot;Adaptive techniques for leakage power management in L2 cache\nperipheral circuits,&quot; </span></span></a><span class=GramE><br>\n<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, Alexander\nV. <span class=SpellE>Veidenbaum</span>, Jean-Luc <span class=SpellE>Gaudiot</span>.</span>\nIEEE Intl Conference Computer Design (ICCD) 2008: 563-569 </p>\n\n<p class=MsoNormal><a\nhref=\"http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4751937\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;ZZ-HVS:\n<span class=SpellE><span class=GramE>Zig-zag</span></span> horizontal and\nvertical sleep transistor sharing to reduce leakage power in on-chip SRAM\nperipheral circuits,&quot; </span></a><br>\n<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, Mohammad\nA. <span class=SpellE>Makhzan</span>, Alexander V. <span class=SpellE>Veidenbaum</span>.\nICCD 2008: 699-706 </p>\n\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1382171\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A\nTwo-Level Load/Store Queue based on Execution Locality,&quot; </span></a><br>\n<span class=SpellE>Miquel</span> <span class=SpellE>Pericas</span>, Adrian\nCristal, Francisco J. <span class=SpellE>Cazorla</span>, <span class=SpellE>Ruden</span>\nGonzalez, <br>\nAlex <span class=SpellE>Veidenbaum</span>, Daniel A. Jimenez, and Mateo Valero.\nProc. 35th ACM International Symposium on Computer Architecture (ISCA) June\n2008 </p>\n\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1375661\"><span\nclass=GramE><span style='color:windowtext;text-decoration:none;text-underline:\nnone'>&quot;Impact of JVM <span class=SpellE>superoperators</span> on energy\nconsumption in resource-constrained embedded systems,&quot; </span></span></a><span\nclass=GramE><br>\nCarmen <span class=SpellE>Badea</span>, <span class=SpellE>Alexandru</span> <span\nclass=SpellE>Nicolau</span>, and Alexander V. <span class=SpellE>Veidenbaum</span>.</span>\n<br>\n<span class=GramE>Proc. of the ACM SIGPLAN-SIGBED conference on Languages,\nCompilers, and Tools for Embedded Systems (LCTES), 2008.</span> </p>\n\n<p class=MsoNormal><a\nhref=\"http://portal.acm.org/citation.cfm?id=1391469.1391488\"><span class=GramE><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Dynamic\nregister file resizing and frequency scaling to improve embedded processor\nperformance and energy-delay efficiency,&quot; </span></span></a><span\nclass=GramE><br>\n<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span>, <span\nclass=SpellE>Sudeep</span> <span class=SpellE>Pasricha</span>, Mohammad A. <span\nclass=SpellE>Makhzan</span>, and Alexander V. <span class=SpellE>Veidenbaum</span>.</span>\n<span class=GramE>Proc. of the ACM/IEEE Design Automation <span class=SpellE>Cinference</span>\n(DAC) 2008.</span> </p>\n\n<p class=MsoNormal><a\nhref=\"http://portal.acm.org/citation.cfm?id=1347375.1347377\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Improving\nSDRAM access energy efficiency for low-power embedded systems,&quot; </span></a><br>\n<span class=SpellE>Jelena</span> <span class=SpellE>Trajkovic</span>, Alexander\nV. <span class=SpellE>Veidenbaum</span>, and <span class=SpellE>Arun</span> <span\nclass=SpellE>Kejariwal</span>. <br>\nACM Transactions on Embedded Computer Systems, Vol. 7, No.3, 2008 </p>\n\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1345250\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Cache-aware\niteration space partitioning,&quot; </span></a><br>\n<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span\nclass=SpellE>Alexandru</span> <span class=SpellE>Nicolau</span>, <span\nclass=SpellE>Utpal</span> <span class=SpellE>Banerjee</span>, Alexander V. <span\nclass=SpellE>Veidenbaum</span>, Constantine D. Polychronopoulos. <br>\n<span class=GramE>Proc. of the ACM SIGPLAN Symposium on Principles and Practice\nof Parallel Programming (PPOPP) 2008.</span> </p>\n\n<p><o:p>&nbsp;</o:p></p>\n\n<h3>2007 </h3>\n\n<p class=MsoNormal><a\nhref=\"http://portal.acm.org/citation.cfm?id=1289881.1289920\"><span class=GramE><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A\nSimplified Java <span class=SpellE>Bytecode</span> Compilation System for\nResource-Constrained Embedded Processors,&quot; </span></span></a><span\nclass=GramE><br>\nCarmen <span class=SpellE>Badea</span>, <span class=SpellE>Alexandru</span> <span\nclass=SpellE>Nicolau</span>, Alexander V. <span class=SpellE>Veidenbaum</span>.</span>\n<br>\nProc. of the ACM Intl. Conference on Compilers, Architecture, and Synthesis for\nEmbedded Systems, Salzburg, Austria, Oct. 2007 </p>\n\n<p class=MsoNormal><a\nhref=\"http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4601907\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Reducing\nPower Consumption in Peripheral Circuits of L2 caches,&quot; </span></a><br>\n<span class=SpellE>Houman</span> <span class=SpellE>Homayoun</span> and\nAlexander V. <span class=SpellE>Veidenbaum</span>. Proc. IEEE Intl. Conference\non Computer Design, Lake Tahoe, Oct. 2007 </p>\n\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1229475\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Tight\nanalysis of the performance potential of thread speculation using spec CPU\n2006,&quot; </span></a><br>\n<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span\nclass=SpellE>Xinmin</span> <span class=SpellE>Tian</span>, <span class=SpellE>Milind</span>\n<span class=SpellE>Girkar</span>, Wei Li, Sergey <span class=SpellE>Kozhukhov</span>,\n<span class=SpellE>Utpal</span> <span class=SpellE>Banerjee</span>, Alexander <span\nclass=SpellE>Nicolau</span>, Alexander V. <span class=SpellE>Veidenbaum</span>,\nConstantine D. Polychronopoulos, <br>\nProc. of the 12th ACM SIGPLAN Symposium on Principles and practice of parallel\nprogramming, Pages: 215 - 225, March 2007 </p>\n\n<p><o:p>&nbsp;</o:p></p>\n\n<h3>2006 </h3>\n\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1176298\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Challenges\nin Exploitation of Loop Parallelism in Embedded Applications,&quot; </span></a><br>\n<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, Alex <span\nclass=SpellE>Veidenbaum</span>, Alex <span class=SpellE>Nicolau</span>, <span\nclass=SpellE>Milind</span> <span class=SpellE>Girkar</span>, <span\nclass=SpellE>Xinmin</span> <span class=SpellE>Tian</span>, and Hideki Saito. <br>\nProc. IEEE/ACM/IFIP International Conference on Hardware/Software <span\nclass=SpellE>Codesign</span> and System Synthesis, October 2006 </p>\n\n<p class=MsoNormal><a\nhref=\"http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=04380801\"><span\nclass=GramE><span style='color:windowtext;text-decoration:none;text-underline:\nnone'>&quot;Fast Speculative Address Generation and Way Caching for Reducing L1\nData Cache Energy,&quot; </span></span></a><span class=GramE><br>\nDan <span class=SpellE>Nicolaescu</span>, <span class=SpellE>Babak</span> <span\nclass=SpellE>Salamat</span>, Alexander <span class=SpellE>Veidenbaum</span>,\nand Mateo Valero.</span> <br>\nProceedings of IEEE International Conference on Computer Design (ICCD'06), Oct.\n2006 </p>\n\n<p class=MsoNormal><a\nhref=\"http://www.springerlink.com/content/38t63224l3575562\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;<span\nclass=SpellE>Probablistic</span> Self-Scheduling: A Novel Scheduling Approach\nfor <span class=SpellE>Multiprogrammed</span> Environments,&quot; </span></a><br>\n<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span\nclass=SpellE>Milind</span> <span class=SpellE>Girkar</span>, Hideki Saito, <span\nclass=SpellE>Xinmin</span> <span class=SpellE>Tian</span>, <span class=SpellE>Alexandru</span>\n<span class=SpellE>Nicolau</span>, Alexander <span class=SpellE>Veidenbaum</span>,\nConstantine Polychronopoulos. <br>\nProceedings of Europar'06, August 2006 </p>\n\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1183407\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;On the\nPerformance Potential of Different Types of Speculative Thread-Level\nParallelism,&quot; </span></a><br>\n<span class=SpellE>Arun</span> <span class=SpellE>Kejariwal</span>, <span\nclass=SpellE>Xinmin</span> <span class=SpellE>Tian</span>, Wei Li, <span\nclass=SpellE>Milind</span> <span class=SpellE>Girkar</span>, Sergey <span\nclass=SpellE>Kozhukhov</span>, Hideki Saito, <span class=SpellE>Utpal</span> <span\nclass=SpellE>Banerjee</span>, <span class=SpellE>Alexandru</span> <span\nclass=SpellE>Nicolau</span>, Alexander V. <span class=SpellE>Veidenbaum</span>,\nConstantine D. Polychronopoulos. <br>\nProc. of the 20th ACM International Conference on Supercomputing (ICS06), June\n2006 </p>\n\n<p><o:p>&nbsp;</o:p></p>\n\n<h3>2005 </h3>\n\n<p class=MsoNormal><a\nhref=\"http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=32585&amp;arnumber=1524220&amp;count=110&amp;index=99\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A New\nPointer-based Instruction Queue Design and Its Power-Performance Evaluation,\n&quot; </span></a><br>\nMarco A. Ramirez, Adrian Cristal, Alexander V. <span class=SpellE>Veidenbaum</span>,\nLuis Villa, Mateo Valero. <br>\nProc. of the IEEE Int'l Conference on Computer Design (ICCD-2005), San Jose,\nOct. 2005 </p>\n\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1086240\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;High-Performance\nAnnotation-Aware JVM for Java Cards,&quot;</span></a> <br>\nAna <span class=SpellE>Azevedo</span>, <span class=SpellE>Arun</span> <span\nclass=SpellE>Kejariwal</span>, Alex <span class=SpellE>Viedenbaum</span>,\nAlexander <span class=SpellE>Nicolau</span> <br>\nProc. of the 5th ACM International Conference on Embedded software (EMSOFT05),\nSept. 2005. </p>\n\n<p class=MsoNormal><a\nhref=\"http://portal.acm.org/citation.cfm?id=1088149.1088158\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;An\nAsymmetric Clustered Processor based on Value Content, &quot; </span></a><br>\nR. Gonzalez, A. Cristal, A. <span class=SpellE>Veidenbaum</span>, and M.\nValero. <br>\nProc. of the 19th ACM International Conference on Supercomputing (ICS05),\nBoston, June 2005. </p>\n\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\n\n<h3>2004 </h3>\n\n<p class=MsoNormal><a\nhref=\"http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1347942\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Low\nEnergy, Highly-Associative Cache Design for Embedded Processors,&quot; </span></a><br>\nAlex <span class=SpellE>Veidenbaum</span> and Dan <span class=SpellE>Nicolaescu</span>,\n<br>\nInt'l Symposium on Computer Design (ICCD-2004), San Jose, Oct. 2004 </p>\n\n<p class=MsoNormal><a\nhref=\"http://portal.acm.org/citation.cfm?id=1028176.1006727\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A\nContent Aware Register File Organization&quot;, </span></a><br>\nR. Gonzalez, A. Cristal, A. <span class=SpellE>Veidenbaum</span>, and M.\nValero, <br>\nProc. 31st International Symposium on Computer Architecture (ISCA04), Munich,\nGermany, June 2004. </p>\n\n<p class=MsoNormal><a\nhref=\"http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=01269095\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Energy-Efficient\nDesign for Highly Associative Instruction Caches in Next-Generation Embedded\nProcessors,&quot; </span></a><br>\nJ. L. Aragon, Dan <span class=SpellE>Nicolaescu</span>, Alex <span\nclass=SpellE>Veidenbaum</span>, Ana-Maria <span class=SpellE>Badulescu</span>, <br>\nDesign Automation and Test Europe (DATE04): 1374-1375, March 2004 </p>\n\n<p class=MsoNormal><a href=\"Papers/04/iwia04.pdf\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Direct Instruction Wakeup for\nOut-Of-Order Processors,&quot; </span></a><br>\nM. Ramirez, A. Cristal, A. <span class=SpellE>Veidenbaum</span>, L. Villa, and\nM. Valero, <br>\nInt'l Workshop on Innovative <span class=SpellE>Archtecture</span> (IWIA'04),\nJan. 2004 </p>\n\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\n\n<h3>2003 </h3>\n\n<p class=MsoNormal><a\nhref=\"http://www.springerlink.com/content/9grbyayah2kuy6px/?p=3a6aeee6663e4466ba1f48b18b857621%CF%80=0\"><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A Simple\nLow-Energy Instruction Wakeup Mechanism&quot; </span></a><br>\nM. Ramirez, A. Cristal, A. <span class=SpellE>Veidenbaum</span>, L. Villa, and\nM. Valero, <br>\n5th Int'l Symposium on High-<span class=SpellE>Perfromance</span> Computing\n(ISHPC-V), Tokyo, Japan, Oct. 2003 </p>\n\n<p class=MsoNormal><a href=\"Papers/iccd03.pdf\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Improving Branch Prediction\nAccuracy in Embedded Processors in the Presence of Context Switches&quot; </span></a><span\nclass=SpellE>Sudeep</span> <span class=SpellE>Parisha</span> and Alex <span\nclass=SpellE>Veidenbaum</span>, Int'l Symposium on Computer Design (ICCD-2003),\nSan Jose, Oct. 2003 </p>\n\n<p class=MsoNormal><a href=\"Papers/islped03.pdf\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Reducing Data Cache Energy\nConsumption via Cached Load/Store Queue,&quot; </span></a>Dan <span\nclass=SpellE>Nicolaescu</span>, Alex <span class=SpellE>Veidenbaum</span>, Alex\n<span class=SpellE>Nicolau</span>. International Symposium on Low Power\nElectronics and Design (ISLPED'03), Seoul, Aug. 2003 </p>\n\n<p class=MsoNormal><a href=\"Papers/asap03.pdf\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Energy aware register file\nimplementation through instruction <span class=SpellE>predecode</span>,&quot; </span></a>Ayala,\nJ.L.; Lopez-Vallejo, M.; <span class=SpellE>Veidenbaum</span>, A.; Lopez, C.A.\nProceedings IEEE International Conference On Application-specific Systems,\nArchitectures, and Processors (ASIP03). Page(s): 81- 91 24-26 June 2003 </p>\n\n<p class=MsoNormal><a href=\"Papers/date03.pdf\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Reducing Power Consumption for\nHigh-<span class=SpellE>Associativity</span> Data Caches in Embedded\nProcessors,&quot; </span></a>Dan <span class=SpellE>Nicolaescu</span>, Alex <span\nclass=SpellE>Veidenbaum</span>, Alex <span class=SpellE>Nicolau</span> Design\nAutomation and Test Europe (DATE'03), March 2003 </p>\n\n<p class=MsoNormal><a href=\"Papers/afs.pdf\"><span class=GramE><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Dynamically\nAdaptive Fetch Size Prediction for Data Caches&quot; </span></span></a><span\nclass=GramE><br>\n<span class=SpellE>Weiyu</span> Tang, A. <span class=SpellE>Veidenbaum</span>,\nAlex <span class=SpellE>Nicolau</span>.</span> Int'l Workshop on Innovative\nArchitecture (IWIA03), January 2003 </p>\n\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\n\n<h3>2002 </h3>\n\n<p class=MsoNormal><a href=\"Papers/copperDATE02.pdf\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Profile-based dynamic voltage\nscheduling using program checkpoints in the COPPER framework.&quot; </span></a><br>\nA. <span class=SpellE>Azevedo</span>, I. <span class=SpellE>Issenin</span>, R.\nCornea, R. Gupta, N. <span class=SpellE>Dutt</span>, A. <span class=SpellE>Veidenbaum</span>,\nand A. <span class=SpellE>Nicolau</span>. In Proceedings of Design, Automation\nand Test in Europe Conference (DATE'02), March 2002. </p>\n\n<p class=MsoNormal><a href=\"Papers/pdpta02.ps\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Power-Efficient Instruction\nFetch <span class=SpellE>Architecturte</span> for Superscalar Processors&quot; </span></a><br>\nAnna-Maria <span class=SpellE>Badulescu</span> and Alex <span class=SpellE>Veidenbaum</span>,\nProc. Parallel and Distributed <span class=SpellE>Processign</span> Techniques\nand <span class=SpellE>Architecures</span> (PDPTA02), June 25-27 2002 </p>\n\n<p class=MsoNormal><br>\n<a href=\"Papers/ishpc4.pdf\"><span style='color:windowtext;text-decoration:none;\ntext-underline:none'>&quot;Integrated I-cache Way Predictor and Branch Target\nBuffer to Reduce Energy Consumption&quot; </span></a><br>\n<span class=SpellE>Weiyu</span> Tang, A. <span class=SpellE>Veidenbaum</span>,\nAlex <span class=SpellE>Nicolau</span>, and Rajesh Gupta, 4th Int'l Symposium\non High-<span class=SpellE>Perfromance</span> Computing (ISHPC-IV), Nara,\nJapan, May 2002 </p>\n\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\n\n<h3>2001 and prior </h3>\n\n<p class=MsoNormal><a href=\"Papers/iwia01.ps\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Energy Efficient Instruction\nCache for Wide-issue Processors&quot; </span></a>A <span class=SpellE>Badulescu</span>,\nA. <span class=SpellE>Veidenbaum</span>, Int'l Workshop on Innovative\nArchitecture for Future Generation High-Performance Processors and Systems\n(IWIA), Jan 2001 </p>\n\n<p class=MsoNormal><a href=\"Papers/ics99.ps\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Adapting Cache Line Size to\nApplication Behavior&quot; </span></a>Alexander V. <span class=SpellE><span\nclass=GramE>Veidenbaum</span></span><span class=GramE> ,</span> <span\nclass=SpellE>Weiyu</span> Tang, Rajesh Gupta, <span class=SpellE>Alexandru</span>\n<span class=SpellE>Nicolau</span>, and <span class=SpellE>Xiaomei</span> <span\nclass=SpellE>Ji</span>. , Proc. 1999 Int'l Conference on Supercomputing\n(ICS99), pp. 145-154, June 1999 </p>\n\n<p class=MsoNormal><a href=\"Papers/IJHSC99.pdf\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Non-sequential Instruction\nCache <span class=SpellE>Prefetching</span> for Multiple-Issue\nProcessors&quot;, </span></a>Alex <span class=SpellE>Veidenbaum</span>, <span\nclass=SpellE>Qinbo</span> Zhao, and <span class=SpellE>Abduhl</span> <span\nclass=SpellE>Shameer</span>, International Journal of High-Speed Computing,\npp.115-140, Vol.10, No. 1., 1999 </p>\n\n<p class=MsoNormal><a href=\"Papers/PC99.ps\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Interconnection Network\nOrganization and its Impact on Performance and Cost of Shared Memory\nMultiprocessors&quot;, </span></a>Sunil Kim and Alex <span class=SpellE>Veidenbaum</span>,\nPARALLEL COMPUTING Journal, vol. 25, 1999, pp. 283-309. </p>\n\n<p class=MsoNormal>&quot;An Integrated Hardware/Software Approach to Data <span\nclass=SpellE>Prefetching</span> for Shared-Memory Multiprocessors&quot;, Edward\nH. <span class=SpellE>Gornish</span> and Alex <span class=SpellE>Veidenbaum</span>,\nInternational Journal on Parallel Programming, pp. 323--332, volume 27(1),\n1999. </p>\n\n<p class=MsoNormal>&quot;<span class=GramE>On Interaction between\nInterconnection Network Design and Latency Hiding Techniques in\nMultiprocessors&quot;, Sunil Kim and Alex <span class=SpellE>Veidenbaum</span>.</span>\nAccepted for publication in The Journal of Supercomputing, 1998 </p>\n\n<p class=MsoNormal><a href=\"Papers/iwia97.pdf\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Decoupled Access DRAM <span\nclass=SpellE>Archiecture</span>&quot;, </span></a>Alex <span class=SpellE>Veidenbaum</span>\nand Kyle <span class=SpellE>Gallivan</span>, in Innovative Architecture for\nFuture-Generation Processors and Systems, pp. 94-105, IEEE Computer Society\nPress, 1998 </p>\n\n<p class=MsoNormal><a href=\"Papers/prefetch96.ps\"><span class=GramE><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Instruction\nCache <span class=SpellE>Prefetching</span> Using Multi-Level Branch\nPrediction&quot;, </span></span></a><span class=GramE>Alex <span class=SpellE>Veidenbaum</span>,\nProc. <span class=SpellE>Intnl</span>.</span> Symposium on High-Performance\nComputing, Springer-<span class=SpellE>Verlag</span> Lecture Notes in Computer\nScience, pp. 51-71, Nov. 1997 </p>\n\n<p class=MsoNormal><a href=\"Papers/pact97.ps\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;The Effect of Limited Network\nBandwidth and its Utilization by Latency Hiding Techniques in Large-Scale\nShared Memory Systems&quot;, </span></a>Sunil Kim and Alex <span class=SpellE>Veidenbaum</span>,\n<span class=SpellE>Proc.of</span> International Conference on Parallel\nArchitectures and Compilation Techniques (PACT'97), pp. 40-51, Nov. 1997 </p>\n\n<p class=MsoNormal><a href=\"Papers/pact97.ps\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Stride-directed <span\nclass=SpellE>Prefetching</span> for Secondary Caches&quot;, </span></a>Sunil\nKim and Alex <span class=SpellE>Veidenbaum</span>, Proc.1997 International\nConference on Parallel Processing, pp. 314-321, Aug. 1997 </p>\n\n<p class=MsoNormal><a href=\"Papers/spaa95.ps\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;On Shortest Path Routing in\nSingle-Stage Shuffle-Exchange Networks&quot;, </span></a>Sunil Kim and Alex <span\nclass=SpellE>Veidenbaum</span>, Proc. 7th ACM Symposium on Parallel Algorithms\nand Architectures, July 1995 </p>\n\n<p class=MsoNormal><a href=\"Papers/super94.ps\"><span class=GramE><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Scalability\nof the Cedar system&quot;, </span></span></a><span class=GramE>Stephen Turner\nand Alex <span class=SpellE>Veidenbaum</span>, Proceedings of\nSupercomputing'94, Nov. 1994.</span> </p>\n\n<p class=MsoNormal><a href=\"Papers/icpp94.ps\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;An Integrated Hardware/Software\nData <span class=SpellE>Prefetching</span> Scheme for Shared-Memory\nMultiprocessors&quot;, </span></a>Edward H. <span class=SpellE>Gornish</span>\nand Alex <span class=SpellE>Veidenbaum</span>, Proc. 1994 Int'l Conference on\nParallel Processing, Aug. 1994. </p>\n\n<p class=MsoNormal><a href=\"Papers/cedar.ps\"><span class=GramE><span\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;The\nCedar System and an Initial Performance Study&quot;, </span></span></a><span\nclass=GramE>David J. <span class=SpellE>Kuck</span> et al, Proc. 20th\nInternational Symposium on Computer Architecture, May 1993.</span> </p>\n\n<p class=MsoNormal><a href=\"Papers/icpp93.ps\"><span style='color:windowtext;\ntext-decoration:none;text-underline:none'>&quot;Performance Evaluation of\nMemory Caches in Multiprocessors&quot;, </span></a>Y<span class=GramE>.-</span>C.\nChen and Alex <span class=SpellE>Veidenbaum</span>, Proc. 1993 Int'l Conference\non Parallel Processing, Aug. 1993. </p>\n\n<p class=MsoNormal>&quot;An Effective Write Policy for Software Coherence\nSchemes&quot;, Y<span class=GramE>.-</span>C. Chen and Alex <span class=SpellE>Veidenbaum</span>,\nProceedings of Supercomputing'92, pp. 661-672, Nov. 1992. </p>\n\n<p class=MsoNormal>&quot;Detecting Redundant Accesses to Array Data&quot;, <span\nclass=SpellE>Elana</span> <span class=SpellE>Granston</span> and Alex <span\nclass=SpellE>Veidenbaum</span>, Proc. Supercomputing'91, pp. 854-865, Nov.\n1991. </p>\n\n<p class=MsoNormal>&quot;Comparison and Analysis of Software and Directory\nCoherence Schemes&quot;, Y<span class=GramE>.-</span>C. Chen and Alex <span\nclass=SpellE>Veidenbaum</span>, Proc. Supercomputing'91, pp. 818-829, Nov.\n1991. </p>\n\n<p class=MsoNormal><span class=GramE>&quot;The Organization of the Cedar\nSystem&quot;, David J. <span class=SpellE>Kuck</span> et al, Proc. 1991 Int'l\nConference on Parallel Processing, Vol.</span> I, pp. 49-56, Aug. 1991. </p>\n\n<p class=MsoNormal>&quot;Preliminary Performance Analysis of the Cedar\nMultiprocessor Memory System&quot;, K. <span class=SpellE>Gallivan</span>, W. <span\nclass=SpellE>Jalby</span>, S. Turner, Alex <span class=SpellE>Veidenbaum</span>,\nand H. <span class=SpellE>Wijshoff</span>, Proc. 1991 Int'l Conference on\nParallel Processing, Vol. I, pp. 71-75, Aug. 1991. </p>\n\n<p class=MsoNormal>&quot;An Integrated Hardware/Software Solution for Effective\nManagement of Local Storage in High- Performance Systems&quot;, <span\nclass=SpellE>Elana</span> <span class=SpellE>Granston</span> and Alex <span\nclass=SpellE>Veidenbaum</span>, Proc. 1991 Int'l Conference on Parallel\nProcessing, Vol. II, pp. 83-90, Aug. 1991. </p>\n\n<p class=MsoNormal>&quot;A Software Coherence Scheme with the Assistance of\nDirectories&quot;, Y<span class=GramE>.-</span>C. Chen and Alex <span\nclass=SpellE>Veidenbaum</span>, Proc. 1991 Int'l Conference on Supercomputing,\npp. 284-294, June 1991. </p>\n\n</div>\n\n</body>\n\n</html>\n", "id": 7888.0}