

================================================================
== Synthesis Summary Report of 'patbit'
================================================================
+ General Information: 
    * Date:           Tue May 25 07:28:02 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        patbit
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+------------+-----------+-----+
    |     Modules    |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |    |            |           |     |
    |     & Loops    |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |    LUT    | URAM|
    +----------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+------------+-----------+-----+
    |+ patbit        |  Timing|   0.00|   311521|  3.115e+06|         -|   311522|     -|        no|  2 (~0%)|   -|  1008 (~0%)|  1224 (2%)|    -|
    | o height_loop  |       -|  -7.30|   311520|  3.115e+06|       649|        -|   480|        no|        -|   -|           -|          -|    -|
    |  o width_loop  |       -|  -7.30|      640|  6.400e+03|         2|        1|   640|       yes|        -|   -|           -|          -|    -|
    +----------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+------------+-----------+-----+

