;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 5/13/2024 3:20:29 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF001EF63  	GOTO        710
_interrupt:
;FIRMWARE_SYA_ver_0_8_8.c,74 :: 		void interrupt(){
0x0008	0xF016C000  	MOVFF       R0, 22
0x000C	0xF015C001  	MOVFF       R1, 21
;FIRMWARE_SYA_ver_0_8_8.c,76 :: 		if(PIR0.TMR0IF){
0x0010	0x010E      	MOVLB       14
0x0012	0xABCA      	BTFSS       PIR0, 5, 1
0x0014	0xD01B      	BRA         L_interrupt0
;FIRMWARE_SYA_ver_0_8_8.c,77 :: 		TMR0H = 0xEC;      // Timer para cada segundo y medio?
0x0016	0x0EEC      	MOVLW       236
0x0018	0x6ED4      	MOVWF       TMR0H 
;FIRMWARE_SYA_ver_0_8_8.c,78 :: 		TMR0L = 0x78;      //
0x001A	0x0E78      	MOVLW       120
0x001C	0x6ED3      	MOVWF       TMR0L 
;FIRMWARE_SYA_ver_0_8_8.c,79 :: 		PIR0.TMR0IF = 0;
0x001E	0x9BCA      	BCF         PIR0, 5, 1
;FIRMWARE_SYA_ver_0_8_8.c,80 :: 		counter++;
0x0020	0x0E01      	MOVLW       1
0x0022	0x2437      	ADDWF       _counter, 0 
0x0024	0x6E00      	MOVWF       R0 
0x0026	0x0E00      	MOVLW       0
0x0028	0x2038      	ADDWFC      _counter+1, 0 
0x002A	0x6E01      	MOVWF       R1 
0x002C	0xF037C000  	MOVFF       R0, _counter
0x0030	0xF038C001  	MOVFF       R1, _counter+1
;FIRMWARE_SYA_ver_0_8_8.c,81 :: 		if(counter >= 200){
0x0034	0x0E80      	MOVLW       128
0x0036	0x1838      	XORWF       _counter+1, 0 
0x0038	0x6E00      	MOVWF       R0 
0x003A	0x0E80      	MOVLW       128
0x003C	0x5C00      	SUBWF       R0, 0 
0x003E	0xE102      	BNZ         L__interrupt118
0x0040	0x0EC8      	MOVLW       200
0x0042	0x5C37      	SUBWF       _counter, 0 
L__interrupt118:
0x0044	0xE303      	BNC         L_interrupt1
;FIRMWARE_SYA_ver_0_8_8.c,82 :: 		LED = ~LED;
0x0046	0x7883      	BTG         LATA, 4 
;FIRMWARE_SYA_ver_0_8_8.c,83 :: 		counter = 0;
0x0048	0x6A37      	CLRF        _counter 
0x004A	0x6A38      	CLRF        _counter+1 
;FIRMWARE_SYA_ver_0_8_8.c,84 :: 		}
L_interrupt1:
;FIRMWARE_SYA_ver_0_8_8.c,85 :: 		}
L_interrupt0:
;FIRMWARE_SYA_ver_0_8_8.c,87 :: 		if((IOCCF.B0 == 1) && (IOCIE_bit == 1)){
0x004C	0x010F      	MOVLB       15
0x004E	0xA11A      	BTFSS       IOCCF, 0, 1
0x0050	0xD006      	BRA         L_interrupt4
0x0052	0x010E      	MOVLB       14
0x0054	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0056	0xD003      	BRA         L_interrupt4
L__interrupt98:
;FIRMWARE_SYA_ver_0_8_8.c,88 :: 		IOCCF.B0 = 0; // Limpiamos la bandera de IOC
0x0058	0x010F      	MOVLB       15
0x005A	0x911A      	BCF         IOCCF, 0, 1
;FIRMWARE_SYA_ver_0_8_8.c,89 :: 		interruptC0 = 1; // Ponemos en 1 la bandera de interrupcion en C0
0x005C	0x8E3A      	BSF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_0_8_8.c,90 :: 		}
L_interrupt4:
0x005E	0x010F      	MOVLB       15
;FIRMWARE_SYA_ver_0_8_8.c,92 :: 		if((IOCCF.B1 == 1) && (IOCIE_bit == 1)){
0x0060	0xA31A      	BTFSS       IOCCF, 1, 1
0x0062	0xD006      	BRA         L_interrupt7
0x0064	0x010E      	MOVLB       14
0x0066	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0068	0xD003      	BRA         L_interrupt7
L__interrupt97:
;FIRMWARE_SYA_ver_0_8_8.c,93 :: 		IOCCF.B1 = 0; // Limpiamos la bandera de IOC
0x006A	0x010F      	MOVLB       15
0x006C	0x931A      	BCF         IOCCF, 1, 1
;FIRMWARE_SYA_ver_0_8_8.c,94 :: 		interruptC1 = 1; // Ponemos en 1 la bandera de interrupcion en C0
0x006E	0x843C      	BSF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,95 :: 		}
L_interrupt7:
;FIRMWARE_SYA_ver_0_8_8.c,97 :: 		}
L_end_interrupt:
L__interrupt117:
0x0070	0xF000C016  	MOVFF       22, R0
0x0074	0xF001C015  	MOVFF       21, R1
0x0078	0x0011      	RETFIE      1
; end of _interrupt
_InitMCU:
;FIRMWARE_SYA_ver_0_8_8.c,358 :: 		void InitMCU(){
;FIRMWARE_SYA_ver_0_8_8.c,361 :: 		OSCCON1 = 0x70;   // ~7, [#6, #5, #4] = EXTOSC, ![3, 2, 1, 0]
0x007A	0x0E70      	MOVLW       112
0x007C	0x010E      	MOVLB       14
0x007E	0x6FD8      	MOVWF       OSCCON1, 1
;FIRMWARE_SYA_ver_0_8_8.c,362 :: 		OSCEN = 0x80;     // #7(EXTOEN), !6, !5, !4, !3, !2, #1, #0
0x0080	0x0E80      	MOVLW       128
0x0082	0x6FDC      	MOVWF       OSCEN, 1
;FIRMWARE_SYA_ver_0_8_8.c,364 :: 		ANSELC = 0;    // Ponemos en modo digital al puerto C
0x0084	0x010F      	MOVLB       15
0x0086	0x6B21      	CLRF        ANSELC, 1
;FIRMWARE_SYA_ver_0_8_8.c,365 :: 		ANSELE = 0;    //                ''                 E
0x0088	0x6B2E      	CLRF        ANSELE, 1
;FIRMWARE_SYA_ver_0_8_8.c,366 :: 		ANSELA = 0;    //                ''                 A
0x008A	0x6B11      	CLRF        ANSELA, 1
;FIRMWARE_SYA_ver_0_8_8.c,367 :: 		ANSELD = 0;
0x008C	0x6B26      	CLRF        ANSELD, 1
;FIRMWARE_SYA_ver_0_8_8.c,369 :: 		TRISC = 0x0B;  // Ponemos en modo de entrada a C0, C1 y C3, los demas como salida
0x008E	0x0E0B      	MOVLW       11
0x0090	0x6E8A      	MOVWF       TRISC 
;FIRMWARE_SYA_ver_0_8_8.c,370 :: 		TRISE = 0x00;  // Ponemos en modo salida al puerto E
0x0092	0x6A8C      	CLRF        TRISE 
;FIRMWARE_SYA_ver_0_8_8.c,371 :: 		TRISA = 0x80;  //                ''                A
0x0094	0x0E80      	MOVLW       128
0x0096	0x6E88      	MOVWF       TRISA 
;FIRMWARE_SYA_ver_0_8_8.c,372 :: 		TRISD = 0x03;  // Ponemos en modo entrada a D0, D1, y D2, los demas como salida
0x0098	0x0E03      	MOVLW       3
0x009A	0x6E8B      	MOVWF       TRISD 
;FIRMWARE_SYA_ver_0_8_8.c,374 :: 		PORTC = 0x00;  // Ponemos en linea baja en puerto C
0x009C	0x6A8F      	CLRF        PORTC 
;FIRMWARE_SYA_ver_0_8_8.c,375 :: 		PORTE = 0x00;  //                ''             E
0x009E	0x6A91      	CLRF        PORTE 
;FIRMWARE_SYA_ver_0_8_8.c,376 :: 		PORTA = 0x10;  // Ponemos en linea alta en A4
0x00A0	0x0E10      	MOVLW       16
0x00A2	0x6E8D      	MOVWF       PORTA 
;FIRMWARE_SYA_ver_0_8_8.c,377 :: 		PORTD = 0x00;
0x00A4	0x6A90      	CLRF        PORTD 
;FIRMWARE_SYA_ver_0_8_8.c,379 :: 		LATC = 0x00;   // Dejamos en cero el registro del puerto C
0x00A6	0x6A85      	CLRF        LATC 
;FIRMWARE_SYA_ver_0_8_8.c,380 :: 		LATE = 0x00;   //                ''                      E
0x00A8	0x6A87      	CLRF        LATE 
;FIRMWARE_SYA_ver_0_8_8.c,381 :: 		LATA = 0x10;   // Dejamos en 1 al pin A4
0x00AA	0x0E10      	MOVLW       16
0x00AC	0x6E83      	MOVWF       LATA 
;FIRMWARE_SYA_ver_0_8_8.c,382 :: 		LATD = 0x00;
0x00AE	0x6A86      	CLRF        LATD 
;FIRMWARE_SYA_ver_0_8_8.c,384 :: 		WPUC = 0x0B;   // Activamos el pull-up interno de C0 y C1
0x00B0	0x0E0B      	MOVLW       11
0x00B2	0x6F20      	MOVWF       WPUC, 1
;FIRMWARE_SYA_ver_0_8_8.c,385 :: 		INLVLC = 0x0B; // Desactivamos valores TTL para C0 y C1 asumiento valores CMOS
0x00B4	0x0E0B      	MOVLW       11
0x00B6	0x6F1D      	MOVWF       INLVLC, 1
;FIRMWARE_SYA_ver_0_8_8.c,386 :: 		WPUD = 0x03;   // Activamos el pull-up interno de C0 y C1
0x00B8	0x0E03      	MOVLW       3
0x00BA	0x6F25      	MOVWF       WPUD, 1
;FIRMWARE_SYA_ver_0_8_8.c,387 :: 		INLVLD = 0x03; // Desactivamos valores TTL para C0 y C1 asumiento valores CMOS
0x00BC	0x0E03      	MOVLW       3
0x00BE	0x6F22      	MOVWF       INLVLD, 1
;FIRMWARE_SYA_ver_0_8_8.c,388 :: 		CM1CON0 = 0x00; // Desactivamos el comparador 1
0x00C0	0x6B39      	CLRF        CM1CON0, 1
;FIRMWARE_SYA_ver_0_8_8.c,389 :: 		CM2CON0 = 0x00; // Desactivamos el comparador 2
0x00C2	0x6B35      	CLRF        CM2CON0, 1
;FIRMWARE_SYA_ver_0_8_8.c,391 :: 		}
L_end_InitMCU:
0x00C4	0x0012      	RETURN      0
; end of _InitMCU
_Events:
;FIRMWARE_SYA_ver_0_8_8.c,291 :: 		void Events(){
;FIRMWARE_SYA_ver_0_8_8.c,293 :: 		if(interruptC0){
0x00C6	0xAE3A      	BTFSS       _interruptC0, BitPos(_interruptC0+0) 
0x00C8	0xD009      	BRA         L_Events89
;FIRMWARE_SYA_ver_0_8_8.c,295 :: 		if(SWITCH1 == 1){
0x00CA	0xA08F      	BTFSS       PORTC, 0 
0x00CC	0xD003      	BRA         L_Events90
;FIRMWARE_SYA_ver_0_8_8.c,297 :: 		sn_PosEdge_1 = 0;
0x00CE	0x9C3A      	BCF         _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,298 :: 		sn_NegEdge_1 = 1;
0x00D0	0x8A3A      	BSF         _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,299 :: 		}
0x00D2	0xD002      	BRA         L_Events91
L_Events90:
;FIRMWARE_SYA_ver_0_8_8.c,303 :: 		sn_PosEdge_1 = 1;
0x00D4	0x8C3A      	BSF         _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,304 :: 		sn_NegEdge_1 = 0;
0x00D6	0x9A3A      	BCF         _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,305 :: 		}
L_Events91:
;FIRMWARE_SYA_ver_0_8_8.c,306 :: 		interruptC0 = 0; // Limpiamos la bandera de interrupcion en C0
0x00D8	0x9E3A      	BCF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_0_8_8.c,307 :: 		}
0x00DA	0xD00D      	BRA         L_Events92
L_Events89:
;FIRMWARE_SYA_ver_0_8_8.c,309 :: 		else if(interruptC1){
0x00DC	0xA43C      	BTFSS       _interruptC1, BitPos(_interruptC1+0) 
0x00DE	0xD009      	BRA         L_Events93
;FIRMWARE_SYA_ver_0_8_8.c,311 :: 		if(SWITCH2 == 1){
0x00E0	0xA28F      	BTFSS       PORTC, 1 
0x00E2	0xD003      	BRA         L_Events94
;FIRMWARE_SYA_ver_0_8_8.c,313 :: 		sn_PosEdge_2 = 0;
0x00E4	0x923C      	BCF         _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_8.c,314 :: 		sn_NegEdge_2 = 1;
0x00E6	0x803C      	BSF         _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_8.c,315 :: 		}
0x00E8	0xD002      	BRA         L_Events95
L_Events94:
;FIRMWARE_SYA_ver_0_8_8.c,319 :: 		sn_PosEdge_2 = 1;
0x00EA	0x823C      	BSF         _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_8.c,320 :: 		sn_NegEdge_2 = 0;
0x00EC	0x903C      	BCF         _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_8.c,321 :: 		}
L_Events95:
;FIRMWARE_SYA_ver_0_8_8.c,322 :: 		interruptC1 = 0; // Limpiamos la bandera de interrupcion en C1
0x00EE	0x943C      	BCF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,323 :: 		}
0x00F0	0xD002      	BRA         L_Events96
L_Events93:
;FIRMWARE_SYA_ver_0_8_8.c,325 :: 		interruptC0 = 0;
0x00F2	0x9E3A      	BCF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_0_8_8.c,326 :: 		interruptC1 = 0;
0x00F4	0x943C      	BCF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,327 :: 		}
L_Events96:
L_Events92:
;FIRMWARE_SYA_ver_0_8_8.c,328 :: 		return;
;FIRMWARE_SYA_ver_0_8_8.c,330 :: 		}
L_end_Events:
0x00F6	0x0012      	RETURN      0
; end of _Events
_FSM:
;FIRMWARE_SYA_ver_0_8_8.c,124 :: 		void FSM(){
;FIRMWARE_SYA_ver_0_8_8.c,126 :: 		switch(current_state){
0x00F8	0xD0AE      	BRA         L_FSM15
;FIRMWARE_SYA_ver_0_8_8.c,127 :: 		case 0: // S0 - Todo apagado
L_FSM17:
;FIRMWARE_SYA_ver_0_8_8.c,128 :: 		M1 = 0;
0x00FA	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_8.c,129 :: 		M2 = 0;
0x00FC	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_8.c,130 :: 		M3 = 0;
0x00FE	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_8.c,131 :: 		sn_GoTo = 0;
0x0100	0x923A      	BCF         _sn_GoTo, BitPos(_sn_GoTo+0) 
;FIRMWARE_SYA_ver_0_8_8.c,133 :: 		if((1 == sn_PosEdge_1) && (1 == clock0)){
0x0102	0xAC3A      	BTFSS       _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
0x0104	0xD005      	BRA         L_FSM20
0x0106	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0108	0xD003      	BRA         L_FSM20
L__FSM115:
;FIRMWARE_SYA_ver_0_8_8.c,134 :: 		next_state = 6; // Si, pasamos a estado 6
0x010A	0x0E06      	MOVLW       6
0x010C	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,135 :: 		}
0x010E	0xD001      	BRA         L_FSM21
L_FSM20:
;FIRMWARE_SYA_ver_0_8_8.c,137 :: 		next_state = 0;
0x0110	0x6A39      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,138 :: 		}
L_FSM21:
;FIRMWARE_SYA_ver_0_8_8.c,139 :: 		break;
0x0112	0xD0BB      	BRA         L_FSM16
;FIRMWARE_SYA_ver_0_8_8.c,140 :: 		case 1: // S1 - Grupo de trabajo 1 110
L_FSM22:
;FIRMWARE_SYA_ver_0_8_8.c,141 :: 		M1 = 1;
0x0114	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_8.c,142 :: 		M2 = 0;
0x0116	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_8.c,143 :: 		M3 = 0;
0x0118	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_8.c,144 :: 		GT1 = 1;
0x011A	0x883A      	BSF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,145 :: 		GT2 = 0;
0x011C	0x963A      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_8.c,146 :: 		GT3 = 0;
0x011E	0x943A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_8.c,147 :: 		if((0 == TEST1) && (1 == clock0)){
0x0120	0xB68F      	BTFSC       PORTC, 3 
0x0122	0xD002      	BRA         L_FSM25
0x0124	0xB03A      	BTFSC       _clock0, BitPos(_clock0+0) 
L__FSM114:
;FIRMWARE_SYA_ver_0_8_8.c,148 :: 		M4 = 1;
0x0126	0x8487      	BSF         LATE, 2 
;FIRMWARE_SYA_ver_0_8_8.c,149 :: 		}
L_FSM25:
;FIRMWARE_SYA_ver_0_8_8.c,151 :: 		if((1 == sn_NegEdge_1) && (1 == clock0)){
0x0128	0xAA3A      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x012A	0xD004      	BRA         L_FSM28
0x012C	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x012E	0xD002      	BRA         L_FSM28
L__FSM113:
;FIRMWARE_SYA_ver_0_8_8.c,153 :: 		next_state = 0;
0x0130	0x6A39      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,155 :: 		}
0x0132	0xD009      	BRA         L_FSM29
L_FSM28:
;FIRMWARE_SYA_ver_0_8_8.c,157 :: 		else if((1 == sn_PosEdge_2) && (1 == clock0)){
0x0134	0xA23C      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x0136	0xD005      	BRA         L_FSM32
0x0138	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x013A	0xD003      	BRA         L_FSM32
L__FSM112:
;FIRMWARE_SYA_ver_0_8_8.c,159 :: 		next_state = 4;
0x013C	0x0E04      	MOVLW       4
0x013E	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,160 :: 		}
0x0140	0xD002      	BRA         L_FSM33
L_FSM32:
;FIRMWARE_SYA_ver_0_8_8.c,163 :: 		next_state = 1;
0x0142	0x0E01      	MOVLW       1
0x0144	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,164 :: 		}
L_FSM33:
L_FSM29:
;FIRMWARE_SYA_ver_0_8_8.c,165 :: 		break;
0x0146	0xD0A1      	BRA         L_FSM16
;FIRMWARE_SYA_ver_0_8_8.c,166 :: 		case 2: // S2 - Grupo de trabajo 2 011
L_FSM34:
;FIRMWARE_SYA_ver_0_8_8.c,167 :: 		M1 = 0;
0x0148	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_8.c,168 :: 		M2 = 1;
0x014A	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_8.c,169 :: 		M3 = 0;
0x014C	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_8.c,170 :: 		GT1 = 0;
0x014E	0x983A      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,171 :: 		GT2 = 1;
0x0150	0x863A      	BSF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_8.c,172 :: 		GT3 = 0;
0x0152	0x943A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_8.c,174 :: 		if((1 == sn_NegEdge_1) && (1 == clock0)){
0x0154	0xAA3A      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x0156	0xD004      	BRA         L_FSM37
0x0158	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x015A	0xD002      	BRA         L_FSM37
L__FSM111:
;FIRMWARE_SYA_ver_0_8_8.c,176 :: 		next_state = 0;
0x015C	0x6A39      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,177 :: 		}
0x015E	0xD009      	BRA         L_FSM38
L_FSM37:
;FIRMWARE_SYA_ver_0_8_8.c,179 :: 		else if((1 == sn_PosEdge_2) && (1 == clock0)){
0x0160	0xA23C      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x0162	0xD005      	BRA         L_FSM41
0x0164	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0166	0xD003      	BRA         L_FSM41
L__FSM110:
;FIRMWARE_SYA_ver_0_8_8.c,181 :: 		next_state = 4;
0x0168	0x0E04      	MOVLW       4
0x016A	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,182 :: 		}
0x016C	0xD002      	BRA         L_FSM42
L_FSM41:
;FIRMWARE_SYA_ver_0_8_8.c,185 :: 		next_state = 2;
0x016E	0x0E02      	MOVLW       2
0x0170	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,186 :: 		}
L_FSM42:
L_FSM38:
;FIRMWARE_SYA_ver_0_8_8.c,187 :: 		break;
0x0172	0xD08B      	BRA         L_FSM16
;FIRMWARE_SYA_ver_0_8_8.c,188 :: 		case 3: // S3 - Grupo de trabajo 3 101
L_FSM43:
;FIRMWARE_SYA_ver_0_8_8.c,189 :: 		M1 = 0;
0x0174	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_8.c,190 :: 		M2 = 0;
0x0176	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_8.c,191 :: 		M3 = 1;
0x0178	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_8.c,192 :: 		GT1 = 0;
0x017A	0x983A      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,193 :: 		GT2 = 0;
0x017C	0x963A      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_8.c,194 :: 		GT3 = 1;
0x017E	0x843A      	BSF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_8.c,196 :: 		if((1 == sn_NegEdge_1) && (1 == clock0)){
0x0180	0xAA3A      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x0182	0xD004      	BRA         L_FSM46
0x0184	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0186	0xD002      	BRA         L_FSM46
L__FSM109:
;FIRMWARE_SYA_ver_0_8_8.c,198 :: 		next_state = 0;
0x0188	0x6A39      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,199 :: 		}
0x018A	0xD009      	BRA         L_FSM47
L_FSM46:
;FIRMWARE_SYA_ver_0_8_8.c,201 :: 		else if((1 == sn_PosEdge_2) && (1 == clock0)){
0x018C	0xA23C      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x018E	0xD005      	BRA         L_FSM50
0x0190	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0192	0xD003      	BRA         L_FSM50
L__FSM108:
;FIRMWARE_SYA_ver_0_8_8.c,203 :: 		next_state = 4;
0x0194	0x0E04      	MOVLW       4
0x0196	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,204 :: 		}
0x0198	0xD002      	BRA         L_FSM51
L_FSM50:
;FIRMWARE_SYA_ver_0_8_8.c,207 :: 		next_state = 3;
0x019A	0x0E03      	MOVLW       3
0x019C	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,208 :: 		}
L_FSM51:
L_FSM47:
;FIRMWARE_SYA_ver_0_8_8.c,209 :: 		break;
0x019E	0xD075      	BRA         L_FSM16
;FIRMWARE_SYA_ver_0_8_8.c,210 :: 		case 4: // S4 - Grupo de trabajo 4 111
L_FSM52:
;FIRMWARE_SYA_ver_0_8_8.c,211 :: 		M1 = 1;
0x01A0	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_8.c,212 :: 		M2 = 1;
0x01A2	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_8.c,213 :: 		M3 = 1;
0x01A4	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_8.c,215 :: 		if((1 == sn_NegEdge_1) && (1 == clock0)){
0x01A6	0xAA3A      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x01A8	0xD004      	BRA         L_FSM55
0x01AA	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01AC	0xD002      	BRA         L_FSM55
L__FSM107:
;FIRMWARE_SYA_ver_0_8_8.c,216 :: 		next_state = 0;
0x01AE	0x6A39      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,217 :: 		}
0x01B0	0xD00A      	BRA         L_FSM56
L_FSM55:
;FIRMWARE_SYA_ver_0_8_8.c,218 :: 		else if((1 == sn_NegEdge_2) && (1 == clock0)){
0x01B2	0xA03C      	BTFSS       _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
0x01B4	0xD006      	BRA         L_FSM59
0x01B6	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01B8	0xD004      	BRA         L_FSM59
L__FSM106:
;FIRMWARE_SYA_ver_0_8_8.c,220 :: 		next_state = 5;
0x01BA	0x0E05      	MOVLW       5
0x01BC	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,221 :: 		sn_GoTo = 1; // Ponemos en 1 la señal de transicion
0x01BE	0x823A      	BSF         _sn_GoTo, BitPos(_sn_GoTo+0) 
;FIRMWARE_SYA_ver_0_8_8.c,222 :: 		}
0x01C0	0xD002      	BRA         L_FSM60
L_FSM59:
;FIRMWARE_SYA_ver_0_8_8.c,225 :: 		next_state = 4;
0x01C2	0x0E04      	MOVLW       4
0x01C4	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,226 :: 		}
L_FSM60:
L_FSM56:
;FIRMWARE_SYA_ver_0_8_8.c,227 :: 		break;
0x01C6	0xD061      	BRA         L_FSM16
;FIRMWARE_SYA_ver_0_8_8.c,228 :: 		case 5: // S5 - Estado de transicion para flanco negativo 2
L_FSM61:
;FIRMWARE_SYA_ver_0_8_8.c,230 :: 		if((1 == sn_GoTo) && (1 == GT1) && (1 == clock0)){
0x01C8	0xA23A      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x01CA	0xD007      	BRA         L_FSM64
0x01CC	0xA83A      	BTFSS       _GT1, BitPos(_GT1+0) 
0x01CE	0xD005      	BRA         L_FSM64
0x01D0	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01D2	0xD003      	BRA         L_FSM64
L__FSM105:
;FIRMWARE_SYA_ver_0_8_8.c,231 :: 		next_state = 2;
0x01D4	0x0E02      	MOVLW       2
0x01D6	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,232 :: 		}
0x01D8	0xD014      	BRA         L_FSM65
L_FSM64:
;FIRMWARE_SYA_ver_0_8_8.c,233 :: 		else if((1 == sn_GoTo) && (1 == GT2) && (1 == clock0)){
0x01DA	0xA23A      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x01DC	0xD007      	BRA         L_FSM68
0x01DE	0xA63A      	BTFSS       _GT2, BitPos(_GT2+0) 
0x01E0	0xD005      	BRA         L_FSM68
0x01E2	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01E4	0xD003      	BRA         L_FSM68
L__FSM104:
;FIRMWARE_SYA_ver_0_8_8.c,234 :: 		next_state = 3;
0x01E6	0x0E03      	MOVLW       3
0x01E8	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,235 :: 		}
0x01EA	0xD00B      	BRA         L_FSM69
L_FSM68:
;FIRMWARE_SYA_ver_0_8_8.c,236 :: 		else if((1 == sn_GoTo) && (1 == GT3) && (1 == clock0)){
0x01EC	0xA23A      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x01EE	0xD007      	BRA         L_FSM72
0x01F0	0xA43A      	BTFSS       _GT3, BitPos(_GT3+0) 
0x01F2	0xD005      	BRA         L_FSM72
0x01F4	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01F6	0xD003      	BRA         L_FSM72
L__FSM103:
;FIRMWARE_SYA_ver_0_8_8.c,237 :: 		next_state = 1;
0x01F8	0x0E01      	MOVLW       1
0x01FA	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,238 :: 		}
0x01FC	0xD002      	BRA         L_FSM73
L_FSM72:
;FIRMWARE_SYA_ver_0_8_8.c,241 :: 		next_state = 5;
0x01FE	0x0E05      	MOVLW       5
0x0200	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,242 :: 		}
L_FSM73:
L_FSM69:
L_FSM65:
;FIRMWARE_SYA_ver_0_8_8.c,243 :: 		break;
0x0202	0xD043      	BRA         L_FSM16
;FIRMWARE_SYA_ver_0_8_8.c,244 :: 		case 6: // S6 - Estado de transicion para flanco positivo
L_FSM74:
;FIRMWARE_SYA_ver_0_8_8.c,245 :: 		if(1 == sn_PosEdge_1){
0x0204	0xAC3A      	BTFSS       _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
0x0206	0xD01D      	BRA         L_FSM75
;FIRMWARE_SYA_ver_0_8_8.c,247 :: 		if((1 == GT1) && (1 == clock0)){
0x0208	0xA83A      	BTFSS       _GT1, BitPos(_GT1+0) 
0x020A	0xD007      	BRA         L_FSM78
0x020C	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x020E	0xD005      	BRA         L_FSM78
L__FSM102:
;FIRMWARE_SYA_ver_0_8_8.c,249 :: 		next_state = 2;
0x0210	0x0E02      	MOVLW       2
0x0212	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,250 :: 		GT2 = 0; // DO NOT
0x0214	0x963A      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_8.c,251 :: 		GT3 = 0; // DELETE !!!!
0x0216	0x943A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_8.c,252 :: 		}
0x0218	0xD014      	BRA         L_FSM79
L_FSM78:
;FIRMWARE_SYA_ver_0_8_8.c,254 :: 		else if((1 == GT2) && (1 == clock0)){
0x021A	0xA63A      	BTFSS       _GT2, BitPos(_GT2+0) 
0x021C	0xD007      	BRA         L_FSM82
0x021E	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0220	0xD005      	BRA         L_FSM82
L__FSM101:
;FIRMWARE_SYA_ver_0_8_8.c,256 :: 		next_state = 3;
0x0222	0x0E03      	MOVLW       3
0x0224	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,257 :: 		GT1 = 0; // DO NOT
0x0226	0x983A      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,258 :: 		GT3 = 0; // DELETE !!!!
0x0228	0x943A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_8.c,259 :: 		}
0x022A	0xD00B      	BRA         L_FSM83
L_FSM82:
;FIRMWARE_SYA_ver_0_8_8.c,261 :: 		else if((1 == GT3) && (1 == clock0)){
0x022C	0xA43A      	BTFSS       _GT3, BitPos(_GT3+0) 
0x022E	0xD007      	BRA         L_FSM86
0x0230	0xA03A      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0232	0xD005      	BRA         L_FSM86
L__FSM100:
;FIRMWARE_SYA_ver_0_8_8.c,263 :: 		next_state = 1;
0x0234	0x0E01      	MOVLW       1
0x0236	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,264 :: 		GT1 = 0; // DO NOT
0x0238	0x983A      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,265 :: 		GT2 = 0; // DELETE !!!!
0x023A	0x963A      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_8.c,266 :: 		}
0x023C	0xD002      	BRA         L_FSM87
L_FSM86:
;FIRMWARE_SYA_ver_0_8_8.c,269 :: 		next_state = 6;
0x023E	0x0E06      	MOVLW       6
0x0240	0x6E39      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,270 :: 		}
L_FSM87:
L_FSM83:
L_FSM79:
;FIRMWARE_SYA_ver_0_8_8.c,271 :: 		}
L_FSM75:
;FIRMWARE_SYA_ver_0_8_8.c,272 :: 		break;
0x0242	0xD023      	BRA         L_FSM16
;FIRMWARE_SYA_ver_0_8_8.c,273 :: 		default:
L_FSM88:
;FIRMWARE_SYA_ver_0_8_8.c,274 :: 		GT1 = 0;
0x0244	0x983A      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_8.c,275 :: 		GT2 = 0;
0x0246	0x963A      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_8.c,276 :: 		GT3 = 1;
0x0248	0x843A      	BSF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_8.c,277 :: 		M1 = 0;
0x024A	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_8.c,278 :: 		M2 = 0;
0x024C	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_8.c,279 :: 		M3 = 0;
0x024E	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_8.c,280 :: 		current_state = 0;
0x0250	0x6A3B      	CLRF        _current_state 
;FIRMWARE_SYA_ver_0_8_8.c,281 :: 		next_state = 0;
0x0252	0x6A39      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_8.c,282 :: 		break;
0x0254	0xD01A      	BRA         L_FSM16
;FIRMWARE_SYA_ver_0_8_8.c,283 :: 		}
L_FSM15:
0x0256	0x503B      	MOVF        _current_state, 0 
0x0258	0x0A00      	XORLW       0
0x025A	0xB4D8      	BTFSC       STATUS, 2 
0x025C	0xD74E      	BRA         L_FSM17
0x025E	0x503B      	MOVF        _current_state, 0 
0x0260	0x0A01      	XORLW       1
0x0262	0xB4D8      	BTFSC       STATUS, 2 
0x0264	0xD757      	BRA         L_FSM22
0x0266	0x503B      	MOVF        _current_state, 0 
0x0268	0x0A02      	XORLW       2
0x026A	0xB4D8      	BTFSC       STATUS, 2 
0x026C	0xD76D      	BRA         L_FSM34
0x026E	0x503B      	MOVF        _current_state, 0 
0x0270	0x0A03      	XORLW       3
0x0272	0xB4D8      	BTFSC       STATUS, 2 
0x0274	0xD77F      	BRA         L_FSM43
0x0276	0x503B      	MOVF        _current_state, 0 
0x0278	0x0A04      	XORLW       4
0x027A	0xE092      	BZ          L_FSM52
0x027C	0x503B      	MOVF        _current_state, 0 
0x027E	0x0A05      	XORLW       5
0x0280	0xE0A3      	BZ          L_FSM61
0x0282	0x503B      	MOVF        _current_state, 0 
0x0284	0x0A06      	XORLW       6
0x0286	0xE0BE      	BZ          L_FSM74
0x0288	0xD7DD      	BRA         L_FSM88
L_FSM16:
;FIRMWARE_SYA_ver_0_8_8.c,285 :: 		}
L_end_FSM:
0x028A	0x0012      	RETURN      0
; end of _FSM
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x028C	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x028E	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x0292	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x0294	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x0296	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x0298	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x029A	0x0012      	RETURN      0
; end of ___CC2DW
_InitInterrupt:
;FIRMWARE_SYA_ver_0_8_8.c,336 :: 		void InitInterrupt(){
;FIRMWARE_SYA_ver_0_8_8.c,338 :: 		PIE0 = 0x30;    // ~7, ~6, #5(TMR0IE), #4(IOCIE), ~3, !2, !1, !0
0x029C	0x0E30      	MOVLW       48
0x029E	0x010E      	MOVLB       14
0x02A0	0x6FC2      	MOVWF       PIE0, 1
;FIRMWARE_SYA_ver_0_8_8.c,339 :: 		PIR0 = 0x00;    // ~7, ~6, RW#5(TMR0IF), R#4(IOCIF), ~3, RW[!2, #1(INT1IF), #0(INT0IF)]
0x02A2	0x6BCA      	CLRF        PIR0, 1
;FIRMWARE_SYA_ver_0_8_8.c,341 :: 		T0CON0 = 0x90;  // #7(T0EN), ~6, !5, #4(T016BIT), ![3,2,1,0]
0x02A4	0x0E90      	MOVLW       144
0x02A6	0x6ED5      	MOVWF       T0CON0 
;FIRMWARE_SYA_ver_0_8_8.c,342 :: 		T0CON1 = 0x40;  // [!7, #6, !5] = 010 (Fosc/4), !4, ![3, 2, 1, 0]
0x02A8	0x0E40      	MOVLW       64
0x02AA	0x6ED6      	MOVWF       T0CON1 
;FIRMWARE_SYA_ver_0_8_8.c,343 :: 		TMR0H = 0xEC;   // Timer para
0x02AC	0x0EEC      	MOVLW       236
0x02AE	0x6ED4      	MOVWF       TMR0H 
;FIRMWARE_SYA_ver_0_8_8.c,344 :: 		TMR0L = 0x78;   // 1 ms
0x02B0	0x0E78      	MOVLW       120
0x02B2	0x6ED3      	MOVWF       TMR0L 
;FIRMWARE_SYA_ver_0_8_8.c,346 :: 		IOCCN = 0x03;   // Activamos las banderas de IOC en Transicion negativa para C0 y C1
0x02B4	0x0E03      	MOVLW       3
0x02B6	0x010F      	MOVLB       15
0x02B8	0x6F1B      	MOVWF       IOCCN, 1
;FIRMWARE_SYA_ver_0_8_8.c,347 :: 		IOCCP = 0x03;   // Activamos las banderas de IOC en Transicion positiva para C0 y C1
0x02BA	0x0E03      	MOVLW       3
0x02BC	0x6F1C      	MOVWF       IOCCP, 1
;FIRMWARE_SYA_ver_0_8_8.c,348 :: 		IOCCF = 0x00;   // Limpiamos la bandera de IOC
0x02BE	0x6B1A      	CLRF        IOCCF, 1
;FIRMWARE_SYA_ver_0_8_8.c,350 :: 		INTCON = 0xC0;  // Activamos bits de interrupt globales (GIE) y por perifericos (PIE)
0x02C0	0x0EC0      	MOVLW       192
0x02C2	0x6EF2      	MOVWF       INTCON 
;FIRMWARE_SYA_ver_0_8_8.c,352 :: 		}
L_end_InitInterrupt:
0x02C4	0x0012      	RETURN      0
; end of _InitInterrupt
_main:
0x02C6	0xF001EC84  	CALL        776, 0
;FIRMWARE_SYA_ver_0_8_8.c,103 :: 		void main(){
;FIRMWARE_SYA_ver_0_8_8.c,105 :: 		InitInterrupt(); // MCU interrupt config
0x02CA	0xDFE8      	RCALL       _InitInterrupt
;FIRMWARE_SYA_ver_0_8_8.c,106 :: 		InitMCU();       // MCU pin/reg config
0x02CC	0xDED6      	RCALL       _InitMCU
;FIRMWARE_SYA_ver_0_8_8.c,108 :: 		do{
L_main8:
;FIRMWARE_SYA_ver_0_8_8.c,109 :: 		Events();
0x02CE	0xDEFB      	RCALL       _Events
;FIRMWARE_SYA_ver_0_8_8.c,110 :: 		}while((1 == IOCCF.B0) || (1 == IOCCF.B1));
0x02D0	0x010F      	MOVLB       15
0x02D2	0xB11A      	BTFSC       IOCCF, 0, 1
0x02D4	0xD7FC      	BRA         L_main8
0x02D6	0xB31A      	BTFSC       IOCCF, 1, 1
0x02D8	0xD7FA      	BRA         L_main8
L__main99:
;FIRMWARE_SYA_ver_0_8_8.c,112 :: 		while(1){
L_main13:
;FIRMWARE_SYA_ver_0_8_8.c,113 :: 		clock0 = 1;
0x02DA	0x803A      	BSF         _clock0, BitPos(_clock0+0) 
;FIRMWARE_SYA_ver_0_8_8.c,114 :: 		current_state = next_state; // Maybe move this with Events
0x02DC	0xF03BC039  	MOVFF       _next_state, _current_state
;FIRMWARE_SYA_ver_0_8_8.c,115 :: 		FSM();  // functions
0x02E0	0xDF0B      	RCALL       _FSM
;FIRMWARE_SYA_ver_0_8_8.c,116 :: 		}
0x02E2	0xD7FB      	BRA         L_main13
;FIRMWARE_SYA_ver_0_8_8.c,118 :: 		}
L_end_main:
0x02E4	0xD7FF      	BRA         $+0
; end of _main
0x0308	0xF017EE10  	LFSR        1, 23
0x030C	0x0E22      	MOVLW       34
0x030E	0x6E00      	MOVWF       R0 
0x0310	0x0E01      	MOVLW       1
0x0312	0x6E01      	MOVWF       R1 
0x0314	0x0EE6      	MOVLW       230
0x0316	0x6EF6      	MOVWF       TBLPTR 
0x0318	0x0E02      	MOVLW       2
0x031A	0x6EF7      	MOVWF       TBLPTRH 
0x031C	0x0E00      	MOVLW       0
0x031E	0x6EF8      	MOVWF       TBLPTRU 
0x0320	0xF001EC46  	CALL        652, 0
0x0324	0x0012      	RETURN      0
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype1
0x02E6	0x003F ;?ICS__Lib_FT5XX6_OrientPrototype1+0
0x02E8	0x003D ;?ICS__Lib_FT5XX6_OrientPrototype1+2
0x02EA	0x003E ;?ICS__Lib_FT5XX6_OrientPrototype1+4
0x02EC	0x0040 ;?ICS__Lib_FT5XX6_OrientPrototype1+6
; end of ?ICS__Lib_FT5XX6_OrientPrototype1
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype0
0x02EE	0x003D ;?ICS__Lib_FT5XX6_OrientPrototype0+0
0x02F0	0x003E ;?ICS__Lib_FT5XX6_OrientPrototype0+2
0x02F2	0x0040 ;?ICS__Lib_FT5XX6_OrientPrototype0+4
0x02F4	0x003F ;?ICS__Lib_FT5XX6_OrientPrototype0+6
; end of ?ICS__Lib_FT5XX6_OrientPrototype0
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype2
0x02F6	0x0040 ;?ICS__Lib_FT5XX6_OrientPrototype2+0
0x02F8	0x003F ;?ICS__Lib_FT5XX6_OrientPrototype2+2
0x02FA	0x003D ;?ICS__Lib_FT5XX6_OrientPrototype2+4
0x02FC	0x003E ;?ICS__Lib_FT5XX6_OrientPrototype2+6
; end of ?ICS__Lib_FT5XX6_OrientPrototype2
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype3
0x02FE	0x003E ;?ICS__Lib_FT5XX6_OrientPrototype3+0
0x0300	0x0040 ;?ICS__Lib_FT5XX6_OrientPrototype3+2
0x0302	0x003F ;?ICS__Lib_FT5XX6_OrientPrototype3+4
0x0304	0x003D ;?ICS__Lib_FT5XX6_OrientPrototype3+6
; end of ?ICS__Lib_FT5XX6_OrientPrototype3
;FIRMWARE_SYA_ver_0_8_8.c,0 :: ?ICS_counter
0x0306	0x0000 ;?ICS_counter+0
; end of ?ICS_counter
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008     [114]    _interrupt
0x007A      [76]    _InitMCU
0x00C6      [50]    _Events
0x00F8     [404]    _FSM
0x028C      [16]    ___CC2DW
0x029C      [42]    _InitInterrupt
0x02C6      [32]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    __Lib_SPI_Remappable_12_SPI1_Write_Static_tmp_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    __Lib_UART_Remappable_12_UART2_Init_Static_tmp_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    __Lib_SPI_Remappable_12_SPI2_Write_Static_tmp_L0
0x0000       [1]    __Lib_UART_Remappable_12_UART1_Init_Static_tmp_L0
0x0000       [1]    R0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0001       [1]    __Lib_UART_Remappable_12_UART2_Read_Static___tmp_UART_Read_L0
0x0001       [1]    __Lib_UART_Remappable_12_UART1_Read_Static___tmp_UART_Read_L0
0x0001       [1]    __Lib_TFT_JPEG_FileReadBytes_Result_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileReadBytes_Result_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [1]    R1
0x0001       [1]    __Lib_Conversions_Adjust_Hex_tmp_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileRead_i_L0
0x0001       [1]    __Lib_TFT_JPEG_FileRead_i_L0
0x0002       [2]    memchr_s_L0
0x0002       [2]    FT5XX6_GetGestureIndex_i_L0
0x0002       [1]    R2
0x0002       [2]    memcpy_dd_L0
0x0002       [2]    strlen_cp_L0
0x0002       [2]    memset_pp_L0
0x0003       [1]    R3
0x0003       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT29
0x0003       [2]    Ltrim_original_L0
0x0003       [2]    memmove_tt_L0
0x0003       [2]    __Lib_MmcFat16_f16_toInt_l_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [2]    strncat_cp_L0
0x0004       [2]    strcpy_cp_L0
0x0004       [2]    frexp_pom_L0
0x0004       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT40
0x0004       [1]    R4
0x0004       [2]    memcpy_ss_L0
0x0005       [2]    LongIntToHex_input_half_L0
0x0005       [2]    LongWordToHex_input_half_L0
0x0005       [1]    R5
0x0005       [2]    Ltrim_p_L0
0x0005       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT54
0x0005       [2]    memmove_ff_L0
0x0005       [1]    EEPROM_Read_saveReg_L0
0x0006       [1]    R6
0x0006       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT69
0x0007       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bLength_L0
0x0007       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bLength_L0
0x0007       [1]    R7
0x0008       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [1]    R8
0x0009       [4]    __Lib_MmcFat16_f16_toLong_l_L0
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0017       [8]    __Lib_FT5XX6_OrientPrototype1
0x001F       [8]    __Lib_FT5XX6_OrientPrototype0
0x0027       [8]    __Lib_FT5XX6_OrientPrototype2
0x002F       [8]    __Lib_FT5XX6_OrientPrototype3
0x0037       [2]    _counter
0x0039       [1]    _next_state
0x003A       [0]    _sn_NegEdge_1
0x003A       [0]    _GT1
0x003A       [0]    _sn_PosEdge_1
0x003A       [0]    _interruptC0
0x003A       [0]    _clock0
0x003A       [0]    _sn_GoTo
0x003A       [0]    _GT2
0x003A       [0]    _GT3
0x003B       [1]    _current_state
0x003C       [0]    _interruptC1
0x003C       [0]    _sn_NegEdge_2
0x003C       [0]    _sn_PosEdge_2
0x003D       [1]    _ft5xx6_gest_move_up
0x003E       [1]    _ft5xx6_gest_move_right
0x003F       [1]    _ft5xx6_gest_move_left
0x0040       [1]    _ft5xx6_gest_move_down
0x0EC2       [0]    IOCIE_bit
0x0EC2       [1]    PIE0
0x0ECA       [1]    PIR0
0x0ED8       [1]    OSCCON1
0x0EDC       [1]    OSCEN
0x0F11       [1]    ANSELA
0x0F1A       [1]    IOCCF
0x0F1B       [1]    IOCCN
0x0F1C       [1]    IOCCP
0x0F1D       [1]    INLVLC
0x0F20       [1]    WPUC
0x0F21       [1]    ANSELC
0x0F22       [1]    INLVLD
0x0F25       [1]    WPUD
0x0F26       [1]    ANSELD
0x0F2E       [1]    ANSELE
0x0F35       [1]    CM2CON0
0x0F39       [1]    CM1CON0
0x0F83       [1]    LATA
0x0F85       [1]    LATC
0x0F86       [1]    LATD
0x0F87       [1]    LATE
0x0F88       [1]    TRISA
0x0F8A       [1]    TRISC
0x0F8B       [1]    TRISD
0x0F8C       [1]    TRISE
0x0F8D       [1]    PORTA
0x0F8F       [1]    PORTC
0x0F90       [1]    PORTD
0x0F91       [1]    PORTE
0x0FD3       [1]    TMR0L
0x0FD4       [1]    TMR0H
0x0FD5       [1]    T0CON0
0x0FD6       [1]    T0CON1
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF6       [3]    TBLPTR
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x02E6       [8]    ?ICS__Lib_FT5XX6_OrientPrototype1
0x02EE       [8]    ?ICS__Lib_FT5XX6_OrientPrototype0
0x02F6       [8]    ?ICS__Lib_FT5XX6_OrientPrototype2
0x02FE       [8]    ?ICS__Lib_FT5XX6_OrientPrototype3
0x0306       [2]    ?ICS_counter
