// Mem file initialization records.
//
// SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
// Vivado v2024.2 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// Created on Monday December 08, 2025 - 08:17:38 am, from:
//
//     Map file     - /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/ip_102/project_1/project_1.gen/sources_1/bd/design_1/design_1.bmm
//     Data file(s) - /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/ip_102/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'design_1_i_microblaze_0.design_1_i_microblaze_0_local_memory_lmb_bram_16K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
