{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664232763053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664232763057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 19:52:42 2022 " "Processing started: Mon Sep 26 19:52:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664232763057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232763057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232763057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664232763626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664232763626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/avell/desktop/projetos_digitais/labs/pipo8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/avell/desktop/projetos_digitais/labs/pipo8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO8 " "Found entity 1: PIPO8" {  } { { "../Labs/PIPO8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Labs/PIPO8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232771603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/avell/desktop/projetos_digitais/labs/dec7inv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/avell/desktop/projetos_digitais/labs/dec7inv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Inv " "Found entity 1: Dec7Inv" {  } { { "../Labs/Dec7Inv.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Labs/Dec7Inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232771603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232771603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aoub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aoub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AouB " "Found entity 1: AouB" {  } { { "AouB.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/AouB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232771618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piso8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PISO8 " "Found entity 1: PISO8" {  } { { "PISO8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/PISO8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232771618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sipo8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO8 " "Found entity 1: SIPO8" {  } { { "SIPO8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/SIPO8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232771618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont8 " "Found entity 1: Cont8" {  } { { "Cont8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/Cont8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232771618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont8jk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont8jk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont8jk " "Found entity 1: Cont8jk" {  } { { "Cont8jk.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/Cont8jk.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232771618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664232771665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7Inv Dec7Inv:inst5 " "Elaborating entity \"Dec7Inv\" for hierarchy \"Dec7Inv:inst5\"" {  } { { "Lab3.bdf" "inst5" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/Lab3.bdf" { { -40 672 768 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232771681 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inv7.bdf 1 1 " "Using design file inv7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inv7 " "Found entity 1: Inv7" {  } { { "inv7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/inv7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664232771696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inv7 Dec7Inv:inst5\|Inv7:inst " "Elaborating entity \"Inv7\" for hierarchy \"Dec7Inv:inst5\|Inv7:inst\"" {  } { { "../Labs/Dec7Inv.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Labs/Dec7Inv.bdf" { { 152 520 616 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232771696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador7seg.bdf 1 1 " "Using design file decodificador7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador7Seg " "Found entity 1: Decodificador7Seg" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/decodificador7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664232771712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador7Seg Dec7Inv:inst5\|Decodificador7Seg:inst2 " "Elaborating entity \"Decodificador7Seg\" for hierarchy \"Dec7Inv:inst5\|Decodificador7Seg:inst2\"" {  } { { "../Labs/Dec7Inv.bdf" "inst2" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Labs/Dec7Inv.bdf" { { 152 400 496 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232771712 ""}
{ "Warning" "WSGN_SEARCH_FILE" "5or.bdf 1 1 " "Using design file 5or.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5or " "Found entity 1: 5or" {  } { { "5or.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/5or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232771728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664232771728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5or Dec7Inv:inst5\|Decodificador7Seg:inst2\|5or:inst51 " "Elaborating entity \"5or\" for hierarchy \"Dec7Inv:inst5\|Decodificador7Seg:inst2\|5or:inst51\"" {  } { { "decodificador7seg.bdf" "inst51" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/decodificador7seg.bdf" { { 488 752 848 616 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232771728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO8 PIPO8:inst3 " "Elaborating entity \"PIPO8\" for hierarchy \"PIPO8:inst3\"" {  } { { "Lab3.bdf" "inst3" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/Lab3.bdf" { { 8 392 512 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232771743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timing_reference.vhd 2 1 " "Using design file timing_reference.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/timing_reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232772134 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/timing_reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664232772134 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664232772134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:inst13 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:inst13\"" {  } { { "Lab3.bdf" "inst13" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/Lab3.bdf" { { 720 -24 120 800 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232772134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp timing_reference.vhd(27) " "VHDL Process Statement warning at timing_reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/timing_reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664232772149 "|Lab3|Timing_Reference:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO8 SIPO8:inst9 " "Elaborating entity \"SIPO8\" for hierarchy \"SIPO8:inst9\"" {  } { { "Lab3.bdf" "inst9" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/Lab3.bdf" { { 504 392 512 824 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO8 PISO8:inst7 " "Elaborating entity \"PISO8\" for hierarchy \"PISO8:inst7\"" {  } { { "Lab3.bdf" "inst7" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/Lab3.bdf" { { 248 392 544 504 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AouB PISO8:inst7\|AouB:inst16 " "Elaborating entity \"AouB\" for hierarchy \"PISO8:inst7\|AouB:inst16\"" {  } { { "PISO8.bdf" "inst16" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3/PISO8.bdf" { { 232 968 1096 328 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232772165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664232772618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664232773009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664232773009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664232773055 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664232773055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664232773055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664232773055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664232773055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 19:52:53 2022 " "Processing ended: Mon Sep 26 19:52:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664232773055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664232773055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664232773055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664232773055 ""}
