parent	,	V_27
clk_doubler_lock	,	V_48
data	,	V_11
tegra_audio_clk_info	,	V_21
__iomem	,	T_2
pmc_base	,	V_20
max_rate	,	V_37
gate_name	,	V_18
writel_relaxed	,	F_13
audio_clks	,	V_38
tegra_audio_clk_initdata	,	V_4
CLK_SET_RATE_NO_REPARENT	,	V_15
"pll_a_out0"	,	L_4
clk_num	,	V_50
tegra_sync_source_initdata	,	V_35
dmic_clks	,	V_40
name_2x	,	V_44
sync_source_clks	,	V_34
tegra_clks	,	V_3
info	,	V_24
ARRAY_SIZE	,	F_11
mux_audio_sync_clk	,	V_39
clk	,	V_9
audio_info	,	V_22
offset	,	V_16
tegra_clk_register_periph_gate	,	F_15
tegra_clk_register_pll_out	,	F_10
sync	,	V_5
num_sync_clks	,	V_6
tegra_clk	,	V_2
pll_params	,	V_28
div_offset	,	V_47
clk_register_mux	,	F_3
tegra_audio_clk_init	,	F_5
name	,	V_26
CLK_IGNORE_UNUSED	,	V_32
num_mux_inputs	,	V_8
pr_err	,	F_6
"No audio data passed to tegra_audio_clk_init\n"	,	L_1
mux_clk_id	,	V_13
CLK_GATE_SET_TO_DISABLE	,	V_19
dt_clk	,	V_10
tegra_clk_pll_a_out0	,	V_29
PLLA_OUT	,	V_30
mux_names	,	V_7
clk_id	,	V_25
tegra_clk_register_pll	,	F_8
tegra_clk_register_divider	,	F_9
div_name	,	V_45
clk_register_gate	,	F_4
rate	,	V_36
mux_name	,	V_14
"pll_a_out0_div"	,	L_2
TEGRA_DIVIDER_ROUND_UP	,	V_31
clk_register_fixed_factor	,	F_14
tegra_clk_register_sync_source	,	F_12
TEGRA_PERIPH_NO_RESET	,	V_49
periph_clk_enb_refcnt	,	V_51
"pll_a"	,	L_3
i	,	V_12
WARN_ON	,	F_7
tegra_lookup_dt_id	,	F_2
AUDIO_SYNC_DOUBLER	,	V_46
tegra_audio_sync_clk_init	,	F_1
CLK_SET_RATE_PARENT	,	V_33
audio2x_clks	,	V_42
num_plls	,	V_23
mux_dmic_sync_clk	,	V_41
tegra_audio2x_clk_initdata	,	V_43
__init	,	T_1
gate_clk_id	,	V_17
clk_base	,	V_1
