Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 10 00:57:33 2019
| Host         : NGJINYEE running 64-bit major release  (build 9200)
| Command      : report_drc -file kociemba_wrapper_drc_routed.rpt -pb kociemba_wrapper_drc_routed.pb -rpx kociemba_wrapper_drc_routed.rpx
| Design       : kociemba_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 27
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 4          |
| DPOP-1 | Warning  | PREG Output pipelining | 6          |
| DPOP-2 | Warning  | MREG Output pipelining | 17         |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2 input kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0 input kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP kociemba_i/solution_0/inst/tmp_221_reg_2644_reg input kociemba_i/solution_0/inst/tmp_221_reg_2644_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP kociemba_i/solution_0/inst/tmp_224_reg_2649_reg input kociemba_i/solution_0/inst/tmp_224_reg_2649_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0 output kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_fu_579_p2 output kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_fu_579_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2__0 output kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_fu_563_p2 output kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_fu_563_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP kociemba_i/solution_0/inst/solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p output kociemba_i/solution_0/inst/solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP kociemba_i/solution_0/inst/solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p output kociemba_i/solution_0/inst/solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2 multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0 multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_fu_716_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_reg_1192_reg__0 multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_reg_1192_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_fu_579_p2 multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_fu_579_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg__1 multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2 multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2__0 multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_reg_553_reg__0 multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_reg_553_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_fu_563_p2 multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_fu_563_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg__1 multiplier stage kociemba_i/solution_0/inst/grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p multiplier stage kociemba_i/solution_0/inst/solution_mac_mulaBew_U108/solution_mac_mulaBew_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p multiplier stage kociemba_i/solution_0/inst/solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p multiplier stage kociemba_i/solution_0/inst/solution_mul_mul_Aem_U109/solution_mul_mul_Aem_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/tmp_221_reg_2644_reg multiplier stage kociemba_i/solution_0/inst/tmp_221_reg_2644_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP kociemba_i/solution_0/inst/tmp_224_reg_2649_reg multiplier stage kociemba_i/solution_0/inst/tmp_224_reg_2649_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


