$date
     Aug 18, 2018       00:10:30
$end

$version
 SystemC 2.3.2-Accellera --- Jun 11 2018 14:13:11
$end

$timescale
     1 ns
$end

$scope module SystemC $end
$var wire   32  aaaaa  wavegen_instruction [31:0]  $end
$scope module REGDEC $end
$var wire    8  aaaab  phase [7:0]  $end
$var wire    3  aaaac  freq2 [2:0]  $end
$var wire    4  aaaad  freq1 [3:0]  $end
$var wire    3  aaaae  offset [2:0]  $end
$var wire    3  aaaaf  amplitude [2:0]  $end
$var wire    3  aaaag  sel [2:0]  $end
$var wire   32  aaaah  instruction [31:0]  $end
$upscope $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
b0 aaaaa
b0 aaaab
b0 aaaac
b0 aaaad
b0 aaaae
b0 aaaaf
b0 aaaag
b0 aaaah
$end

#50000000
b110010011100001 aaaaa
b11 aaaac
b10 aaaad
b11 aaaae
b100 aaaaf
b1 aaaag
b110010011100001 aaaah

#3000000000
