

================================================================
== Vitis HLS Report for 'compute_pfb_Pipeline_load_coeffs'
================================================================
* Date:           Thu Jan  8 20:12:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_coeffs  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln49_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln49"   --->   Operation 9 'read' 'sext_ln49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln49_cast = sext i63 %sext_ln49_read"   --->   Operation 10 'sext' 'sext_ln49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_6, i32 64, i32 4096, void @empty_5, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln49 = store i13 0, i13 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 12 'store' 'store_ln49' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i26 0, i26 %phi_mul"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %phi_urem"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%phi_urem_load = load i13 %phi_urem" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 16 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_5 = load i13 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 17 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.53ns)   --->   "%icmp_ln49 = icmp_eq  i13 %i_5, i13 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 18 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.53ns)   --->   "%add_ln49 = add i13 %i_5, i13 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 19 'add' 'add_ln49' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc.split, void %for.end.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 20 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i13 %phi_urem_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 21 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.22ns)   --->   "%switch_ln51 = switch i3 %trunc_ln49, void %arrayidx2.case.4, i3 0, void %arrayidx2.case.0, i3 1, void %arrayidx2.case.1, i3 2, void %arrayidx2.case.2, i3 3, void %arrayidx2.case.3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 22 'switch' 'switch_ln51' <Predicate = (!icmp_ln49)> <Delay = 1.22>
ST_2 : Operation 23 [1/1] (1.53ns)   --->   "%add_ln49_2 = add i13 %phi_urem_load, i13 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 23 'add' 'add_ln49_2' <Predicate = (!icmp_ln49)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.53ns)   --->   "%icmp_ln49_1 = icmp_ult  i13 %add_ln49_2, i13 5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 24 'icmp' 'icmp_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.58ns)   --->   "%select_ln49 = select i1 %icmp_ln49_1, i13 %add_ln49_2, i13 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 25 'select' 'select_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln49 = store i13 %add_ln49, i13 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 26 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.29>
ST_2 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln49 = store i13 %select_ln49, i13 %phi_urem" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 27 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln49_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 29 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.04>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul_load = load i26 %phi_mul" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 30 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 2, void @empty_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:50]   --->   Operation 31 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 33 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.74ns)   --->   "%add_ln49_1 = add i26 %phi_mul_load, i26 13108" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 34 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %phi_mul_load, i32 16, i32 25" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %tmp" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 36 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln49" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 37 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln49" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 38 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln49" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 39 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln49" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 40 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln49" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 41 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %gmem_addr_read, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 42 'store' 'store_ln51' <Predicate = (trunc_ln49 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 43 'br' 'br_ln51' <Predicate = (trunc_ln49 == 3)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %gmem_addr_read, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 44 'store' 'store_ln51' <Predicate = (trunc_ln49 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 45 'br' 'br_ln51' <Predicate = (trunc_ln49 == 2)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %gmem_addr_read, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 46 'store' 'store_ln51' <Predicate = (trunc_ln49 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 47 'br' 'br_ln51' <Predicate = (trunc_ln49 == 1)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %gmem_addr_read, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 48 'store' 'store_ln51' <Predicate = (trunc_ln49 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 49 'br' 'br_ln51' <Predicate = (trunc_ln49 == 0)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %gmem_addr_read, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 50 'store' 'store_ln51' <Predicate = (trunc_ln49 != 0 & trunc_ln49 != 1 & trunc_ln49 != 2 & trunc_ln49 != 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51]   --->   Operation 51 'br' 'br_ln51' <Predicate = (trunc_ln49 != 0 & trunc_ln49 != 1 & trunc_ln49 != 2 & trunc_ln49 != 3)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln49 = store i26 %add_ln49_1, i26 %phi_mul" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 52 'store' 'store_ln49' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49]   --->   Operation 53 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.298ns
The critical path consists of the following:
	'alloca' operation 13 bit ('i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln49', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) of constant 0 on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49 [14]  (1.298 ns)

 <State 2>: 4.960ns
The critical path consists of the following:
	'load' operation 13 bit ('phi_urem_load', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) on local variable 'phi_urem' [19]  (0.000 ns)
	'add' operation 13 bit ('add_ln49_2', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) [57]  (1.537 ns)
	'icmp' operation 1 bit ('icmp_ln49_1', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) [58]  (1.537 ns)
	'select' operation 13 bit ('select_ln49', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) [59]  (0.589 ns)
	'store' operation 0 bit ('store_ln49', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) of variable 'select_ln49', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49 on local variable 'phi_urem' [62]  (1.298 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('gmem_addr', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) [26]  (0.000 ns)
	bus read operation ('gmem_addr_read', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51) on port 'gmem' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:51) [39]  (7.300 ns)

 <State 4>: 3.041ns
The critical path consists of the following:
	'load' operation 26 bit ('phi_mul_load', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) on local variable 'phi_mul' [25]  (0.000 ns)
	'add' operation 26 bit ('add_ln49_1', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) [30]  (1.743 ns)
	'store' operation 0 bit ('store_ln49', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49) of variable 'add_ln49_1', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49 on local variable 'phi_mul' [61]  (1.298 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
