

================================================================
== Vitis HLS Report for 'DeModulation'
================================================================
* Date:           Fri Jun 17 13:16:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  5.269 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  5.200 us|  5.200 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      128|      128|         9|          8|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     175|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     130|    -|
|Register         |        -|     -|     130|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     130|     305|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |data_idx_10_fu_87_p2              |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_251                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_81_p2                |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln1547_1_fu_103_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1547_2_fu_108_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1547_3_fu_113_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1547_4_fu_118_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1547_5_fu_123_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1547_6_fu_128_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1547_7_fu_133_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1547_fu_98_p2              |      icmp|   0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |demod_out_din                     |    select|   0|  0|   8|           1|           8|
    |select_ln39_1_fu_171_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln39_2_fu_191_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln39_3_fu_211_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln39_4_fu_231_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln39_5_fu_251_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln39_fu_151_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 175|         152|          58|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |KB_out_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_data_idx_9  |   9|          2|    5|         10|
    |data_idx_fu_56               |   9|          2|    5|         10|
    |demod_out_blk_n              |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 130|         27|   18|         43|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |KB_out_read_1_reg_296        |  16|   0|   16|          0|
    |KB_out_read_2_reg_301        |  16|   0|   16|          0|
    |KB_out_read_3_reg_306        |  16|   0|   16|          0|
    |KB_out_read_4_reg_311        |  16|   0|   16|          0|
    |KB_out_read_5_reg_316        |  16|   0|   16|          0|
    |KB_out_read_6_reg_321        |  16|   0|   16|          0|
    |KB_out_read_reg_291          |  16|   0|   16|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |data_idx_fu_56               |   5|   0|    5|          0|
    |icmp_ln14_reg_287            |   1|   0|    1|          0|
    |start_once_reg               |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 130|   0|  130|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  DeModulation|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  DeModulation|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  DeModulation|  return value|
|start_full_n      |   in|    1|  ap_ctrl_hs|  DeModulation|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  DeModulation|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  DeModulation|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  DeModulation|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  DeModulation|  return value|
|start_out         |  out|    1|  ap_ctrl_hs|  DeModulation|  return value|
|start_write       |  out|    1|  ap_ctrl_hs|  DeModulation|  return value|
|KB_out_dout       |   in|   16|     ap_fifo|        KB_out|       pointer|
|KB_out_empty_n    |   in|    1|     ap_fifo|        KB_out|       pointer|
|KB_out_read       |  out|    1|     ap_fifo|        KB_out|       pointer|
|demod_out_din     |  out|    8|     ap_fifo|     demod_out|       pointer|
|demod_out_full_n  |   in|    1|     ap_fifo|     demod_out|       pointer|
|demod_out_write   |  out|    1|     ap_fifo|     demod_out|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_idx = alloca i32 1"   --->   Operation 12 'alloca' 'data_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %KB_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %KB_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %KB_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %demod_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %demod_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %demod_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %demod_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %KB_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln14 = store i5 0, i5 %data_idx" [src/DeModulation.cpp:14]   --->   Operation 21 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br void" [src/DeModulation.cpp:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_idx_9 = load i5 %data_idx" [src/DeModulation.cpp:14]   --->   Operation 23 'load' 'data_idx_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.75ns)   --->   "%icmp_ln14 = icmp_eq  i5 %data_idx_9, i5 16" [src/DeModulation.cpp:14]   --->   Operation 25 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%data_idx_10 = add i5 %data_idx_9, i5 1" [src/DeModulation.cpp:14]   --->   Operation 27 'add' 'data_idx_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split5.i, void %DeModulation.exit" [src/DeModulation.cpp:14]   --->   Operation 28 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln14 = store i5 %data_idx_10, i5 %data_idx" [src/DeModulation.cpp:14]   --->   Operation 29 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 30 [1/1] (1.83ns)   --->   "%KB_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'read' 'KB_out_read' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 31 [1/1] (1.83ns)   --->   "%KB_out_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'read' 'KB_out_read_1' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 32 [1/1] (1.83ns)   --->   "%KB_out_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'read' 'KB_out_read_2' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 33 [1/1] (1.83ns)   --->   "%KB_out_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'read' 'KB_out_read_3' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 34 [1/1] (1.83ns)   --->   "%KB_out_read_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'read' 'KB_out_read_4' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 35 [1/1] (1.83ns)   --->   "%KB_out_read_5 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'read' 'KB_out_read_5' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 36 [1/1] (1.83ns)   --->   "%KB_out_read_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'read' 'KB_out_read_6' <Predicate = (!icmp_ln14)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 5.26>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/DeModulation.cpp:8]   --->   Operation 37 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (1.83ns)   --->   "%KB_out_read_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %KB_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'read' 'KB_out_read_7' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 39 [1/1] (1.10ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %KB_out_read, i16 0"   --->   Operation 39 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (1.10ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i16 %KB_out_read_1, i16 0"   --->   Operation 40 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 41 [1/1] (1.10ns)   --->   "%icmp_ln1547_2 = icmp_sgt  i16 %KB_out_read_2, i16 0"   --->   Operation 41 'icmp' 'icmp_ln1547_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [1/1] (1.10ns)   --->   "%icmp_ln1547_3 = icmp_sgt  i16 %KB_out_read_3, i16 0"   --->   Operation 42 'icmp' 'icmp_ln1547_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (1.10ns)   --->   "%icmp_ln1547_4 = icmp_sgt  i16 %KB_out_read_4, i16 0"   --->   Operation 43 'icmp' 'icmp_ln1547_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (1.10ns)   --->   "%icmp_ln1547_5 = icmp_sgt  i16 %KB_out_read_5, i16 0"   --->   Operation 44 'icmp' 'icmp_ln1547_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/1] (1.10ns)   --->   "%icmp_ln1547_6 = icmp_sgt  i16 %KB_out_read_6, i16 0"   --->   Operation 45 'icmp' 'icmp_ln1547_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 46 [1/1] (1.10ns)   --->   "%icmp_ln1547_7 = icmp_sgt  i16 %KB_out_read_7, i16 0"   --->   Operation 46 'icmp' 'icmp_ln1547_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i1 %icmp_ln1547"   --->   Operation 47 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %icmp_ln1547"   --->   Operation 48 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.17ns)   --->   "%select_ln39 = select i1 %icmp_ln1547_1, i2 %or_ln, i2 %zext_ln223" [src/DeModulation.cpp:39]   --->   Operation 49 'select' 'select_ln39' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i2 %select_ln39"   --->   Operation 50 'zext' 'zext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln223_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %select_ln39"   --->   Operation 51 'bitconcatenate' 'or_ln223_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.20ns)   --->   "%select_ln39_1 = select i1 %icmp_ln1547_2, i3 %or_ln223_1, i3 %zext_ln223_1" [src/DeModulation.cpp:39]   --->   Operation 52 'select' 'select_ln39_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i3 %select_ln39_1"   --->   Operation 53 'zext' 'zext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln223_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %select_ln39_1"   --->   Operation 54 'bitconcatenate' 'or_ln223_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln39_2 = select i1 %icmp_ln1547_3, i4 %or_ln223_2, i4 %zext_ln223_2" [src/DeModulation.cpp:39]   --->   Operation 55 'select' 'select_ln39_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i4 %select_ln39_2"   --->   Operation 56 'zext' 'zext_ln223_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln223_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %select_ln39_2"   --->   Operation 57 'bitconcatenate' 'or_ln223_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.41ns)   --->   "%select_ln39_3 = select i1 %icmp_ln1547_4, i5 %or_ln223_3, i5 %zext_ln223_3" [src/DeModulation.cpp:39]   --->   Operation 58 'select' 'select_ln39_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i5 %select_ln39_3"   --->   Operation 59 'zext' 'zext_ln223_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln223_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %select_ln39_3"   --->   Operation 60 'bitconcatenate' 'or_ln223_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.38ns)   --->   "%select_ln39_4 = select i1 %icmp_ln1547_5, i6 %or_ln223_4, i6 %zext_ln223_4" [src/DeModulation.cpp:39]   --->   Operation 61 'select' 'select_ln39_4' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i6 %select_ln39_4"   --->   Operation 62 'zext' 'zext_ln223_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln223_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %select_ln39_4"   --->   Operation 63 'bitconcatenate' 'or_ln223_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.36ns)   --->   "%select_ln39_5 = select i1 %icmp_ln1547_6, i7 %or_ln223_5, i7 %zext_ln223_5" [src/DeModulation.cpp:39]   --->   Operation 64 'select' 'select_ln39_5' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i7 %select_ln39_5"   --->   Operation 65 'zext' 'zext_ln223_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln223_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln39_5"   --->   Operation 66 'bitconcatenate' 'or_ln223_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.39ns)   --->   "%select_ln39_6 = select i1 %icmp_ln1547_7, i8 %or_ln223_6, i8 %zext_ln223_6" [src/DeModulation.cpp:39]   --->   Operation 67 'select' 'select_ln39_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %demod_out, i8 %select_ln39_6" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 68 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ KB_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ demod_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_idx          (alloca           ) [ 0100000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
store_ln14        (store            ) [ 0000000000]
br_ln14           (br               ) [ 0000000000]
data_idx_9        (load             ) [ 0000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000]
icmp_ln14         (icmp             ) [ 0111111110]
empty             (speclooptripcount) [ 0000000000]
data_idx_10       (add              ) [ 0000000000]
br_ln14           (br               ) [ 0000000000]
store_ln14        (store            ) [ 0000000000]
KB_out_read       (read             ) [ 0101111111]
KB_out_read_1     (read             ) [ 0100111111]
KB_out_read_2     (read             ) [ 0100011111]
KB_out_read_3     (read             ) [ 0100001111]
KB_out_read_4     (read             ) [ 0100000111]
KB_out_read_5     (read             ) [ 0100000011]
KB_out_read_6     (read             ) [ 0100000001]
specloopname_ln8  (specloopname     ) [ 0000000000]
KB_out_read_7     (read             ) [ 0000000000]
icmp_ln1547       (icmp             ) [ 0000000000]
icmp_ln1547_1     (icmp             ) [ 0000000000]
icmp_ln1547_2     (icmp             ) [ 0000000000]
icmp_ln1547_3     (icmp             ) [ 0000000000]
icmp_ln1547_4     (icmp             ) [ 0000000000]
icmp_ln1547_5     (icmp             ) [ 0000000000]
icmp_ln1547_6     (icmp             ) [ 0000000000]
icmp_ln1547_7     (icmp             ) [ 0000000000]
zext_ln223        (zext             ) [ 0000000000]
or_ln             (bitconcatenate   ) [ 0000000000]
select_ln39       (select           ) [ 0000000000]
zext_ln223_1      (zext             ) [ 0000000000]
or_ln223_1        (bitconcatenate   ) [ 0000000000]
select_ln39_1     (select           ) [ 0000000000]
zext_ln223_2      (zext             ) [ 0000000000]
or_ln223_2        (bitconcatenate   ) [ 0000000000]
select_ln39_2     (select           ) [ 0000000000]
zext_ln223_3      (zext             ) [ 0000000000]
or_ln223_3        (bitconcatenate   ) [ 0000000000]
select_ln39_3     (select           ) [ 0000000000]
zext_ln223_4      (zext             ) [ 0000000000]
or_ln223_4        (bitconcatenate   ) [ 0000000000]
select_ln39_4     (select           ) [ 0000000000]
zext_ln223_5      (zext             ) [ 0000000000]
or_ln223_5        (bitconcatenate   ) [ 0000000000]
select_ln39_5     (select           ) [ 0000000000]
zext_ln223_6      (zext             ) [ 0000000000]
or_ln223_6        (bitconcatenate   ) [ 0000000000]
select_ln39_6     (select           ) [ 0000000000]
write_ln173       (write            ) [ 0000000000]
br_ln0            (br               ) [ 0000000000]
ret_ln0           (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="KB_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KB_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="demod_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demod_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="data_idx_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_idx/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="KB_out_read/2 KB_out_read_1/3 KB_out_read_2/4 KB_out_read_3/5 KB_out_read_4/6 KB_out_read_5/7 KB_out_read_6/8 KB_out_read_7/9 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln173_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/9 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln14_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="5" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_idx_9_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_idx_9/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln14_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="0" index="1" bw="5" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="data_idx_10_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_idx_10/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln14_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln1547_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="7"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln1547_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="6"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_1/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln1547_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="5"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_2/9 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln1547_3_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="4"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_3/9 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln1547_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="3"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_4/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln1547_5_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="2"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_5/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln1547_6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="1"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_6/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln1547_7_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_7/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln223_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="or_ln_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="select_ln39_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="0" index="2" bw="2" slack="0"/>
<pin id="155" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/9 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln223_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/9 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_ln223_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="2" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln223_1/9 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln39_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/9 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln223_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/9 "/>
</bind>
</comp>

<comp id="183" class="1004" name="or_ln223_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln223_2/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln39_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_2/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln223_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_3/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln223_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln223_3/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln39_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_3/9 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln223_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_4/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="or_ln223_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln223_4/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="select_ln39_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_4/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln223_5_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_5/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln223_5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln223_5/9 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln39_5_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_5/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln223_6_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_6/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln223_6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln223_6/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln39_6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_6/9 "/>
</bind>
</comp>

<comp id="280" class="1005" name="data_idx_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_idx "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln14_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="291" class="1005" name="KB_out_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="7"/>
<pin id="293" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="KB_out_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="KB_out_read_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="6"/>
<pin id="298" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="KB_out_read_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="KB_out_read_2_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="5"/>
<pin id="303" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="KB_out_read_2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="KB_out_read_3_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="4"/>
<pin id="308" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="KB_out_read_3 "/>
</bind>
</comp>

<comp id="311" class="1005" name="KB_out_read_4_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="3"/>
<pin id="313" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="KB_out_read_4 "/>
</bind>
</comp>

<comp id="316" class="1005" name="KB_out_read_5_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="2"/>
<pin id="318" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="KB_out_read_5 "/>
</bind>
</comp>

<comp id="321" class="1005" name="KB_out_read_6_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="KB_out_read_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="87" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="60" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="98" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="98" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="103" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="143" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="139" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="151" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="108" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="163" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="159" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="171" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="113" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="183" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="179" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="191" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="216"><net_src comp="118" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="203" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="199" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="211" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="123" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="223" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="219" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="231" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="128" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="243" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="239" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="251" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="133" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="263" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="259" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="283"><net_src comp="56" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="290"><net_src comp="81" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="60" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="299"><net_src comp="60" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="304"><net_src comp="60" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="309"><net_src comp="60" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="314"><net_src comp="60" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="319"><net_src comp="60" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="324"><net_src comp="60" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: KB_out | {}
	Port: demod_out | {9 }
 - Input state : 
	Port: DeModulation : KB_out | {2 3 4 5 6 7 8 9 }
	Port: DeModulation : demod_out | {}
  - Chain level:
	State 1
		store_ln14 : 1
		data_idx_9 : 1
		icmp_ln14 : 2
		data_idx_10 : 2
		br_ln14 : 3
		store_ln14 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		zext_ln223 : 1
		or_ln : 1
		select_ln39 : 2
		zext_ln223_1 : 3
		or_ln223_1 : 3
		select_ln39_1 : 4
		zext_ln223_2 : 5
		or_ln223_2 : 5
		select_ln39_2 : 6
		zext_ln223_3 : 7
		or_ln223_3 : 7
		select_ln39_3 : 8
		zext_ln223_4 : 9
		or_ln223_4 : 9
		select_ln39_4 : 10
		zext_ln223_5 : 11
		or_ln223_5 : 11
		select_ln39_5 : 12
		zext_ln223_6 : 13
		or_ln223_6 : 13
		select_ln39_6 : 14
		write_ln173 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln14_fu_81     |    0    |    9    |
|          |    icmp_ln1547_fu_98    |    0    |    13   |
|          |   icmp_ln1547_1_fu_103  |    0    |    13   |
|          |   icmp_ln1547_2_fu_108  |    0    |    13   |
|   icmp   |   icmp_ln1547_3_fu_113  |    0    |    13   |
|          |   icmp_ln1547_4_fu_118  |    0    |    13   |
|          |   icmp_ln1547_5_fu_123  |    0    |    13   |
|          |   icmp_ln1547_6_fu_128  |    0    |    13   |
|          |   icmp_ln1547_7_fu_133  |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |    select_ln39_fu_151   |    0    |    2    |
|          |   select_ln39_1_fu_171  |    0    |    3    |
|          |   select_ln39_2_fu_191  |    0    |    4    |
|  select  |   select_ln39_3_fu_211  |    0    |    5    |
|          |   select_ln39_4_fu_231  |    0    |    6    |
|          |   select_ln39_5_fu_251  |    0    |    7    |
|          |   select_ln39_6_fu_271  |    0    |    8    |
|----------|-------------------------|---------|---------|
|    add   |    data_idx_10_fu_87    |    0    |    12   |
|----------|-------------------------|---------|---------|
|   read   |      grp_read_fu_60     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln173_write_fu_66 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln223_fu_139    |    0    |    0    |
|          |   zext_ln223_1_fu_159   |    0    |    0    |
|          |   zext_ln223_2_fu_179   |    0    |    0    |
|   zext   |   zext_ln223_3_fu_199   |    0    |    0    |
|          |   zext_ln223_4_fu_219   |    0    |    0    |
|          |   zext_ln223_5_fu_239   |    0    |    0    |
|          |   zext_ln223_6_fu_259   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       or_ln_fu_143      |    0    |    0    |
|          |    or_ln223_1_fu_163    |    0    |    0    |
|          |    or_ln223_2_fu_183    |    0    |    0    |
|bitconcatenate|    or_ln223_3_fu_203    |    0    |    0    |
|          |    or_ln223_4_fu_223    |    0    |    0    |
|          |    or_ln223_5_fu_243    |    0    |    0    |
|          |    or_ln223_6_fu_263    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   160   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|KB_out_read_1_reg_296|   16   |
|KB_out_read_2_reg_301|   16   |
|KB_out_read_3_reg_306|   16   |
|KB_out_read_4_reg_311|   16   |
|KB_out_read_5_reg_316|   16   |
|KB_out_read_6_reg_321|   16   |
| KB_out_read_reg_291 |   16   |
|   data_idx_reg_280  |    5   |
|  icmp_ln14_reg_287  |    1   |
+---------------------+--------+
|        Total        |   118  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   160  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   118  |    -   |
+-----------+--------+--------+
|   Total   |   118  |   160  |
+-----------+--------+--------+
