Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 19 15:21:44 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_wrapper_timing_summary_routed.rpt -pb pwm_wrapper_timing_summary_routed.pb -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       97          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (97)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (226)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (6)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (97)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: u_inst_clk_div_0/clk_out_q_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_inst_clk_div_1/clk_out_q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_inst_clk_div_2/clk_out_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (226)
--------------------------------------------------
 There are 226 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6)
------------------------------
 There are 6 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.825        0.000                      0                    6        0.104        0.000                      0                    6        3.000        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        196.825        0.000                      0                    6        0.422        0.000                      0                    6       13.360        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      196.854        0.000                      0                    6        0.422        0.000                      0                    6       13.360        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        196.825        0.000                      0                    6        0.104        0.000                      0                    6  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      196.825        0.000                      0                    6        0.104        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.825ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 1.252ns (43.502%)  route 1.626ns (56.498%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.626     0.531    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.655 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.655    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.056 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.327 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.327    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.548   198.424    
                         clock uncertainty           -0.318   198.107    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.046   198.153    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.153    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                196.825    

Slack (MET) :             197.089ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 1.220ns (45.947%)  route 1.435ns (54.053%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.435     0.341    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.465 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.465    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.105 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.105    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                197.089    

Slack (MET) :             197.149ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.160ns (44.697%)  route 1.435ns (55.303%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.435     0.341    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.465 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.465    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.045 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.045    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                197.149    

Slack (MET) :             197.330ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.004ns (41.590%)  route 1.410ns (58.410%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.410     0.316    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.440 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.440    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.864 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.864    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                197.330    

Slack (MET) :             197.507ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.827ns (36.968%)  route 1.410ns (63.032%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.410     0.316    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.440 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.440    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.687 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.687    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                197.507    

Slack (MET) :             197.539ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.580ns (26.379%)  route 1.619ns (73.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.619     0.524    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.648 r  u_inst_clk_div_0/clk_out_q_i_1__1/O
                         net (fo=1, routed)           0.000     0.648    u_inst_clk_div_0/clk_out_d
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.551   198.427    
                         clock uncertainty           -0.318   198.110    
    SLICE_X34Y47         FDPE (Setup_fdpe_C_D)        0.077   198.187    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.187    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                197.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.529%)  route 0.369ns (66.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           0.369    -0.016    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.029 r  u_inst_clk_div_0/clk_out_q_i_1__1/O
                         net (fo=1, routed)           0.000     0.029    u_inst_clk_div_0/clk_out_d
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.410    -0.512    
    SLICE_X34Y47         FDPE (Hold_fdpe_C_D)         0.120    -0.392    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.252ns (40.533%)  route 0.370ns (59.467%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.370    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.096 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.397    -0.525    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.420    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.249ns (39.037%)  route 0.389ns (60.963%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.389     0.005    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.050 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.113 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.113    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.413    -0.509    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.404    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.251ns (39.550%)  route 0.384ns (60.450%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.384    -0.001    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.044 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.044    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.109 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.109    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.397    -0.525    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.420    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.256ns (40.148%)  route 0.382ns (59.852%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.382    -0.003    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.042 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.042    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.112 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.112    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.397    -0.525    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.420    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.377ns (50.488%)  route 0.370ns (49.512%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.370    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.221 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.221    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.413    -0.509    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.100    -0.409    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.631    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X34Y47     u_inst_clk_div_0/clk_out_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y48     u_inst_clk_div_0/counter_q_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X34Y47     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X34Y47     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X34Y47     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X34Y47     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.854ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 1.252ns (43.502%)  route 1.626ns (56.498%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.626     0.531    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.655 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.655    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.056 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.327 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.327    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.548   198.424    
                         clock uncertainty           -0.289   198.135    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.046   198.181    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.181    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                196.854    

Slack (MET) :             197.117ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 1.220ns (45.947%)  route 1.435ns (54.053%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.435     0.341    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.465 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.465    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.105 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.105    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.289   198.160    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.222    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.222    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                197.117    

Slack (MET) :             197.177ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.160ns (44.697%)  route 1.435ns (55.303%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.435     0.341    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.465 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.465    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.045 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.045    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.289   198.160    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.222    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.222    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                197.177    

Slack (MET) :             197.359ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.004ns (41.590%)  route 1.410ns (58.410%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.410     0.316    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.440 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.440    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.864 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.864    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.289   198.160    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.222    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.222    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                197.359    

Slack (MET) :             197.536ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.827ns (36.968%)  route 1.410ns (63.032%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.410     0.316    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.440 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.440    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.687 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.687    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.289   198.160    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.222    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.222    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                197.536    

Slack (MET) :             197.567ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.580ns (26.379%)  route 1.619ns (73.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.619     0.524    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.648 r  u_inst_clk_div_0/clk_out_q_i_1__1/O
                         net (fo=1, routed)           0.000     0.648    u_inst_clk_div_0/clk_out_d
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.551   198.427    
                         clock uncertainty           -0.289   198.138    
    SLICE_X34Y47         FDPE (Setup_fdpe_C_D)        0.077   198.215    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.215    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                197.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.529%)  route 0.369ns (66.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           0.369    -0.016    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.029 r  u_inst_clk_div_0/clk_out_q_i_1__1/O
                         net (fo=1, routed)           0.000     0.029    u_inst_clk_div_0/clk_out_d
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.410    -0.512    
    SLICE_X34Y47         FDPE (Hold_fdpe_C_D)         0.120    -0.392    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.252ns (40.533%)  route 0.370ns (59.467%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.370    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.096 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.397    -0.525    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.420    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.249ns (39.037%)  route 0.389ns (60.963%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.389     0.005    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.050 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.113 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.113    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.413    -0.509    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.404    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.251ns (39.550%)  route 0.384ns (60.450%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.384    -0.001    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.044 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.044    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.109 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.109    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.397    -0.525    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.420    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.256ns (40.148%)  route 0.382ns (59.852%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.382    -0.003    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.042 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.042    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.112 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.112    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.397    -0.525    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.420    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.377ns (50.488%)  route 0.370ns (49.512%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.370    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.221 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.221    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.413    -0.509    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.100    -0.409    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.631    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X34Y47     u_inst_clk_div_0/clk_out_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X35Y48     u_inst_clk_div_0/counter_q_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X34Y47     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X34Y47     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X34Y47     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X34Y47     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y47     u_inst_clk_div_0/counter_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.825ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 1.252ns (43.502%)  route 1.626ns (56.498%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.626     0.531    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.655 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.655    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.056 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.327 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.327    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.548   198.424    
                         clock uncertainty           -0.318   198.107    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.046   198.153    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.153    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                196.825    

Slack (MET) :             197.089ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 1.220ns (45.947%)  route 1.435ns (54.053%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.435     0.341    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.465 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.465    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.105 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.105    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                197.089    

Slack (MET) :             197.149ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.160ns (44.697%)  route 1.435ns (55.303%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.435     0.341    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.465 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.465    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.045 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.045    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                197.149    

Slack (MET) :             197.330ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.004ns (41.590%)  route 1.410ns (58.410%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.410     0.316    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.440 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.440    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.864 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.864    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                197.330    

Slack (MET) :             197.507ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.827ns (36.968%)  route 1.410ns (63.032%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.410     0.316    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.440 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.440    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.687 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.687    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                197.507    

Slack (MET) :             197.539ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.580ns (26.379%)  route 1.619ns (73.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.619     0.524    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.648 r  u_inst_clk_div_0/clk_out_q_i_1__1/O
                         net (fo=1, routed)           0.000     0.648    u_inst_clk_div_0/clk_out_d
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.551   198.427    
                         clock uncertainty           -0.318   198.110    
    SLICE_X34Y47         FDPE (Setup_fdpe_C_D)        0.077   198.187    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.187    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                197.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.529%)  route 0.369ns (66.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           0.369    -0.016    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.029 r  u_inst_clk_div_0/clk_out_q_i_1__1/O
                         net (fo=1, routed)           0.000     0.029    u_inst_clk_div_0/clk_out_d
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.410    -0.512    
                         clock uncertainty            0.318    -0.195    
    SLICE_X34Y47         FDPE (Hold_fdpe_C_D)         0.120    -0.075    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.252ns (40.533%)  route 0.370ns (59.467%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.370    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.096 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.397    -0.525    
                         clock uncertainty            0.318    -0.208    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.103    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.249ns (39.037%)  route 0.389ns (60.963%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.389     0.005    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.050 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.113 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.113    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.413    -0.509    
                         clock uncertainty            0.318    -0.192    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.087    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.251ns (39.550%)  route 0.384ns (60.450%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.384    -0.001    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.044 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.044    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.109 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.109    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.397    -0.525    
                         clock uncertainty            0.318    -0.208    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.103    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.256ns (40.148%)  route 0.382ns (59.852%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.382    -0.003    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.042 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.042    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.112 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.112    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.397    -0.525    
                         clock uncertainty            0.318    -0.208    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.103    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.377ns (50.488%)  route 0.370ns (49.512%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.370    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.221 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.221    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.413    -0.509    
                         clock uncertainty            0.318    -0.192    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.100    -0.092    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.313    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.825ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 1.252ns (43.502%)  route 1.626ns (56.498%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.626     0.531    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.655 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.655    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.056 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.056    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.327 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.327    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.548   198.424    
                         clock uncertainty           -0.318   198.107    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.046   198.153    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.153    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                196.825    

Slack (MET) :             197.089ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 1.220ns (45.947%)  route 1.435ns (54.053%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.435     0.341    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.465 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.465    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.105 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.105    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                197.089    

Slack (MET) :             197.149ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.160ns (44.697%)  route 1.435ns (55.303%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.435     0.341    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.465 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.465    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.045 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.045    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                197.149    

Slack (MET) :             197.330ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.004ns (41.590%)  route 1.410ns (58.410%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.410     0.316    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.440 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.440    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.864 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.864    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                197.330    

Slack (MET) :             197.507ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.827ns (36.968%)  route 1.410ns (63.032%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.410     0.316    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.440 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.440    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.687 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.687    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.573   198.449    
                         clock uncertainty           -0.318   198.132    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.062   198.194    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.194    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                197.507    

Slack (MET) :             197.539ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.580ns (26.379%)  route 1.619ns (73.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 197.876 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.565    -1.551    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.095 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=5, routed)           1.619     0.524    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.648 r  u_inst_clk_div_0/clk_out_q_i_1__1/O
                         net (fo=1, routed)           0.000     0.648    u_inst_clk_div_0/clk_out_d
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445   197.876    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.551   198.427    
                         clock uncertainty           -0.318   198.110    
    SLICE_X34Y47         FDPE (Setup_fdpe_C_D)        0.077   198.187    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.187    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                197.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.529%)  route 0.369ns (66.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=4, routed)           0.369    -0.016    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.029 r  u_inst_clk_div_0/clk_out_q_i_1__1/O
                         net (fo=1, routed)           0.000     0.029    u_inst_clk_div_0/clk_out_d
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.410    -0.512    
                         clock uncertainty            0.318    -0.195    
    SLICE_X34Y47         FDPE (Hold_fdpe_C_D)         0.120    -0.075    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.252ns (40.533%)  route 0.370ns (59.467%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.370    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.096 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.096    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.397    -0.525    
                         clock uncertainty            0.318    -0.208    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.103    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.249ns (39.037%)  route 0.389ns (60.963%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.389     0.005    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.050 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.113 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.113    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.413    -0.509    
                         clock uncertainty            0.318    -0.192    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.087    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.251ns (39.550%)  route 0.384ns (60.450%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.384    -0.001    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.044 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.044    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.109 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.109    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.397    -0.525    
                         clock uncertainty            0.318    -0.208    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.103    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.256ns (40.148%)  route 0.382ns (59.852%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.382    -0.003    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.042 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.042    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.112 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.112    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.397    -0.525    
                         clock uncertainty            0.318    -0.208    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.105    -0.103    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.377ns (50.488%)  route 0.370ns (49.512%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.563    -0.525    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=5, routed)           0.370    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.221 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.221    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_3
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.413    -0.509    
                         clock uncertainty            0.318    -0.192    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.100    -0.092    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.313    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           228 Endpoints
Min Delay           228 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            spd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.226ns  (logic 3.965ns (63.689%)  route 2.261ns (36.311%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDPE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
    SLICE_X3Y58          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/Q
                         net (fo=1, routed)           2.261     2.717    spd_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.509     6.226 r  spd_OBUF_inst/O
                         net (fo=0)                   0.000     6.226    spd
    L18                                                               r  spd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.121ns  (logic 4.033ns (65.886%)  route 2.088ns (34.114%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDPE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
    SLICE_X2Y55          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/Q
                         net (fo=1, routed)           2.088     2.606    dir_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.515     6.121 r  dir_OBUF_inst/O
                         net (fo=0)                   0.000     6.121    dir
    L17                                                               r  dir (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_1/clk_out_q_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.068ns  (logic 1.466ns (28.922%)  route 3.602ns (71.078%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.602     5.068    u_inst_clk_div_1/AR[0]
    SLICE_X36Y46         FDPE                                         f  u_inst_clk_div_1/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_2/counter_q_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.025ns  (logic 1.466ns (29.166%)  route 3.559ns (70.834%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.559     5.025    u_inst_clk_div_2/AR[0]
    SLICE_X8Y69          FDCE                                         f  u_inst_clk_div_2/counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_2/counter_q_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.025ns  (logic 1.466ns (29.166%)  route 3.559ns (70.834%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.559     5.025    u_inst_clk_div_2/AR[0]
    SLICE_X8Y69          FDCE                                         f  u_inst_clk_div_2/counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_2/counter_q_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.025ns  (logic 1.466ns (29.166%)  route 3.559ns (70.834%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.559     5.025    u_inst_clk_div_2/AR[0]
    SLICE_X8Y69          FDCE                                         f  u_inst_clk_div_2/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_2/counter_q_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.887ns  (logic 1.466ns (29.992%)  route 3.421ns (70.008%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.421     4.887    u_inst_clk_div_2/AR[0]
    SLICE_X8Y68          FDCE                                         f  u_inst_clk_div_2/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_2/counter_q_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.887ns  (logic 1.466ns (29.992%)  route 3.421ns (70.008%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.421     4.887    u_inst_clk_div_2/AR[0]
    SLICE_X8Y68          FDCE                                         f  u_inst_clk_div_2/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_2/counter_q_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.887ns  (logic 1.466ns (29.992%)  route 3.421ns (70.008%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.421     4.887    u_inst_clk_div_2/AR[0]
    SLICE_X8Y68          FDCE                                         f  u_inst_clk_div_2/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_2/counter_q_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.887ns  (logic 1.466ns (29.992%)  route 3.421ns (70.008%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.421     4.887    u_inst_clk_div_2/AR[0]
    SLICE_X8Y68          FDCE                                         f  u_inst_clk_div_2/counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.588%)  route 0.120ns (48.412%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[5]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[5]/Q
                         net (fo=1, routed)           0.120     0.248    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[5]
    SLICE_X3Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[6]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[6]/Q
                         net (fo=1, routed)           0.115     0.256    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[6]
    SLICE_X3Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.729%)  route 0.137ns (49.271%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[8]/C
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[8]/Q
                         net (fo=1, routed)           0.137     0.278    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[8]
    SLICE_X4Y60          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.478%)  route 0.138ns (49.522%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/Q
                         net (fo=1, routed)           0.138     0.279    u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg_n_0_[8]
    SLICE_X4Y59          FDPE                                         r  u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.128ns (43.778%)  route 0.164ns (56.222%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[9]/C
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[9]/Q
                         net (fo=1, routed)           0.164     0.292    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[9]
    SLICE_X4Y60          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.504%)  route 0.162ns (53.496%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[4]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[4]/Q
                         net (fo=1, routed)           0.162     0.303    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[4]
    SLICE_X3Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/Q
                         net (fo=7, routed)           0.121     0.262    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]
    SLICE_X2Y56          LUT6 (Prop_lut6_I5_O)        0.045     0.307 r  u_inst_pwm/u_inst_pwm_dir/counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.307    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[4]
    SLICE_X2Y56          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.555%)  route 0.180ns (58.445%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[7]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[7]/Q
                         net (fo=1, routed)           0.180     0.308    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[7]
    SLICE_X3Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[0]/C
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[0]/Q
                         net (fo=1, routed)           0.169     0.310    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[0]
    SLICE_X3Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/Q
                         net (fo=7, routed)           0.125     0.266    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]
    SLICE_X2Y56          LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.311    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[5]
    SLICE_X2Y56          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    23.247 f  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    23.247 f  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.278%)  route 3.540ns (70.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.540     5.006    u_inst_clk_div_0/AR[0]
    SLICE_X34Y47         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.278%)  route 3.540ns (70.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.540     5.006    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.278%)  route 3.540ns (70.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.540     5.006    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.278%)  route 3.540ns (70.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.540     5.006    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.278%)  route 3.540ns (70.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.540     5.006    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 1.466ns (30.802%)  route 3.293ns (69.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.293     4.758    u_inst_clk_div_0/AR[0]
    SLICE_X35Y48         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.234ns (14.155%)  route 1.417ns (85.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.417     1.650    u_inst_clk_div_0/AR[0]
    SLICE_X35Y48         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.234ns (13.543%)  route 1.491ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.491     1.725    u_inst_clk_div_0/AR[0]
    SLICE_X34Y47         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.234ns (13.543%)  route 1.491ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.491     1.725    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.234ns (13.543%)  route 1.491ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.491     1.725    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.234ns (13.543%)  route 1.491ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.491     1.725    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.234ns (13.543%)  route 1.491ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.491     1.725    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.278%)  route 3.540ns (70.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.540     5.006    u_inst_clk_div_0/AR[0]
    SLICE_X34Y47         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.278%)  route 3.540ns (70.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.540     5.006    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.278%)  route 3.540ns (70.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.540     5.006    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.278%)  route 3.540ns (70.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.540     5.006    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.466ns (29.278%)  route 3.540ns (70.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.540     5.006    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 1.466ns (30.802%)  route 3.293ns (69.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.293     4.758    u_inst_clk_div_0/AR[0]
    SLICE_X35Y48         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           1.445    -2.124    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.234ns (14.155%)  route 1.417ns (85.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.417     1.650    u_inst_clk_div_0/AR[0]
    SLICE_X35Y48         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y48         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.234ns (13.543%)  route 1.491ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.491     1.725    u_inst_clk_div_0/AR[0]
    SLICE_X34Y47         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X34Y47         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.234ns (13.543%)  route 1.491ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.491     1.725    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.234ns (13.543%)  route 1.491ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.491     1.725    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.234ns (13.543%)  route 1.491ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.491     1.725    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.234ns (13.543%)  route 1.491ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.491     1.725    u_inst_clk_div_0/AR[0]
    SLICE_X35Y47         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X35Y47         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C





