

******* Archived project restoration attempt on Tue Feb 04 11:56:03 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 17:06:48 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 17:16:19 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 17:24:51 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:16:08 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:17:46 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:18:30 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:19:34 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:20:20 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:21:15 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:23:47 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:25:23 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:27:37 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:28:46 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 18:30:05 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 21:29:38 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 21:39:51 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 21:44:51 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 21:51:49 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 22:07:07 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 22:14:47 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 22:27:59 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 22:29:34 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 22:41:42 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 22:44:25 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 22:46:03 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 23:06:07 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 23:12:10 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 23:19:55 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 23:27:45 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 23:28:31 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 23:34:08 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 23:38:50 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 23:44:00 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 06 23:50:00 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 07 00:08:12 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 07 00:09:57 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 07 00:10:52 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 07 00:11:19 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 07 00:11:46 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 07 00:20:10 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 07 00:26:13 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 07 00:32:09 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 07 00:37:46 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sat Feb 08 16:34:20 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Feb 09 00:58:53 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Feb 09 01:00:17 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Feb 09 01:25:51 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Feb 09 01:41:18 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Feb 09 01:48:21 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Feb 09 18:53:49 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Feb 09 18:55:48 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab2/lab2_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Feb 11 09:45:25 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 20:51:20 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 20:52:19 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 21:14:44 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 21:18:16 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 21:53:41 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 21:55:14 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 21:57:29 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 22:09:27 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 22:10:06 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 22:20:27 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 23:06:25 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 23:20:54 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 23:22:55 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 23:38:06 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 12 23:51:46 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 13 00:01:05 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 13 00:02:43 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 19 17:14:50 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 19 17:46:37 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Feb 19 17:51:54 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 20 01:41:33 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 20 11:51:04 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Feb 20 12:27:44 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 02:03:31 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 02:21:12 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 02:36:35 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 04:03:29 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 04:16:07 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 04:48:55 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 05:03:07 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 05:13:05 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 05:26:52 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 05:47:55 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 05:48:49 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 05:50:28 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 05:51:20 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Feb 21 06:08:09 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/simple_ipod_solution_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 21:25:26 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 21:26:32 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 21:27:03 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 21:28:06 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 21:28:48 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 21:37:16 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 21:40:01 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 21:59:23 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 22:27:28 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 22:30:30 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 22:32:43 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Mon Mar 02 22:37:55 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 19:46:13 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 20:57:10 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 20:58:35 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:00:35 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:01:26 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:02:35 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:04:47 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:07:51 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:08:24 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:11:22 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:12:32 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:15:52 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:16:44 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:17:23 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:19:26 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:20:18 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:20:45 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:24:32 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:25:20 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:26:21 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:29:56 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:33:26 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:34:13 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:34:50 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:38:31 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:44:50 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 21:53:18 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 22:01:34 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 22:11:25 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 22:22:55 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Tue Mar 03 22:26:45 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 00:03:25 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 01:32:17 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 09:26:54 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 09:34:17 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 09:39:47 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 09:42:31 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 09:48:57 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 09:50:23 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 09:51:39 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 09:55:10 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:04:58 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:05:23 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:10:43 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:21:11 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:26:33 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:28:19 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:34:09 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:34:29 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:51:30 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:51:48 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:52:08 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:53:06 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:53:46 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:54:33 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:57:34 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 10:58:05 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 11:17:27 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 11:20:16 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 11:24:18 2020
Source archive file:	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	M:/UBC/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


<<<<<<< Updated upstream
******* Archived project restoration attempt on Wed Mar 04 19:58:40 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 20:11:17 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 20:22:17 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 20:34:34 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 20:48:32 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 20:56:21 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:03:44 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:08:43 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:17:53 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:26:24 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:38:15 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:39:02 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:39:34 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:44:19 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:51:53 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:55:17 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 21:57:55 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 22:01:56 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 22:10:04 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 22:14:52 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 22:20:14 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 22:27:19 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 22:30:36 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 22:36:19 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Wed Mar 04 22:41:25 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
=======
******* Archived project restoration attempt on Wed Mar 04 20:01:02 2020
Source archive file:	C:/Users/Dennis/Documents/4th Year/Term 2/CPEN 311/Labs and Homework/Solutions/All Labs/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/Users/Dennis/Documents/4th Year/Term 2/CPEN 311/Labs and Homework/Solutions/All Labs/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
>>>>>>> Stashed changes
		 - successfully.


<<<<<<< HEAD
******* Archived project restoration attempt on Thu Mar 05 16:25:09 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
=======
******* Archived project restoration attempt on Thu Mar 05 16:18:56 2020
Source archive file:	C:/Users/Dennis/Documents/4th Year/Term 2/CPEN 311/Labs and Homework/Solutions/All Labs/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/Users/Dennis/Documents/4th Year/Term 2/CPEN 311/Labs and Homework/Solutions/All Labs/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 16:20:08 2020
Source archive file:	C:/Users/Dennis/Documents/4th Year/Term 2/CPEN 311/Labs and Homework/Solutions/All Labs/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/Users/Dennis/Documents/4th Year/Term 2/CPEN 311/Labs and Homework/Solutions/All Labs/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
>>>>>>> 48679a2f2b1ad05ce37b293fde52e8a64b6dc1af
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 16:26:49 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 16:37:05 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 21:52:37 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 21:54:30 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 21:55:58 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 21:57:04 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 21:57:47 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 22:03:26 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 22:04:08 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 22:12:29 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 22:31:28 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 22:56:22 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 22:58:25 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 22:59:00 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 23:24:19 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 23:50:11 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 23:50:59 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Mar 05 23:56:24 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 00:02:04 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 00:03:47 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 00:07:58 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 00:15:37 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 00:23:33 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 00:39:21 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 00:41:32 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 00:51:09 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 00:52:10 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 01:00:15 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 01:07:18 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 01:10:50 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 01:17:59 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 01:25:29 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 01:30:47 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 01:53:55 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 02:01:51 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Fri Mar 06 02:15:20 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/speed_reg_control.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab4/lab4_template_de1soc/db/rc4_tmp_qic_import/
		 - successfully.
