Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 29 16:55:25 2021
| Host         : STAS-W10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UPzynq20_test_design_wrapper_timing_summary_routed.rpt -pb UPzynq20_test_design_wrapper_timing_summary_routed.pb -rpx UPzynq20_test_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : UPzynq20_test_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/axi_araddr_reg[4]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/axi_araddr_reg[5]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/axi_araddr_reg[5]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/axi_araddr_reg[6]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/axi_araddr_reg[6]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.428        0.000                      0                14090        0.073        0.000                      0                14090        9.230        0.000                       0                  5634  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.428        0.000                      0                14090        0.073        0.000                      0                14090        9.230        0.000                       0                  5634  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.428ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.456ns (5.965%)  route 7.188ns (94.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 22.015 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.276     2.218    UPzynq20_test_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.341     2.559 f  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.621     3.180    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/s00_axi_aresetn
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.115     3.295 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/axi_awready_i_1/O
                         net (fo=958, routed)         6.568     9.862    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg4_reg[0]_0
    SLICE_X58Y50         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.156    22.015    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y50         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.094    22.108    
                         clock uncertainty           -0.302    21.806    
    SLICE_X58Y50         FDRE (Setup_fdre_C_R)       -0.516    21.290    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                 11.428    

Slack (MET) :             11.428ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.456ns (5.965%)  route 7.188ns (94.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 22.015 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.276     2.218    UPzynq20_test_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.341     2.559 f  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.621     3.180    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/s00_axi_aresetn
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.115     3.295 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/axi_awready_i_1/O
                         net (fo=958, routed)         6.568     9.862    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg4_reg[0]_0
    SLICE_X58Y50         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.156    22.015    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y50         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.094    22.108    
                         clock uncertainty           -0.302    21.806    
    SLICE_X58Y50         FDRE (Setup_fdre_C_R)       -0.516    21.290    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                 11.428    

Slack (MET) :             11.428ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.456ns (5.965%)  route 7.188ns (94.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 22.015 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.276     2.218    UPzynq20_test_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.341     2.559 f  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.621     3.180    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/s00_axi_aresetn
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.115     3.295 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/axi_awready_i_1/O
                         net (fo=958, routed)         6.568     9.862    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg4_reg[0]_0
    SLICE_X58Y50         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.156    22.015    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y50         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.094    22.108    
                         clock uncertainty           -0.302    21.806    
    SLICE_X58Y50         FDRE (Setup_fdre_C_R)       -0.516    21.290    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                 11.428    

Slack (MET) :             11.428ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.456ns (5.965%)  route 7.188ns (94.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 22.015 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.276     2.218    UPzynq20_test_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.341     2.559 f  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.621     3.180    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/s00_axi_aresetn
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.115     3.295 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/axi_awready_i_1/O
                         net (fo=958, routed)         6.568     9.862    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg4_reg[0]_0
    SLICE_X58Y50         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.156    22.015    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y50         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.094    22.108    
                         clock uncertainty           -0.302    21.806    
    SLICE_X58Y50         FDRE (Setup_fdre_C_R)       -0.516    21.290    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                 11.428    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.456ns (6.211%)  route 6.885ns (93.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 22.014 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.276     2.218    UPzynq20_test_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.341     2.559 f  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.621     3.180    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/s00_axi_aresetn
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.115     3.295 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/axi_awready_i_1/O
                         net (fo=958, routed)         6.265     9.559    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg4_reg[0]_0
    SLICE_X54Y51         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.155    22.014    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y51         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.094    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X54Y51         FDRE (Setup_fdre_C_R)       -0.516    21.289    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.289    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.456ns (6.211%)  route 6.885ns (93.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 22.014 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.276     2.218    UPzynq20_test_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.341     2.559 f  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.621     3.180    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/s00_axi_aresetn
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.115     3.295 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/axi_awready_i_1/O
                         net (fo=958, routed)         6.265     9.559    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg4_reg[0]_0
    SLICE_X54Y51         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.155    22.014    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y51         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.094    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X54Y51         FDRE (Setup_fdre_C_R)       -0.516    21.289    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.289    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.456ns (6.211%)  route 6.885ns (93.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 22.014 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.276     2.218    UPzynq20_test_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.341     2.559 f  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.621     3.180    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/s00_axi_aresetn
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.115     3.295 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/axi_awready_i_1/O
                         net (fo=958, routed)         6.265     9.559    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg4_reg[0]_0
    SLICE_X54Y51         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.155    22.014    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y51         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.094    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X54Y51         FDRE (Setup_fdre_C_R)       -0.516    21.289    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.289    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.456ns (6.211%)  route 6.885ns (93.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 22.014 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.276     2.218    UPzynq20_test_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.341     2.559 f  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.621     3.180    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/s00_axi_aresetn
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.115     3.295 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/axi_awready_i_1/O
                         net (fo=958, routed)         6.265     9.559    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg4_reg[0]_0
    SLICE_X54Y51         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.155    22.014    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y51         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                         clock pessimism              0.094    22.107    
                         clock uncertainty           -0.302    21.805    
    SLICE_X54Y51         FDRE (Setup_fdre_C_R)       -0.516    21.289    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.289    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.781ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 1.009ns (12.780%)  route 6.886ns (87.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 22.002 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      0.912     3.173 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=89, routed)          6.886    10.059    UPzynq20_test_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[15]
    SLICE_X30Y83         LUT4 (Prop_lut4_I3_O)        0.097    10.156 r  UPzynq20_test_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=1, routed)           0.000    10.156    UPzynq20_test_design_i/axi_gpio_5/U0/gpio_core_1/D[6]
    SLICE_X30Y83         FDSE                                         r  UPzynq20_test_design_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.143    22.002    UPzynq20_test_design_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y83         FDSE                                         r  UPzynq20_test_design_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                         clock pessimism              0.168    22.170    
                         clock uncertainty           -0.302    21.868    
    SLICE_X30Y83         FDSE (Setup_fdse_C_D)        0.069    21.937    UPzynq20_test_design_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         21.937    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                 11.781    

Slack (MET) :             12.061ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.456ns (6.554%)  route 6.502ns (93.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 21.962 - 20.000 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.276     2.218    UPzynq20_test_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.341     2.559 f  UPzynq20_test_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.621     3.180    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/s00_axi_aresetn
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.115     3.295 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/axi_awready_i_1/O
                         net (fo=958, routed)         5.881     9.176    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg4_reg[0]_0
    SLICE_X50Y52         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        1.103    21.962    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y52         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.094    22.055    
                         clock uncertainty           -0.302    21.753    
    SLICE_X50Y52         FDRE (Setup_fdre_C_R)       -0.516    21.237    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         21.237    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                 12.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.575     0.911    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y92         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.109     1.184    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y93         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.844     1.210    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.837%)  route 0.269ns (59.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.551     0.887    UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X49Y86         FDRE                                         r  UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  UPzynq20_test_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=20, routed)          0.269     1.297    UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/bus2ip_cs
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.342 r  UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1//i_/O
                         net (fo=1, routed)           0.000     1.342    UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck
    SLICE_X50Y86         FDRE                                         r  UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.815     1.181    UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120     1.266    UPzynq20_test_design_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.430%)  route 0.099ns (43.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.555     0.891    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y91         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.099     1.117    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X38Y90         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.823     1.189    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.037    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.207%)  route 0.140ns (49.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.555     0.891    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y92         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.140     1.171    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y92         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.823     1.189    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y92         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.087    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.305%)  route 0.164ns (53.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.555     0.891    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y91         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.164     1.195    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y91         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.824     1.190    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.210ns (42.388%)  route 0.285ns (57.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.578     0.914    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y50         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.164     1.078 f  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.285     1.363    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X58Y49         LUT3 (Prop_lut3_I2_O)        0.046     1.409 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe[2]_i_1/O
                         net (fo=1, routed)           0.000     1.409    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe[2]_i_1_n_0
    SLICE_X58Y49         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.853     1.219    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y49         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe_reg[2]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.131     1.320    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.272%)  route 0.285ns (57.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.578     0.914    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y50         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.285     1.363    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X58Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.408 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe[10]_i_1/O
                         net (fo=1, routed)           0.000     1.408    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe[10]_i_1_n_0
    SLICE_X58Y49         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.853     1.219    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y49         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe_reg[10]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.120     1.309    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v1_0_S00_AXI_inst/DataBus_tristate_oe_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.555     0.891    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y91         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.097     1.128    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X38Y90         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.823     1.189    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.641     0.977    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y101        FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.053     1.171    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[8]
    SLICE_X32Y101        LUT5 (Prop_lut5_I3_O)        0.045     1.216 r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.216    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0_n_0
    SLICE_X32Y101        FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.912     1.278    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y101        FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism             -0.288     0.990    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.121     1.111    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.678%)  route 0.053ns (27.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.576     0.912    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y58         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_reg[1]/Q
                         net (fo=1, routed)           0.053     1.106    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection[1]
    SLICE_X58Y58         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5634, routed)        0.846     1.212    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y58         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_buf_reg[1]/C
                         clock pessimism             -0.287     0.925    
    SLICE_X58Y58         FDRE (Hold_fdre_C_D)         0.076     1.001    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X37Y88    UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y95    UPzynq20_test_design_i/IP_AXI_LEDS_2/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y95    UPzynq20_test_design_i/IP_AXI_LEDS_2/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y95    UPzynq20_test_design_i/IP_AXI_LEDS_2/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y81    UPzynq20_test_design_i/IP_AXI_LEDS_2/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y95    UPzynq20_test_design_i/IP_AXI_LEDS_2/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y95    UPzynq20_test_design_i/IP_AXI_LEDS_2/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y81    UPzynq20_test_design_i/IP_AXI_LEDS_2/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y81    UPzynq20_test_design_i/IP_AXI_LEDS_2/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y91    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y91    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y91    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y91    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y96    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y92    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y96    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y92    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y90    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y91    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y91    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y91    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y91    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X38Y91    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



