m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time67/sim
vshift_reg_pipo_buggy
Z0 !s110 1695146765
!i10b 1
!s100 P`adEnc0V3NF1k5z9K`J`2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
ICO?[@9^@5@27<52:8O6:=0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time68/sim
w1695146661
8C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time68/shift_reg_pipo_buggy.v
FC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time68/shift_reg_pipo_buggy.v
!i122 0
L0 1 16
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1695146765.000000
!s107 C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time68/shift_reg_pipo_buggy.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time68/shift_reg_pipo_buggy.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtb_shift_reg_pipo_buggy
R0
!i10b 1
!s100 Yngi_O[m88Pa<@AaRWSG80
R1
IQcY]3A4VjQNF?PQC0SW:J3
R2
R3
w1695146718
8C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time68/tb_shift_reg_pipo_buggy.v
FC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time68/tb_shift_reg_pipo_buggy.v
!i122 1
L0 2 71
R4
r1
!s85 0
31
R5
!s107 C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time68/tb_shift_reg_pipo_buggy.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time68/tb_shift_reg_pipo_buggy.v|
!i113 1
R6
R7
