<stg><name>get_index_from_z</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph:1 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="3">
<![CDATA[
.lr.ph:3 %idxprom = zext i3 %layer_read

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:4 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph:5 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:0 %z_value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_value

]]></Node>
<StgValue><ssdm name="z_value_read"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_13, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph:5 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph:6 %rhs = sext i32 %z_value_read

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:7 %br_ln587 = br void

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i_04 = phi i8 0, void %.lr.ph, i8 %i, void %.split

]]></Node>
<StgValue><ssdm name="i_04"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %i = add i8 %i_04, i8 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
:5 %zext_ln587 = zext i8 %i_04

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %icmp_ln587 = icmp_slt  i32 %zext_ln587, i32 %GDn_points_load

]]></Node>
<StgValue><ssdm name="icmp_ln587"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln587 = br i1 %icmp_ln587, void %._crit_edge.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="8" op_3_bw="1">
<![CDATA[
.split:1 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1, i3 %layer_read, i8 %i_04, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:2 %or_ln215 = or i12 %tmp, i12 1

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.split:3 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln215

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="12">
<![CDATA[
.split:5 %lhs = load i12 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="12">
<![CDATA[
.split:5 %lhs = load i12 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %index = phi i8 0, void %.lr.ph, i8 %index_1, void %.split

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %minVal = phi i64 9223372036854775807, void %.lr.ph, i64 %minVal_1, void %.split

]]></Node>
<StgValue><ssdm name="minVal"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="33" op_0_bw="32">
<![CDATA[
.split:6 %sext_ln215 = sext i32 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split:7 %ret = sub i33 %sext_ln215, i33 %rhs

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split:8 %sub_ln180 = sub i33 0, i33 %ret

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split:9 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret, i32 32

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split:10 %diff = select i1 %tmp_26, i33 %sub_ln180, i33 %ret

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln583 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln583"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="33">
<![CDATA[
.split:11 %sext_ln589 = sext i33 %diff

]]></Node>
<StgValue><ssdm name="sext_ln589"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:12 %icmp_ln590 = icmp_slt  i64 %sext_ln589, i64 %minVal

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %minVal_1 = select i1 %icmp_ln590, i64 %sext_ln589, i64 %minVal

]]></Node>
<StgValue><ssdm name="minVal_1"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:14 %index_1 = select i1 %icmp_ln590, i8 %i_04, i8 %index

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.split:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln598 = ret i8 %index

]]></Node>
<StgValue><ssdm name="ret_ln598"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
