--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PongGame2018fall_JJS_JJS.twx PongGame2018fall_JJS_JJS.ncd
-o PongGame2018fall_JJS_JJS.twr PongGame2018fall_JJS_JJS.pcf

Design file:              PongGame2018fall_JJS_JJS.ncd
Physical constraint file: PongGame2018fall_JJS_JJS.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    7.472(R)|      SLOW  |   -0.249(R)|      SLOW  |Clock_BUFGP       |   0.000|
rota1       |    1.615(R)|      SLOW  |   -0.951(R)|      FAST  |Clock_BUFGP       |   0.000|
rota2       |    1.616(R)|      SLOW  |   -0.942(R)|      FAST  |Clock_BUFGP       |   0.000|
rotb1       |    1.556(R)|      SLOW  |   -0.922(R)|      FAST  |Clock_BUFGP       |   0.000|
rotb2       |    1.256(R)|      SLOW  |   -0.733(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
blue<0>     |        15.910(R)|      SLOW  |         5.947(R)|      FAST  |Clock_BUFGP       |   0.000|
blue<1>     |        15.743(R)|      SLOW  |         5.818(R)|      FAST  |Clock_BUFGP       |   0.000|
blue<2>     |        21.969(R)|      SLOW  |         7.151(R)|      FAST  |Clock_BUFGP       |   0.000|
blue<3>     |        13.997(R)|      SLOW  |         4.832(R)|      FAST  |Clock_BUFGP       |   0.000|
green<0>    |        14.805(R)|      SLOW  |         6.521(R)|      FAST  |Clock_BUFGP       |   0.000|
green<1>    |        21.434(R)|      SLOW  |         5.271(R)|      FAST  |Clock_BUFGP       |   0.000|
green<2>    |        13.624(R)|      SLOW  |         5.710(R)|      FAST  |Clock_BUFGP       |   0.000|
green<3>    |        21.352(R)|      SLOW  |         4.518(R)|      FAST  |Clock_BUFGP       |   0.000|
hsync       |        10.336(R)|      SLOW  |         4.970(R)|      FAST  |Clock_BUFGP       |   0.000|
red<0>      |        14.665(R)|      SLOW  |         6.437(R)|      FAST  |Clock_BUFGP       |   0.000|
red<1>      |        21.722(R)|      SLOW  |         5.457(R)|      FAST  |Clock_BUFGP       |   0.000|
red<2>      |        13.438(R)|      SLOW  |         5.603(R)|      FAST  |Clock_BUFGP       |   0.000|
red<3>      |        15.308(R)|      SLOW  |         5.102(R)|      FAST  |Clock_BUFGP       |   0.000|
vsync       |         9.913(R)|      SLOW  |         4.830(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    8.122|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 02 16:19:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4593 MB



