<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › dw_dmac_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>dw_dmac_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for the Synopsys DesignWare AHB DMA Controller</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2007 Atmel Corporation</span>
<span class="cm"> * Copyright (C) 2010-2011 ST Microelectronics</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/dw_dmac.h&gt;</span>

<span class="cp">#define DW_DMA_MAX_NR_CHANNELS	8</span>

<span class="cm">/* flow controller */</span>
<span class="k">enum</span> <span class="n">dw_dma_fc</span> <span class="p">{</span>
	<span class="n">DW_DMA_FC_D_M2M</span><span class="p">,</span>
	<span class="n">DW_DMA_FC_D_M2P</span><span class="p">,</span>
	<span class="n">DW_DMA_FC_D_P2M</span><span class="p">,</span>
	<span class="n">DW_DMA_FC_D_P2P</span><span class="p">,</span>
	<span class="n">DW_DMA_FC_P_P2M</span><span class="p">,</span>
	<span class="n">DW_DMA_FC_SP_P2P</span><span class="p">,</span>
	<span class="n">DW_DMA_FC_P_M2P</span><span class="p">,</span>
	<span class="n">DW_DMA_FC_DP_P2P</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Redefine this macro to handle differences between 32- and 64-bit</span>
<span class="cm"> * addressing, big vs. little endian, etc.</span>
<span class="cm"> */</span>
<span class="cp">#define DW_REG(name)		u32 name; u32 __pad_##name</span>

<span class="cm">/* Hardware register definitions. */</span>
<span class="k">struct</span> <span class="n">dw_dma_chan_regs</span> <span class="p">{</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">SAR</span><span class="p">);</span>		<span class="cm">/* Source Address Register */</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">DAR</span><span class="p">);</span>		<span class="cm">/* Destination Address Register */</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">LLP</span><span class="p">);</span>		<span class="cm">/* Linked List Pointer */</span>
	<span class="n">u32</span>	<span class="n">CTL_LO</span><span class="p">;</span>		<span class="cm">/* Control Register Low */</span>
	<span class="n">u32</span>	<span class="n">CTL_HI</span><span class="p">;</span>		<span class="cm">/* Control Register High */</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">SSTAT</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">DSTAT</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">SSTATAR</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">DSTATAR</span><span class="p">);</span>
	<span class="n">u32</span>	<span class="n">CFG_LO</span><span class="p">;</span>		<span class="cm">/* Configuration Register Low */</span>
	<span class="n">u32</span>	<span class="n">CFG_HI</span><span class="p">;</span>		<span class="cm">/* Configuration Register High */</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">SGR</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">DSR</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dw_dma_irq_regs</span> <span class="p">{</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">XFER</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">BLOCK</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">SRC_TRAN</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">DST_TRAN</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">ERROR</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dw_dma_regs</span> <span class="p">{</span>
	<span class="cm">/* per-channel registers */</span>
	<span class="k">struct</span> <span class="n">dw_dma_chan_regs</span>	<span class="n">CHAN</span><span class="p">[</span><span class="n">DW_DMA_MAX_NR_CHANNELS</span><span class="p">];</span>

	<span class="cm">/* irq handling */</span>
	<span class="k">struct</span> <span class="n">dw_dma_irq_regs</span>	<span class="n">RAW</span><span class="p">;</span>		<span class="cm">/* r */</span>
	<span class="k">struct</span> <span class="n">dw_dma_irq_regs</span>	<span class="n">STATUS</span><span class="p">;</span>		<span class="cm">/* r (raw &amp; mask) */</span>
	<span class="k">struct</span> <span class="n">dw_dma_irq_regs</span>	<span class="n">MASK</span><span class="p">;</span>		<span class="cm">/* rw (set = irq enabled) */</span>
	<span class="k">struct</span> <span class="n">dw_dma_irq_regs</span>	<span class="n">CLEAR</span><span class="p">;</span>		<span class="cm">/* w (ack, affects &quot;raw&quot;) */</span>

	<span class="n">DW_REG</span><span class="p">(</span><span class="n">STATUS_INT</span><span class="p">);</span>			<span class="cm">/* r */</span>

	<span class="cm">/* software handshaking */</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">REQ_SRC</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">REQ_DST</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">SGL_REQ_SRC</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">SGL_REQ_DST</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">LAST_SRC</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">LAST_DST</span><span class="p">);</span>

	<span class="cm">/* miscellaneous */</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">CFG</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">CH_EN</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">ID</span><span class="p">);</span>
	<span class="n">DW_REG</span><span class="p">(</span><span class="n">TEST</span><span class="p">);</span>

	<span class="cm">/* optional encoded params, 0x3c8..0x3 */</span>
<span class="p">};</span>

<span class="cm">/* Bitfields in CTL_LO */</span>
<span class="cp">#define DWC_CTLL_INT_EN		(1 &lt;&lt; 0)	</span><span class="cm">/* irqs enabled? */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_DST_WIDTH(n)	((n)&lt;&lt;1)	</span><span class="cm">/* bytes per element */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_SRC_WIDTH(n)	((n)&lt;&lt;4)</span>
<span class="cp">#define DWC_CTLL_DST_INC	(0&lt;&lt;7)		</span><span class="cm">/* DAR update/not */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_DST_DEC	(1&lt;&lt;7)</span>
<span class="cp">#define DWC_CTLL_DST_FIX	(2&lt;&lt;7)</span>
<span class="cp">#define DWC_CTLL_SRC_INC	(0&lt;&lt;7)		</span><span class="cm">/* SAR update/not */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_SRC_DEC	(1&lt;&lt;9)</span>
<span class="cp">#define DWC_CTLL_SRC_FIX	(2&lt;&lt;9)</span>
<span class="cp">#define DWC_CTLL_DST_MSIZE(n)	((n)&lt;&lt;11)	</span><span class="cm">/* burst, #elements */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_SRC_MSIZE(n)	((n)&lt;&lt;14)</span>
<span class="cp">#define DWC_CTLL_S_GATH_EN	(1 &lt;&lt; 17)	</span><span class="cm">/* src gather, !FIX */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_D_SCAT_EN	(1 &lt;&lt; 18)	</span><span class="cm">/* dst scatter, !FIX */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_FC(n)		((n) &lt;&lt; 20)</span>
<span class="cp">#define DWC_CTLL_FC_M2M		(0 &lt;&lt; 20)	</span><span class="cm">/* mem-to-mem */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_FC_M2P		(1 &lt;&lt; 20)	</span><span class="cm">/* mem-to-periph */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_FC_P2M		(2 &lt;&lt; 20)	</span><span class="cm">/* periph-to-mem */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_FC_P2P		(3 &lt;&lt; 20)	</span><span class="cm">/* periph-to-periph */</span><span class="cp"></span>
<span class="cm">/* plus 4 transfer types for peripheral-as-flow-controller */</span>
<span class="cp">#define DWC_CTLL_DMS(n)		((n)&lt;&lt;23)	</span><span class="cm">/* dst master select */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_SMS(n)		((n)&lt;&lt;25)	</span><span class="cm">/* src master select */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_LLP_D_EN	(1 &lt;&lt; 27)	</span><span class="cm">/* dest block chain */</span><span class="cp"></span>
<span class="cp">#define DWC_CTLL_LLP_S_EN	(1 &lt;&lt; 28)	</span><span class="cm">/* src block chain */</span><span class="cp"></span>

<span class="cm">/* Bitfields in CTL_HI */</span>
<span class="cp">#define DWC_CTLH_DONE		0x00001000</span>
<span class="cp">#define DWC_CTLH_BLOCK_TS_MASK	0x00000fff</span>

<span class="cm">/* Bitfields in CFG_LO. Platform-configurable bits are in &lt;linux/dw_dmac.h&gt; */</span>
<span class="cp">#define DWC_CFGL_CH_PRIOR_MASK	(0x7 &lt;&lt; 5)	</span><span class="cm">/* priority mask */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_CH_PRIOR(x)	((x) &lt;&lt; 5)	</span><span class="cm">/* priority */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_CH_SUSP	(1 &lt;&lt; 8)	</span><span class="cm">/* pause xfer */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_FIFO_EMPTY	(1 &lt;&lt; 9)	</span><span class="cm">/* pause xfer */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_HS_DST		(1 &lt;&lt; 10)	</span><span class="cm">/* handshake w/dst */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_HS_SRC		(1 &lt;&lt; 11)	</span><span class="cm">/* handshake w/src */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_MAX_BURST(x)	((x) &lt;&lt; 20)</span>
<span class="cp">#define DWC_CFGL_RELOAD_SAR	(1 &lt;&lt; 30)</span>
<span class="cp">#define DWC_CFGL_RELOAD_DAR	(1 &lt;&lt; 31)</span>

<span class="cm">/* Bitfields in CFG_HI. Platform-configurable bits are in &lt;linux/dw_dmac.h&gt; */</span>
<span class="cp">#define DWC_CFGH_DS_UPD_EN	(1 &lt;&lt; 5)</span>
<span class="cp">#define DWC_CFGH_SS_UPD_EN	(1 &lt;&lt; 6)</span>

<span class="cm">/* Bitfields in SGR */</span>
<span class="cp">#define DWC_SGR_SGI(x)		((x) &lt;&lt; 0)</span>
<span class="cp">#define DWC_SGR_SGC(x)		((x) &lt;&lt; 20)</span>

<span class="cm">/* Bitfields in DSR */</span>
<span class="cp">#define DWC_DSR_DSI(x)		((x) &lt;&lt; 0)</span>
<span class="cp">#define DWC_DSR_DSC(x)		((x) &lt;&lt; 20)</span>

<span class="cm">/* Bitfields in CFG */</span>
<span class="cp">#define DW_CFG_DMA_EN		(1 &lt;&lt; 0)</span>

<span class="cp">#define DW_REGLEN		0x400</span>

<span class="k">enum</span> <span class="n">dw_dmac_flags</span> <span class="p">{</span>
	<span class="n">DW_DMA_IS_CYCLIC</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span>		<span class="n">chan</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">ch_regs</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">mask</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">priority</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">paused</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">initialized</span><span class="p">;</span>

	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>

	<span class="cm">/* these other elements are all protected by lock */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">active_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">free_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dw_cyclic_desc</span>	<span class="o">*</span><span class="n">cdesc</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">descs_allocated</span><span class="p">;</span>

	<span class="cm">/* configuration passed via DMA_SLAVE_CONFIG */</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="n">dma_sconfig</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">dw_dma_chan_regs</span> <span class="n">__iomem</span> <span class="o">*</span>
<span class="nf">__dwc_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="n">dwc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dwc</span><span class="o">-&gt;</span><span class="n">ch_regs</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define channel_readl(dwc, name) \</span>
<span class="cp">	readl(&amp;(__dwc_regs(dwc)-&gt;name))</span>
<span class="cp">#define channel_writel(dwc, name, val) \</span>
<span class="cp">	writel((val), &amp;(__dwc_regs(dwc)-&gt;name))</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">dw_dma_chan</span> <span class="o">*</span><span class="nf">to_dw_dma_chan</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_dma_chan</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">dw_dma</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_device</span>	<span class="n">dma</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span>	<span class="n">tasklet</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk</span><span class="p">;</span>

	<span class="n">u8</span>			<span class="n">all_chan_mask</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dw_dma_chan</span>	<span class="n">chan</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">dw_dma_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">__dw_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="n">dw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dw</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define dma_readl(dw, name) \</span>
<span class="cp">	readl(&amp;(__dw_regs(dw)-&gt;name))</span>
<span class="cp">#define dma_writel(dw, name, val) \</span>
<span class="cp">	writel((val), &amp;(__dw_regs(dw)-&gt;name))</span>

<span class="cp">#define channel_set_bit(dw, reg, mask) \</span>
<span class="cp">	dma_writel(dw, reg, ((mask) &lt;&lt; 8) | (mask))</span>
<span class="cp">#define channel_clear_bit(dw, reg, mask) \</span>
<span class="cp">	dma_writel(dw, reg, ((mask) &lt;&lt; 8) | 0)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">dw_dma</span> <span class="o">*</span><span class="nf">to_dw_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">ddev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">ddev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_dma</span><span class="p">,</span> <span class="n">dma</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* LLI == Linked List Item; a.k.a. DMA block descriptor */</span>
<span class="k">struct</span> <span class="n">dw_lli</span> <span class="p">{</span>
	<span class="cm">/* values that are not changed by hardware */</span>
	<span class="n">dma_addr_t</span>	<span class="n">sar</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>	<span class="n">dar</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>	<span class="n">llp</span><span class="p">;</span>		<span class="cm">/* chain to next lli */</span>
	<span class="n">u32</span>		<span class="n">ctllo</span><span class="p">;</span>
	<span class="cm">/* values that may get written back: */</span>
	<span class="n">u32</span>		<span class="n">ctlhi</span><span class="p">;</span>
	<span class="cm">/* sstat and dstat can snapshot peripheral register state.</span>
<span class="cm">	 * silicon config may discard either or both...</span>
<span class="cm">	 */</span>
	<span class="n">u32</span>		<span class="n">sstat</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">dstat</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dw_desc</span> <span class="p">{</span>
	<span class="cm">/* FIRST values the hardware uses */</span>
	<span class="k">struct</span> <span class="n">dw_lli</span>			<span class="n">lli</span><span class="p">;</span>

	<span class="cm">/* THEN values for driver housekeeping */</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">desc_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">tx_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span>	<span class="n">txd</span><span class="p">;</span>
	<span class="kt">size_t</span>				<span class="n">len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">dw_desc</span> <span class="o">*</span>
<span class="nf">txd_to_dw_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dw_desc</span><span class="p">,</span> <span class="n">txd</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
