module tb;
  reg a,b,c;
  wire p;
  
  oddparity ep(.a(a),.b(b),.c(c),.p(p));
  
  initial
    begin
      $monitor($time,"a=%b,b=%b,c=%b,p=%b",a,b,c,p);
      #10 a=0;b=0;c=0;
      #10 a=0;b=0;c=1;
      #10 a=0;b=1;c=0;
      #10 a=0;b=1;c=1;
      #10 a=1;b=0;c=0;
      #10 a=1;b=0;c=1;
      #10 a=1;b=1;c=0;
      #10 a=1;b=1;c=1;
      #50$finish;
      
    end
  initial
    begin
      $dumpfile("dump.vcd");
      $dumpvars;
    end
endmodule
