[14:10:37.190] <TB1>     INFO: *** Welcome to pxar ***
[14:10:37.190] <TB1>     INFO: *** Today: 2016/09/21
[14:10:37.198] <TB1>     INFO: *** Version: 47bc-dirty
[14:10:37.198] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C15.dat
[14:10:37.199] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:10:37.199] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//defaultMaskFile.dat
[14:10:37.199] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters_C15.dat
[14:10:37.276] <TB1>     INFO:         clk: 4
[14:10:37.276] <TB1>     INFO:         ctr: 4
[14:10:37.276] <TB1>     INFO:         sda: 19
[14:10:37.276] <TB1>     INFO:         tin: 9
[14:10:37.276] <TB1>     INFO:         level: 15
[14:10:37.276] <TB1>     INFO:         triggerdelay: 0
[14:10:37.276] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:10:37.276] <TB1>     INFO: Log level: DEBUG
[14:10:37.287] <TB1>     INFO: Found DTB DTB_WRECOM
[14:10:37.296] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:10:37.299] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:10:37.302] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:10:38.866] <TB1>     INFO: DUT info: 
[14:10:38.866] <TB1>     INFO: The DUT currently contains the following objects:
[14:10:38.866] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:10:38.866] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:10:38.866] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:10:38.866] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:10:38.866] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:38.866] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:10:38.866] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:38.866] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:38.866] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:38.866] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:38.867] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:38.868] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:38.869] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:38.880] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32956416
[14:10:38.880] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1ccf310
[14:10:38.880] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1c41770
[14:10:38.880] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6ce9d94010
[14:10:38.880] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6ceffff510
[14:10:38.880] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33021952 fPxarMemory = 0x7f6ce9d94010
[14:10:38.881] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 384.3mA
[14:10:38.882] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[14:10:38.882] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[14:10:38.882] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:10:39.283] <TB1>     INFO: enter 'restricted' command line mode
[14:10:39.283] <TB1>     INFO: enter test to run
[14:10:39.283] <TB1>     INFO:   test: FPIXTest no parameter change
[14:10:39.283] <TB1>     INFO:   running: fpixtest
[14:10:39.283] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:10:39.286] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:10:39.286] <TB1>     INFO: ######################################################################
[14:10:39.287] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:10:39.287] <TB1>     INFO: ######################################################################
[14:10:39.290] <TB1>     INFO: ######################################################################
[14:10:39.290] <TB1>     INFO: PixTestPretest::doTest()
[14:10:39.290] <TB1>     INFO: ######################################################################
[14:10:39.293] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:39.293] <TB1>     INFO:    PixTestPretest::programROC() 
[14:10:39.293] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:57.311] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:10:57.311] <TB1>     INFO: IA differences per ROC:  20.1 20.1 17.7 18.5 17.7 18.5 17.7 18.5 16.9 19.3 17.7 18.5 19.3 20.1 18.5 20.1
[14:10:57.377] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:57.377] <TB1>     INFO:    PixTestPretest::checkIdig() 
[14:10:57.377] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:58.630] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:10:59.132] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:10:59.633] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:11:00.135] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:11:00.637] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:11:01.138] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[14:11:01.640] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:11:02.142] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:11:02.643] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:11:03.145] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:11:03.647] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:11:04.148] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[14:11:04.650] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:11:05.152] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:11:05.653] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 0.8 mA
[14:11:06.155] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:11:06.408] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 0.8 2.4 
[14:11:06.408] <TB1>     INFO: Test took 9034 ms.
[14:11:06.408] <TB1>     INFO: PixTestPretest::checkIdig() done.
[14:11:06.438] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:06.438] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:11:06.438] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:06.541] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 71.5313 mA
[14:11:06.642] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.8687 mA
[14:11:06.743] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  74 Ia 24.0687 mA
[14:11:06.844] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 25.6687 mA
[14:11:06.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  69 Ia 23.2687 mA
[14:11:07.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  73 Ia 24.0687 mA
[14:11:07.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.4687 mA
[14:11:07.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  87 Ia 24.0687 mA
[14:11:07.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.0687 mA
[14:11:07.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.4687 mA
[14:11:07.550] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  87 Ia 24.8687 mA
[14:11:07.651] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  83 Ia 24.0687 mA
[14:11:07.752] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.4687 mA
[14:11:07.853] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  87 Ia 25.6687 mA
[14:11:07.954] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  78 Ia 23.2687 mA
[14:11:08.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  82 Ia 24.8687 mA
[14:11:08.155] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 22.4687 mA
[14:11:08.256] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  87 Ia 25.6687 mA
[14:11:08.356] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 22.4687 mA
[14:11:08.457] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  87 Ia 25.6687 mA
[14:11:08.557] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 23.2687 mA
[14:11:08.658] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  82 Ia 24.8687 mA
[14:11:08.759] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  78 Ia 23.2687 mA
[14:11:08.860] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  82 Ia 24.0687 mA
[14:11:08.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.4687 mA
[14:11:09.062] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  87 Ia 24.8687 mA
[14:11:09.162] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  83 Ia 24.8687 mA
[14:11:09.263] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  79 Ia 23.2687 mA
[14:11:09.364] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  83 Ia 24.0687 mA
[14:11:09.465] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.2687 mA
[14:11:09.566] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  82 Ia 24.0687 mA
[14:11:09.667] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.6687 mA
[14:11:09.768] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  92 Ia 24.8687 mA
[14:11:09.868] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  88 Ia 24.0687 mA
[14:11:09.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.2687 mA
[14:11:10.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  82 Ia 25.6687 mA
[14:11:10.172] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  73 Ia 22.4687 mA
[14:11:10.273] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  82 Ia 24.8687 mA
[14:11:10.373] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 24.0687 mA
[14:11:10.475] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.6687 mA
[14:11:10.575] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  92 Ia 24.8687 mA
[14:11:10.676] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  88 Ia 24.0687 mA
[14:11:10.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.0687 mA
[14:11:10.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.8687 mA
[14:11:10.980] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  74 Ia 23.2687 mA
[14:11:11.080] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  78 Ia 24.0687 mA
[14:11:11.182] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.8687 mA
[14:11:11.282] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  74 Ia 24.8687 mA
[14:11:11.383] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  70 Ia 23.2687 mA
[14:11:11.483] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  74 Ia 24.0687 mA
[14:11:11.585] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.2687 mA
[14:11:11.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  82 Ia 24.8687 mA
[14:11:11.785] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  78 Ia 24.0687 mA
[14:11:11.887] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.0687 mA
[14:11:11.914] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  74
[14:11:11.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  73
[14:11:11.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  87
[14:11:11.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[14:11:11.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  83
[14:11:11.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  82
[14:11:11.916] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  83
[14:11:11.916] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  82
[14:11:11.916] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  88
[14:11:11.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[14:11:11.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[14:11:11.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[14:11:11.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[14:11:11.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  74
[14:11:11.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[14:11:11.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[14:11:13.744] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 394.7 mA = 24.6687 mA/ROC
[14:11:13.744] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  18.5  20.1  20.1  20.1  20.1  19.3  19.3  20.1  18.5  20.1  20.1  18.5  20.1
[14:11:13.778] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:13.779] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:11:13.779] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:13.914] <TB1>     INFO: Expecting 231680 events.
[14:11:22.046] <TB1>     INFO: 231680 events read in total (7415ms).
[14:11:22.197] <TB1>     INFO: Test took 8416ms.
[14:11:22.398] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 104 and Delta(CalDel) = 63
[14:11:22.401] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 108 and Delta(CalDel) = 61
[14:11:22.405] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 117 and Delta(CalDel) = 62
[14:11:22.408] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:11:22.412] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 63
[14:11:22.415] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 73 and Delta(CalDel) = 62
[14:11:22.418] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 110 and Delta(CalDel) = 63
[14:11:22.422] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 106 and Delta(CalDel) = 63
[14:11:22.425] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 103 and Delta(CalDel) = 65
[14:11:22.429] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 91 and Delta(CalDel) = 64
[14:11:22.432] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 122 and Delta(CalDel) = 61
[14:11:22.436] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 96 and Delta(CalDel) = 62
[14:11:22.440] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 105 and Delta(CalDel) = 65
[14:11:22.443] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 63
[14:11:22.447] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 103 and Delta(CalDel) = 61
[14:11:22.450] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 62
[14:11:22.491] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:11:22.529] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:22.529] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:11:22.529] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:22.664] <TB1>     INFO: Expecting 231680 events.
[14:11:30.786] <TB1>     INFO: 231680 events read in total (7407ms).
[14:11:30.791] <TB1>     INFO: Test took 8258ms.
[14:11:30.816] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[14:11:31.130] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[14:11:31.134] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31.5
[14:11:31.138] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[14:11:31.141] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[14:11:31.145] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 30.5
[14:11:31.148] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[14:11:31.152] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32
[14:11:31.155] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 32
[14:11:31.159] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:11:31.162] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[14:11:31.166] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[14:11:31.169] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 33
[14:11:31.173] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[14:11:31.176] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[14:11:31.180] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 32
[14:11:31.214] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:11:31.214] <TB1>     INFO: CalDel:      143   134   126   140   141   149   138   147   148   143   130   129   153   144   129   136
[14:11:31.214] <TB1>     INFO: VthrComp:     51    51    53    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:11:31.218] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C0.dat
[14:11:31.219] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C1.dat
[14:11:31.219] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C2.dat
[14:11:31.219] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C3.dat
[14:11:31.219] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C4.dat
[14:11:31.219] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C5.dat
[14:11:31.219] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C6.dat
[14:11:31.219] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C7.dat
[14:11:31.220] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C8.dat
[14:11:31.220] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C9.dat
[14:11:31.220] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C10.dat
[14:11:31.220] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C11.dat
[14:11:31.220] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C12.dat
[14:11:31.220] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C13.dat
[14:11:31.221] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C14.dat
[14:11:31.221] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C15.dat
[14:11:31.221] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:31.221] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:31.221] <TB1>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[14:11:31.221] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:11:31.310] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:11:31.310] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:11:31.310] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:11:31.310] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:11:31.312] <TB1>     INFO: ######################################################################
[14:11:31.312] <TB1>     INFO: PixTestTiming::doTest()
[14:11:31.312] <TB1>     INFO: ######################################################################
[14:11:31.313] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:31.313] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:11:31.313] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:31.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:11:33.209] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:11:35.482] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:11:37.755] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:11:40.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:11:42.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:11:44.575] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:11:46.848] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:11:49.121] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:11:51.394] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:11:53.667] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:11:55.940] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:11:58.214] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:12:00.487] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:12:02.760] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:12:05.033] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:12:07.307] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:12:08.827] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:12:10.347] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:12:11.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:13.386] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:15.470] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:16.989] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:18.509] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:20.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:12:23.054] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:12:26.079] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:12:29.104] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:12:32.129] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:12:37.686] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:12:40.711] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:12:43.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:12:46.760] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:12:48.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:12:49.803] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:12:51.323] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:12:52.845] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:12:59.912] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:13:01.432] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:13:02.953] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:13:04.475] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:13:06.748] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:13:08.268] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:13:09.788] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:13:11.308] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:13:18.009] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:13:19.529] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:13:21.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:13:22.568] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:13:24.841] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:13:27.114] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:13:29.387] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:13:31.660] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:13:38.533] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:13:40.806] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:13:43.079] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:13:45.353] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:13:47.626] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:13:49.899] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:13:52.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:13:54.446] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:14:00.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:14:03.223] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:14:05.496] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:14:07.769] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:14:10.042] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:14:12.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:14:14.588] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:14:16.862] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:14:19.135] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:14:21.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:14:23.682] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:14:25.954] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:14:28.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:14:30.501] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:14:32.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:14:35.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:14:37.321] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:14:39.594] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:14:41.868] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:14:44.141] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:14:47.540] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:14:49.814] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:14:52.087] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:14:54.361] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:14:56.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:14:58.908] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:15:01.181] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:15:03.454] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:15:08.173] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:15:13.080] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:15:17.988] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:15:22.896] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:15:27.992] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:15:32.900] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:15:37.807] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:15:42.714] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:15:44.235] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:15:45.756] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:15:47.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:15:48.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:15:51.259] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:15:52.780] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:15:54.300] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:15:55.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:15:58.093] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:15:59.613] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:16:01.135] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:16:02.655] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:16:20.158] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:16:21.678] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:16:23.198] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:16:24.722] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:16:26.995] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:16:29.268] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:16:31.542] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:16:33.815] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:16:48.688] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:16:50.961] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:16:53.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:16:55.507] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:16:57.780] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:17:00.053] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:17:02.327] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:17:04.600] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:17:06.124] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:17:08.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:17:10.669] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:17:13.329] <TB1>     INFO: TBM Phase Settings: 224
[14:17:13.329] <TB1>     INFO: 400MHz Phase: 0
[14:17:13.329] <TB1>     INFO: 160MHz Phase: 7
[14:17:13.329] <TB1>     INFO: Functional Phase Area: 4
[14:17:13.332] <TB1>     INFO: Test took 342020 ms.
[14:17:13.332] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:17:13.332] <TB1>     INFO:    ----------------------------------------------------------------------
[14:17:13.332] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:17:13.332] <TB1>     INFO:    ----------------------------------------------------------------------
[14:17:13.332] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:17:15.225] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:17:19.942] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:17:24.657] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:17:28.809] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:17:33.149] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:17:37.320] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:17:41.847] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:17:45.811] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:17:50.715] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:17:55.619] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:18:00.523] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:18:05.427] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:18:10.332] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:18:15.236] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:18:20.139] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:18:27.111] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:18:28.631] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:18:30.151] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:18:32.424] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:18:34.697] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:18:36.971] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:18:39.244] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:18:41.518] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:18:43.039] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:18:44.559] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:18:46.079] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:18:48.352] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:18:50.626] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:18:52.899] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:18:55.172] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:18:57.445] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:18:58.965] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:19:00.485] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:19:01.005] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:19:04.279] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:19:06.552] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:19:08.826] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:19:11.099] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:19:13.372] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:19:14.892] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:19:16.411] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:19:17.931] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:19:20.204] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:19:22.477] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:19:24.751] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:19:27.024] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:19:29.297] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:19:30.818] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:19:32.338] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:19:33.858] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:19:36.131] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:19:38.404] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:19:40.678] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:19:42.952] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:19:45.225] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:19:46.746] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:19:52.136] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:19:57.209] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:20:02.188] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:20:07.374] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:20:12.726] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:20:17.820] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:20:23.103] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:20:28.746] <TB1>     INFO: ROC Delay Settings: 228
[14:20:28.746] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:20:28.746] <TB1>     INFO: ROC Port 0 Delay: 4
[14:20:28.746] <TB1>     INFO: ROC Port 1 Delay: 4
[14:20:28.746] <TB1>     INFO: Functional ROC Area: 5
[14:20:28.749] <TB1>     INFO: Test took 195417 ms.
[14:20:28.749] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:20:28.749] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:28.749] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:20:28.749] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:29.888] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 1 ====== a001 80c0 4608 4608 4608 4609 4609 4608 4608 4609 e062 c000 a101 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 
[14:20:29.888] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4609 4609 460b 4609 4608 4609 4609 4609 e022 c000 a102 80c0 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 
[14:20:29.888] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4609 4609 4608 4608 4608 460b 4609 4609 e022 c000 a103 8000 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 
[14:20:29.888] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:20:43.891] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:43.892] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:20:57.907] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:57.907] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:21:11.918] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:11.918] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:21:25.968] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:25.968] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:21:39.929] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:39.929] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:21:53.932] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:53.932] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:22:07.950] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:07.950] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:22:21.956] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:21.957] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:22:36.064] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:36.064] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:22:50.025] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:50.408] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:50.420] <TB1>     INFO: Decoding statistics:
[14:22:50.420] <TB1>     INFO:   General information:
[14:22:50.420] <TB1>     INFO: 	 16bit words read:         240000000
[14:22:50.420] <TB1>     INFO: 	 valid events total:       20000000
[14:22:50.421] <TB1>     INFO: 	 empty events:             20000000
[14:22:50.421] <TB1>     INFO: 	 valid events with pixels: 0
[14:22:50.421] <TB1>     INFO: 	 valid pixel hits:         0
[14:22:50.421] <TB1>     INFO:   Event errors: 	           0
[14:22:50.421] <TB1>     INFO: 	 start marker:             0
[14:22:50.421] <TB1>     INFO: 	 stop marker:              0
[14:22:50.421] <TB1>     INFO: 	 overflow:                 0
[14:22:50.421] <TB1>     INFO: 	 invalid 5bit words:       0
[14:22:50.421] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:22:50.421] <TB1>     INFO:   TBM errors: 		           0
[14:22:50.421] <TB1>     INFO: 	 flawed TBM headers:       0
[14:22:50.421] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:22:50.421] <TB1>     INFO: 	 event ID mismatches:      0
[14:22:50.421] <TB1>     INFO:   ROC errors: 		           0
[14:22:50.421] <TB1>     INFO: 	 missing ROC header(s):    0
[14:22:50.421] <TB1>     INFO: 	 misplaced readback start: 0
[14:22:50.421] <TB1>     INFO:   Pixel decoding errors:	   0
[14:22:50.421] <TB1>     INFO: 	 pixel data incomplete:    0
[14:22:50.421] <TB1>     INFO: 	 pixel address:            0
[14:22:50.421] <TB1>     INFO: 	 pulse height fill bit:    0
[14:22:50.421] <TB1>     INFO: 	 buffer corruption:        0
[14:22:50.421] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:50.421] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:22:50.421] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:50.421] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:50.421] <TB1>     INFO:    Read back bit status: 1
[14:22:50.421] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:50.421] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:50.421] <TB1>     INFO:    Timings are good!
[14:22:50.421] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:50.421] <TB1>     INFO: Test took 141672 ms.
[14:22:50.421] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:22:50.423] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:22:50.423] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:22:50.423] <TB1>     INFO: PixTestTiming::doTest took 679113 ms.
[14:22:50.423] <TB1>     INFO: PixTestTiming::doTest() done
[14:22:50.423] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:22:50.423] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:22:50.423] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:22:50.423] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:22:50.424] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:22:50.424] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:22:50.424] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:22:50.775] <TB1>     INFO: ######################################################################
[14:22:50.775] <TB1>     INFO: PixTestAlive::doTest()
[14:22:50.775] <TB1>     INFO: ######################################################################
[14:22:50.779] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:50.779] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:22:50.779] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:50.780] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:22:51.127] <TB1>     INFO: Expecting 41600 events.
[14:22:55.215] <TB1>     INFO: 41600 events read in total (3373ms).
[14:22:55.216] <TB1>     INFO: Test took 4436ms.
[14:22:55.224] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:55.224] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[14:22:55.224] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:22:55.595] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:22:55.596] <TB1>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    5    0    0    0    0
[14:22:55.596] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    5    0    0    0    0
[14:22:55.599] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:55.599] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:22:55.599] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:55.600] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:22:55.945] <TB1>     INFO: Expecting 41600 events.
[14:22:58.911] <TB1>     INFO: 41600 events read in total (2252ms).
[14:22:58.911] <TB1>     INFO: Test took 3311ms.
[14:22:58.911] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:58.911] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:22:58.911] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:22:58.912] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:22:59.317] <TB1>     INFO: PixTestAlive::maskTest() done
[14:22:59.318] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:22:59.320] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:59.320] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:22:59.320] <TB1>     INFO:    ----------------------------------------------------------------------
[14:22:59.322] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:22:59.665] <TB1>     INFO: Expecting 41600 events.
[14:23:03.742] <TB1>     INFO: 41600 events read in total (3362ms).
[14:23:03.743] <TB1>     INFO: Test took 4421ms.
[14:23:03.751] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:03.751] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[14:23:03.751] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:23:04.125] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:23:04.125] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:23:04.125] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:23:04.125] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:23:04.133] <TB1>     INFO: ######################################################################
[14:23:04.133] <TB1>     INFO: PixTestTrim::doTest()
[14:23:04.133] <TB1>     INFO: ######################################################################
[14:23:04.136] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:04.136] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:23:04.136] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:04.215] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:23:04.215] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:23:04.235] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:04.235] <TB1>     INFO:     run 1 of 1
[14:23:04.235] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:04.578] <TB1>     INFO: Expecting 5025280 events.
[14:23:49.529] <TB1>     INFO: 1417800 events read in total (44236ms).
[14:24:32.816] <TB1>     INFO: 2821464 events read in total (87523ms).
[14:25:16.115] <TB1>     INFO: 4236728 events read in total (130822ms).
[14:25:40.875] <TB1>     INFO: 5025280 events read in total (155582ms).
[14:25:40.912] <TB1>     INFO: Test took 156677ms.
[14:25:40.971] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:41.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:42.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:43.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:45.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:46.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:48.039] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:49.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:50.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:52.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:53.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:54.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:56.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:57.423] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:58.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:00.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:01.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:02.873] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238972928
[14:26:02.876] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.821 minThrLimit = 103.741 minThrNLimit = 127.288 -> result = 103.821 -> 103
[14:26:02.876] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9949 minThrLimit = 94.986 minThrNLimit = 121.117 -> result = 94.9949 -> 94
[14:26:02.877] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.069 minThrLimit = 106.014 minThrNLimit = 130.863 -> result = 106.069 -> 106
[14:26:02.879] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.095 minThrLimit = 101.091 minThrNLimit = 122.428 -> result = 101.095 -> 101
[14:26:02.879] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2304 minThrLimit = 98.221 minThrNLimit = 119.702 -> result = 98.2304 -> 98
[14:26:02.880] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.6584 minThrLimit = 82.654 minThrNLimit = 102.733 -> result = 82.6584 -> 82
[14:26:02.880] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.281 minThrLimit = 101.278 minThrNLimit = 121.197 -> result = 101.281 -> 101
[14:26:02.881] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.355 minThrLimit = 102.314 minThrNLimit = 122.879 -> result = 102.355 -> 102
[14:26:02.881] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7477 minThrLimit = 91.7457 minThrNLimit = 111.46 -> result = 91.7477 -> 91
[14:26:02.882] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2095 minThrLimit = 95.1984 minThrNLimit = 114.429 -> result = 95.2095 -> 95
[14:26:02.882] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.711 minThrLimit = 103.643 minThrNLimit = 125.985 -> result = 103.711 -> 103
[14:26:02.882] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5683 minThrLimit = 89.5077 minThrNLimit = 111.132 -> result = 89.5683 -> 89
[14:26:02.883] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.544 minThrLimit = 104.542 minThrNLimit = 126.47 -> result = 104.544 -> 104
[14:26:02.883] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9234 minThrLimit = 90.9036 minThrNLimit = 113.912 -> result = 90.9234 -> 90
[14:26:02.884] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5715 minThrLimit = 99.5622 minThrNLimit = 122.257 -> result = 99.5715 -> 99
[14:26:02.884] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6192 minThrLimit = 97.6104 minThrNLimit = 121.287 -> result = 97.6192 -> 97
[14:26:02.884] <TB1>     INFO: ROC 0 VthrComp = 103
[14:26:02.884] <TB1>     INFO: ROC 1 VthrComp = 94
[14:26:02.884] <TB1>     INFO: ROC 2 VthrComp = 106
[14:26:02.884] <TB1>     INFO: ROC 3 VthrComp = 101
[14:26:02.885] <TB1>     INFO: ROC 4 VthrComp = 98
[14:26:02.885] <TB1>     INFO: ROC 5 VthrComp = 82
[14:26:02.885] <TB1>     INFO: ROC 6 VthrComp = 101
[14:26:02.885] <TB1>     INFO: ROC 7 VthrComp = 102
[14:26:02.885] <TB1>     INFO: ROC 8 VthrComp = 91
[14:26:02.886] <TB1>     INFO: ROC 9 VthrComp = 95
[14:26:02.886] <TB1>     INFO: ROC 10 VthrComp = 103
[14:26:02.886] <TB1>     INFO: ROC 11 VthrComp = 89
[14:26:02.886] <TB1>     INFO: ROC 12 VthrComp = 104
[14:26:02.886] <TB1>     INFO: ROC 13 VthrComp = 90
[14:26:02.886] <TB1>     INFO: ROC 14 VthrComp = 99
[14:26:02.886] <TB1>     INFO: ROC 15 VthrComp = 97
[14:26:02.887] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:26:02.887] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:26:02.902] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:02.902] <TB1>     INFO:     run 1 of 1
[14:26:02.902] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:03.245] <TB1>     INFO: Expecting 5025280 events.
[14:26:38.944] <TB1>     INFO: 887176 events read in total (34981ms).
[14:27:13.526] <TB1>     INFO: 1773640 events read in total (69563ms).
[14:27:48.562] <TB1>     INFO: 2659312 events read in total (104599ms).
[14:28:23.518] <TB1>     INFO: 3535128 events read in total (139555ms).
[14:28:57.372] <TB1>     INFO: 4406560 events read in total (173410ms).
[14:29:22.176] <TB1>     INFO: 5025280 events read in total (198213ms).
[14:29:22.250] <TB1>     INFO: Test took 199349ms.
[14:29:22.427] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:22.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:24.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:25.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:27.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:29.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:30.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:32.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:33.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:35.368] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:36.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:38.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:40.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:41.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:43.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:44.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:46.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:47.002] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312201216
[14:29:47.005] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.3473 for pixel 19/26 mean/min/max = 44.5924/32.7921/56.3927
[14:29:47.005] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.1763 for pixel 20/2 mean/min/max = 45.6167/33.7558/57.4775
[14:29:47.005] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 65.4307 for pixel 14/9 mean/min/max = 49.1645/32.8796/65.4495
[14:29:48.006] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.1764 for pixel 47/1 mean/min/max = 44.8285/32.2063/57.4508
[14:29:48.006] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.4837 for pixel 51/66 mean/min/max = 43.5899/31.7215/55.4582
[14:29:48.006] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.6088 for pixel 0/39 mean/min/max = 45.4345/32.2504/58.6187
[14:29:48.006] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.8174 for pixel 10/19 mean/min/max = 45.0938/32.1797/58.008
[14:29:48.007] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.4637 for pixel 34/14 mean/min/max = 44.7422/31.8289/57.6556
[14:29:48.007] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 64.0155 for pixel 2/7 mean/min/max = 48.2997/32.4908/64.1086
[14:29:48.007] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.8339 for pixel 28/2 mean/min/max = 45.7535/32.5715/58.9355
[14:29:48.008] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.4844 for pixel 51/79 mean/min/max = 45.139/32.7606/57.5175
[14:29:48.008] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.2076 for pixel 12/3 mean/min/max = 45.6647/34.0623/57.2671
[14:29:48.008] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.3037 for pixel 0/29 mean/min/max = 47.386/34.3131/60.459
[14:29:48.009] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.259 for pixel 7/32 mean/min/max = 45.5948/33.8931/57.2965
[14:29:48.009] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.9585 for pixel 0/65 mean/min/max = 43.9882/31.7541/56.2223
[14:29:48.009] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.8866 for pixel 0/0 mean/min/max = 45.8518/31.8128/59.8908
[14:29:48.009] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:48.141] <TB1>     INFO: Expecting 411648 events.
[14:29:55.780] <TB1>     INFO: 411648 events read in total (6917ms).
[14:29:55.787] <TB1>     INFO: Expecting 411648 events.
[14:30:03.453] <TB1>     INFO: 411648 events read in total (7005ms).
[14:30:03.463] <TB1>     INFO: Expecting 411648 events.
[14:30:11.054] <TB1>     INFO: 411648 events read in total (6938ms).
[14:30:11.066] <TB1>     INFO: Expecting 411648 events.
[14:30:18.601] <TB1>     INFO: 411648 events read in total (6884ms).
[14:30:18.614] <TB1>     INFO: Expecting 411648 events.
[14:30:26.009] <TB1>     INFO: 411648 events read in total (6735ms).
[14:30:26.025] <TB1>     INFO: Expecting 411648 events.
[14:30:33.425] <TB1>     INFO: 411648 events read in total (6736ms).
[14:30:33.443] <TB1>     INFO: Expecting 411648 events.
[14:30:40.872] <TB1>     INFO: 411648 events read in total (6769ms).
[14:30:40.892] <TB1>     INFO: Expecting 411648 events.
[14:30:48.371] <TB1>     INFO: 411648 events read in total (6821ms).
[14:30:48.393] <TB1>     INFO: Expecting 411648 events.
[14:30:56.013] <TB1>     INFO: 411648 events read in total (6971ms).
[14:30:56.041] <TB1>     INFO: Expecting 411648 events.
[14:31:03.671] <TB1>     INFO: 411648 events read in total (6992ms).
[14:31:03.699] <TB1>     INFO: Expecting 411648 events.
[14:31:11.207] <TB1>     INFO: 411648 events read in total (6865ms).
[14:31:11.236] <TB1>     INFO: Expecting 411648 events.
[14:31:18.833] <TB1>     INFO: 411648 events read in total (6946ms).
[14:31:18.866] <TB1>     INFO: Expecting 411648 events.
[14:31:26.372] <TB1>     INFO: 411648 events read in total (6870ms).
[14:31:26.409] <TB1>     INFO: Expecting 411648 events.
[14:31:33.949] <TB1>     INFO: 411648 events read in total (6902ms).
[14:31:33.985] <TB1>     INFO: Expecting 411648 events.
[14:31:41.486] <TB1>     INFO: 411648 events read in total (6864ms).
[14:31:41.526] <TB1>     INFO: Expecting 411648 events.
[14:31:49.091] <TB1>     INFO: 411648 events read in total (6927ms).
[14:31:49.131] <TB1>     INFO: Test took 121122ms.
[14:31:49.629] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0226 < 35 for itrim = 102; old thr = 34.93 ... break
[14:31:49.674] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0974 < 35 for itrim = 113; old thr = 34.5083 ... break
[14:31:49.708] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2182 < 35 for itrim = 151; old thr = 33.9217 ... break
[14:31:49.743] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7755 < 35 for itrim = 95; old thr = 34.1183 ... break
[14:31:49.774] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2491 < 35 for itrim = 87; old thr = 34.2565 ... break
[14:31:49.802] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4751 < 35 for itrim+1 = 92; old thr = 34.4192 ... break
[14:31:49.831] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4632 < 35 for itrim+1 = 96; old thr = 34.6275 ... break
[14:31:49.863] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3519 < 35 for itrim = 95; old thr = 34.4312 ... break
[14:31:49.889] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1368 < 35 for itrim = 120; old thr = 34.6405 ... break
[14:31:49.921] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0526 < 35 for itrim+1 = 99; old thr = 34.9968 ... break
[14:31:49.943] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6647 < 35 for itrim+1 = 82; old thr = 34.8927 ... break
[14:31:49.982] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7589 < 35 for itrim+1 = 106; old thr = 34.559 ... break
[14:31:49.005] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2555 < 35 for itrim = 98; old thr = 34.6975 ... break
[14:31:50.042] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6937 < 35 for itrim = 96; old thr = 34.155 ... break
[14:31:50.067] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7252 < 35 for itrim+1 = 87; old thr = 34.6369 ... break
[14:31:50.099] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7655 < 35 for itrim+1 = 101; old thr = 34.2977 ... break
[14:31:50.174] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:31:50.185] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:50.185] <TB1>     INFO:     run 1 of 1
[14:31:50.185] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:50.529] <TB1>     INFO: Expecting 5025280 events.
[14:32:25.821] <TB1>     INFO: 869232 events read in total (34578ms).
[14:33:00.480] <TB1>     INFO: 1737824 events read in total (69238ms).
[14:33:35.088] <TB1>     INFO: 2606504 events read in total (103845ms).
[14:34:09.428] <TB1>     INFO: 3464328 events read in total (138185ms).
[14:34:43.907] <TB1>     INFO: 4318456 events read in total (172664ms).
[14:35:12.616] <TB1>     INFO: 5025280 events read in total (201373ms).
[14:35:12.699] <TB1>     INFO: Test took 202515ms.
[14:35:12.884] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:13.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:14.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:16.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:17.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:19.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:20.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:22.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:23.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:25.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:27.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:28.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:30.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:31.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:33.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:34.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:36.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:37.985] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276389888
[14:35:37.987] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.317230 .. 77.790275
[14:35:38.066] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 87 (-1/-1) hits flags = 528 (plus default)
[14:35:38.076] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:38.076] <TB1>     INFO:     run 1 of 1
[14:35:38.076] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:38.426] <TB1>     INFO: Expecting 2695680 events.
[14:36:15.674] <TB1>     INFO: 961928 events read in total (36533ms).
[14:36:52.708] <TB1>     INFO: 1922600 events read in total (73568ms).
[14:37:22.600] <TB1>     INFO: 2695680 events read in total (103459ms).
[14:37:22.640] <TB1>     INFO: Test took 104565ms.
[14:37:22.733] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:22.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:24.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:25.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:26.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:27.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:29.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:30.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:31.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:33.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:34.410] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:35.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:37.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:38.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:39.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:40.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:42.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:43.614] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245092352
[14:37:43.698] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.472124 .. 58.598913
[14:37:43.773] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 68 (-1/-1) hits flags = 528 (plus default)
[14:37:43.783] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:43.783] <TB1>     INFO:     run 1 of 1
[14:37:43.783] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:44.129] <TB1>     INFO: Expecting 2163200 events.
[14:38:23.025] <TB1>     INFO: 1058848 events read in total (38181ms).
[14:39:01.045] <TB1>     INFO: 2114656 events read in total (76201ms).
[14:39:03.087] <TB1>     INFO: 2163200 events read in total (78243ms).
[14:39:03.104] <TB1>     INFO: Test took 79322ms.
[14:39:03.160] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:03.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:04.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:05.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:06.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:07.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:08.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:09.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:11.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:12.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:13.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:14.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:15.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:16.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:18.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:19.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:20.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:21.426] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262156288
[14:39:21.507] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.057472 .. 49.409187
[14:39:21.583] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:39:21.594] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:21.594] <TB1>     INFO:     run 1 of 1
[14:39:21.594] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:21.943] <TB1>     INFO: Expecting 1697280 events.
[14:40:01.807] <TB1>     INFO: 1091160 events read in total (39150ms).
[14:40:23.466] <TB1>     INFO: 1697280 events read in total (60810ms).
[14:40:23.487] <TB1>     INFO: Test took 61894ms.
[14:40:23.536] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:23.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:24.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:25.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:26.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:27.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:28.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:29.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:31.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:32.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:33.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:34.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:35.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:36.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:37.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:38.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:39.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:40.546] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 225021952
[14:40:40.627] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 19.876991 .. 49.409187
[14:40:40.701] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 9 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:40:40.711] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:40.711] <TB1>     INFO:     run 1 of 1
[14:40:40.711] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:41.053] <TB1>     INFO: Expecting 1697280 events.
[14:41:21.322] <TB1>     INFO: 1092184 events read in total (39554ms).
[14:41:43.133] <TB1>     INFO: 1697280 events read in total (61365ms).
[14:41:43.155] <TB1>     INFO: Test took 62445ms.
[14:41:43.200] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:43.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:44.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:45.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:46.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:47.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:48.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:49.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:50.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:51.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:52.318] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:53.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:54.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:55.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:56.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:57.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:58.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:59.348] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 225021952
[14:41:59.433] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:41:59.433] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:41:59.444] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:59.444] <TB1>     INFO:     run 1 of 1
[14:41:59.444] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:59.790] <TB1>     INFO: Expecting 1364480 events.
[14:42:38.314] <TB1>     INFO: 1075432 events read in total (37809ms).
[14:42:48.952] <TB1>     INFO: 1364480 events read in total (48447ms).
[14:42:48.967] <TB1>     INFO: Test took 49523ms.
[14:42:48.003] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:49.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:50.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:51.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:51.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:52.953] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:53.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:54.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:55.872] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:56.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:57.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:58.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:59.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:00.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:01.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:02.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:03.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:04.606] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324481024
[14:43:04.646] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C0.dat
[14:43:04.646] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C1.dat
[14:43:04.646] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C2.dat
[14:43:04.647] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C3.dat
[14:43:04.647] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C4.dat
[14:43:04.647] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C5.dat
[14:43:04.647] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C6.dat
[14:43:04.647] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C7.dat
[14:43:04.647] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C8.dat
[14:43:04.647] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C9.dat
[14:43:04.647] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C10.dat
[14:43:04.647] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C11.dat
[14:43:04.647] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C12.dat
[14:43:04.648] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C13.dat
[14:43:04.648] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C14.dat
[14:43:04.648] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C15.dat
[14:43:04.648] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C0.dat
[14:43:04.658] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C1.dat
[14:43:04.665] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C2.dat
[14:43:04.674] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C3.dat
[14:43:04.683] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C4.dat
[14:43:04.690] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C5.dat
[14:43:04.697] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C6.dat
[14:43:04.704] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C7.dat
[14:43:04.711] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C8.dat
[14:43:04.718] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C9.dat
[14:43:04.726] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C10.dat
[14:43:04.733] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C11.dat
[14:43:04.740] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C12.dat
[14:43:04.747] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C13.dat
[14:43:04.754] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C14.dat
[14:43:04.761] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C15.dat
[14:43:04.768] <TB1>     INFO: PixTestTrim::trimTest() done
[14:43:04.768] <TB1>     INFO: vtrim:     102 113 151  95  87  92  96  95 120  99  82 106  98  96  87 101 
[14:43:04.768] <TB1>     INFO: vthrcomp:  103  94 106 101  98  82 101 102  91  95 103  89 104  90  99  97 
[14:43:04.768] <TB1>     INFO: vcal mean:  34.97  34.98  35.00  34.96  34.92  34.97  34.95  34.95  34.96  35.00  34.92  34.96  35.02  34.97  34.92  34.97 
[14:43:04.768] <TB1>     INFO: vcal RMS:    1.00   0.79   0.97   0.84   0.85   0.79   0.84   0.87   0.91   0.83   0.85   1.33   0.85   0.80   0.81   0.86 
[14:43:04.768] <TB1>     INFO: bits mean:   9.80   9.41   9.20   9.45  10.01   9.43   9.86   9.91   9.00   9.40   8.91   8.93   8.27   9.39   9.88   9.12 
[14:43:04.768] <TB1>     INFO: bits RMS:    2.55   2.52   2.40   2.81   2.64   2.70   2.55   2.61   2.64   2.70   2.92   2.65   2.75   2.51   2.69   2.89 
[14:43:04.783] <TB1>     INFO:    ----------------------------------------------------------------------
[14:43:04.784] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:43:04.784] <TB1>     INFO:    ----------------------------------------------------------------------
[14:43:04.786] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:43:04.787] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:43:04.797] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:04.797] <TB1>     INFO:     run 1 of 1
[14:43:04.797] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:05.143] <TB1>     INFO: Expecting 4160000 events.
[14:43:52.324] <TB1>     INFO: 1182375 events read in total (46466ms).
[14:44:38.662] <TB1>     INFO: 2350840 events read in total (92805ms).
[14:45:24.539] <TB1>     INFO: 3503560 events read in total (138682ms).
[14:45:50.555] <TB1>     INFO: 4160000 events read in total (164697ms).
[14:45:50.616] <TB1>     INFO: Test took 165820ms.
[14:45:50.739] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:50.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:52.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:54.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:56.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:58.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:00.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:02.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:04.010] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:05.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:07.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:09.666] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:11.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:13.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:15.254] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:17.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:19.011] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:20.900] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315211776
[14:46:20.902] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:46:20.976] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:46:20.976] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[14:46:20.986] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:20.986] <TB1>     INFO:     run 1 of 1
[14:46:20.986] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:21.329] <TB1>     INFO: Expecting 3868800 events.
[14:47:09.164] <TB1>     INFO: 1176140 events read in total (47120ms).
[14:47:56.037] <TB1>     INFO: 2337730 events read in total (93993ms).
[14:48:42.568] <TB1>     INFO: 3485300 events read in total (140525ms).
[14:48:59.387] <TB1>     INFO: 3868800 events read in total (157343ms).
[14:48:59.448] <TB1>     INFO: Test took 158462ms.
[14:48:59.556] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:59.827] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:01.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:03.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:05.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:07.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:08.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:10.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:12.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:14.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:16.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:17.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:19.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:21.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:23.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:25.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:26.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:28.687] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 225034240
[14:49:28.687] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:49:28.762] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:49:28.762] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[14:49:28.773] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:49:28.773] <TB1>     INFO:     run 1 of 1
[14:49:28.773] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:29.116] <TB1>     INFO: Expecting 3619200 events.
[14:50:18.180] <TB1>     INFO: 1221465 events read in total (48349ms).
[14:51:05.342] <TB1>     INFO: 2422880 events read in total (95511ms).
[14:51:53.269] <TB1>     INFO: 3614805 events read in total (143439ms).
[14:51:53.841] <TB1>     INFO: 3619200 events read in total (144010ms).
[14:51:53.889] <TB1>     INFO: Test took 145117ms.
[14:51:53.995] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:54.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:55.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:57.721] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:59.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:01.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:02.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:04.756] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:06.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:08.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:10.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:11.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:13.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:15.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:17.276] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:19.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:20.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:22.726] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289169408
[14:52:22.727] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:52:22.802] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:52:22.802] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:52:22.813] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:22.813] <TB1>     INFO:     run 1 of 1
[14:52:22.813] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:23.157] <TB1>     INFO: Expecting 3598400 events.
[14:53:11.073] <TB1>     INFO: 1225075 events read in total (47201ms).
[14:53:58.935] <TB1>     INFO: 2429770 events read in total (95063ms).
[14:54:45.247] <TB1>     INFO: 3598400 events read in total (141375ms).
[14:54:45.309] <TB1>     INFO: Test took 142497ms.
[14:54:45.407] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:45.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:47.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:49.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:50.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:52.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:54.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:55.932] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:57.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:59.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:01.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:02.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:04.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:06.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:08.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:09.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:11.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:13.209] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354951168
[14:55:13.210] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:55:13.284] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:55:13.284] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[14:55:13.295] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:55:13.295] <TB1>     INFO:     run 1 of 1
[14:55:13.295] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:13.645] <TB1>     INFO: Expecting 3619200 events.
[14:56:02.019] <TB1>     INFO: 1220555 events read in total (47659ms).
[14:56:49.356] <TB1>     INFO: 2420900 events read in total (94996ms).
[14:57:36.586] <TB1>     INFO: 3611930 events read in total (142226ms).
[14:57:37.255] <TB1>     INFO: 3619200 events read in total (142895ms).
[14:57:37.307] <TB1>     INFO: Test took 144013ms.
[14:57:37.409] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:37.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:39.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:41.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:42.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:44.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:46.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:47.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:49.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:51.354] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:53.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:54.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:56.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:58.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:59.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:01.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:03.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:05.120] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 376672256
[14:58:05.121] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.3413, thr difference RMS: 1.42087
[14:58:05.121] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.90641, thr difference RMS: 1.52867
[14:58:05.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.59256, thr difference RMS: 1.38731
[14:58:05.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.5007, thr difference RMS: 1.60068
[14:58:05.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.00803, thr difference RMS: 1.63462
[14:58:05.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.30706, thr difference RMS: 1.21466
[14:58:05.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 11.0769, thr difference RMS: 1.19623
[14:58:05.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.662, thr difference RMS: 1.24079
[14:58:05.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.54763, thr difference RMS: 1.83817
[14:58:05.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.48197, thr difference RMS: 1.59181
[14:58:05.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.547, thr difference RMS: 1.27144
[14:58:05.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.58449, thr difference RMS: 1.66252
[14:58:05.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.6563, thr difference RMS: 1.30579
[14:58:05.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.6756, thr difference RMS: 1.64021
[14:58:05.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.90723, thr difference RMS: 1.58345
[14:58:05.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.41068, thr difference RMS: 1.77773
[14:58:05.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.363, thr difference RMS: 1.40109
[14:58:05.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.84358, thr difference RMS: 1.53711
[14:58:05.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.62348, thr difference RMS: 1.39196
[14:58:05.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.49098, thr difference RMS: 1.59206
[14:58:05.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.03353, thr difference RMS: 1.65049
[14:58:05.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.34223, thr difference RMS: 1.21678
[14:58:05.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.0675, thr difference RMS: 1.21143
[14:58:05.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.6544, thr difference RMS: 1.2384
[14:58:05.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.47198, thr difference RMS: 1.83104
[14:58:05.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.48647, thr difference RMS: 1.58797
[14:58:05.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.6345, thr difference RMS: 1.26263
[14:58:05.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.5363, thr difference RMS: 1.66158
[14:58:05.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.7728, thr difference RMS: 1.30785
[14:58:05.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.84994, thr difference RMS: 1.63179
[14:58:05.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.92133, thr difference RMS: 1.56336
[14:58:05.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.35624, thr difference RMS: 1.76528
[14:58:05.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.4991, thr difference RMS: 1.42705
[14:58:05.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.94588, thr difference RMS: 1.50208
[14:58:05.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.45546, thr difference RMS: 1.38799
[14:58:05.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.54202, thr difference RMS: 1.57521
[14:58:05.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.12245, thr difference RMS: 1.63816
[14:58:05.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.50907, thr difference RMS: 1.19811
[14:58:05.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.2043, thr difference RMS: 1.20033
[14:58:05.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.7859, thr difference RMS: 1.2596
[14:58:05.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.44987, thr difference RMS: 1.83428
[14:58:05.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.59434, thr difference RMS: 1.59075
[14:58:05.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.97, thr difference RMS: 1.26553
[14:58:05.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.49291, thr difference RMS: 1.64467
[14:58:05.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.8748, thr difference RMS: 1.33311
[14:58:05.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.97957, thr difference RMS: 1.62213
[14:58:05.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.96422, thr difference RMS: 1.57369
[14:58:05.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.39996, thr difference RMS: 1.7991
[14:58:05.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.5726, thr difference RMS: 1.4048
[14:58:05.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.96265, thr difference RMS: 1.51697
[14:58:05.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.16147, thr difference RMS: 1.36111
[14:58:05.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.5636, thr difference RMS: 1.59367
[14:58:05.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.25766, thr difference RMS: 1.63779
[14:58:05.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.64856, thr difference RMS: 1.22125
[14:58:05.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.3129, thr difference RMS: 1.18495
[14:58:05.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.88, thr difference RMS: 1.24726
[14:58:05.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.47656, thr difference RMS: 1.84117
[14:58:05.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.67422, thr difference RMS: 1.58683
[14:58:05.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 12.1742, thr difference RMS: 1.27159
[14:58:05.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.45247, thr difference RMS: 1.63316
[14:58:05.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.932, thr difference RMS: 1.31221
[14:58:05.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.10675, thr difference RMS: 1.60745
[14:58:05.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.11094, thr difference RMS: 1.53995
[14:58:05.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.32624, thr difference RMS: 1.79906
[14:58:05.237] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:58:05.239] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2101 seconds
[14:58:05.239] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:58:05.944] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:58:05.944] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:58:05.947] <TB1>     INFO: ######################################################################
[14:58:05.947] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:58:05.947] <TB1>     INFO: ######################################################################
[14:58:05.947] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:05.947] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:58:05.947] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:05.947] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:58:05.958] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:58:05.958] <TB1>     INFO:     run 1 of 1
[14:58:05.958] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:06.300] <TB1>     INFO: Expecting 59072000 events.
[14:58:35.319] <TB1>     INFO: 1072600 events read in total (28304ms).
[14:59:03.332] <TB1>     INFO: 2140600 events read in total (56317ms).
[14:59:31.033] <TB1>     INFO: 3209000 events read in total (84018ms).
[14:59:59.207] <TB1>     INFO: 4281400 events read in total (112192ms).
[15:00:27.493] <TB1>     INFO: 5350000 events read in total (140478ms).
[15:00:55.722] <TB1>     INFO: 6418000 events read in total (168707ms).
[15:01:24.057] <TB1>     INFO: 7489600 events read in total (197042ms).
[15:01:52.388] <TB1>     INFO: 8558000 events read in total (225373ms).
[15:02:20.794] <TB1>     INFO: 9626600 events read in total (253779ms).
[15:02:49.056] <TB1>     INFO: 10698200 events read in total (282041ms).
[15:03:17.388] <TB1>     INFO: 11767200 events read in total (310373ms).
[15:03:45.613] <TB1>     INFO: 12835400 events read in total (338598ms).
[15:04:13.848] <TB1>     INFO: 13904800 events read in total (366833ms).
[15:04:42.084] <TB1>     INFO: 14975800 events read in total (395069ms).
[15:05:10.323] <TB1>     INFO: 16044200 events read in total (423308ms).
[15:05:38.671] <TB1>     INFO: 17115200 events read in total (451656ms).
[15:06:06.986] <TB1>     INFO: 18184600 events read in total (479971ms).
[15:06:35.291] <TB1>     INFO: 19253200 events read in total (508276ms).
[15:07:03.636] <TB1>     INFO: 20323600 events read in total (536621ms).
[15:07:32.015] <TB1>     INFO: 21394000 events read in total (565000ms).
[15:08:00.399] <TB1>     INFO: 22462400 events read in total (593384ms).
[15:08:28.744] <TB1>     INFO: 23530800 events read in total (621729ms).
[15:08:57.062] <TB1>     INFO: 24602400 events read in total (650047ms).
[15:09:25.393] <TB1>     INFO: 25670600 events read in total (678378ms).
[15:09:53.738] <TB1>     INFO: 26740200 events read in total (706723ms).
[15:10:22.091] <TB1>     INFO: 27812000 events read in total (735076ms).
[15:10:50.332] <TB1>     INFO: 28880400 events read in total (763317ms).
[15:11:18.676] <TB1>     INFO: 29950000 events read in total (791661ms).
[15:11:46.932] <TB1>     INFO: 31020800 events read in total (819917ms).
[15:12:15.254] <TB1>     INFO: 32089000 events read in total (848239ms).
[15:12:43.604] <TB1>     INFO: 33157800 events read in total (876589ms).
[15:13:12.115] <TB1>     INFO: 34229600 events read in total (905100ms).
[15:13:40.496] <TB1>     INFO: 35297600 events read in total (933481ms).
[15:14:08.835] <TB1>     INFO: 36365600 events read in total (961820ms).
[15:14:37.242] <TB1>     INFO: 37436600 events read in total (990227ms).
[15:15:05.699] <TB1>     INFO: 38505400 events read in total (1018684ms).
[15:15:34.128] <TB1>     INFO: 39573800 events read in total (1047113ms).
[15:16:02.500] <TB1>     INFO: 40643800 events read in total (1075485ms).
[15:16:31.008] <TB1>     INFO: 41713600 events read in total (1103993ms).
[15:16:59.425] <TB1>     INFO: 42781200 events read in total (1132410ms).
[15:17:27.862] <TB1>     INFO: 43849200 events read in total (1160847ms).
[15:17:56.250] <TB1>     INFO: 44921800 events read in total (1189235ms).
[15:18:24.613] <TB1>     INFO: 45989600 events read in total (1217598ms).
[15:18:52.952] <TB1>     INFO: 47057800 events read in total (1245937ms).
[15:19:21.279] <TB1>     INFO: 48129000 events read in total (1274264ms).
[15:19:49.740] <TB1>     INFO: 49198400 events read in total (1302725ms).
[15:20:18.408] <TB1>     INFO: 50265600 events read in total (1331393ms).
[15:20:46.264] <TB1>     INFO: 51333600 events read in total (1359249ms).
[15:21:14.348] <TB1>     INFO: 52404400 events read in total (1387333ms).
[15:21:42.584] <TB1>     INFO: 53472800 events read in total (1415569ms).
[15:22:10.414] <TB1>     INFO: 54540200 events read in total (1443399ms).
[15:22:38.559] <TB1>     INFO: 55608000 events read in total (1471544ms).
[15:23:06.648] <TB1>     INFO: 56677000 events read in total (1499633ms).
[15:23:34.744] <TB1>     INFO: 57746200 events read in total (1527729ms).
[15:24:02.758] <TB1>     INFO: 58814400 events read in total (1555743ms).
[15:24:09.778] <TB1>     INFO: 59072000 events read in total (1562763ms).
[15:24:09.798] <TB1>     INFO: Test took 1563840ms.
[15:24:09.855] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:10.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:10.017] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:11.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:11.189] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:12.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:12.352] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:13.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:13.522] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:14.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:14.714] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:15.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:15.885] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:17.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:17.055] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:18.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:18.216] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:19.390] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:19.390] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:20.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:20.574] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:21.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:21.733] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:22.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:22.898] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:24.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:24.072] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:25.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:25.255] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:26.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:26.425] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:27.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:27.595] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:28.765] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 469262336
[15:24:28.794] <TB1>     INFO: PixTestScurves::scurves() done 
[15:24:28.795] <TB1>     INFO: Vcal mean:  35.08  35.06  34.97  35.01  35.06  35.05  35.06  35.09  35.03  35.12  35.08  35.06  35.08  35.08  35.03  35.04 
[15:24:28.795] <TB1>     INFO: Vcal RMS:    0.90   0.66   0.83   0.71   0.72   0.67   0.72   0.87   0.82   0.70   0.71   1.29   0.70   0.66   0.69   0.73 
[15:24:28.795] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:24:28.870] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:24:28.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:24:28.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:24:28.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:24:28.870] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:24:28.870] <TB1>     INFO: ######################################################################
[15:24:28.870] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:24:28.870] <TB1>     INFO: ######################################################################
[15:24:28.873] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:24:29.222] <TB1>     INFO: Expecting 41600 events.
[15:24:33.277] <TB1>     INFO: 41600 events read in total (3332ms).
[15:24:33.277] <TB1>     INFO: Test took 4404ms.
[15:24:33.285] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:33.285] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[15:24:33.285] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:24:33.289] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 10, 73] has eff 0/10
[15:24:33.289] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 10, 73]
[15:24:33.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 35, 44] has eff 1/10
[15:24:33.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 35, 44]
[15:24:33.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 50, 6] has eff 0/10
[15:24:33.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 50, 6]
[15:24:33.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 39, 15] has eff 0/10
[15:24:33.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 39, 15]
[15:24:33.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 51, 19] has eff 0/10
[15:24:33.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 51, 19]
[15:24:33.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 37, 51] has eff 0/10
[15:24:33.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 37, 51]
[15:24:33.293] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 6
[15:24:33.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:24:33.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:24:33.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:24:33.632] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:24:33.983] <TB1>     INFO: Expecting 41600 events.
[15:24:38.149] <TB1>     INFO: 41600 events read in total (3452ms).
[15:24:38.150] <TB1>     INFO: Test took 4518ms.
[15:24:38.157] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:38.157] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[15:24:38.157] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:24:38.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.568
[15:24:38.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 168
[15:24:38.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.219
[15:24:38.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[15:24:38.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.919
[15:24:38.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.971
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.754
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.261
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.908
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.848
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.068
[15:24:38.163] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 183
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.185
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,15] phvalue 169
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.045
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 179
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.92
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 176
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.811
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.353
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 176
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.698
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.691
[15:24:38.164] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[15:24:38.165] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:24:38.165] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:24:38.165] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:24:38.246] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:24:38.596] <TB1>     INFO: Expecting 41600 events.
[15:24:42.740] <TB1>     INFO: 41600 events read in total (3429ms).
[15:24:42.740] <TB1>     INFO: Test took 4494ms.
[15:24:42.748] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:42.748] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[15:24:42.748] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:24:42.752] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 2
[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.3968
[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 65
[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.6452
[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 82
[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.3684
[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 58
[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1606
[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 65
[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.699
[15:24:42.753] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 65
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.125
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 77
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4543
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 82
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3672
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 70
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5254
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 73
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1232
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 62
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.404
[15:24:42.754] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[15:24:42.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6932
[15:24:42.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 74
[15:24:42.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7855
[15:24:42.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 64
[15:24:42.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8577
[15:24:42.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 65
[15:24:42.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8365
[15:24:42.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,21] phvalue 72
[15:24:42.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.6904
[15:24:42.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 83
[15:24:42.757] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[15:24:43.157] <TB1>     INFO: Expecting 2560 events.
[15:24:44.114] <TB1>     INFO: 2560 events read in total (242ms).
[15:24:44.115] <TB1>     INFO: Test took 1358ms.
[15:24:44.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:44.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 1 1
[15:24:44.622] <TB1>     INFO: Expecting 2560 events.
[15:24:45.580] <TB1>     INFO: 2560 events read in total (243ms).
[15:24:45.581] <TB1>     INFO: Test took 1466ms.
[15:24:45.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:45.581] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 2 2
[15:24:46.088] <TB1>     INFO: Expecting 2560 events.
[15:24:47.046] <TB1>     INFO: 2560 events read in total (243ms).
[15:24:47.046] <TB1>     INFO: Test took 1465ms.
[15:24:47.046] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:47.047] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 3 3
[15:24:47.554] <TB1>     INFO: Expecting 2560 events.
[15:24:48.513] <TB1>     INFO: 2560 events read in total (244ms).
[15:24:48.514] <TB1>     INFO: Test took 1467ms.
[15:24:48.515] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:48.515] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 4 4
[15:24:49.021] <TB1>     INFO: Expecting 2560 events.
[15:24:49.979] <TB1>     INFO: 2560 events read in total (243ms).
[15:24:49.979] <TB1>     INFO: Test took 1464ms.
[15:24:49.980] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:49.980] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 5 5
[15:24:50.487] <TB1>     INFO: Expecting 2560 events.
[15:24:51.443] <TB1>     INFO: 2560 events read in total (242ms).
[15:24:51.443] <TB1>     INFO: Test took 1463ms.
[15:24:51.444] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:51.445] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 6 6
[15:24:51.951] <TB1>     INFO: Expecting 2560 events.
[15:24:52.908] <TB1>     INFO: 2560 events read in total (243ms).
[15:24:52.908] <TB1>     INFO: Test took 1463ms.
[15:24:52.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:52.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 7 7
[15:24:53.415] <TB1>     INFO: Expecting 2560 events.
[15:24:54.373] <TB1>     INFO: 2560 events read in total (243ms).
[15:24:54.373] <TB1>     INFO: Test took 1465ms.
[15:24:54.374] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:54.374] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 8 8
[15:24:54.881] <TB1>     INFO: Expecting 2560 events.
[15:24:55.838] <TB1>     INFO: 2560 events read in total (242ms).
[15:24:55.839] <TB1>     INFO: Test took 1465ms.
[15:24:55.839] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:55.839] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[15:24:56.346] <TB1>     INFO: Expecting 2560 events.
[15:24:57.304] <TB1>     INFO: 2560 events read in total (242ms).
[15:24:57.305] <TB1>     INFO: Test took 1466ms.
[15:24:57.305] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:57.305] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[15:24:57.813] <TB1>     INFO: Expecting 2560 events.
[15:24:58.770] <TB1>     INFO: 2560 events read in total (243ms).
[15:24:58.770] <TB1>     INFO: Test took 1465ms.
[15:24:58.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:58.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[15:24:59.278] <TB1>     INFO: Expecting 2560 events.
[15:25:00.237] <TB1>     INFO: 2560 events read in total (244ms).
[15:25:00.238] <TB1>     INFO: Test took 1468ms.
[15:25:00.238] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:00.238] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 12 12
[15:25:00.745] <TB1>     INFO: Expecting 2560 events.
[15:25:01.704] <TB1>     INFO: 2560 events read in total (244ms).
[15:25:01.704] <TB1>     INFO: Test took 1466ms.
[15:25:01.705] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:01.705] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 13 13
[15:25:02.213] <TB1>     INFO: Expecting 2560 events.
[15:25:03.171] <TB1>     INFO: 2560 events read in total (244ms).
[15:25:03.171] <TB1>     INFO: Test took 1466ms.
[15:25:03.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:03.172] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 21, 14 14
[15:25:03.679] <TB1>     INFO: Expecting 2560 events.
[15:25:04.638] <TB1>     INFO: 2560 events read in total (244ms).
[15:25:04.639] <TB1>     INFO: Test took 1467ms.
[15:25:04.639] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:04.639] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 15 15
[15:25:05.146] <TB1>     INFO: Expecting 2560 events.
[15:25:06.104] <TB1>     INFO: 2560 events read in total (243ms).
[15:25:06.104] <TB1>     INFO: Test took 1465ms.
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC3
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:25:06.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC15
[15:25:06.108] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:06.614] <TB1>     INFO: Expecting 655360 events.
[15:25:18.285] <TB1>     INFO: 655360 events read in total (10956ms).
[15:25:18.295] <TB1>     INFO: Expecting 655360 events.
[15:25:29.832] <TB1>     INFO: 655360 events read in total (10975ms).
[15:25:29.847] <TB1>     INFO: Expecting 655360 events.
[15:25:41.267] <TB1>     INFO: 655360 events read in total (10858ms).
[15:25:41.286] <TB1>     INFO: Expecting 655360 events.
[15:25:52.599] <TB1>     INFO: 655360 events read in total (10755ms).
[15:25:52.627] <TB1>     INFO: Expecting 655360 events.
[15:26:04.243] <TB1>     INFO: 655360 events read in total (11069ms).
[15:26:04.271] <TB1>     INFO: Expecting 655360 events.
[15:26:15.891] <TB1>     INFO: 655360 events read in total (11076ms).
[15:26:15.924] <TB1>     INFO: Expecting 655360 events.
[15:26:27.496] <TB1>     INFO: 655360 events read in total (11032ms).
[15:26:27.532] <TB1>     INFO: Expecting 655360 events.
[15:26:39.146] <TB1>     INFO: 655360 events read in total (11075ms).
[15:26:39.188] <TB1>     INFO: Expecting 655360 events.
[15:26:50.800] <TB1>     INFO: 655360 events read in total (11082ms).
[15:26:50.845] <TB1>     INFO: Expecting 655360 events.
[15:27:02.514] <TB1>     INFO: 655360 events read in total (11139ms).
[15:27:02.562] <TB1>     INFO: Expecting 655360 events.
[15:27:11.953] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:27:14.191] <TB1>     INFO: 655360 events read in total (11102ms).
[15:27:14.243] <TB1>     INFO: Expecting 655360 events.
[15:27:25.851] <TB1>     INFO: 655360 events read in total (11081ms).
[15:27:25.912] <TB1>     INFO: Expecting 655360 events.
[15:27:37.550] <TB1>     INFO: 655360 events read in total (11112ms).
[15:27:37.614] <TB1>     INFO: Expecting 655360 events.
[15:27:49.324] <TB1>     INFO: 655360 events read in total (11183ms).
[15:27:49.390] <TB1>     INFO: Expecting 655360 events.
[15:28:01.059] <TB1>     INFO: 655360 events read in total (11143ms).
[15:28:01.127] <TB1>     INFO: Expecting 655360 events.
[15:28:12.818] <TB1>     INFO: 655360 events read in total (11164ms).
[15:28:12.899] <TB1>     INFO: Test took 186791ms.
[15:28:12.994] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:13.300] <TB1>     INFO: Expecting 655360 events.
[15:28:25.082] <TB1>     INFO: 655360 events read in total (11067ms).
[15:28:25.092] <TB1>     INFO: Expecting 655360 events.
[15:28:36.732] <TB1>     INFO: 655360 events read in total (11074ms).
[15:28:36.747] <TB1>     INFO: Expecting 655360 events.
[15:28:48.382] <TB1>     INFO: 655360 events read in total (11078ms).
[15:28:48.401] <TB1>     INFO: Expecting 655360 events.
[15:29:00.052] <TB1>     INFO: 655360 events read in total (11096ms).
[15:29:00.077] <TB1>     INFO: Expecting 655360 events.
[15:29:11.687] <TB1>     INFO: 655360 events read in total (11067ms).
[15:29:11.714] <TB1>     INFO: Expecting 655360 events.
[15:29:23.390] <TB1>     INFO: 655360 events read in total (11130ms).
[15:29:23.422] <TB1>     INFO: Expecting 655360 events.
[15:29:35.041] <TB1>     INFO: 655360 events read in total (11085ms).
[15:29:35.077] <TB1>     INFO: Expecting 655360 events.
[15:29:46.671] <TB1>     INFO: 655360 events read in total (11054ms).
[15:29:46.711] <TB1>     INFO: Expecting 655360 events.
[15:29:58.407] <TB1>     INFO: 655360 events read in total (11160ms).
[15:29:58.452] <TB1>     INFO: Expecting 655360 events.
[15:30:10.107] <TB1>     INFO: 655360 events read in total (11128ms).
[15:30:10.155] <TB1>     INFO: Expecting 655360 events.
[15:30:21.824] <TB1>     INFO: 655360 events read in total (11142ms).
[15:30:21.882] <TB1>     INFO: Expecting 655360 events.
[15:30:33.538] <TB1>     INFO: 655360 events read in total (11130ms).
[15:30:33.599] <TB1>     INFO: Expecting 655360 events.
[15:30:45.242] <TB1>     INFO: 655360 events read in total (11117ms).
[15:30:45.303] <TB1>     INFO: Expecting 655360 events.
[15:30:56.636] <TB1>     INFO: 655360 events read in total (10806ms).
[15:30:56.701] <TB1>     INFO: Expecting 655360 events.
[15:31:07.995] <TB1>     INFO: 655360 events read in total (10767ms).
[15:31:08.064] <TB1>     INFO: Expecting 655360 events.
[15:31:19.408] <TB1>     INFO: 655360 events read in total (10817ms).
[15:31:19.481] <TB1>     INFO: Test took 186487ms.
[15:31:19.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:31:19.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:31:19.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:31:19.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.652] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:31:19.652] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.652] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:31:19.652] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.652] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:31:19.652] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:31:19.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:31:19.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.654] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:31:19.654] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.654] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:31:19.654] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.655] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:31:19.655] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.655] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:31:19.655] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.655] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:31:19.655] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:31:19.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:31:19.656] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:19.657] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:31:19.657] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.664] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.671] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.678] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.685] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.692] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.699] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.706] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.713] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.720] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.728] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.735] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.741] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:31:19.749] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.756] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.763] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.770] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:31:19.777] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:19.784] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:31:19.791] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:31:19.821] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C0.dat
[15:31:19.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C1.dat
[15:31:19.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C2.dat
[15:31:19.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C3.dat
[15:31:19.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C4.dat
[15:31:19.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C5.dat
[15:31:19.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C6.dat
[15:31:19.822] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C7.dat
[15:31:19.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C8.dat
[15:31:19.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C9.dat
[15:31:19.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C10.dat
[15:31:19.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C11.dat
[15:31:19.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C12.dat
[15:31:19.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C13.dat
[15:31:19.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C14.dat
[15:31:19.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C15.dat
[15:31:20.177] <TB1>     INFO: Expecting 41600 events.
[15:31:23.996] <TB1>     INFO: 41600 events read in total (3104ms).
[15:31:23.998] <TB1>     INFO: Test took 4171ms.
[15:31:24.646] <TB1>     INFO: Expecting 41600 events.
[15:31:28.508] <TB1>     INFO: 41600 events read in total (3147ms).
[15:31:28.509] <TB1>     INFO: Test took 4207ms.
[15:31:29.164] <TB1>     INFO: Expecting 41600 events.
[15:31:33.015] <TB1>     INFO: 41600 events read in total (3136ms).
[15:31:33.016] <TB1>     INFO: Test took 4199ms.
[15:31:33.313] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:33.444] <TB1>     INFO: Expecting 2560 events.
[15:31:34.403] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:34.403] <TB1>     INFO: Test took 1090ms.
[15:31:34.406] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:34.912] <TB1>     INFO: Expecting 2560 events.
[15:31:35.871] <TB1>     INFO: 2560 events read in total (245ms).
[15:31:35.872] <TB1>     INFO: Test took 1466ms.
[15:31:35.873] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:36.380] <TB1>     INFO: Expecting 2560 events.
[15:31:37.336] <TB1>     INFO: 2560 events read in total (241ms).
[15:31:37.337] <TB1>     INFO: Test took 1464ms.
[15:31:37.339] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:37.845] <TB1>     INFO: Expecting 2560 events.
[15:31:38.805] <TB1>     INFO: 2560 events read in total (245ms).
[15:31:38.805] <TB1>     INFO: Test took 1466ms.
[15:31:38.808] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:39.314] <TB1>     INFO: Expecting 2560 events.
[15:31:40.273] <TB1>     INFO: 2560 events read in total (245ms).
[15:31:40.274] <TB1>     INFO: Test took 1467ms.
[15:31:40.276] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:40.782] <TB1>     INFO: Expecting 2560 events.
[15:31:41.742] <TB1>     INFO: 2560 events read in total (245ms).
[15:31:41.743] <TB1>     INFO: Test took 1467ms.
[15:31:41.746] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:42.251] <TB1>     INFO: Expecting 2560 events.
[15:31:43.210] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:43.210] <TB1>     INFO: Test took 1464ms.
[15:31:43.213] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:43.719] <TB1>     INFO: Expecting 2560 events.
[15:31:44.676] <TB1>     INFO: 2560 events read in total (242ms).
[15:31:44.677] <TB1>     INFO: Test took 1464ms.
[15:31:44.679] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:45.185] <TB1>     INFO: Expecting 2560 events.
[15:31:46.144] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:46.144] <TB1>     INFO: Test took 1465ms.
[15:31:46.146] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:46.652] <TB1>     INFO: Expecting 2560 events.
[15:31:47.611] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:47.612] <TB1>     INFO: Test took 1466ms.
[15:31:47.614] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:48.120] <TB1>     INFO: Expecting 2560 events.
[15:31:49.080] <TB1>     INFO: 2560 events read in total (245ms).
[15:31:49.081] <TB1>     INFO: Test took 1467ms.
[15:31:49.083] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:49.589] <TB1>     INFO: Expecting 2560 events.
[15:31:50.548] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:50.549] <TB1>     INFO: Test took 1466ms.
[15:31:50.551] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:51.057] <TB1>     INFO: Expecting 2560 events.
[15:31:52.016] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:52.017] <TB1>     INFO: Test took 1466ms.
[15:31:52.020] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:52.526] <TB1>     INFO: Expecting 2560 events.
[15:31:53.487] <TB1>     INFO: 2560 events read in total (247ms).
[15:31:53.487] <TB1>     INFO: Test took 1468ms.
[15:31:53.489] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:53.996] <TB1>     INFO: Expecting 2560 events.
[15:31:54.954] <TB1>     INFO: 2560 events read in total (243ms).
[15:31:54.955] <TB1>     INFO: Test took 1466ms.
[15:31:54.957] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:55.463] <TB1>     INFO: Expecting 2560 events.
[15:31:56.423] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:56.423] <TB1>     INFO: Test took 1466ms.
[15:31:56.425] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:56.932] <TB1>     INFO: Expecting 2560 events.
[15:31:57.890] <TB1>     INFO: 2560 events read in total (244ms).
[15:31:57.890] <TB1>     INFO: Test took 1465ms.
[15:31:57.893] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:58.399] <TB1>     INFO: Expecting 2560 events.
[15:31:59.357] <TB1>     INFO: 2560 events read in total (243ms).
[15:31:59.358] <TB1>     INFO: Test took 1465ms.
[15:31:59.360] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:59.866] <TB1>     INFO: Expecting 2560 events.
[15:32:00.822] <TB1>     INFO: 2560 events read in total (241ms).
[15:32:00.823] <TB1>     INFO: Test took 1463ms.
[15:32:00.826] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:01.331] <TB1>     INFO: Expecting 2560 events.
[15:32:02.290] <TB1>     INFO: 2560 events read in total (244ms).
[15:32:02.290] <TB1>     INFO: Test took 1465ms.
[15:32:02.292] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:02.799] <TB1>     INFO: Expecting 2560 events.
[15:32:03.757] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:03.757] <TB1>     INFO: Test took 1465ms.
[15:32:03.759] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:04.266] <TB1>     INFO: Expecting 2560 events.
[15:32:05.225] <TB1>     INFO: 2560 events read in total (244ms).
[15:32:05.225] <TB1>     INFO: Test took 1466ms.
[15:32:05.228] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:05.734] <TB1>     INFO: Expecting 2560 events.
[15:32:06.692] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:06.693] <TB1>     INFO: Test took 1465ms.
[15:32:06.695] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:07.201] <TB1>     INFO: Expecting 2560 events.
[15:32:08.159] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:08.161] <TB1>     INFO: Test took 1466ms.
[15:32:08.162] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:08.668] <TB1>     INFO: Expecting 2560 events.
[15:32:09.626] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:09.627] <TB1>     INFO: Test took 1465ms.
[15:32:09.629] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:10.135] <TB1>     INFO: Expecting 2560 events.
[15:32:11.093] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:11.094] <TB1>     INFO: Test took 1465ms.
[15:32:11.096] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:11.602] <TB1>     INFO: Expecting 2560 events.
[15:32:12.561] <TB1>     INFO: 2560 events read in total (244ms).
[15:32:12.561] <TB1>     INFO: Test took 1465ms.
[15:32:12.563] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:13.070] <TB1>     INFO: Expecting 2560 events.
[15:32:14.028] <TB1>     INFO: 2560 events read in total (244ms).
[15:32:14.029] <TB1>     INFO: Test took 1466ms.
[15:32:14.031] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:14.538] <TB1>     INFO: Expecting 2560 events.
[15:32:15.497] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:15.497] <TB1>     INFO: Test took 1467ms.
[15:32:15.500] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:16.006] <TB1>     INFO: Expecting 2560 events.
[15:32:16.964] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:16.964] <TB1>     INFO: Test took 1466ms.
[15:32:16.967] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:17.473] <TB1>     INFO: Expecting 2560 events.
[15:32:18.431] <TB1>     INFO: 2560 events read in total (242ms).
[15:32:18.431] <TB1>     INFO: Test took 1465ms.
[15:32:18.433] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:18.940] <TB1>     INFO: Expecting 2560 events.
[15:32:19.899] <TB1>     INFO: 2560 events read in total (245ms).
[15:32:19.899] <TB1>     INFO: Test took 1466ms.
[15:32:20.917] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:32:20.917] <TB1>     INFO: PH scale (per ROC):    68  80  73  74  73  78  71  71  74  71  77  72  70  79  80  76
[15:32:20.917] <TB1>     INFO: PH offset (per ROC):  186 166 189 184 184 173 173 179 176 188 176 176 186 182 175 171
[15:32:21.092] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:32:21.095] <TB1>     INFO: ######################################################################
[15:32:21.095] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:32:21.095] <TB1>     INFO: ######################################################################
[15:32:21.095] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:32:21.106] <TB1>     INFO: scanning low vcal = 10
[15:32:21.449] <TB1>     INFO: Expecting 41600 events.
[15:32:25.149] <TB1>     INFO: 41600 events read in total (2985ms).
[15:32:25.149] <TB1>     INFO: Test took 4043ms.
[15:32:25.150] <TB1>     INFO: scanning low vcal = 20
[15:32:25.657] <TB1>     INFO: Expecting 41600 events.
[15:32:29.363] <TB1>     INFO: 41600 events read in total (2991ms).
[15:32:29.364] <TB1>     INFO: Test took 4214ms.
[15:32:29.365] <TB1>     INFO: scanning low vcal = 30
[15:32:29.872] <TB1>     INFO: Expecting 41600 events.
[15:32:33.586] <TB1>     INFO: 41600 events read in total (3000ms).
[15:32:33.586] <TB1>     INFO: Test took 4221ms.
[15:32:33.589] <TB1>     INFO: scanning low vcal = 40
[15:32:34.091] <TB1>     INFO: Expecting 41600 events.
[15:32:38.290] <TB1>     INFO: 41600 events read in total (3484ms).
[15:32:38.291] <TB1>     INFO: Test took 4702ms.
[15:32:38.294] <TB1>     INFO: scanning low vcal = 50
[15:32:38.712] <TB1>     INFO: Expecting 41600 events.
[15:32:42.942] <TB1>     INFO: 41600 events read in total (3515ms).
[15:32:42.943] <TB1>     INFO: Test took 4649ms.
[15:32:42.945] <TB1>     INFO: scanning low vcal = 60
[15:32:43.366] <TB1>     INFO: Expecting 41600 events.
[15:32:47.580] <TB1>     INFO: 41600 events read in total (3498ms).
[15:32:47.581] <TB1>     INFO: Test took 4635ms.
[15:32:47.584] <TB1>     INFO: scanning low vcal = 70
[15:32:47.003] <TB1>     INFO: Expecting 41600 events.
[15:32:52.226] <TB1>     INFO: 41600 events read in total (3508ms).
[15:32:52.227] <TB1>     INFO: Test took 4643ms.
[15:32:52.230] <TB1>     INFO: scanning low vcal = 80
[15:32:52.648] <TB1>     INFO: Expecting 41600 events.
[15:32:56.868] <TB1>     INFO: 41600 events read in total (3505ms).
[15:32:56.869] <TB1>     INFO: Test took 4639ms.
[15:32:56.872] <TB1>     INFO: scanning low vcal = 90
[15:32:57.292] <TB1>     INFO: Expecting 41600 events.
[15:33:01.502] <TB1>     INFO: 41600 events read in total (3495ms).
[15:33:01.502] <TB1>     INFO: Test took 4630ms.
[15:33:01.506] <TB1>     INFO: scanning low vcal = 100
[15:33:01.925] <TB1>     INFO: Expecting 41600 events.
[15:33:06.310] <TB1>     INFO: 41600 events read in total (3670ms).
[15:33:06.310] <TB1>     INFO: Test took 4804ms.
[15:33:06.313] <TB1>     INFO: scanning low vcal = 110
[15:33:06.732] <TB1>     INFO: Expecting 41600 events.
[15:33:11.013] <TB1>     INFO: 41600 events read in total (3566ms).
[15:33:11.014] <TB1>     INFO: Test took 4701ms.
[15:33:11.017] <TB1>     INFO: scanning low vcal = 120
[15:33:11.436] <TB1>     INFO: Expecting 41600 events.
[15:33:15.721] <TB1>     INFO: 41600 events read in total (3570ms).
[15:33:15.722] <TB1>     INFO: Test took 4705ms.
[15:33:15.724] <TB1>     INFO: scanning low vcal = 130
[15:33:16.141] <TB1>     INFO: Expecting 41600 events.
[15:33:20.389] <TB1>     INFO: 41600 events read in total (3533ms).
[15:33:20.390] <TB1>     INFO: Test took 4666ms.
[15:33:20.393] <TB1>     INFO: scanning low vcal = 140
[15:33:20.814] <TB1>     INFO: Expecting 41600 events.
[15:33:25.065] <TB1>     INFO: 41600 events read in total (3536ms).
[15:33:25.065] <TB1>     INFO: Test took 4672ms.
[15:33:25.069] <TB1>     INFO: scanning low vcal = 150
[15:33:25.487] <TB1>     INFO: Expecting 41600 events.
[15:33:29.704] <TB1>     INFO: 41600 events read in total (3502ms).
[15:33:29.705] <TB1>     INFO: Test took 4636ms.
[15:33:29.708] <TB1>     INFO: scanning low vcal = 160
[15:33:30.128] <TB1>     INFO: Expecting 41600 events.
[15:33:34.339] <TB1>     INFO: 41600 events read in total (3497ms).
[15:33:34.340] <TB1>     INFO: Test took 4632ms.
[15:33:34.343] <TB1>     INFO: scanning low vcal = 170
[15:33:34.759] <TB1>     INFO: Expecting 41600 events.
[15:33:38.974] <TB1>     INFO: 41600 events read in total (3500ms).
[15:33:38.975] <TB1>     INFO: Test took 4632ms.
[15:33:38.979] <TB1>     INFO: scanning low vcal = 180
[15:33:39.398] <TB1>     INFO: Expecting 41600 events.
[15:33:43.611] <TB1>     INFO: 41600 events read in total (3497ms).
[15:33:43.611] <TB1>     INFO: Test took 4632ms.
[15:33:43.615] <TB1>     INFO: scanning low vcal = 190
[15:33:44.034] <TB1>     INFO: Expecting 41600 events.
[15:33:48.254] <TB1>     INFO: 41600 events read in total (3505ms).
[15:33:48.255] <TB1>     INFO: Test took 4640ms.
[15:33:48.259] <TB1>     INFO: scanning low vcal = 200
[15:33:48.675] <TB1>     INFO: Expecting 41600 events.
[15:33:52.919] <TB1>     INFO: 41600 events read in total (3529ms).
[15:33:52.920] <TB1>     INFO: Test took 4661ms.
[15:33:52.923] <TB1>     INFO: scanning low vcal = 210
[15:33:53.342] <TB1>     INFO: Expecting 41600 events.
[15:33:57.627] <TB1>     INFO: 41600 events read in total (3570ms).
[15:33:57.627] <TB1>     INFO: Test took 4704ms.
[15:33:57.630] <TB1>     INFO: scanning low vcal = 220
[15:33:58.046] <TB1>     INFO: Expecting 41600 events.
[15:34:02.338] <TB1>     INFO: 41600 events read in total (3577ms).
[15:34:02.339] <TB1>     INFO: Test took 4709ms.
[15:34:02.342] <TB1>     INFO: scanning low vcal = 230
[15:34:02.757] <TB1>     INFO: Expecting 41600 events.
[15:34:07.021] <TB1>     INFO: 41600 events read in total (3549ms).
[15:34:07.021] <TB1>     INFO: Test took 4679ms.
[15:34:07.024] <TB1>     INFO: scanning low vcal = 240
[15:34:07.445] <TB1>     INFO: Expecting 41600 events.
[15:34:11.722] <TB1>     INFO: 41600 events read in total (3562ms).
[15:34:11.722] <TB1>     INFO: Test took 4698ms.
[15:34:11.725] <TB1>     INFO: scanning low vcal = 250
[15:34:12.141] <TB1>     INFO: Expecting 41600 events.
[15:34:16.427] <TB1>     INFO: 41600 events read in total (3570ms).
[15:34:16.428] <TB1>     INFO: Test took 4703ms.
[15:34:16.432] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:34:16.847] <TB1>     INFO: Expecting 41600 events.
[15:34:21.135] <TB1>     INFO: 41600 events read in total (3573ms).
[15:34:21.136] <TB1>     INFO: Test took 4704ms.
[15:34:21.139] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:34:21.556] <TB1>     INFO: Expecting 41600 events.
[15:34:25.815] <TB1>     INFO: 41600 events read in total (3544ms).
[15:34:25.816] <TB1>     INFO: Test took 4677ms.
[15:34:25.819] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:34:26.235] <TB1>     INFO: Expecting 41600 events.
[15:34:30.485] <TB1>     INFO: 41600 events read in total (3536ms).
[15:34:30.486] <TB1>     INFO: Test took 4667ms.
[15:34:30.489] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:34:30.906] <TB1>     INFO: Expecting 41600 events.
[15:34:35.156] <TB1>     INFO: 41600 events read in total (3535ms).
[15:34:35.157] <TB1>     INFO: Test took 4668ms.
[15:34:35.159] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:34:35.578] <TB1>     INFO: Expecting 41600 events.
[15:34:39.826] <TB1>     INFO: 41600 events read in total (3533ms).
[15:34:39.827] <TB1>     INFO: Test took 4667ms.
[15:34:40.396] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:34:40.399] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:34:40.399] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:34:40.399] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:34:40.399] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:34:40.399] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:34:40.400] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:34:40.400] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:34:40.400] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:34:40.400] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:34:40.400] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:34:40.401] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:34:40.401] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:34:40.401] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:34:40.401] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:34:40.401] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:34:40.401] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:35:18.383] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:35:18.383] <TB1>     INFO: non-linearity mean:  0.947 0.955 0.951 0.957 0.955 0.958 0.958 0.956 0.959 0.958 0.956 0.956 0.959 0.955 0.961 0.959
[15:35:18.383] <TB1>     INFO: non-linearity RMS:   0.008 0.005 0.006 0.008 0.007 0.006 0.006 0.006 0.007 0.006 0.007 0.005 0.006 0.007 0.005 0.005
[15:35:18.383] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:35:18.405] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:35:18.428] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:35:18.450] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:35:18.472] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:35:18.494] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:35:18.517] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:35:18.539] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:35:18.561] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:35:18.583] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:35:18.605] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:35:18.627] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:35:18.649] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:35:18.672] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:35:18.694] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:35:18.716] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-1-19_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:35:18.738] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:35:18.738] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:35:18.745] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:35:18.745] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:35:18.748] <TB1>     INFO: ######################################################################
[15:35:18.748] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:35:18.748] <TB1>     INFO: ######################################################################
[15:35:18.751] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:35:18.761] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:35:18.761] <TB1>     INFO:     run 1 of 1
[15:35:18.761] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:19.103] <TB1>     INFO: Expecting 3120000 events.
[15:36:09.900] <TB1>     INFO: 1310150 events read in total (50082ms).
[15:36:59.655] <TB1>     INFO: 2621585 events read in total (99838ms).
[15:37:19.012] <TB1>     INFO: 3120000 events read in total (119194ms).
[15:37:19.051] <TB1>     INFO: Test took 120291ms.
[15:37:19.130] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:19.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:37:20.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:37:22.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:37:23.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:37:25.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:26.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:27.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:29.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:30.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:32.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:33.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:35.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:36.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:37.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:39.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:40.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:37:42.094] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400330752
[15:37:42.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:37:42.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.571, RMS = 1.61118
[15:37:42.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[15:37:42.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:37:42.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.3481, RMS = 1.68272
[15:37:42.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:37:42.128] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:37:42.128] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9185, RMS = 1.42949
[15:37:42.128] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:37:42.128] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:37:42.128] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.111, RMS = 1.23941
[15:37:42.128] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:37:42.129] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:37:42.129] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.3823, RMS = 1.71512
[15:37:42.129] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:37:42.130] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:37:42.130] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.9427, RMS = 2.10746
[15:37:42.130] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:37:42.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:37:42.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3314, RMS = 1.9946
[15:37:42.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:37:42.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:37:42.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6178, RMS = 1.94536
[15:37:42.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:37:42.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:37:42.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4238, RMS = 1.57505
[15:37:42.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:37:42.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:37:42.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6232, RMS = 1.45059
[15:37:42.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:37:42.133] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:37:42.133] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7648, RMS = 1.44881
[15:37:42.133] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:37:42.133] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:37:42.133] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9448, RMS = 1.87068
[15:37:42.133] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:37:42.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:37:42.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.516, RMS = 1.45598
[15:37:42.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:37:42.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:37:42.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0616, RMS = 1.97479
[15:37:42.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:37:42.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:37:42.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8635, RMS = 1.81575
[15:37:42.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:37:42.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:37:42.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3958, RMS = 2.10744
[15:37:42.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:37:42.136] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:37:42.136] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0645, RMS = 1.40439
[15:37:42.136] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:37:42.136] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:37:42.136] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9996, RMS = 1.71793
[15:37:42.136] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:37:42.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:37:42.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3884, RMS = 1.77137
[15:37:42.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:37:42.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:37:42.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0423, RMS = 1.86777
[15:37:42.137] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:37:42.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:37:42.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.5406, RMS = 1.61888
[15:37:42.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:37:42.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:37:42.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.8781, RMS = 1.90459
[15:37:42.139] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:37:42.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 2 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:37:42.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4044, RMS = 2.81158
[15:37:42.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:37:42.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 2 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:37:42.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8117, RMS = 2.96809
[15:37:42.140] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:37:42.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:37:42.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.1857, RMS = 1.70241
[15:37:42.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:37:42.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:37:42.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.8931, RMS = 2.08437
[15:37:42.141] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:37:42.142] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:37:42.142] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7918, RMS = 1.12574
[15:37:42.142] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:37:42.142] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:37:42.143] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2026, RMS = 1.01342
[15:37:42.143] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:37:42.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:37:42.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.6443, RMS = 1.37346
[15:37:42.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:37:42.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:37:42.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3042, RMS = 1.64608
[15:37:42.144] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:37:42.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:37:42.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8093, RMS = 1.54384
[15:37:42.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:37:42.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:37:42.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1479, RMS = 1.48392
[15:37:42.145] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:37:42.148] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:37:42.148] <TB1>     INFO: number of dead bumps (per ROC):     1    2    0    0    0    0    0    0    0    2    1 1796    0    3    0    0
[15:37:42.148] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:37:42.242] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:37:42.242] <TB1>     INFO: enter test to run
[15:37:42.242] <TB1>     INFO:   test:  no parameter change
[15:37:42.243] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 397.1mA
[15:37:42.244] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[15:37:42.244] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:37:42.244] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:37:42.754] <TB1>    QUIET: Connection to board 26 closed.
[15:37:42.755] <TB1>     INFO: pXar: this is the end, my friend
[15:37:42.755] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
