
LED_FEB_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e6c  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  08008f2c  08008f2c  00009f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009258  08009258  0000b0e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009258  08009258  0000a258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009260  08009260  0000b0e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009260  08009260  0000a260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009264  08009264  0000a264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e4  20000000  08009268  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013a4  200000e4  0800934c  0000b0e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001488  0800934c  0000b488  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b0e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000168de  00000000  00000000  0000b10c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a34  00000000  00000000  000219ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  00025420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001152  00000000  00000000  00026a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018350  00000000  00000000  00027be2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017fc5  00000000  00000000  0003ff32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094110  00000000  00000000  00057ef7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ec007  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054b0  00000000  00000000  000ec04c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000f14fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000e4 	.word	0x200000e4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008f14 	.word	0x08008f14

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000e8 	.word	0x200000e8
 8000104:	08008f14 	.word	0x08008f14

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	4a06      	ldr	r2, [pc, #24]	@ (8000658 <vApplicationGetIdleTaskMemory+0x28>)
 8000640:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000642:	68bb      	ldr	r3, [r7, #8]
 8000644:	4a05      	ldr	r2, [pc, #20]	@ (800065c <vApplicationGetIdleTaskMemory+0x2c>)
 8000646:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	2280      	movs	r2, #128	@ 0x80
 800064c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800064e:	46c0      	nop			@ (mov r8, r8)
 8000650:	46bd      	mov	sp, r7
 8000652:	b004      	add	sp, #16
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	20000100 	.word	0x20000100
 800065c:	20000154 	.word	0x20000154

08000660 <modbusBufferModeRTU>:

/**
	\brief Prepares buffer to store a Modbus RTU message
*/
static inline void modbusBufferModeRTU(ModbusBuffer *buffer)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	buffer->padding = MODBUS_RTU_ADU_PADDING;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2203      	movs	r2, #3
 800066c:	739a      	strb	r2, [r3, #14]
	buffer->pduOffset = MODBUS_RTU_PDU_OFFSET;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2201      	movs	r2, #1
 8000672:	73da      	strb	r2, [r3, #15]
}
 8000674:	46c0      	nop			@ (mov r8, r8)
 8000676:	46bd      	mov	sp, r7
 8000678:	b002      	add	sp, #8
 800067a:	bd80      	pop	{r7, pc}

0800067c <modbusMaskRead>:
	\param mask A pointer to the array
	\param n Number of the bit to be read
	\returns The bit value
*/
LIGHTMODBUS_WARN_UNUSED static inline uint8_t modbusMaskRead(const uint8_t *mask, uint16_t n)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
 8000684:	000a      	movs	r2, r1
 8000686:	1cbb      	adds	r3, r7, #2
 8000688:	801a      	strh	r2, [r3, #0]
	return (mask[n >> 3] & (1 << (n & 7))) != 0;
 800068a:	1cbb      	adds	r3, r7, #2
 800068c:	881b      	ldrh	r3, [r3, #0]
 800068e:	08db      	lsrs	r3, r3, #3
 8000690:	b29b      	uxth	r3, r3
 8000692:	001a      	movs	r2, r3
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	189b      	adds	r3, r3, r2
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	0019      	movs	r1, r3
 800069c:	1cbb      	adds	r3, r7, #2
 800069e:	881b      	ldrh	r3, [r3, #0]
 80006a0:	2207      	movs	r2, #7
 80006a2:	4013      	ands	r3, r2
 80006a4:	4119      	asrs	r1, r3
 80006a6:	000b      	movs	r3, r1
 80006a8:	2201      	movs	r2, #1
 80006aa:	4013      	ands	r3, r2
 80006ac:	1e5a      	subs	r2, r3, #1
 80006ae:	4193      	sbcs	r3, r2
 80006b0:	b2db      	uxtb	r3, r3
}
 80006b2:	0018      	movs	r0, r3
 80006b4:	46bd      	mov	sp, r7
 80006b6:	b002      	add	sp, #8
 80006b8:	bd80      	pop	{r7, pc}

080006ba <modbusMaskWrite>:
	\param mask A pointer to the array
	\param n Number of the bit to write
	\param value Bit value to be written
*/
static inline void modbusMaskWrite(uint8_t *mask, uint16_t n, uint8_t value)
{
 80006ba:	b580      	push	{r7, lr}
 80006bc:	b082      	sub	sp, #8
 80006be:	af00      	add	r7, sp, #0
 80006c0:	6078      	str	r0, [r7, #4]
 80006c2:	0008      	movs	r0, r1
 80006c4:	0011      	movs	r1, r2
 80006c6:	1cbb      	adds	r3, r7, #2
 80006c8:	1c02      	adds	r2, r0, #0
 80006ca:	801a      	strh	r2, [r3, #0]
 80006cc:	1c7b      	adds	r3, r7, #1
 80006ce:	1c0a      	adds	r2, r1, #0
 80006d0:	701a      	strb	r2, [r3, #0]
	if (value)
 80006d2:	1c7b      	adds	r3, r7, #1
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d01c      	beq.n	8000714 <modbusMaskWrite+0x5a>
		mask[n >> 3] |= (1 << (n & 7));
 80006da:	1cbb      	adds	r3, r7, #2
 80006dc:	881b      	ldrh	r3, [r3, #0]
 80006de:	08db      	lsrs	r3, r3, #3
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	001a      	movs	r2, r3
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	189b      	adds	r3, r3, r2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	b25a      	sxtb	r2, r3
 80006ec:	1cbb      	adds	r3, r7, #2
 80006ee:	881b      	ldrh	r3, [r3, #0]
 80006f0:	2107      	movs	r1, #7
 80006f2:	400b      	ands	r3, r1
 80006f4:	2101      	movs	r1, #1
 80006f6:	4099      	lsls	r1, r3
 80006f8:	000b      	movs	r3, r1
 80006fa:	b25b      	sxtb	r3, r3
 80006fc:	4313      	orrs	r3, r2
 80006fe:	b25a      	sxtb	r2, r3
 8000700:	1cbb      	adds	r3, r7, #2
 8000702:	881b      	ldrh	r3, [r3, #0]
 8000704:	08db      	lsrs	r3, r3, #3
 8000706:	b29b      	uxth	r3, r3
 8000708:	0019      	movs	r1, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	185b      	adds	r3, r3, r1
 800070e:	b2d2      	uxtb	r2, r2
 8000710:	701a      	strb	r2, [r3, #0]
	else
		mask[n >> 3] &= ~(1 << (n & 7));
}
 8000712:	e01d      	b.n	8000750 <modbusMaskWrite+0x96>
		mask[n >> 3] &= ~(1 << (n & 7));
 8000714:	1cbb      	adds	r3, r7, #2
 8000716:	881b      	ldrh	r3, [r3, #0]
 8000718:	08db      	lsrs	r3, r3, #3
 800071a:	b29b      	uxth	r3, r3
 800071c:	001a      	movs	r2, r3
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	189b      	adds	r3, r3, r2
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	b25b      	sxtb	r3, r3
 8000726:	1cba      	adds	r2, r7, #2
 8000728:	8812      	ldrh	r2, [r2, #0]
 800072a:	2107      	movs	r1, #7
 800072c:	400a      	ands	r2, r1
 800072e:	2101      	movs	r1, #1
 8000730:	4091      	lsls	r1, r2
 8000732:	000a      	movs	r2, r1
 8000734:	b252      	sxtb	r2, r2
 8000736:	43d2      	mvns	r2, r2
 8000738:	b252      	sxtb	r2, r2
 800073a:	4013      	ands	r3, r2
 800073c:	b25a      	sxtb	r2, r3
 800073e:	1cbb      	adds	r3, r7, #2
 8000740:	881b      	ldrh	r3, [r3, #0]
 8000742:	08db      	lsrs	r3, r3, #3
 8000744:	b29b      	uxth	r3, r3
 8000746:	0019      	movs	r1, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	185b      	adds	r3, r3, r1
 800074c:	b2d2      	uxtb	r2, r2
 800074e:	701a      	strb	r2, [r3, #0]
}
 8000750:	46c0      	nop			@ (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	b002      	add	sp, #8
 8000756:	bd80      	pop	{r7, pc}

08000758 <modbusBitsToBytes>:
	\brief Returns number of bytes necessary to hold given number of bits
	\param n Number of bits
	\returns Number of bytes requred to hold n bits
*/
LIGHTMODBUS_WARN_UNUSED static inline uint16_t modbusBitsToBytes(uint16_t n)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	0002      	movs	r2, r0
 8000760:	1dbb      	adds	r3, r7, #6
 8000762:	801a      	strh	r2, [r3, #0]
	return (n + 7) >> 3;
 8000764:	1dbb      	adds	r3, r7, #6
 8000766:	881b      	ldrh	r3, [r3, #0]
 8000768:	3307      	adds	r3, #7
 800076a:	10db      	asrs	r3, r3, #3
 800076c:	b29b      	uxth	r3, r3
}
 800076e:	0018      	movs	r0, r3
 8000770:	46bd      	mov	sp, r7
 8000772:	b002      	add	sp, #8
 8000774:	bd80      	pop	{r7, pc}

08000776 <modbusRLE>:

/**
	\brief Safely reads a little-endian 16-bit word from provided pointer
*/
LIGHTMODBUS_WARN_UNUSED static inline uint16_t modbusRLE(const uint8_t *p)
{
 8000776:	b580      	push	{r7, lr}
 8000778:	b084      	sub	sp, #16
 800077a:	af00      	add	r7, sp, #0
 800077c:	6078      	str	r0, [r7, #4]
	uint8_t lo = *p;
 800077e:	210f      	movs	r1, #15
 8000780:	187b      	adds	r3, r7, r1
 8000782:	687a      	ldr	r2, [r7, #4]
 8000784:	7812      	ldrb	r2, [r2, #0]
 8000786:	701a      	strb	r2, [r3, #0]
	uint8_t hi = *(p + 1);
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	1c5a      	adds	r2, r3, #1
 800078c:	200e      	movs	r0, #14
 800078e:	183b      	adds	r3, r7, r0
 8000790:	7812      	ldrb	r2, [r2, #0]
 8000792:	701a      	strb	r2, [r3, #0]
	return (uint16_t) lo | ((uint16_t) hi << 8);
 8000794:	187b      	adds	r3, r7, r1
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	b21a      	sxth	r2, r3
 800079a:	183b      	adds	r3, r7, r0
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	021b      	lsls	r3, r3, #8
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	4313      	orrs	r3, r2
 80007a4:	b21b      	sxth	r3, r3
 80007a6:	b29b      	uxth	r3, r3
}
 80007a8:	0018      	movs	r0, r3
 80007aa:	46bd      	mov	sp, r7
 80007ac:	b004      	add	sp, #16
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <modbusWLE>:

/**
	\brief Safely writes a little-endian 16-bit word to provided pointer
*/
static inline uint16_t modbusWLE(uint8_t *p, uint16_t val)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	000a      	movs	r2, r1
 80007ba:	1cbb      	adds	r3, r7, #2
 80007bc:	801a      	strh	r2, [r3, #0]
	*p = val & 0xff;
 80007be:	1cbb      	adds	r3, r7, #2
 80007c0:	881b      	ldrh	r3, [r3, #0]
 80007c2:	b2da      	uxtb	r2, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	701a      	strb	r2, [r3, #0]
	*(p + 1) = val >> 8;
 80007c8:	1cbb      	adds	r3, r7, #2
 80007ca:	881b      	ldrh	r3, [r3, #0]
 80007cc:	0a1b      	lsrs	r3, r3, #8
 80007ce:	b29a      	uxth	r2, r3
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3301      	adds	r3, #1
 80007d4:	b2d2      	uxtb	r2, r2
 80007d6:	701a      	strb	r2, [r3, #0]
	return val;
 80007d8:	1cbb      	adds	r3, r7, #2
 80007da:	881b      	ldrh	r3, [r3, #0]
}
 80007dc:	0018      	movs	r0, r3
 80007de:	46bd      	mov	sp, r7
 80007e0:	b002      	add	sp, #8
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <modbusRBE>:

/**
	\brief Safely reads a big-endian 16-bit word from provided pointer
*/
LIGHTMODBUS_WARN_UNUSED static inline uint16_t modbusRBE(const uint8_t *p)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	uint8_t lo = *(p + 1);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	1c5a      	adds	r2, r3, #1
 80007f0:	210f      	movs	r1, #15
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	7812      	ldrb	r2, [r2, #0]
 80007f6:	701a      	strb	r2, [r3, #0]
	uint8_t hi = *p;
 80007f8:	200e      	movs	r0, #14
 80007fa:	183b      	adds	r3, r7, r0
 80007fc:	687a      	ldr	r2, [r7, #4]
 80007fe:	7812      	ldrb	r2, [r2, #0]
 8000800:	701a      	strb	r2, [r3, #0]
	return (uint16_t) lo | ((uint16_t) hi << 8);
 8000802:	187b      	adds	r3, r7, r1
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	b21a      	sxth	r2, r3
 8000808:	183b      	adds	r3, r7, r0
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	021b      	lsls	r3, r3, #8
 800080e:	b21b      	sxth	r3, r3
 8000810:	4313      	orrs	r3, r2
 8000812:	b21b      	sxth	r3, r3
 8000814:	b29b      	uxth	r3, r3
}
 8000816:	0018      	movs	r0, r3
 8000818:	46bd      	mov	sp, r7
 800081a:	b004      	add	sp, #16
 800081c:	bd80      	pop	{r7, pc}

0800081e <modbusWBE>:

/**
	\brief Safely writes a big-endian 16-bit word to provided pointer
*/
static inline uint16_t modbusWBE(uint8_t *p, uint16_t val)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	6078      	str	r0, [r7, #4]
 8000826:	000a      	movs	r2, r1
 8000828:	1cbb      	adds	r3, r7, #2
 800082a:	801a      	strh	r2, [r3, #0]
	*p = val >> 8;
 800082c:	1cbb      	adds	r3, r7, #2
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	0a1b      	lsrs	r3, r3, #8
 8000832:	b29b      	uxth	r3, r3
 8000834:	b2da      	uxtb	r2, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	701a      	strb	r2, [r3, #0]
	*(p + 1) = val & 0xff;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	3301      	adds	r3, #1
 800083e:	1cba      	adds	r2, r7, #2
 8000840:	8812      	ldrh	r2, [r2, #0]
 8000842:	b2d2      	uxtb	r2, r2
 8000844:	701a      	strb	r2, [r3, #0]
	return val;
 8000846:	1cbb      	adds	r3, r7, #2
 8000848:	881b      	ldrh	r3, [r3, #0]
}
 800084a:	0018      	movs	r0, r3
 800084c:	46bd      	mov	sp, r7
 800084e:	b002      	add	sp, #8
 8000850:	bd80      	pop	{r7, pc}

08000852 <modbusCheckRangeU16>:
	\param index index of the first register in the range
	\param count number of registers in the range
	\returns true if the range causes an overflow
*/
static inline uint8_t modbusCheckRangeU16(uint16_t index, uint16_t count)
{
 8000852:	b580      	push	{r7, lr}
 8000854:	b082      	sub	sp, #8
 8000856:	af00      	add	r7, sp, #0
 8000858:	0002      	movs	r2, r0
 800085a:	1dbb      	adds	r3, r7, #6
 800085c:	801a      	strh	r2, [r3, #0]
 800085e:	1d3b      	adds	r3, r7, #4
 8000860:	1c0a      	adds	r2, r1, #0
 8000862:	801a      	strh	r2, [r3, #0]
	// return (uint16_t)(index + count - 1) < index;
	return index > UINT16_MAX - count + 1;
 8000864:	1dbb      	adds	r3, r7, #6
 8000866:	881a      	ldrh	r2, [r3, #0]
 8000868:	1d3b      	adds	r3, r7, #4
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	2180      	movs	r1, #128	@ 0x80
 800086e:	0249      	lsls	r1, r1, #9
 8000870:	1acb      	subs	r3, r1, r3
 8000872:	2101      	movs	r1, #1
 8000874:	429a      	cmp	r2, r3
 8000876:	dc01      	bgt.n	800087c <modbusCheckRangeU16+0x2a>
 8000878:	2300      	movs	r3, #0
 800087a:	1c19      	adds	r1, r3, #0
 800087c:	b2cb      	uxtb	r3, r1
}
 800087e:	0018      	movs	r0, r3
 8000880:	46bd      	mov	sp, r7
 8000882:	b002      	add	sp, #8
 8000884:	bd80      	pop	{r7, pc}

08000886 <modbusGetErrorSource>:
	\see MODBUS_ERROR_SOURCE_GENERAL
	\see MODBUS_ERROR_SOURCE_REQUEST
	\see MODBUS_ERROR_SOURCE_REQUEST
*/
LIGHTMODBUS_WARN_UNUSED static inline uint8_t modbusGetErrorSource(ModbusErrorInfo err)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	b082      	sub	sp, #8
 800088a:	af00      	add	r7, sp, #0
 800088c:	6078      	str	r0, [r7, #4]
	return err.source;
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	079b      	lsls	r3, r3, #30
 8000894:	0f9b      	lsrs	r3, r3, #30
 8000896:	b2db      	uxtb	r3, r3
}
 8000898:	0018      	movs	r0, r3
 800089a:	46bd      	mov	sp, r7
 800089c:	b002      	add	sp, #8
 800089e:	bd80      	pop	{r7, pc}

080008a0 <modbusGetErrorCode>:
/**
	\brief Returns ModbusError contained in ModbusErrorInfo
	\returns MdobusError contained in ModbusErrorInfo
*/
LIGHTMODBUS_WARN_UNUSED static inline ModbusError modbusGetErrorCode(ModbusErrorInfo err)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	return (ModbusError) err.error;
 80008a8:	1d3b      	adds	r3, r7, #4
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	061b      	lsls	r3, r3, #24
 80008ae:	0e9b      	lsrs	r3, r3, #26
 80008b0:	b2db      	uxtb	r3, r3
}
 80008b2:	0018      	movs	r0, r3
 80008b4:	46bd      	mov	sp, r7
 80008b6:	b002      	add	sp, #8
 80008b8:	bd80      	pop	{r7, pc}

080008ba <modbusIsOk>:
	\returns true if ModbusErrorInfo contains an error

	\see MODBUS_NO_ERROR()
*/
LIGHTMODBUS_WARN_UNUSED static inline uint8_t modbusIsOk(ModbusErrorInfo err)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	b082      	sub	sp, #8
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
	return modbusGetErrorSource(err) == MODBUS_ERROR_SOURCE_GENERAL && modbusGetErrorCode(err) == MODBUS_OK;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	0018      	movs	r0, r3
 80008c6:	f7ff ffde 	bl	8000886 <modbusGetErrorSource>
 80008ca:	1e03      	subs	r3, r0, #0
 80008cc:	d107      	bne.n	80008de <modbusIsOk+0x24>
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	0018      	movs	r0, r3
 80008d2:	f7ff ffe5 	bl	80008a0 <modbusGetErrorCode>
 80008d6:	1e03      	subs	r3, r0, #0
 80008d8:	d101      	bne.n	80008de <modbusIsOk+0x24>
 80008da:	2301      	movs	r3, #1
 80008dc:	e000      	b.n	80008e0 <modbusIsOk+0x26>
 80008de:	2300      	movs	r3, #0
 80008e0:	b2db      	uxtb	r3, r3
}
 80008e2:	0018      	movs	r0, r3
 80008e4:	46bd      	mov	sp, r7
 80008e6:	b002      	add	sp, #8
 80008e8:	bd80      	pop	{r7, pc}

080008ea <modbusGetGeneralError>:
	\brief Returns general error from ModbusErrorInfo
	\returns ModbusError if ModbusErrorInfo contains an error from MODBUS_ERROR_SOURCE_GENERAL
	\returns MODBUS_OK otherwise
*/
LIGHTMODBUS_WARN_UNUSED static inline ModbusError modbusGetGeneralError(ModbusErrorInfo err)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b082      	sub	sp, #8
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
	return err.source == MODBUS_ERROR_SOURCE_GENERAL ? modbusGetErrorCode(err) : MODBUS_OK;
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	2203      	movs	r2, #3
 80008f8:	4013      	ands	r3, r2
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d105      	bne.n	800090c <modbusGetGeneralError+0x22>
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	0018      	movs	r0, r3
 8000904:	f7ff ffcc 	bl	80008a0 <modbusGetErrorCode>
 8000908:	0003      	movs	r3, r0
 800090a:	e000      	b.n	800090e <modbusGetGeneralError+0x24>
 800090c:	2300      	movs	r3, #0
}
 800090e:	0018      	movs	r0, r3
 8000910:	46bd      	mov	sp, r7
 8000912:	b002      	add	sp, #8
 8000914:	bd80      	pop	{r7, pc}

08000916 <modbusGetRequestError>:
	\brief Returns request error from ModbusErrorInfo
	\returns ModbusError if ModbusErrorInfo contains an error from MODBUS_ERROR_SOURCE_REQUEST
	\returns MODBUS_OK otherwise
*/
LIGHTMODBUS_WARN_UNUSED static inline ModbusError modbusGetRequestError(ModbusErrorInfo err)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
	return err.source == MODBUS_ERROR_SOURCE_REQUEST ? modbusGetErrorCode(err) : MODBUS_OK;
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	2203      	movs	r2, #3
 8000924:	4013      	ands	r3, r2
 8000926:	b2db      	uxtb	r3, r3
 8000928:	2b01      	cmp	r3, #1
 800092a:	d105      	bne.n	8000938 <modbusGetRequestError+0x22>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	0018      	movs	r0, r3
 8000930:	f7ff ffb6 	bl	80008a0 <modbusGetErrorCode>
 8000934:	0003      	movs	r3, r0
 8000936:	e000      	b.n	800093a <modbusGetRequestError+0x24>
 8000938:	2300      	movs	r3, #0
}
 800093a:	0018      	movs	r0, r3
 800093c:	46bd      	mov	sp, r7
 800093e:	b002      	add	sp, #8
 8000940:	bd80      	pop	{r7, pc}

08000942 <modbusSlaveGetResponse>:

	\note This function can only be used if the last call to `modbusParseRequest*()`
		was successful (i.e. `modbusIsOk()` was true for the return value)
*/
LIGHTMODBUS_WARN_UNUSED static inline const uint8_t *modbusSlaveGetResponse(const ModbusSlave *status)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b082      	sub	sp, #8
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
	return status->response.data;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	695b      	ldr	r3, [r3, #20]
}
 800094e:	0018      	movs	r0, r3
 8000950:	46bd      	mov	sp, r7
 8000952:	b002      	add	sp, #8
 8000954:	bd80      	pop	{r7, pc}

08000956 <modbusSlaveGetResponseLength>:

	\note This function can only be used if the last call to `modbusParseRequest*()`
		was successful (i.e. `modbusIsOk()` was true for the return value)
*/
LIGHTMODBUS_WARN_UNUSED static inline uint16_t modbusSlaveGetResponseLength(const ModbusSlave *status)
{
 8000956:	b580      	push	{r7, lr}
 8000958:	b082      	sub	sp, #8
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
	return status->response.length;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	8b9b      	ldrh	r3, [r3, #28]
}
 8000962:	0018      	movs	r0, r3
 8000964:	46bd      	mov	sp, r7
 8000966:	b002      	add	sp, #8
 8000968:	bd80      	pop	{r7, pc}

0800096a <modbusSlaveGetUserPointer>:

/**
	\brief Retreieves the custom context pointer
*/
static inline void *modbusSlaveGetUserPointer(const ModbusSlave *status)
{
 800096a:	b580      	push	{r7, lr}
 800096c:	b082      	sub	sp, #8
 800096e:	af00      	add	r7, sp, #0
 8000970:	6078      	str	r0, [r7, #4]
	return status->context;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	6a1b      	ldr	r3, [r3, #32]
}
 8000976:	0018      	movs	r0, r3
 8000978:	46bd      	mov	sp, r7
 800097a:	b002      	add	sp, #8
 800097c:	bd80      	pop	{r7, pc}

0800097e <modbusSlaveAllocateResponse>:
	\brief Allocates memory for slave's response frame
	\param pduSize size of the PDU section. 0 if the slave doesn't want to respond.
	\returns \ref MODBUS_ERROR_ALLOC on allocation failure
*/
LIGHTMODBUS_WARN_UNUSED static inline ModbusError modbusSlaveAllocateResponse(ModbusSlave *status, uint16_t pduSize)
{
 800097e:	b590      	push	{r4, r7, lr}
 8000980:	b083      	sub	sp, #12
 8000982:	af00      	add	r7, sp, #0
 8000984:	6078      	str	r0, [r7, #4]
 8000986:	000a      	movs	r2, r1
 8000988:	1cbb      	adds	r3, r7, #2
 800098a:	801a      	strh	r2, [r3, #0]
	return modbusBufferAllocateADU(&status->response, pduSize, modbusSlaveGetUserPointer(status));
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	3310      	adds	r3, #16
 8000990:	001c      	movs	r4, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	0018      	movs	r0, r3
 8000996:	f7ff ffe8 	bl	800096a <modbusSlaveGetUserPointer>
 800099a:	0002      	movs	r2, r0
 800099c:	1cbb      	adds	r3, r7, #2
 800099e:	881b      	ldrh	r3, [r3, #0]
 80009a0:	0019      	movs	r1, r3
 80009a2:	0020      	movs	r0, r4
 80009a4:	f000 f87f 	bl	8000aa6 <modbusBufferAllocateADU>
 80009a8:	0003      	movs	r3, r0
}
 80009aa:	0018      	movs	r0, r3
 80009ac:	46bd      	mov	sp, r7
 80009ae:	b003      	add	sp, #12
 80009b0:	bd90      	pop	{r4, r7, pc}

080009b2 <modbusSlaveFreeResponse>:

/**
	\brief Frees memory allocated for slave's response frame
*/
static inline void modbusSlaveFreeResponse(ModbusSlave *status)
{
 80009b2:	b590      	push	{r4, r7, lr}
 80009b4:	b083      	sub	sp, #12
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
	modbusBufferFree(&status->response, modbusSlaveGetUserPointer(status));
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	3310      	adds	r3, #16
 80009be:	001c      	movs	r4, r3
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	0018      	movs	r0, r3
 80009c4:	f7ff ffd1 	bl	800096a <modbusSlaveGetUserPointer>
 80009c8:	0003      	movs	r3, r0
 80009ca:	0019      	movs	r1, r3
 80009cc:	0020      	movs	r0, r4
 80009ce:	f000 f857 	bl	8000a80 <modbusBufferFree>
}
 80009d2:	46c0      	nop			@ (mov r8, r8)
 80009d4:	46bd      	mov	sp, r7
 80009d6:	b003      	add	sp, #12
 80009d8:	bd90      	pop	{r4, r7, pc}

080009da <modbusDefaultAllocator>:
	\returns MODBUS_ERROR_ALLOC on allocation failure
	\returns MODBUS_OK on success
	\see allocators
*/
LIGHTMODBUS_WARN_UNUSED ModbusError modbusDefaultAllocator(ModbusBuffer *buffer, uint16_t size, void *context)
{
 80009da:	b580      	push	{r7, lr}
 80009dc:	b086      	sub	sp, #24
 80009de:	af00      	add	r7, sp, #0
 80009e0:	60f8      	str	r0, [r7, #12]
 80009e2:	607a      	str	r2, [r7, #4]
 80009e4:	200a      	movs	r0, #10
 80009e6:	183b      	adds	r3, r7, r0
 80009e8:	1c0a      	adds	r2, r1, #0
 80009ea:	801a      	strh	r2, [r3, #0]
	// Make sure to handle the case when *ptr = NULL and size = 0
	// We don't want to allocate any memory then, but realloc(NULL, 0) would
	// result in malloc(0)
	if (!size)
 80009ec:	183b      	adds	r3, r7, r0
 80009ee:	881b      	ldrh	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d108      	bne.n	8000a06 <modbusDefaultAllocator+0x2c>
	{
		free(buffer->data);
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	0018      	movs	r0, r3
 80009fa:	f008 f8f3 	bl	8008be4 <free>
		buffer->data = NULL;
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	2200      	movs	r2, #0
 8000a02:	605a      	str	r2, [r3, #4]
 8000a04:	e018      	b.n	8000a38 <modbusDefaultAllocator+0x5e>
	}
	else
	{
		uint8_t *old_ptr = buffer->data;
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	685b      	ldr	r3, [r3, #4]
 8000a0a:	617b      	str	r3, [r7, #20]
		buffer->data = (uint8_t*)realloc(buffer->data, size);
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	685a      	ldr	r2, [r3, #4]
 8000a10:	230a      	movs	r3, #10
 8000a12:	18fb      	adds	r3, r7, r3
 8000a14:	881b      	ldrh	r3, [r3, #0]
 8000a16:	0019      	movs	r1, r3
 8000a18:	0010      	movs	r0, r2
 8000a1a:	f008 f99f 	bl	8008d5c <realloc>
 8000a1e:	0002      	movs	r2, r0
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	605a      	str	r2, [r3, #4]
		
		if (!buffer->data)
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d105      	bne.n	8000a38 <modbusDefaultAllocator+0x5e>
		{
			free(old_ptr);
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f008 f8d8 	bl	8008be4 <free>
			return MODBUS_ERROR_ALLOC;
 8000a34:	2302      	movs	r3, #2
 8000a36:	e000      	b.n	8000a3a <modbusDefaultAllocator+0x60>
		}
	}

	return MODBUS_OK;
 8000a38:	2300      	movs	r3, #0
}
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	b006      	add	sp, #24
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <modbusBufferInit>:
	\brief Initializes a buffer for use
	\param allocator Memory allocator to be used by the buffer
	\returns MODBUS_NO_ERROR() on success 
*/
LIGHTMODBUS_RET_ERROR modbusBufferInit(ModbusBuffer *buffer, ModbusAllocator allocator)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b086      	sub	sp, #24
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
 8000a4a:	6039      	str	r1, [r7, #0]
	*buffer = (ModbusBuffer){
 8000a4c:	687a      	ldr	r2, [r7, #4]
 8000a4e:	6839      	ldr	r1, [r7, #0]
 8000a50:	6011      	str	r1, [r2, #0]
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	2100      	movs	r1, #0
 8000a56:	6051      	str	r1, [r2, #4]
 8000a58:	687a      	ldr	r2, [r7, #4]
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	6091      	str	r1, [r2, #8]
 8000a5e:	687a      	ldr	r2, [r7, #4]
 8000a60:	2100      	movs	r1, #0
 8000a62:	8191      	strh	r1, [r2, #12]
 8000a64:	687a      	ldr	r2, [r7, #4]
 8000a66:	2100      	movs	r1, #0
 8000a68:	7391      	strb	r1, [r2, #14]
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	73d1      	strb	r1, [r2, #15]
		.pdu = NULL,
		.length = 0,
		.padding = 0,
		.pduOffset = 0,
	};
	return MODBUS_NO_ERROR();
 8000a70:	2203      	movs	r2, #3
 8000a72:	4393      	bics	r3, r2
 8000a74:	22fc      	movs	r2, #252	@ 0xfc
 8000a76:	4393      	bics	r3, r2
}
 8000a78:	0018      	movs	r0, r3
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	b006      	add	sp, #24
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <modbusBufferFree>:
/**
	\brief Frees memory allocated inside the buffer
	\param context context pointer passed on to the allocator
*/
void modbusBufferFree(ModbusBuffer *buffer, void *context)
{
 8000a80:	b590      	push	{r4, r7, lr}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	6039      	str	r1, [r7, #0]
	ModbusError err = modbusBufferAllocateADU(buffer, 0, context);
 8000a8a:	230f      	movs	r3, #15
 8000a8c:	18fc      	adds	r4, r7, r3
 8000a8e:	683a      	ldr	r2, [r7, #0]
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2100      	movs	r1, #0
 8000a94:	0018      	movs	r0, r3
 8000a96:	f000 f806 	bl	8000aa6 <modbusBufferAllocateADU>
 8000a9a:	0003      	movs	r3, r0
 8000a9c:	7023      	strb	r3, [r4, #0]
	(void) err;
}
 8000a9e:	46c0      	nop			@ (mov r8, r8)
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	b005      	add	sp, #20
 8000aa4:	bd90      	pop	{r4, r7, pc}

08000aa6 <modbusBufferAllocateADU>:
	This function is responsible for managing `data`, `pdu` and `length` fields
	in the buffer struct. The `pdu` pointer is set up to point `pduOffset` bytes
	after the `data` pointer unless `data` is a null pointer.
*/
LIGHTMODBUS_WARN_UNUSED ModbusError modbusBufferAllocateADU(ModbusBuffer *buffer, uint16_t pduSize, void *context)
{
 8000aa6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aa8:	b087      	sub	sp, #28
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	60f8      	str	r0, [r7, #12]
 8000aae:	607a      	str	r2, [r7, #4]
 8000ab0:	200a      	movs	r0, #10
 8000ab2:	183b      	adds	r3, r7, r0
 8000ab4:	1c0a      	adds	r2, r1, #0
 8000ab6:	801a      	strh	r2, [r3, #0]
	uint16_t size = pduSize;
 8000ab8:	2416      	movs	r4, #22
 8000aba:	193b      	adds	r3, r7, r4
 8000abc:	183a      	adds	r2, r7, r0
 8000abe:	8812      	ldrh	r2, [r2, #0]
 8000ac0:	801a      	strh	r2, [r3, #0]
	if (pduSize) size += buffer->padding;
 8000ac2:	183b      	adds	r3, r7, r0
 8000ac4:	881b      	ldrh	r3, [r3, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d007      	beq.n	8000ada <modbusBufferAllocateADU+0x34>
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	7b9b      	ldrb	r3, [r3, #14]
 8000ace:	0019      	movs	r1, r3
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	193a      	adds	r2, r7, r4
 8000ad4:	8812      	ldrh	r2, [r2, #0]
 8000ad6:	188a      	adds	r2, r1, r2
 8000ad8:	801a      	strh	r2, [r3, #0]

	ModbusError err = buffer->allocator(buffer, size, context);
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	2615      	movs	r6, #21
 8000ae0:	19bc      	adds	r4, r7, r6
 8000ae2:	687d      	ldr	r5, [r7, #4]
 8000ae4:	2216      	movs	r2, #22
 8000ae6:	18ba      	adds	r2, r7, r2
 8000ae8:	8811      	ldrh	r1, [r2, #0]
 8000aea:	68f8      	ldr	r0, [r7, #12]
 8000aec:	002a      	movs	r2, r5
 8000aee:	4798      	blx	r3
 8000af0:	0003      	movs	r3, r0
 8000af2:	7023      	strb	r3, [r4, #0]

	if (err == MODBUS_ERROR_ALLOC || size == 0)
 8000af4:	19bb      	adds	r3, r7, r6
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b02      	cmp	r3, #2
 8000afa:	d004      	beq.n	8000b06 <modbusBufferAllocateADU+0x60>
 8000afc:	2216      	movs	r2, #22
 8000afe:	18bb      	adds	r3, r7, r2
 8000b00:	881b      	ldrh	r3, [r3, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d109      	bne.n	8000b1a <modbusBufferAllocateADU+0x74>
	{
		buffer->data = NULL;
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	2200      	movs	r2, #0
 8000b0a:	605a      	str	r2, [r3, #4]
		buffer->pdu  = NULL;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
		buffer->length = 0;
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2200      	movs	r2, #0
 8000b16:	819a      	strh	r2, [r3, #12]
 8000b18:	e00b      	b.n	8000b32 <modbusBufferAllocateADU+0x8c>
	}
	else
	{
		buffer->pdu = buffer->data + buffer->pduOffset;
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	68fa      	ldr	r2, [r7, #12]
 8000b20:	7bd2      	ldrb	r2, [r2, #15]
 8000b22:	189a      	adds	r2, r3, r2
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	609a      	str	r2, [r3, #8]
		buffer->length = size;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	2216      	movs	r2, #22
 8000b2c:	18ba      	adds	r2, r7, r2
 8000b2e:	8812      	ldrh	r2, [r2, #0]
 8000b30:	819a      	strh	r2, [r3, #12]
	}

	return err;
 8000b32:	2315      	movs	r3, #21
 8000b34:	18fb      	adds	r3, r7, r3
 8000b36:	781b      	ldrb	r3, [r3, #0]
}
 8000b38:	0018      	movs	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	b007      	add	sp, #28
 8000b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000b40 <modbusCRC>:
	\param data A pointer to the data to be processed
	\param length Number of bytes, starting at the `data` pointer, to process
	\returns 16-bit Modbus CRC value
*/
LIGHTMODBUS_WARN_UNUSED uint16_t modbusCRC(const uint8_t *data, uint16_t length)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	000a      	movs	r2, r1
 8000b4a:	1cbb      	adds	r3, r7, #2
 8000b4c:	801a      	strh	r2, [r3, #0]
	uint16_t crc = 0xFFFF;
 8000b4e:	230e      	movs	r3, #14
 8000b50:	18fb      	adds	r3, r7, r3
 8000b52:	2201      	movs	r2, #1
 8000b54:	4252      	negs	r2, r2
 8000b56:	801a      	strh	r2, [r3, #0]

	for (uint16_t i = 0; i < length; i++)
 8000b58:	230c      	movs	r3, #12
 8000b5a:	18fb      	adds	r3, r7, r3
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	801a      	strh	r2, [r3, #0]
 8000b60:	e03a      	b.n	8000bd8 <modbusCRC+0x98>
	{
		crc ^= (uint16_t) data[i];
 8000b62:	230c      	movs	r3, #12
 8000b64:	18fb      	adds	r3, r7, r3
 8000b66:	881b      	ldrh	r3, [r3, #0]
 8000b68:	687a      	ldr	r2, [r7, #4]
 8000b6a:	18d3      	adds	r3, r2, r3
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	0019      	movs	r1, r3
 8000b70:	220e      	movs	r2, #14
 8000b72:	18bb      	adds	r3, r7, r2
 8000b74:	18ba      	adds	r2, r7, r2
 8000b76:	8812      	ldrh	r2, [r2, #0]
 8000b78:	404a      	eors	r2, r1
 8000b7a:	801a      	strh	r2, [r3, #0]
		for (uint8_t j = 8; j != 0; j--)
 8000b7c:	230b      	movs	r3, #11
 8000b7e:	18fb      	adds	r3, r7, r3
 8000b80:	2208      	movs	r2, #8
 8000b82:	701a      	strb	r2, [r3, #0]
 8000b84:	e01d      	b.n	8000bc2 <modbusCRC+0x82>
		{
			if ((crc & 0x0001) != 0)
 8000b86:	210e      	movs	r1, #14
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	881b      	ldrh	r3, [r3, #0]
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	4013      	ands	r3, r2
 8000b90:	d00b      	beq.n	8000baa <modbusCRC+0x6a>
			{
				crc >>= 1;
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	187a      	adds	r2, r7, r1
 8000b96:	8812      	ldrh	r2, [r2, #0]
 8000b98:	0852      	lsrs	r2, r2, #1
 8000b9a:	801a      	strh	r2, [r3, #0]
				crc ^= 0xA001;
 8000b9c:	187b      	adds	r3, r7, r1
 8000b9e:	187a      	adds	r2, r7, r1
 8000ba0:	8812      	ldrh	r2, [r2, #0]
 8000ba2:	4914      	ldr	r1, [pc, #80]	@ (8000bf4 <modbusCRC+0xb4>)
 8000ba4:	404a      	eors	r2, r1
 8000ba6:	801a      	strh	r2, [r3, #0]
 8000ba8:	e005      	b.n	8000bb6 <modbusCRC+0x76>
			}
			else
				crc >>= 1;
 8000baa:	220e      	movs	r2, #14
 8000bac:	18bb      	adds	r3, r7, r2
 8000bae:	18ba      	adds	r2, r7, r2
 8000bb0:	8812      	ldrh	r2, [r2, #0]
 8000bb2:	0852      	lsrs	r2, r2, #1
 8000bb4:	801a      	strh	r2, [r3, #0]
		for (uint8_t j = 8; j != 0; j--)
 8000bb6:	210b      	movs	r1, #11
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	781a      	ldrb	r2, [r3, #0]
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	3a01      	subs	r2, #1
 8000bc0:	701a      	strb	r2, [r3, #0]
 8000bc2:	230b      	movs	r3, #11
 8000bc4:	18fb      	adds	r3, r7, r3
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d1dc      	bne.n	8000b86 <modbusCRC+0x46>
	for (uint16_t i = 0; i < length; i++)
 8000bcc:	210c      	movs	r1, #12
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	881a      	ldrh	r2, [r3, #0]
 8000bd2:	187b      	adds	r3, r7, r1
 8000bd4:	3201      	adds	r2, #1
 8000bd6:	801a      	strh	r2, [r3, #0]
 8000bd8:	230c      	movs	r3, #12
 8000bda:	18fa      	adds	r2, r7, r3
 8000bdc:	1cbb      	adds	r3, r7, #2
 8000bde:	8812      	ldrh	r2, [r2, #0]
 8000be0:	881b      	ldrh	r3, [r3, #0]
 8000be2:	429a      	cmp	r2, r3
 8000be4:	d3bd      	bcc.n	8000b62 <modbusCRC+0x22>
		}
	}

	return crc;
 8000be6:	230e      	movs	r3, #14
 8000be8:	18fb      	adds	r3, r7, r3
 8000bea:	881b      	ldrh	r3, [r3, #0]
}
 8000bec:	0018      	movs	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	b004      	add	sp, #16
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	ffffa001 	.word	0xffffa001

08000bf8 <modbusSlaveInit>:
	ModbusRegisterCallback registerCallback,
	ModbusSlaveExceptionCallback exceptionCallback,
	ModbusAllocator allocator,
	const ModbusSlaveFunctionHandler *functions,
	uint8_t functionCount)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	60b9      	str	r1, [r7, #8]
 8000c02:	607a      	str	r2, [r7, #4]
 8000c04:	603b      	str	r3, [r7, #0]
	status->functions = functions;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	69ba      	ldr	r2, [r7, #24]
 8000c0a:	609a      	str	r2, [r3, #8]
	status->functionCount = functionCount;
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	221c      	movs	r2, #28
 8000c10:	18ba      	adds	r2, r7, r2
 8000c12:	7812      	ldrb	r2, [r2, #0]
 8000c14:	731a      	strb	r2, [r3, #12]
	status->registerCallback = registerCallback;
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	68ba      	ldr	r2, [r7, #8]
 8000c1a:	601a      	str	r2, [r3, #0]
	status->exceptionCallback = exceptionCallback;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	687a      	ldr	r2, [r7, #4]
 8000c20:	605a      	str	r2, [r3, #4]
	status->context = NULL;
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	2200      	movs	r2, #0
 8000c26:	621a      	str	r2, [r3, #32]

	return modbusBufferInit(&status->response, allocator);
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	3310      	adds	r3, #16
 8000c2c:	683a      	ldr	r2, [r7, #0]
 8000c2e:	0011      	movs	r1, r2
 8000c30:	0018      	movs	r0, r3
 8000c32:	f7ff ff06 	bl	8000a42 <modbusBufferInit>
 8000c36:	0003      	movs	r3, r0
}
 8000c38:	0018      	movs	r0, r3
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	b004      	add	sp, #16
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <modbusBuildException>:
*/
LIGHTMODBUS_RET_ERROR modbusBuildException(
	ModbusSlave *status,
	uint8_t function,
	ModbusExceptionCode code)
{
 8000c40:	b5b0      	push	{r4, r5, r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	0008      	movs	r0, r1
 8000c4a:	0011      	movs	r1, r2
 8000c4c:	1cfb      	adds	r3, r7, #3
 8000c4e:	1c02      	adds	r2, r0, #0
 8000c50:	701a      	strb	r2, [r3, #0]
 8000c52:	1cbb      	adds	r3, r7, #2
 8000c54:	1c0a      	adds	r2, r1, #0
 8000c56:	701a      	strb	r2, [r3, #0]
	// Call the exception callback
	if (status->exceptionCallback)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d008      	beq.n	8000c72 <modbusBuildException+0x32>
		status->exceptionCallback(status, function, code);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	1cba      	adds	r2, r7, #2
 8000c66:	7815      	ldrb	r5, [r2, #0]
 8000c68:	1cfa      	adds	r2, r7, #3
 8000c6a:	7811      	ldrb	r1, [r2, #0]
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	002a      	movs	r2, r5
 8000c70:	4798      	blx	r3

	if (modbusSlaveAllocateResponse(status, 2))
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2102      	movs	r1, #2
 8000c76:	0018      	movs	r0, r3
 8000c78:	f7ff fe81 	bl	800097e <modbusSlaveAllocateResponse>
 8000c7c:	1e03      	subs	r3, r0, #0
 8000c7e:	d00a      	beq.n	8000c96 <modbusBuildException+0x56>
		return MODBUS_GENERAL_ERROR(ALLOC);
 8000c80:	2303      	movs	r3, #3
 8000c82:	439c      	bics	r4, r3
 8000c84:	0023      	movs	r3, r4
 8000c86:	001c      	movs	r4, r3
 8000c88:	23fc      	movs	r3, #252	@ 0xfc
 8000c8a:	439c      	bics	r4, r3
 8000c8c:	0023      	movs	r3, r4
 8000c8e:	2208      	movs	r2, #8
 8000c90:	4313      	orrs	r3, r2
 8000c92:	001c      	movs	r4, r3
 8000c94:	e016      	b.n	8000cc4 <modbusBuildException+0x84>

	status->response.pdu[0] = function | 0x80;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	699b      	ldr	r3, [r3, #24]
 8000c9a:	1cfa      	adds	r2, r7, #3
 8000c9c:	7812      	ldrb	r2, [r2, #0]
 8000c9e:	2180      	movs	r1, #128	@ 0x80
 8000ca0:	4249      	negs	r1, r1
 8000ca2:	430a      	orrs	r2, r1
 8000ca4:	b2d2      	uxtb	r2, r2
 8000ca6:	701a      	strb	r2, [r3, #0]
	status->response.pdu[1] = code;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	699b      	ldr	r3, [r3, #24]
 8000cac:	3301      	adds	r3, #1
 8000cae:	1cba      	adds	r2, r7, #2
 8000cb0:	7812      	ldrb	r2, [r2, #0]
 8000cb2:	701a      	strb	r2, [r3, #0]

	return MODBUS_NO_ERROR();
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	439c      	bics	r4, r3
 8000cb8:	0023      	movs	r3, r4
 8000cba:	001c      	movs	r4, r3
 8000cbc:	23fc      	movs	r3, #252	@ 0xfc
 8000cbe:	439c      	bics	r4, r3
 8000cc0:	0023      	movs	r3, r4
 8000cc2:	001c      	movs	r4, r3
}
 8000cc4:	0023      	movs	r3, r4
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	b002      	add	sp, #8
 8000ccc:	bdb0      	pop	{r4, r5, r7, pc}

08000cce <modbusParseRequest>:

	\warning The response frame can only be accessed if modbusIsOk() called 
		on the return value of this function evaluates to true.
*/
LIGHTMODBUS_RET_ERROR modbusParseRequest(ModbusSlave *status, const uint8_t *request, uint8_t requestLength)
{
 8000cce:	b5b0      	push	{r4, r5, r7, lr}
 8000cd0:	b086      	sub	sp, #24
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	60f8      	str	r0, [r7, #12]
 8000cd6:	60b9      	str	r1, [r7, #8]
 8000cd8:	1dfb      	adds	r3, r7, #7
 8000cda:	701a      	strb	r2, [r3, #0]
	uint8_t function = request[0];
 8000cdc:	2315      	movs	r3, #21
 8000cde:	18fb      	adds	r3, r7, r3
 8000ce0:	68ba      	ldr	r2, [r7, #8]
 8000ce2:	7812      	ldrb	r2, [r2, #0]
 8000ce4:	701a      	strb	r2, [r3, #0]

	// Look for matching function
	for (uint16_t i = 0; i < status->functionCount; i++)
 8000ce6:	2316      	movs	r3, #22
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	2200      	movs	r2, #0
 8000cec:	801a      	strh	r2, [r3, #0]
 8000cee:	e023      	b.n	8000d38 <modbusParseRequest+0x6a>
		if (function == status->functions[i].id)
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	689a      	ldr	r2, [r3, #8]
 8000cf4:	2116      	movs	r1, #22
 8000cf6:	187b      	adds	r3, r7, r1
 8000cf8:	881b      	ldrh	r3, [r3, #0]
 8000cfa:	00db      	lsls	r3, r3, #3
 8000cfc:	18d3      	adds	r3, r2, r3
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2015      	movs	r0, #21
 8000d02:	183a      	adds	r2, r7, r0
 8000d04:	7812      	ldrb	r2, [r2, #0]
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d110      	bne.n	8000d2c <modbusParseRequest+0x5e>
			return status->functions[i].ptr(status, function, &request[0], requestLength);
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	689a      	ldr	r2, [r3, #8]
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	881b      	ldrh	r3, [r3, #0]
 8000d12:	00db      	lsls	r3, r3, #3
 8000d14:	18d3      	adds	r3, r2, r3
 8000d16:	685c      	ldr	r4, [r3, #4]
 8000d18:	1dfb      	adds	r3, r7, #7
 8000d1a:	781d      	ldrb	r5, [r3, #0]
 8000d1c:	68ba      	ldr	r2, [r7, #8]
 8000d1e:	183b      	adds	r3, r7, r0
 8000d20:	7819      	ldrb	r1, [r3, #0]
 8000d22:	68f8      	ldr	r0, [r7, #12]
 8000d24:	002b      	movs	r3, r5
 8000d26:	47a0      	blx	r4
 8000d28:	0003      	movs	r3, r0
 8000d2a:	e016      	b.n	8000d5a <modbusParseRequest+0x8c>
	for (uint16_t i = 0; i < status->functionCount; i++)
 8000d2c:	2116      	movs	r1, #22
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	881a      	ldrh	r2, [r3, #0]
 8000d32:	187b      	adds	r3, r7, r1
 8000d34:	3201      	adds	r2, #1
 8000d36:	801a      	strh	r2, [r3, #0]
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	7b1b      	ldrb	r3, [r3, #12]
 8000d3c:	001a      	movs	r2, r3
 8000d3e:	2316      	movs	r3, #22
 8000d40:	18fb      	adds	r3, r7, r3
 8000d42:	881b      	ldrh	r3, [r3, #0]
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d3d3      	bcc.n	8000cf0 <modbusParseRequest+0x22>

	// No match found
	return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_FUNCTION);
 8000d48:	2315      	movs	r3, #21
 8000d4a:	18fb      	adds	r3, r7, r3
 8000d4c:	7819      	ldrb	r1, [r3, #0]
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	2201      	movs	r2, #1
 8000d52:	0018      	movs	r0, r3
 8000d54:	f7ff ff74 	bl	8000c40 <modbusBuildException>
 8000d58:	0003      	movs	r3, r0
}
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b006      	add	sp, #24
 8000d60:	bdb0      	pop	{r4, r5, r7, pc}

08000d62 <modbusParseRequestRTU>:

	\warning The response frame can only be accessed if modbusIsOk() called 
		on the return value of this function evaluates to true.
*/
LIGHTMODBUS_RET_ERROR modbusParseRequestRTU(ModbusSlave *status, uint8_t slaveAddress, const uint8_t *request, uint16_t requestLength)
{
 8000d62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d64:	b091      	sub	sp, #68	@ 0x44
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	60f8      	str	r0, [r7, #12]
 8000d6a:	0008      	movs	r0, r1
 8000d6c:	607a      	str	r2, [r7, #4]
 8000d6e:	0019      	movs	r1, r3
 8000d70:	230b      	movs	r3, #11
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	1c02      	adds	r2, r0, #0
 8000d76:	701a      	strb	r2, [r3, #0]
 8000d78:	2008      	movs	r0, #8
 8000d7a:	183b      	adds	r3, r7, r0
 8000d7c:	1c0a      	adds	r2, r1, #0
 8000d7e:	801a      	strh	r2, [r3, #0]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d84:	2136      	movs	r1, #54	@ 0x36
 8000d86:	187b      	adds	r3, r7, r1
 8000d88:	183a      	adds	r2, r7, r0
 8000d8a:	8812      	ldrh	r2, [r2, #0]
 8000d8c:	801a      	strh	r2, [r3, #0]
 8000d8e:	2335      	movs	r3, #53	@ 0x35
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	2201      	movs	r2, #1
 8000d94:	701a      	strb	r2, [r3, #0]
 8000d96:	231c      	movs	r3, #28
 8000d98:	18fb      	adds	r3, r7, r3
 8000d9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8000d9c:	231a      	movs	r3, #26
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000da2:	2319      	movs	r3, #25
 8000da4:	18fb      	adds	r3, r7, r3
 8000da6:	62bb      	str	r3, [r7, #40]	@ 0x28
	const uint8_t **pdu,
	uint16_t *pduLength,
	uint8_t *address)
{
	// Check length
	if (length < MODBUS_RTU_ADU_MIN || length > MODBUS_RTU_ADU_MAX)
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	881b      	ldrh	r3, [r3, #0]
 8000dac:	2b03      	cmp	r3, #3
 8000dae:	d905      	bls.n	8000dbc <modbusParseRequestRTU+0x5a>
 8000db0:	187b      	adds	r3, r7, r1
 8000db2:	881a      	ldrh	r2, [r3, #0]
 8000db4:	2380      	movs	r3, #128	@ 0x80
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d901      	bls.n	8000dc0 <modbusParseRequestRTU+0x5e>
		return MODBUS_ERROR_LENGTH;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e02d      	b.n	8000e1c <modbusParseRequestRTU+0xba>

	// Extract address
	*address = frame[0];
 8000dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dc2:	781a      	ldrb	r2, [r3, #0]
 8000dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dc6:	701a      	strb	r2, [r3, #0]

	// Check CRC
	if (checkCRC && modbusCRC(frame, length - 2) != modbusRLE(frame + length - 2))
 8000dc8:	2335      	movs	r3, #53	@ 0x35
 8000dca:	18fb      	adds	r3, r7, r3
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d018      	beq.n	8000e04 <modbusParseRequestRTU+0xa2>
 8000dd2:	2636      	movs	r6, #54	@ 0x36
 8000dd4:	19bb      	adds	r3, r7, r6
 8000dd6:	881b      	ldrh	r3, [r3, #0]
 8000dd8:	3b02      	subs	r3, #2
 8000dda:	b29a      	uxth	r2, r3
 8000ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dde:	0011      	movs	r1, r2
 8000de0:	0018      	movs	r0, r3
 8000de2:	f7ff fead 	bl	8000b40 <modbusCRC>
 8000de6:	0003      	movs	r3, r0
 8000de8:	001d      	movs	r5, r3
 8000dea:	19bb      	adds	r3, r7, r6
 8000dec:	881b      	ldrh	r3, [r3, #0]
 8000dee:	3b02      	subs	r3, #2
 8000df0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000df2:	18d3      	adds	r3, r2, r3
 8000df4:	0018      	movs	r0, r3
 8000df6:	f7ff fcbe 	bl	8000776 <modbusRLE>
 8000dfa:	0003      	movs	r3, r0
 8000dfc:	429d      	cmp	r5, r3
 8000dfe:	d001      	beq.n	8000e04 <modbusParseRequestRTU+0xa2>
		return MODBUS_ERROR_CRC;
 8000e00:	2308      	movs	r3, #8
 8000e02:	e00b      	b.n	8000e1c <modbusParseRequestRTU+0xba>

	*pdu = frame + MODBUS_RTU_PDU_OFFSET;
 8000e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000e06:	1c5a      	adds	r2, r3, #1
 8000e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e0a:	601a      	str	r2, [r3, #0]
	*pduLength = length - MODBUS_RTU_ADU_PADDING;
 8000e0c:	2336      	movs	r3, #54	@ 0x36
 8000e0e:	18fb      	adds	r3, r7, r3
 8000e10:	881b      	ldrh	r3, [r3, #0]
 8000e12:	3b03      	subs	r3, #3
 8000e14:	b29a      	uxth	r2, r3
 8000e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e18:	801a      	strh	r2, [r3, #0]

	return MODBUS_OK;
 8000e1a:	2300      	movs	r3, #0
	// Unpack the request
	const uint8_t *pdu;
	uint16_t pduLength;
	uint8_t requestAddress;
	ModbusError err = modbusUnpackRTU(
 8000e1c:	213f      	movs	r1, #63	@ 0x3f
 8000e1e:	187a      	adds	r2, r7, r1
 8000e20:	7013      	strb	r3, [r2, #0]
		&pdu,
		&pduLength,
		&requestAddress
	);

	if (err != MODBUS_OK)
 8000e22:	000a      	movs	r2, r1
 8000e24:	18bb      	adds	r3, r7, r2
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d013      	beq.n	8000e54 <modbusParseRequestRTU+0xf2>
		return MODBUS_MAKE_ERROR(MODBUS_ERROR_SOURCE_REQUEST, err);
 8000e2c:	18bb      	adds	r3, r7, r2
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	223f      	movs	r2, #63	@ 0x3f
 8000e32:	4013      	ands	r3, r2
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	2203      	movs	r2, #3
 8000e38:	4394      	bics	r4, r2
 8000e3a:	0022      	movs	r2, r4
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	430a      	orrs	r2, r1
 8000e40:	0014      	movs	r4, r2
 8000e42:	223f      	movs	r2, #63	@ 0x3f
 8000e44:	4013      	ands	r3, r2
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	22fc      	movs	r2, #252	@ 0xfc
 8000e4a:	4394      	bics	r4, r2
 8000e4c:	0022      	movs	r2, r4
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	001c      	movs	r4, r3
 8000e52:	e09c      	b.n	8000f8e <modbusParseRequestRTU+0x22c>

	// Verify if the frame is meant for us
	if (requestAddress != 0 && requestAddress != slaveAddress)
 8000e54:	2219      	movs	r2, #25
 8000e56:	18bb      	adds	r3, r7, r2
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d013      	beq.n	8000e86 <modbusParseRequestRTU+0x124>
 8000e5e:	18bb      	adds	r3, r7, r2
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	220b      	movs	r2, #11
 8000e64:	18ba      	adds	r2, r7, r2
 8000e66:	7812      	ldrb	r2, [r2, #0]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d00c      	beq.n	8000e86 <modbusParseRequestRTU+0x124>
		return MODBUS_REQUEST_ERROR(ADDRESS);
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	439c      	bics	r4, r3
 8000e70:	0023      	movs	r3, r4
 8000e72:	2201      	movs	r2, #1
 8000e74:	4313      	orrs	r3, r2
 8000e76:	001c      	movs	r4, r3
 8000e78:	23fc      	movs	r3, #252	@ 0xfc
 8000e7a:	439c      	bics	r4, r3
 8000e7c:	0023      	movs	r3, r4
 8000e7e:	222c      	movs	r2, #44	@ 0x2c
 8000e80:	4313      	orrs	r3, r2
 8000e82:	001c      	movs	r4, r3
 8000e84:	e083      	b.n	8000f8e <modbusParseRequestRTU+0x22c>

	// Parse the request
	ModbusErrorInfo errinfo;
	modbusBufferModeRTU(&status->response);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	3310      	adds	r3, #16
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f7ff fbe8 	bl	8000660 <modbusBufferModeRTU>
	if (!modbusIsOk(errinfo = modbusParseRequest(status, pdu, pduLength)))
 8000e90:	69f9      	ldr	r1, [r7, #28]
 8000e92:	231a      	movs	r3, #26
 8000e94:	18fb      	adds	r3, r7, r3
 8000e96:	881b      	ldrh	r3, [r3, #0]
 8000e98:	b2da      	uxtb	r2, r3
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	f7ff ff16 	bl	8000cce <modbusParseRequest>
 8000ea2:	0003      	movs	r3, r0
 8000ea4:	617b      	str	r3, [r7, #20]
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f7ff fd06 	bl	80008ba <modbusIsOk>
 8000eae:	1e03      	subs	r3, r0, #0
 8000eb0:	d101      	bne.n	8000eb6 <modbusParseRequestRTU+0x154>
		return errinfo;
 8000eb2:	697c      	ldr	r4, [r7, #20]
 8000eb4:	e06b      	b.n	8000f8e <modbusParseRequestRTU+0x22c>
	
	if (status->response.length)
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	8b9b      	ldrh	r3, [r3, #28]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d05f      	beq.n	8000f7e <modbusParseRequestRTU+0x21c>
	{
		// Discard any response frames if the request
		// was broadcast
		if (requestAddress == 0)
 8000ebe:	2319      	movs	r3, #25
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d10c      	bne.n	8000ee2 <modbusParseRequestRTU+0x180>
		{
			modbusSlaveFreeResponse(status);
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f7ff fd71 	bl	80009b2 <modbusSlaveFreeResponse>
			return MODBUS_NO_ERROR();
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	439c      	bics	r4, r3
 8000ed4:	0023      	movs	r3, r4
 8000ed6:	001c      	movs	r4, r3
 8000ed8:	23fc      	movs	r3, #252	@ 0xfc
 8000eda:	439c      	bics	r4, r3
 8000edc:	0023      	movs	r3, r4
 8000ede:	001c      	movs	r4, r3
 8000ee0:	e055      	b.n	8000f8e <modbusParseRequestRTU+0x22c>
		}

		// Pack the response frame
		err = modbusPackRTU(
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	695b      	ldr	r3, [r3, #20]
 8000ee6:	68fa      	ldr	r2, [r7, #12]
 8000ee8:	8b92      	ldrh	r2, [r2, #28]
 8000eea:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eec:	2122      	movs	r1, #34	@ 0x22
 8000eee:	187b      	adds	r3, r7, r1
 8000ef0:	801a      	strh	r2, [r3, #0]
 8000ef2:	2321      	movs	r3, #33	@ 0x21
 8000ef4:	18fb      	adds	r3, r7, r3
 8000ef6:	220b      	movs	r2, #11
 8000ef8:	18ba      	adds	r2, r7, r2
 8000efa:	7812      	ldrb	r2, [r2, #0]
 8000efc:	701a      	strb	r2, [r3, #0]
	uint8_t *frame,
	uint16_t length,
	uint8_t address)
{
	// Check length
	if (length < MODBUS_RTU_ADU_MIN || length > MODBUS_RTU_ADU_MAX)
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	881b      	ldrh	r3, [r3, #0]
 8000f02:	2b03      	cmp	r3, #3
 8000f04:	d905      	bls.n	8000f12 <modbusParseRequestRTU+0x1b0>
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	881a      	ldrh	r2, [r3, #0]
 8000f0a:	2380      	movs	r3, #128	@ 0x80
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d901      	bls.n	8000f16 <modbusParseRequestRTU+0x1b4>
		return MODBUS_ERROR_LENGTH;
 8000f12:	2201      	movs	r2, #1
 8000f14:	e019      	b.n	8000f4a <modbusParseRequestRTU+0x1e8>

	// Write address
	frame[0] = address;
 8000f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f18:	2221      	movs	r2, #33	@ 0x21
 8000f1a:	18ba      	adds	r2, r7, r2
 8000f1c:	7812      	ldrb	r2, [r2, #0]
 8000f1e:	701a      	strb	r2, [r3, #0]

	// Compute and write CRC
	modbusWLE(&frame[length - 2], modbusCRC(frame, length - 2));
 8000f20:	2122      	movs	r1, #34	@ 0x22
 8000f22:	187b      	adds	r3, r7, r1
 8000f24:	881b      	ldrh	r3, [r3, #0]
 8000f26:	3b02      	subs	r3, #2
 8000f28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f2a:	18d5      	adds	r5, r2, r3
 8000f2c:	187b      	adds	r3, r7, r1
 8000f2e:	881b      	ldrh	r3, [r3, #0]
 8000f30:	3b02      	subs	r3, #2
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f36:	0011      	movs	r1, r2
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f7ff fe01 	bl	8000b40 <modbusCRC>
 8000f3e:	0003      	movs	r3, r0
 8000f40:	0019      	movs	r1, r3
 8000f42:	0028      	movs	r0, r5
 8000f44:	f7ff fc34 	bl	80007b0 <modbusWLE>
	
	return MODBUS_OK;
 8000f48:	2200      	movs	r2, #0
 8000f4a:	213f      	movs	r1, #63	@ 0x3f
 8000f4c:	187b      	adds	r3, r7, r1
 8000f4e:	701a      	strb	r2, [r3, #0]
			&status->response.data[0],
			status->response.length,
			slaveAddress);

		if (err != MODBUS_OK)
 8000f50:	000a      	movs	r2, r1
 8000f52:	18bb      	adds	r3, r7, r2
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d011      	beq.n	8000f7e <modbusParseRequestRTU+0x21c>
			return MODBUS_MAKE_ERROR(MODBUS_ERROR_SOURCE_GENERAL, err);
 8000f5a:	18bb      	adds	r3, r7, r2
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	223f      	movs	r2, #63	@ 0x3f
 8000f60:	4013      	ands	r3, r2
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	2203      	movs	r2, #3
 8000f66:	4394      	bics	r4, r2
 8000f68:	0022      	movs	r2, r4
 8000f6a:	0014      	movs	r4, r2
 8000f6c:	223f      	movs	r2, #63	@ 0x3f
 8000f6e:	4013      	ands	r3, r2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	22fc      	movs	r2, #252	@ 0xfc
 8000f74:	4394      	bics	r4, r2
 8000f76:	0022      	movs	r2, r4
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	001c      	movs	r4, r3
 8000f7c:	e007      	b.n	8000f8e <modbusParseRequestRTU+0x22c>
	}
	
	return MODBUS_NO_ERROR();
 8000f7e:	2303      	movs	r3, #3
 8000f80:	439c      	bics	r4, r3
 8000f82:	0023      	movs	r3, r4
 8000f84:	001c      	movs	r4, r3
 8000f86:	23fc      	movs	r3, #252	@ 0xfc
 8000f88:	439c      	bics	r4, r3
 8000f8a:	0023      	movs	r3, r4
 8000f8c:	001c      	movs	r4, r3
}
 8000f8e:	0023      	movs	r3, r4
 8000f90:	0018      	movs	r0, r3
 8000f92:	46bd      	mov	sp, r7
 8000f94:	b011      	add	sp, #68	@ 0x44
 8000f96:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f98 <modbusParseRequest01020304>:
LIGHTMODBUS_RET_ERROR modbusParseRequest01020304(
	ModbusSlave *status,
	uint8_t function,
	const uint8_t *requestPDU,
	uint8_t requestLength)
{
 8000f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f9a:	b08d      	sub	sp, #52	@ 0x34
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	0008      	movs	r0, r1
 8000fa2:	607a      	str	r2, [r7, #4]
 8000fa4:	0019      	movs	r1, r3
 8000fa6:	250b      	movs	r5, #11
 8000fa8:	197b      	adds	r3, r7, r5
 8000faa:	1c02      	adds	r2, r0, #0
 8000fac:	701a      	strb	r2, [r3, #0]
 8000fae:	200a      	movs	r0, #10
 8000fb0:	183b      	adds	r3, r7, r0
 8000fb2:	1c0a      	adds	r2, r1, #0
 8000fb4:	701a      	strb	r2, [r3, #0]
	// Check frame length
	if (requestLength != 5)
 8000fb6:	183b      	adds	r3, r7, r0
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b05      	cmp	r3, #5
 8000fbc:	d008      	beq.n	8000fd0 <modbusParseRequest01020304+0x38>
		return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_VALUE);
 8000fbe:	197b      	adds	r3, r7, r5
 8000fc0:	7819      	ldrb	r1, [r3, #0]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	2203      	movs	r2, #3
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f7ff fe3a 	bl	8000c40 <modbusBuildException>
 8000fcc:	0004      	movs	r4, r0
 8000fce:	e18f      	b.n	80012f0 <modbusParseRequest01020304+0x358>

	ModbusDataType datatype;
	uint16_t maxCount;
	uint8_t isCoilType;
	switch (function)
 8000fd0:	230b      	movs	r3, #11
 8000fd2:	18fb      	adds	r3, r7, r3
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b04      	cmp	r3, #4
 8000fd8:	d031      	beq.n	800103e <modbusParseRequest01020304+0xa6>
 8000fda:	dc3d      	bgt.n	8001058 <modbusParseRequest01020304+0xc0>
 8000fdc:	2b03      	cmp	r3, #3
 8000fde:	d021      	beq.n	8001024 <modbusParseRequest01020304+0x8c>
 8000fe0:	dc3a      	bgt.n	8001058 <modbusParseRequest01020304+0xc0>
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d002      	beq.n	8000fec <modbusParseRequest01020304+0x54>
 8000fe6:	2b02      	cmp	r3, #2
 8000fe8:	d00e      	beq.n	8001008 <modbusParseRequest01020304+0x70>
 8000fea:	e035      	b.n	8001058 <modbusParseRequest01020304+0xc0>
	{
		case 1:
			datatype = MODBUS_COIL;
 8000fec:	232f      	movs	r3, #47	@ 0x2f
 8000fee:	18fb      	adds	r3, r7, r3
 8000ff0:	2204      	movs	r2, #4
 8000ff2:	701a      	strb	r2, [r3, #0]
			maxCount = 2000;
 8000ff4:	232c      	movs	r3, #44	@ 0x2c
 8000ff6:	18fb      	adds	r3, r7, r3
 8000ff8:	22fa      	movs	r2, #250	@ 0xfa
 8000ffa:	00d2      	lsls	r2, r2, #3
 8000ffc:	801a      	strh	r2, [r3, #0]
			isCoilType = 1;
 8000ffe:	232b      	movs	r3, #43	@ 0x2b
 8001000:	18fb      	adds	r3, r7, r3
 8001002:	2201      	movs	r2, #1
 8001004:	701a      	strb	r2, [r3, #0]
			break;
 8001006:	e032      	b.n	800106e <modbusParseRequest01020304+0xd6>

		case 2:
			datatype = MODBUS_DISCRETE_INPUT;
 8001008:	232f      	movs	r3, #47	@ 0x2f
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	2208      	movs	r2, #8
 800100e:	701a      	strb	r2, [r3, #0]
			maxCount = 2000;
 8001010:	232c      	movs	r3, #44	@ 0x2c
 8001012:	18fb      	adds	r3, r7, r3
 8001014:	22fa      	movs	r2, #250	@ 0xfa
 8001016:	00d2      	lsls	r2, r2, #3
 8001018:	801a      	strh	r2, [r3, #0]
			isCoilType = 1;
 800101a:	232b      	movs	r3, #43	@ 0x2b
 800101c:	18fb      	adds	r3, r7, r3
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
			break;
 8001022:	e024      	b.n	800106e <modbusParseRequest01020304+0xd6>

		case 3:
			datatype = MODBUS_HOLDING_REGISTER;
 8001024:	232f      	movs	r3, #47	@ 0x2f
 8001026:	18fb      	adds	r3, r7, r3
 8001028:	2201      	movs	r2, #1
 800102a:	701a      	strb	r2, [r3, #0]
			maxCount = 125;
 800102c:	232c      	movs	r3, #44	@ 0x2c
 800102e:	18fb      	adds	r3, r7, r3
 8001030:	227d      	movs	r2, #125	@ 0x7d
 8001032:	801a      	strh	r2, [r3, #0]
			isCoilType = 0;
 8001034:	232b      	movs	r3, #43	@ 0x2b
 8001036:	18fb      	adds	r3, r7, r3
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
			break;
 800103c:	e017      	b.n	800106e <modbusParseRequest01020304+0xd6>

		case 4:
			datatype = MODBUS_INPUT_REGISTER;
 800103e:	232f      	movs	r3, #47	@ 0x2f
 8001040:	18fb      	adds	r3, r7, r3
 8001042:	2202      	movs	r2, #2
 8001044:	701a      	strb	r2, [r3, #0]
			maxCount = 125;
 8001046:	232c      	movs	r3, #44	@ 0x2c
 8001048:	18fb      	adds	r3, r7, r3
 800104a:	227d      	movs	r2, #125	@ 0x7d
 800104c:	801a      	strh	r2, [r3, #0]
			isCoilType = 0;
 800104e:	232b      	movs	r3, #43	@ 0x2b
 8001050:	18fb      	adds	r3, r7, r3
 8001052:	2200      	movs	r2, #0
 8001054:	701a      	strb	r2, [r3, #0]
			break;
 8001056:	e00a      	b.n	800106e <modbusParseRequest01020304+0xd6>
		
		default:
			return MODBUS_GENERAL_ERROR(FUNCTION);
 8001058:	2303      	movs	r3, #3
 800105a:	439c      	bics	r4, r3
 800105c:	0023      	movs	r3, r4
 800105e:	001c      	movs	r4, r3
 8001060:	23fc      	movs	r3, #252	@ 0xfc
 8001062:	439c      	bics	r4, r3
 8001064:	0023      	movs	r3, r4
 8001066:	220c      	movs	r2, #12
 8001068:	4313      	orrs	r3, r2
 800106a:	001c      	movs	r4, r3
 800106c:	e140      	b.n	80012f0 <modbusParseRequest01020304+0x358>
			break;
	}

	uint16_t index = modbusRBE(&requestPDU[1]);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3301      	adds	r3, #1
 8001072:	2222      	movs	r2, #34	@ 0x22
 8001074:	18bd      	adds	r5, r7, r2
 8001076:	0018      	movs	r0, r3
 8001078:	f7ff fbb4 	bl	80007e4 <modbusRBE>
 800107c:	0003      	movs	r3, r0
 800107e:	802b      	strh	r3, [r5, #0]
	uint16_t count = modbusRBE(&requestPDU[3]);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3303      	adds	r3, #3
 8001084:	2620      	movs	r6, #32
 8001086:	19bd      	adds	r5, r7, r6
 8001088:	0018      	movs	r0, r3
 800108a:	f7ff fbab 	bl	80007e4 <modbusRBE>
 800108e:	0003      	movs	r3, r0
 8001090:	802b      	strh	r3, [r5, #0]

	// Check count
	if (count == 0 || count > maxCount)
 8001092:	19bb      	adds	r3, r7, r6
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d006      	beq.n	80010a8 <modbusParseRequest01020304+0x110>
 800109a:	19ba      	adds	r2, r7, r6
 800109c:	232c      	movs	r3, #44	@ 0x2c
 800109e:	18fb      	adds	r3, r7, r3
 80010a0:	8812      	ldrh	r2, [r2, #0]
 80010a2:	881b      	ldrh	r3, [r3, #0]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d909      	bls.n	80010bc <modbusParseRequest01020304+0x124>
		return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_VALUE);
 80010a8:	230b      	movs	r3, #11
 80010aa:	18fb      	adds	r3, r7, r3
 80010ac:	7819      	ldrb	r1, [r3, #0]
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2203      	movs	r2, #3
 80010b2:	0018      	movs	r0, r3
 80010b4:	f7ff fdc4 	bl	8000c40 <modbusBuildException>
 80010b8:	0004      	movs	r4, r0
 80010ba:	e119      	b.n	80012f0 <modbusParseRequest01020304+0x358>

	// Addresss range check
	if (modbusCheckRangeU16(index, count))
 80010bc:	2320      	movs	r3, #32
 80010be:	18fb      	adds	r3, r7, r3
 80010c0:	881a      	ldrh	r2, [r3, #0]
 80010c2:	2322      	movs	r3, #34	@ 0x22
 80010c4:	18fb      	adds	r3, r7, r3
 80010c6:	881b      	ldrh	r3, [r3, #0]
 80010c8:	0011      	movs	r1, r2
 80010ca:	0018      	movs	r0, r3
 80010cc:	f7ff fbc1 	bl	8000852 <modbusCheckRangeU16>
 80010d0:	1e03      	subs	r3, r0, #0
 80010d2:	d009      	beq.n	80010e8 <modbusParseRequest01020304+0x150>
		return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_ADDRESS);
 80010d4:	230b      	movs	r3, #11
 80010d6:	18fb      	adds	r3, r7, r3
 80010d8:	7819      	ldrb	r1, [r3, #0]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2202      	movs	r2, #2
 80010de:	0018      	movs	r0, r3
 80010e0:	f7ff fdae 	bl	8000c40 <modbusBuildException>
 80010e4:	0004      	movs	r4, r0
 80010e6:	e103      	b.n	80012f0 <modbusParseRequest01020304+0x358>

	// Prepare callback args
	ModbusRegisterCallbackResult cres;
	ModbusRegisterCallbackArgs cargs = {
 80010e8:	2110      	movs	r1, #16
 80010ea:	187b      	adds	r3, r7, r1
 80010ec:	222f      	movs	r2, #47	@ 0x2f
 80010ee:	18ba      	adds	r2, r7, r2
 80010f0:	7812      	ldrb	r2, [r2, #0]
 80010f2:	701a      	strb	r2, [r3, #0]
 80010f4:	187b      	adds	r3, r7, r1
 80010f6:	2200      	movs	r2, #0
 80010f8:	705a      	strb	r2, [r3, #1]
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	2200      	movs	r2, #0
 80010fe:	805a      	strh	r2, [r3, #2]
 8001100:	187b      	adds	r3, r7, r1
 8001102:	2200      	movs	r2, #0
 8001104:	809a      	strh	r2, [r3, #4]
 8001106:	187b      	adds	r3, r7, r1
 8001108:	220b      	movs	r2, #11
 800110a:	18ba      	adds	r2, r7, r2
 800110c:	7812      	ldrb	r2, [r2, #0]
 800110e:	719a      	strb	r2, [r3, #6]
		.value = 0,
		.function = function,
	};

	// Check if all registers can be read
	for (uint16_t i = 0; i < count; i++)
 8001110:	2328      	movs	r3, #40	@ 0x28
 8001112:	18fb      	adds	r3, r7, r3
 8001114:	2200      	movs	r2, #0
 8001116:	801a      	strh	r2, [r3, #0]
 8001118:	e039      	b.n	800118e <modbusParseRequest01020304+0x1f6>
	{
		cargs.index = index + i;
 800111a:	2322      	movs	r3, #34	@ 0x22
 800111c:	18fa      	adds	r2, r7, r3
 800111e:	2328      	movs	r3, #40	@ 0x28
 8001120:	18fb      	adds	r3, r7, r3
 8001122:	8812      	ldrh	r2, [r2, #0]
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	18d3      	adds	r3, r2, r3
 8001128:	b29a      	uxth	r2, r3
 800112a:	2110      	movs	r1, #16
 800112c:	187b      	adds	r3, r7, r1
 800112e:	805a      	strh	r2, [r3, #2]
		ModbusError fail = status->registerCallback(status, &cargs, &cres);
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	261e      	movs	r6, #30
 8001136:	19bd      	adds	r5, r7, r6
 8001138:	2218      	movs	r2, #24
 800113a:	18ba      	adds	r2, r7, r2
 800113c:	1879      	adds	r1, r7, r1
 800113e:	68f8      	ldr	r0, [r7, #12]
 8001140:	4798      	blx	r3
 8001142:	0003      	movs	r3, r0
 8001144:	702b      	strb	r3, [r5, #0]
		if (fail) return modbusBuildException(status, function, MODBUS_EXCEP_SLAVE_FAILURE);
 8001146:	19bb      	adds	r3, r7, r6
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d009      	beq.n	8001162 <modbusParseRequest01020304+0x1ca>
 800114e:	230b      	movs	r3, #11
 8001150:	18fb      	adds	r3, r7, r3
 8001152:	7819      	ldrb	r1, [r3, #0]
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	2204      	movs	r2, #4
 8001158:	0018      	movs	r0, r3
 800115a:	f7ff fd71 	bl	8000c40 <modbusBuildException>
 800115e:	0004      	movs	r4, r0
 8001160:	e0c6      	b.n	80012f0 <modbusParseRequest01020304+0x358>
		if (cres.exceptionCode) return modbusBuildException(status, function, cres.exceptionCode);
 8001162:	2218      	movs	r2, #24
 8001164:	18bb      	adds	r3, r7, r2
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d00a      	beq.n	8001182 <modbusParseRequest01020304+0x1ea>
 800116c:	18bb      	adds	r3, r7, r2
 800116e:	781a      	ldrb	r2, [r3, #0]
 8001170:	230b      	movs	r3, #11
 8001172:	18fb      	adds	r3, r7, r3
 8001174:	7819      	ldrb	r1, [r3, #0]
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	0018      	movs	r0, r3
 800117a:	f7ff fd61 	bl	8000c40 <modbusBuildException>
 800117e:	0004      	movs	r4, r0
 8001180:	e0b6      	b.n	80012f0 <modbusParseRequest01020304+0x358>
	for (uint16_t i = 0; i < count; i++)
 8001182:	2128      	movs	r1, #40	@ 0x28
 8001184:	187b      	adds	r3, r7, r1
 8001186:	881a      	ldrh	r2, [r3, #0]
 8001188:	187b      	adds	r3, r7, r1
 800118a:	3201      	adds	r2, #1
 800118c:	801a      	strh	r2, [r3, #0]
 800118e:	2328      	movs	r3, #40	@ 0x28
 8001190:	18fa      	adds	r2, r7, r3
 8001192:	2120      	movs	r1, #32
 8001194:	187b      	adds	r3, r7, r1
 8001196:	8812      	ldrh	r2, [r2, #0]
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	429a      	cmp	r2, r3
 800119c:	d3bd      	bcc.n	800111a <modbusParseRequest01020304+0x182>
	}

	// ---- RESPONSE ----

	uint8_t dataLength = (isCoilType ? modbusBitsToBytes(count) : (count << 1));
 800119e:	232b      	movs	r3, #43	@ 0x2b
 80011a0:	18fb      	adds	r3, r7, r3
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d007      	beq.n	80011b8 <modbusParseRequest01020304+0x220>
 80011a8:	187b      	adds	r3, r7, r1
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	0018      	movs	r0, r3
 80011ae:	f7ff fad3 	bl	8000758 <modbusBitsToBytes>
 80011b2:	0003      	movs	r3, r0
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	e005      	b.n	80011c4 <modbusParseRequest01020304+0x22c>
 80011b8:	2320      	movs	r3, #32
 80011ba:	18fb      	adds	r3, r7, r3
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	18db      	adds	r3, r3, r3
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	211f      	movs	r1, #31
 80011c6:	187a      	adds	r2, r7, r1
 80011c8:	7013      	strb	r3, [r2, #0]
	if (modbusSlaveAllocateResponse(status, 2 + dataLength))
 80011ca:	187b      	adds	r3, r7, r1
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	3302      	adds	r3, #2
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	0011      	movs	r1, r2
 80011d8:	0018      	movs	r0, r3
 80011da:	f7ff fbd0 	bl	800097e <modbusSlaveAllocateResponse>
 80011de:	1e03      	subs	r3, r0, #0
 80011e0:	d00a      	beq.n	80011f8 <modbusParseRequest01020304+0x260>
		return MODBUS_GENERAL_ERROR(ALLOC);
 80011e2:	2303      	movs	r3, #3
 80011e4:	439c      	bics	r4, r3
 80011e6:	0023      	movs	r3, r4
 80011e8:	001c      	movs	r4, r3
 80011ea:	23fc      	movs	r3, #252	@ 0xfc
 80011ec:	439c      	bics	r4, r3
 80011ee:	0023      	movs	r3, r4
 80011f0:	2208      	movs	r2, #8
 80011f2:	4313      	orrs	r3, r2
 80011f4:	001c      	movs	r4, r3
 80011f6:	e07b      	b.n	80012f0 <modbusParseRequest01020304+0x358>

	status->response.pdu[0] = function;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	220b      	movs	r2, #11
 80011fe:	18ba      	adds	r2, r7, r2
 8001200:	7812      	ldrb	r2, [r2, #0]
 8001202:	701a      	strb	r2, [r3, #0]
	status->response.pdu[1] = dataLength;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	3301      	adds	r3, #1
 800120a:	221f      	movs	r2, #31
 800120c:	18ba      	adds	r2, r7, r2
 800120e:	7812      	ldrb	r2, [r2, #0]
 8001210:	701a      	strb	r2, [r3, #0]
	
	// Clear with zeros, if we're writing bits
	for (uint8_t i = 0; i < dataLength; i++)
 8001212:	2327      	movs	r3, #39	@ 0x27
 8001214:	18fb      	adds	r3, r7, r3
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]
 800121a:	e00d      	b.n	8001238 <modbusParseRequest01020304+0x2a0>
		status->response.pdu[2 + i] = 0;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	2127      	movs	r1, #39	@ 0x27
 8001222:	187a      	adds	r2, r7, r1
 8001224:	7812      	ldrb	r2, [r2, #0]
 8001226:	3202      	adds	r2, #2
 8001228:	189b      	adds	r3, r3, r2
 800122a:	2200      	movs	r2, #0
 800122c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < dataLength; i++)
 800122e:	187b      	adds	r3, r7, r1
 8001230:	781a      	ldrb	r2, [r3, #0]
 8001232:	187b      	adds	r3, r7, r1
 8001234:	3201      	adds	r2, #1
 8001236:	701a      	strb	r2, [r3, #0]
 8001238:	2327      	movs	r3, #39	@ 0x27
 800123a:	18fa      	adds	r2, r7, r3
 800123c:	231f      	movs	r3, #31
 800123e:	18fb      	adds	r3, r7, r3
 8001240:	7812      	ldrb	r2, [r2, #0]
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	429a      	cmp	r2, r3
 8001246:	d3e9      	bcc.n	800121c <modbusParseRequest01020304+0x284>

	cargs.query = MODBUS_REGQ_R;
 8001248:	2310      	movs	r3, #16
 800124a:	18fb      	adds	r3, r7, r3
 800124c:	2202      	movs	r2, #2
 800124e:	705a      	strb	r2, [r3, #1]
	for (uint16_t i = 0; i < count; i++)
 8001250:	2324      	movs	r3, #36	@ 0x24
 8001252:	18fb      	adds	r3, r7, r3
 8001254:	2200      	movs	r2, #0
 8001256:	801a      	strh	r2, [r3, #0]
 8001258:	e03a      	b.n	80012d0 <modbusParseRequest01020304+0x338>
	{
		cargs.index = index + i;
 800125a:	2322      	movs	r3, #34	@ 0x22
 800125c:	18fa      	adds	r2, r7, r3
 800125e:	2524      	movs	r5, #36	@ 0x24
 8001260:	197b      	adds	r3, r7, r5
 8001262:	8812      	ldrh	r2, [r2, #0]
 8001264:	881b      	ldrh	r3, [r3, #0]
 8001266:	18d3      	adds	r3, r2, r3
 8001268:	b29a      	uxth	r2, r3
 800126a:	2110      	movs	r1, #16
 800126c:	187b      	adds	r3, r7, r1
 800126e:	805a      	strh	r2, [r3, #2]
		(void) status->registerCallback(status, &cargs, &cres);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2618      	movs	r6, #24
 8001276:	19ba      	adds	r2, r7, r6
 8001278:	1879      	adds	r1, r7, r1
 800127a:	68f8      	ldr	r0, [r7, #12]
 800127c:	4798      	blx	r3
		
		if (isCoilType)
 800127e:	232b      	movs	r3, #43	@ 0x2b
 8001280:	18fb      	adds	r3, r7, r3
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d00e      	beq.n	80012a6 <modbusParseRequest01020304+0x30e>
			modbusMaskWrite(&status->response.pdu[2], i, cres.value != 0);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	1c98      	adds	r0, r3, #2
 800128e:	19bb      	adds	r3, r7, r6
 8001290:	885b      	ldrh	r3, [r3, #2]
 8001292:	1e5a      	subs	r2, r3, #1
 8001294:	4193      	sbcs	r3, r2
 8001296:	b2db      	uxtb	r3, r3
 8001298:	001a      	movs	r2, r3
 800129a:	197b      	adds	r3, r7, r5
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	0019      	movs	r1, r3
 80012a0:	f7ff fa0b 	bl	80006ba <modbusMaskWrite>
 80012a4:	e00e      	b.n	80012c4 <modbusParseRequest01020304+0x32c>
		else
			modbusWBE(&status->response.pdu[2 + (i << 1)], cres.value);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	699b      	ldr	r3, [r3, #24]
 80012aa:	2224      	movs	r2, #36	@ 0x24
 80012ac:	18ba      	adds	r2, r7, r2
 80012ae:	8812      	ldrh	r2, [r2, #0]
 80012b0:	0052      	lsls	r2, r2, #1
 80012b2:	3202      	adds	r2, #2
 80012b4:	189a      	adds	r2, r3, r2
 80012b6:	2318      	movs	r3, #24
 80012b8:	18fb      	adds	r3, r7, r3
 80012ba:	885b      	ldrh	r3, [r3, #2]
 80012bc:	0019      	movs	r1, r3
 80012be:	0010      	movs	r0, r2
 80012c0:	f7ff faad 	bl	800081e <modbusWBE>
	for (uint16_t i = 0; i < count; i++)
 80012c4:	2124      	movs	r1, #36	@ 0x24
 80012c6:	187b      	adds	r3, r7, r1
 80012c8:	881a      	ldrh	r2, [r3, #0]
 80012ca:	187b      	adds	r3, r7, r1
 80012cc:	3201      	adds	r2, #1
 80012ce:	801a      	strh	r2, [r3, #0]
 80012d0:	2324      	movs	r3, #36	@ 0x24
 80012d2:	18fa      	adds	r2, r7, r3
 80012d4:	2320      	movs	r3, #32
 80012d6:	18fb      	adds	r3, r7, r3
 80012d8:	8812      	ldrh	r2, [r2, #0]
 80012da:	881b      	ldrh	r3, [r3, #0]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d3bc      	bcc.n	800125a <modbusParseRequest01020304+0x2c2>
	}

	return MODBUS_NO_ERROR();
 80012e0:	2303      	movs	r3, #3
 80012e2:	439c      	bics	r4, r3
 80012e4:	0023      	movs	r3, r4
 80012e6:	001c      	movs	r4, r3
 80012e8:	23fc      	movs	r3, #252	@ 0xfc
 80012ea:	439c      	bics	r4, r3
 80012ec:	0023      	movs	r3, r4
 80012ee:	001c      	movs	r4, r3
}
 80012f0:	0023      	movs	r3, r4
 80012f2:	0018      	movs	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b00d      	add	sp, #52	@ 0x34
 80012f8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080012fa <modbusParseRequest0506>:
LIGHTMODBUS_RET_ERROR modbusParseRequest0506(
	ModbusSlave *status,
	uint8_t function,
	const uint8_t *requestPDU,
	uint8_t requestLength)
{
 80012fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012fc:	b08b      	sub	sp, #44	@ 0x2c
 80012fe:	af00      	add	r7, sp, #0
 8001300:	60f8      	str	r0, [r7, #12]
 8001302:	0008      	movs	r0, r1
 8001304:	607a      	str	r2, [r7, #4]
 8001306:	0019      	movs	r1, r3
 8001308:	250b      	movs	r5, #11
 800130a:	197b      	adds	r3, r7, r5
 800130c:	1c02      	adds	r2, r0, #0
 800130e:	701a      	strb	r2, [r3, #0]
 8001310:	200a      	movs	r0, #10
 8001312:	183b      	adds	r3, r7, r0
 8001314:	1c0a      	adds	r2, r1, #0
 8001316:	701a      	strb	r2, [r3, #0]
	// Check frame length
	if (requestLength != 5)
 8001318:	183b      	adds	r3, r7, r0
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b05      	cmp	r3, #5
 800131e:	d008      	beq.n	8001332 <modbusParseRequest0506+0x38>
		return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_VALUE);
 8001320:	197b      	adds	r3, r7, r5
 8001322:	7819      	ldrb	r1, [r3, #0]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2203      	movs	r2, #3
 8001328:	0018      	movs	r0, r3
 800132a:	f7ff fc89 	bl	8000c40 <modbusBuildException>
 800132e:	0004      	movs	r4, r0
 8001330:	e0c2      	b.n	80014b8 <modbusParseRequest0506+0x1be>

	// Get register index and value
	ModbusDataType datatype = function == 5 ? MODBUS_COIL : MODBUS_HOLDING_REGISTER;
 8001332:	230b      	movs	r3, #11
 8001334:	18fb      	adds	r3, r7, r3
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b05      	cmp	r3, #5
 800133a:	d101      	bne.n	8001340 <modbusParseRequest0506+0x46>
 800133c:	2204      	movs	r2, #4
 800133e:	e000      	b.n	8001342 <modbusParseRequest0506+0x48>
 8001340:	2201      	movs	r2, #1
 8001342:	2327      	movs	r3, #39	@ 0x27
 8001344:	18fb      	adds	r3, r7, r3
 8001346:	701a      	strb	r2, [r3, #0]
	uint16_t index = modbusRBE(&requestPDU[1]);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3301      	adds	r3, #1
 800134c:	2224      	movs	r2, #36	@ 0x24
 800134e:	18bd      	adds	r5, r7, r2
 8001350:	0018      	movs	r0, r3
 8001352:	f7ff fa47 	bl	80007e4 <modbusRBE>
 8001356:	0003      	movs	r3, r0
 8001358:	802b      	strh	r3, [r5, #0]
	uint16_t value = modbusRBE(&requestPDU[3]);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	3303      	adds	r3, #3
 800135e:	2622      	movs	r6, #34	@ 0x22
 8001360:	19bd      	adds	r5, r7, r6
 8001362:	0018      	movs	r0, r3
 8001364:	f7ff fa3e 	bl	80007e4 <modbusRBE>
 8001368:	0003      	movs	r3, r0
 800136a:	802b      	strh	r3, [r5, #0]

	// For coils - check if coil value is valid
	if (datatype == MODBUS_COIL && value != 0x0000 && value != 0xFF00)
 800136c:	2327      	movs	r3, #39	@ 0x27
 800136e:	18fb      	adds	r3, r7, r3
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b04      	cmp	r3, #4
 8001374:	d113      	bne.n	800139e <modbusParseRequest0506+0xa4>
 8001376:	19bb      	adds	r3, r7, r6
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d00f      	beq.n	800139e <modbusParseRequest0506+0xa4>
 800137e:	19bb      	adds	r3, r7, r6
 8001380:	881a      	ldrh	r2, [r3, #0]
 8001382:	23ff      	movs	r3, #255	@ 0xff
 8001384:	021b      	lsls	r3, r3, #8
 8001386:	429a      	cmp	r2, r3
 8001388:	d009      	beq.n	800139e <modbusParseRequest0506+0xa4>
		return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_VALUE);
 800138a:	230b      	movs	r3, #11
 800138c:	18fb      	adds	r3, r7, r3
 800138e:	7819      	ldrb	r1, [r3, #0]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2203      	movs	r2, #3
 8001394:	0018      	movs	r0, r3
 8001396:	f7ff fc53 	bl	8000c40 <modbusBuildException>
 800139a:	0004      	movs	r4, r0
 800139c:	e08c      	b.n	80014b8 <modbusParseRequest0506+0x1be>

	// Prepare callback args
	ModbusRegisterCallbackResult cres;
	ModbusRegisterCallbackArgs cargs = {
 800139e:	2114      	movs	r1, #20
 80013a0:	187b      	adds	r3, r7, r1
 80013a2:	2027      	movs	r0, #39	@ 0x27
 80013a4:	183a      	adds	r2, r7, r0
 80013a6:	7812      	ldrb	r2, [r2, #0]
 80013a8:	701a      	strb	r2, [r3, #0]
 80013aa:	187b      	adds	r3, r7, r1
 80013ac:	2201      	movs	r2, #1
 80013ae:	705a      	strb	r2, [r3, #1]
 80013b0:	187b      	adds	r3, r7, r1
 80013b2:	2224      	movs	r2, #36	@ 0x24
 80013b4:	18ba      	adds	r2, r7, r2
 80013b6:	8812      	ldrh	r2, [r2, #0]
 80013b8:	805a      	strh	r2, [r3, #2]
		.type = datatype,
		.query = MODBUS_REGQ_W_CHECK,
		.index = index,
		.value = (uint16_t)((datatype == MODBUS_COIL) ? (value != 0) : value),
 80013ba:	183b      	adds	r3, r7, r0
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b04      	cmp	r3, #4
 80013c0:	d107      	bne.n	80013d2 <modbusParseRequest0506+0xd8>
 80013c2:	2322      	movs	r3, #34	@ 0x22
 80013c4:	18fb      	adds	r3, r7, r3
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	1e5a      	subs	r2, r3, #1
 80013ca:	4193      	sbcs	r3, r2
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	001a      	movs	r2, r3
 80013d0:	e002      	b.n	80013d8 <modbusParseRequest0506+0xde>
 80013d2:	2322      	movs	r3, #34	@ 0x22
 80013d4:	18fb      	adds	r3, r7, r3
 80013d6:	881a      	ldrh	r2, [r3, #0]
	ModbusRegisterCallbackArgs cargs = {
 80013d8:	2114      	movs	r1, #20
 80013da:	187b      	adds	r3, r7, r1
 80013dc:	809a      	strh	r2, [r3, #4]
 80013de:	187b      	adds	r3, r7, r1
 80013e0:	260b      	movs	r6, #11
 80013e2:	19ba      	adds	r2, r7, r6
 80013e4:	7812      	ldrb	r2, [r2, #0]
 80013e6:	719a      	strb	r2, [r3, #6]
		.function = function,
	};

	// Check if the register/coil can be written
	ModbusError fail = status->registerCallback(status, &cargs, &cres);
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2221      	movs	r2, #33	@ 0x21
 80013ee:	18bd      	adds	r5, r7, r2
 80013f0:	201c      	movs	r0, #28
 80013f2:	183a      	adds	r2, r7, r0
 80013f4:	1879      	adds	r1, r7, r1
 80013f6:	68f8      	ldr	r0, [r7, #12]
 80013f8:	4798      	blx	r3
 80013fa:	0003      	movs	r3, r0
 80013fc:	702b      	strb	r3, [r5, #0]
	if (fail) return modbusBuildException(status, function, MODBUS_EXCEP_SLAVE_FAILURE);
 80013fe:	2221      	movs	r2, #33	@ 0x21
 8001400:	18bb      	adds	r3, r7, r2
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d008      	beq.n	800141a <modbusParseRequest0506+0x120>
 8001408:	19bb      	adds	r3, r7, r6
 800140a:	7819      	ldrb	r1, [r3, #0]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2204      	movs	r2, #4
 8001410:	0018      	movs	r0, r3
 8001412:	f7ff fc15 	bl	8000c40 <modbusBuildException>
 8001416:	0004      	movs	r4, r0
 8001418:	e04e      	b.n	80014b8 <modbusParseRequest0506+0x1be>
	if (cres.exceptionCode) return modbusBuildException(status, function, cres.exceptionCode);
 800141a:	221c      	movs	r2, #28
 800141c:	18bb      	adds	r3, r7, r2
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d00a      	beq.n	800143a <modbusParseRequest0506+0x140>
 8001424:	18bb      	adds	r3, r7, r2
 8001426:	781a      	ldrb	r2, [r3, #0]
 8001428:	230b      	movs	r3, #11
 800142a:	18fb      	adds	r3, r7, r3
 800142c:	7819      	ldrb	r1, [r3, #0]
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	0018      	movs	r0, r3
 8001432:	f7ff fc05 	bl	8000c40 <modbusBuildException>
 8001436:	0004      	movs	r4, r0
 8001438:	e03e      	b.n	80014b8 <modbusParseRequest0506+0x1be>

	// Write coil/register
	// Keep in mind that 0xff00 is 0 when cast to uint8_t
	cargs.query = MODBUS_REGQ_W;
 800143a:	2114      	movs	r1, #20
 800143c:	187b      	adds	r3, r7, r1
 800143e:	2203      	movs	r2, #3
 8001440:	705a      	strb	r2, [r3, #1]
	(void) status->registerCallback(status, &cargs, &cres);
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	221c      	movs	r2, #28
 8001448:	18ba      	adds	r2, r7, r2
 800144a:	1879      	adds	r1, r7, r1
 800144c:	68f8      	ldr	r0, [r7, #12]
 800144e:	4798      	blx	r3

	// ---- RESPONSE ----

	if (modbusSlaveAllocateResponse(status, 5))
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2105      	movs	r1, #5
 8001454:	0018      	movs	r0, r3
 8001456:	f7ff fa92 	bl	800097e <modbusSlaveAllocateResponse>
 800145a:	1e03      	subs	r3, r0, #0
 800145c:	d00a      	beq.n	8001474 <modbusParseRequest0506+0x17a>
		return MODBUS_GENERAL_ERROR(ALLOC);
 800145e:	2303      	movs	r3, #3
 8001460:	439c      	bics	r4, r3
 8001462:	0023      	movs	r3, r4
 8001464:	001c      	movs	r4, r3
 8001466:	23fc      	movs	r3, #252	@ 0xfc
 8001468:	439c      	bics	r4, r3
 800146a:	0023      	movs	r3, r4
 800146c:	2208      	movs	r2, #8
 800146e:	4313      	orrs	r3, r2
 8001470:	001c      	movs	r4, r3
 8001472:	e021      	b.n	80014b8 <modbusParseRequest0506+0x1be>

	status->response.pdu[0] = function;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	220b      	movs	r2, #11
 800147a:	18ba      	adds	r2, r7, r2
 800147c:	7812      	ldrb	r2, [r2, #0]
 800147e:	701a      	strb	r2, [r3, #0]
	modbusWBE(&status->response.pdu[1], index);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	1c5a      	adds	r2, r3, #1
 8001486:	2324      	movs	r3, #36	@ 0x24
 8001488:	18fb      	adds	r3, r7, r3
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	0019      	movs	r1, r3
 800148e:	0010      	movs	r0, r2
 8001490:	f7ff f9c5 	bl	800081e <modbusWBE>
	modbusWBE(&status->response.pdu[3], value);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	1cda      	adds	r2, r3, #3
 800149a:	2322      	movs	r3, #34	@ 0x22
 800149c:	18fb      	adds	r3, r7, r3
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	0019      	movs	r1, r3
 80014a2:	0010      	movs	r0, r2
 80014a4:	f7ff f9bb 	bl	800081e <modbusWBE>

	return MODBUS_NO_ERROR();
 80014a8:	2303      	movs	r3, #3
 80014aa:	439c      	bics	r4, r3
 80014ac:	0023      	movs	r3, r4
 80014ae:	001c      	movs	r4, r3
 80014b0:	23fc      	movs	r3, #252	@ 0xfc
 80014b2:	439c      	bics	r4, r3
 80014b4:	0023      	movs	r3, r4
 80014b6:	001c      	movs	r4, r3
}
 80014b8:	0023      	movs	r3, r4
 80014ba:	0018      	movs	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	b00b      	add	sp, #44	@ 0x2c
 80014c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080014c2 <modbusParseRequest1516>:
LIGHTMODBUS_RET_ERROR modbusParseRequest1516(
	ModbusSlave *status,
	uint8_t function,
	const uint8_t *requestPDU,
	uint8_t requestLength)
{
 80014c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014c4:	b08d      	sub	sp, #52	@ 0x34
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	60f8      	str	r0, [r7, #12]
 80014ca:	0008      	movs	r0, r1
 80014cc:	607a      	str	r2, [r7, #4]
 80014ce:	0019      	movs	r1, r3
 80014d0:	250b      	movs	r5, #11
 80014d2:	197b      	adds	r3, r7, r5
 80014d4:	1c02      	adds	r2, r0, #0
 80014d6:	701a      	strb	r2, [r3, #0]
 80014d8:	200a      	movs	r0, #10
 80014da:	183b      	adds	r3, r7, r0
 80014dc:	1c0a      	adds	r2, r1, #0
 80014de:	701a      	strb	r2, [r3, #0]
	// Check length
	if (requestLength < 6)
 80014e0:	183b      	adds	r3, r7, r0
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b05      	cmp	r3, #5
 80014e6:	d808      	bhi.n	80014fa <modbusParseRequest1516+0x38>
		return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_VALUE);
 80014e8:	197b      	adds	r3, r7, r5
 80014ea:	7819      	ldrb	r1, [r3, #0]
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2203      	movs	r2, #3
 80014f0:	0018      	movs	r0, r3
 80014f2:	f7ff fba5 	bl	8000c40 <modbusBuildException>
 80014f6:	0004      	movs	r4, r0
 80014f8:	e17d      	b.n	80017f6 <modbusParseRequest1516+0x334>

	// Get first index and register count
	ModbusDataType datatype = function == 15 ? MODBUS_COIL : MODBUS_HOLDING_REGISTER;
 80014fa:	230b      	movs	r3, #11
 80014fc:	18fb      	adds	r3, r7, r3
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b0f      	cmp	r3, #15
 8001502:	d101      	bne.n	8001508 <modbusParseRequest1516+0x46>
 8001504:	2204      	movs	r2, #4
 8001506:	e000      	b.n	800150a <modbusParseRequest1516+0x48>
 8001508:	2201      	movs	r2, #1
 800150a:	212b      	movs	r1, #43	@ 0x2b
 800150c:	187b      	adds	r3, r7, r1
 800150e:	701a      	strb	r2, [r3, #0]
	uint16_t maxCount = datatype == MODBUS_COIL ? 1968 : 123;
 8001510:	187b      	adds	r3, r7, r1
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b04      	cmp	r3, #4
 8001516:	d102      	bne.n	800151e <modbusParseRequest1516+0x5c>
 8001518:	23f6      	movs	r3, #246	@ 0xf6
 800151a:	00da      	lsls	r2, r3, #3
 800151c:	e000      	b.n	8001520 <modbusParseRequest1516+0x5e>
 800151e:	227b      	movs	r2, #123	@ 0x7b
 8001520:	2328      	movs	r3, #40	@ 0x28
 8001522:	18fb      	adds	r3, r7, r3
 8001524:	801a      	strh	r2, [r3, #0]
	uint16_t index = modbusRBE(&requestPDU[1]);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	3301      	adds	r3, #1
 800152a:	2226      	movs	r2, #38	@ 0x26
 800152c:	18bd      	adds	r5, r7, r2
 800152e:	0018      	movs	r0, r3
 8001530:	f7ff f958 	bl	80007e4 <modbusRBE>
 8001534:	0003      	movs	r3, r0
 8001536:	802b      	strh	r3, [r5, #0]
	uint16_t count = modbusRBE(&requestPDU[3]);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	3303      	adds	r3, #3
 800153c:	2224      	movs	r2, #36	@ 0x24
 800153e:	18bd      	adds	r5, r7, r2
 8001540:	0018      	movs	r0, r3
 8001542:	f7ff f94f 	bl	80007e4 <modbusRBE>
 8001546:	0003      	movs	r3, r0
 8001548:	802b      	strh	r3, [r5, #0]
	uint8_t declaredLength = requestPDU[5];
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	1d5a      	adds	r2, r3, #5
 800154e:	2123      	movs	r1, #35	@ 0x23
 8001550:	187b      	adds	r3, r7, r1
 8001552:	7812      	ldrb	r2, [r2, #0]
 8001554:	701a      	strb	r2, [r3, #0]

	// Check if the declared length is correct
	if (declaredLength == 0 || declaredLength != requestLength - 6)
 8001556:	000a      	movs	r2, r1
 8001558:	18bb      	adds	r3, r7, r2
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d007      	beq.n	8001570 <modbusParseRequest1516+0xae>
 8001560:	18bb      	adds	r3, r7, r2
 8001562:	781a      	ldrb	r2, [r3, #0]
 8001564:	230a      	movs	r3, #10
 8001566:	18fb      	adds	r3, r7, r3
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	3b06      	subs	r3, #6
 800156c:	429a      	cmp	r2, r3
 800156e:	d009      	beq.n	8001584 <modbusParseRequest1516+0xc2>
		return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_VALUE);
 8001570:	230b      	movs	r3, #11
 8001572:	18fb      	adds	r3, r7, r3
 8001574:	7819      	ldrb	r1, [r3, #0]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2203      	movs	r2, #3
 800157a:	0018      	movs	r0, r3
 800157c:	f7ff fb60 	bl	8000c40 <modbusBuildException>
 8001580:	0004      	movs	r4, r0
 8001582:	e138      	b.n	80017f6 <modbusParseRequest1516+0x334>

	// Check count
	if (count == 0
 8001584:	2124      	movs	r1, #36	@ 0x24
 8001586:	187b      	adds	r3, r7, r1
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d01b      	beq.n	80015c6 <modbusParseRequest1516+0x104>
		|| count > maxCount
 800158e:	187a      	adds	r2, r7, r1
 8001590:	2328      	movs	r3, #40	@ 0x28
 8001592:	18fb      	adds	r3, r7, r3
 8001594:	8812      	ldrh	r2, [r2, #0]
 8001596:	881b      	ldrh	r3, [r3, #0]
 8001598:	429a      	cmp	r2, r3
 800159a:	d814      	bhi.n	80015c6 <modbusParseRequest1516+0x104>
		|| declaredLength != (datatype == MODBUS_COIL ? modbusBitsToBytes(count) : (count << 1)))
 800159c:	2323      	movs	r3, #35	@ 0x23
 800159e:	18fb      	adds	r3, r7, r3
 80015a0:	781d      	ldrb	r5, [r3, #0]
 80015a2:	232b      	movs	r3, #43	@ 0x2b
 80015a4:	18fb      	adds	r3, r7, r3
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b04      	cmp	r3, #4
 80015aa:	d106      	bne.n	80015ba <modbusParseRequest1516+0xf8>
 80015ac:	187b      	adds	r3, r7, r1
 80015ae:	881b      	ldrh	r3, [r3, #0]
 80015b0:	0018      	movs	r0, r3
 80015b2:	f7ff f8d1 	bl	8000758 <modbusBitsToBytes>
 80015b6:	0003      	movs	r3, r0
 80015b8:	e003      	b.n	80015c2 <modbusParseRequest1516+0x100>
 80015ba:	2324      	movs	r3, #36	@ 0x24
 80015bc:	18fb      	adds	r3, r7, r3
 80015be:	881b      	ldrh	r3, [r3, #0]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	42ab      	cmp	r3, r5
 80015c4:	d009      	beq.n	80015da <modbusParseRequest1516+0x118>
		return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_VALUE);
 80015c6:	230b      	movs	r3, #11
 80015c8:	18fb      	adds	r3, r7, r3
 80015ca:	7819      	ldrb	r1, [r3, #0]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2203      	movs	r2, #3
 80015d0:	0018      	movs	r0, r3
 80015d2:	f7ff fb35 	bl	8000c40 <modbusBuildException>
 80015d6:	0004      	movs	r4, r0
 80015d8:	e10d      	b.n	80017f6 <modbusParseRequest1516+0x334>

	// Addresss range check
	if (modbusCheckRangeU16(index, count))
 80015da:	2324      	movs	r3, #36	@ 0x24
 80015dc:	18fb      	adds	r3, r7, r3
 80015de:	881a      	ldrh	r2, [r3, #0]
 80015e0:	2326      	movs	r3, #38	@ 0x26
 80015e2:	18fb      	adds	r3, r7, r3
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	0011      	movs	r1, r2
 80015e8:	0018      	movs	r0, r3
 80015ea:	f7ff f932 	bl	8000852 <modbusCheckRangeU16>
 80015ee:	1e03      	subs	r3, r0, #0
 80015f0:	d009      	beq.n	8001606 <modbusParseRequest1516+0x144>
		return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_ADDRESS);
 80015f2:	230b      	movs	r3, #11
 80015f4:	18fb      	adds	r3, r7, r3
 80015f6:	7819      	ldrb	r1, [r3, #0]
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2202      	movs	r2, #2
 80015fc:	0018      	movs	r0, r3
 80015fe:	f7ff fb1f 	bl	8000c40 <modbusBuildException>
 8001602:	0004      	movs	r4, r0
 8001604:	e0f7      	b.n	80017f6 <modbusParseRequest1516+0x334>

	// Prepare callback args
	ModbusRegisterCallbackResult cres;
	ModbusRegisterCallbackArgs cargs = {
 8001606:	2114      	movs	r1, #20
 8001608:	187b      	adds	r3, r7, r1
 800160a:	222b      	movs	r2, #43	@ 0x2b
 800160c:	18ba      	adds	r2, r7, r2
 800160e:	7812      	ldrb	r2, [r2, #0]
 8001610:	701a      	strb	r2, [r3, #0]
 8001612:	187b      	adds	r3, r7, r1
 8001614:	2201      	movs	r2, #1
 8001616:	705a      	strb	r2, [r3, #1]
 8001618:	187b      	adds	r3, r7, r1
 800161a:	2200      	movs	r2, #0
 800161c:	805a      	strh	r2, [r3, #2]
 800161e:	187b      	adds	r3, r7, r1
 8001620:	2200      	movs	r2, #0
 8001622:	809a      	strh	r2, [r3, #4]
 8001624:	187b      	adds	r3, r7, r1
 8001626:	220b      	movs	r2, #11
 8001628:	18ba      	adds	r2, r7, r2
 800162a:	7812      	ldrb	r2, [r2, #0]
 800162c:	719a      	strb	r2, [r3, #6]
		.value = 0,
		.function = function,
	};

	// Check write access
	for (uint16_t i = 0; i < count; i++)
 800162e:	232e      	movs	r3, #46	@ 0x2e
 8001630:	18fb      	adds	r3, r7, r3
 8001632:	2200      	movs	r2, #0
 8001634:	801a      	strh	r2, [r3, #0]
 8001636:	e059      	b.n	80016ec <modbusParseRequest1516+0x22a>
	{
		cargs.index = index + i;
 8001638:	2326      	movs	r3, #38	@ 0x26
 800163a:	18fa      	adds	r2, r7, r3
 800163c:	212e      	movs	r1, #46	@ 0x2e
 800163e:	187b      	adds	r3, r7, r1
 8001640:	8812      	ldrh	r2, [r2, #0]
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	18d3      	adds	r3, r2, r3
 8001646:	b29a      	uxth	r2, r3
 8001648:	2314      	movs	r3, #20
 800164a:	18fb      	adds	r3, r7, r3
 800164c:	805a      	strh	r2, [r3, #2]
		cargs.value = datatype == MODBUS_COIL ? modbusMaskRead(&requestPDU[6], i) : modbusRBE(&requestPDU[6 + (i << 1)]);
 800164e:	232b      	movs	r3, #43	@ 0x2b
 8001650:	18fb      	adds	r3, r7, r3
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b04      	cmp	r3, #4
 8001656:	d10a      	bne.n	800166e <modbusParseRequest1516+0x1ac>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	1d9a      	adds	r2, r3, #6
 800165c:	187b      	adds	r3, r7, r1
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	0019      	movs	r1, r3
 8001662:	0010      	movs	r0, r2
 8001664:	f7ff f80a 	bl	800067c <modbusMaskRead>
 8001668:	0003      	movs	r3, r0
 800166a:	001a      	movs	r2, r3
 800166c:	e00c      	b.n	8001688 <modbusParseRequest1516+0x1c6>
 800166e:	232e      	movs	r3, #46	@ 0x2e
 8001670:	18fb      	adds	r3, r7, r3
 8001672:	881b      	ldrh	r3, [r3, #0]
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	3306      	adds	r3, #6
 8001678:	001a      	movs	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	189b      	adds	r3, r3, r2
 800167e:	0018      	movs	r0, r3
 8001680:	f7ff f8b0 	bl	80007e4 <modbusRBE>
 8001684:	0003      	movs	r3, r0
 8001686:	001a      	movs	r2, r3
 8001688:	2114      	movs	r1, #20
 800168a:	187b      	adds	r3, r7, r1
 800168c:	809a      	strh	r2, [r3, #4]
		ModbusError fail = status->registerCallback(status, &cargs, &cres);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2622      	movs	r6, #34	@ 0x22
 8001694:	19bd      	adds	r5, r7, r6
 8001696:	221c      	movs	r2, #28
 8001698:	18ba      	adds	r2, r7, r2
 800169a:	1879      	adds	r1, r7, r1
 800169c:	68f8      	ldr	r0, [r7, #12]
 800169e:	4798      	blx	r3
 80016a0:	0003      	movs	r3, r0
 80016a2:	702b      	strb	r3, [r5, #0]
		if (fail) return modbusBuildException(status, function, MODBUS_EXCEP_SLAVE_FAILURE);
 80016a4:	19bb      	adds	r3, r7, r6
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d009      	beq.n	80016c0 <modbusParseRequest1516+0x1fe>
 80016ac:	230b      	movs	r3, #11
 80016ae:	18fb      	adds	r3, r7, r3
 80016b0:	7819      	ldrb	r1, [r3, #0]
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2204      	movs	r2, #4
 80016b6:	0018      	movs	r0, r3
 80016b8:	f7ff fac2 	bl	8000c40 <modbusBuildException>
 80016bc:	0004      	movs	r4, r0
 80016be:	e09a      	b.n	80017f6 <modbusParseRequest1516+0x334>
		if (cres.exceptionCode) return modbusBuildException(status, function, cres.exceptionCode);
 80016c0:	221c      	movs	r2, #28
 80016c2:	18bb      	adds	r3, r7, r2
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d00a      	beq.n	80016e0 <modbusParseRequest1516+0x21e>
 80016ca:	18bb      	adds	r3, r7, r2
 80016cc:	781a      	ldrb	r2, [r3, #0]
 80016ce:	230b      	movs	r3, #11
 80016d0:	18fb      	adds	r3, r7, r3
 80016d2:	7819      	ldrb	r1, [r3, #0]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	0018      	movs	r0, r3
 80016d8:	f7ff fab2 	bl	8000c40 <modbusBuildException>
 80016dc:	0004      	movs	r4, r0
 80016de:	e08a      	b.n	80017f6 <modbusParseRequest1516+0x334>
	for (uint16_t i = 0; i < count; i++)
 80016e0:	212e      	movs	r1, #46	@ 0x2e
 80016e2:	187b      	adds	r3, r7, r1
 80016e4:	881a      	ldrh	r2, [r3, #0]
 80016e6:	187b      	adds	r3, r7, r1
 80016e8:	3201      	adds	r2, #1
 80016ea:	801a      	strh	r2, [r3, #0]
 80016ec:	232e      	movs	r3, #46	@ 0x2e
 80016ee:	18fa      	adds	r2, r7, r3
 80016f0:	2324      	movs	r3, #36	@ 0x24
 80016f2:	18fb      	adds	r3, r7, r3
 80016f4:	8812      	ldrh	r2, [r2, #0]
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d39d      	bcc.n	8001638 <modbusParseRequest1516+0x176>
	}

	// Write coils
	cargs.query = MODBUS_REGQ_W;
 80016fc:	2314      	movs	r3, #20
 80016fe:	18fb      	adds	r3, r7, r3
 8001700:	2203      	movs	r2, #3
 8001702:	705a      	strb	r2, [r3, #1]
	for (uint16_t i = 0; i < count; i++)
 8001704:	232c      	movs	r3, #44	@ 0x2c
 8001706:	18fb      	adds	r3, r7, r3
 8001708:	2200      	movs	r2, #0
 800170a:	801a      	strh	r2, [r3, #0]
 800170c:	e037      	b.n	800177e <modbusParseRequest1516+0x2bc>
	{
		cargs.index = index + i;
 800170e:	2326      	movs	r3, #38	@ 0x26
 8001710:	18fa      	adds	r2, r7, r3
 8001712:	212c      	movs	r1, #44	@ 0x2c
 8001714:	187b      	adds	r3, r7, r1
 8001716:	8812      	ldrh	r2, [r2, #0]
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	18d3      	adds	r3, r2, r3
 800171c:	b29a      	uxth	r2, r3
 800171e:	2314      	movs	r3, #20
 8001720:	18fb      	adds	r3, r7, r3
 8001722:	805a      	strh	r2, [r3, #2]
		cargs.value = datatype == MODBUS_COIL ? modbusMaskRead(&requestPDU[6], i) : modbusRBE(&requestPDU[6 + (i << 1)]);
 8001724:	232b      	movs	r3, #43	@ 0x2b
 8001726:	18fb      	adds	r3, r7, r3
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b04      	cmp	r3, #4
 800172c:	d10a      	bne.n	8001744 <modbusParseRequest1516+0x282>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	1d9a      	adds	r2, r3, #6
 8001732:	187b      	adds	r3, r7, r1
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	0019      	movs	r1, r3
 8001738:	0010      	movs	r0, r2
 800173a:	f7fe ff9f 	bl	800067c <modbusMaskRead>
 800173e:	0003      	movs	r3, r0
 8001740:	001a      	movs	r2, r3
 8001742:	e00c      	b.n	800175e <modbusParseRequest1516+0x29c>
 8001744:	232c      	movs	r3, #44	@ 0x2c
 8001746:	18fb      	adds	r3, r7, r3
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	3306      	adds	r3, #6
 800174e:	001a      	movs	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	189b      	adds	r3, r3, r2
 8001754:	0018      	movs	r0, r3
 8001756:	f7ff f845 	bl	80007e4 <modbusRBE>
 800175a:	0003      	movs	r3, r0
 800175c:	001a      	movs	r2, r3
 800175e:	2114      	movs	r1, #20
 8001760:	187b      	adds	r3, r7, r1
 8001762:	809a      	strh	r2, [r3, #4]
		(void) status->registerCallback(status, &cargs, &cres);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	221c      	movs	r2, #28
 800176a:	18ba      	adds	r2, r7, r2
 800176c:	1879      	adds	r1, r7, r1
 800176e:	68f8      	ldr	r0, [r7, #12]
 8001770:	4798      	blx	r3
	for (uint16_t i = 0; i < count; i++)
 8001772:	212c      	movs	r1, #44	@ 0x2c
 8001774:	187b      	adds	r3, r7, r1
 8001776:	881a      	ldrh	r2, [r3, #0]
 8001778:	187b      	adds	r3, r7, r1
 800177a:	3201      	adds	r2, #1
 800177c:	801a      	strh	r2, [r3, #0]
 800177e:	232c      	movs	r3, #44	@ 0x2c
 8001780:	18fa      	adds	r2, r7, r3
 8001782:	2324      	movs	r3, #36	@ 0x24
 8001784:	18fb      	adds	r3, r7, r3
 8001786:	8812      	ldrh	r2, [r2, #0]
 8001788:	881b      	ldrh	r3, [r3, #0]
 800178a:	429a      	cmp	r2, r3
 800178c:	d3bf      	bcc.n	800170e <modbusParseRequest1516+0x24c>
	}

	// ---- RESPONSE ----

	if (modbusSlaveAllocateResponse(status, 5))
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2105      	movs	r1, #5
 8001792:	0018      	movs	r0, r3
 8001794:	f7ff f8f3 	bl	800097e <modbusSlaveAllocateResponse>
 8001798:	1e03      	subs	r3, r0, #0
 800179a:	d00a      	beq.n	80017b2 <modbusParseRequest1516+0x2f0>
		return MODBUS_GENERAL_ERROR(ALLOC);
 800179c:	2303      	movs	r3, #3
 800179e:	439c      	bics	r4, r3
 80017a0:	0023      	movs	r3, r4
 80017a2:	001c      	movs	r4, r3
 80017a4:	23fc      	movs	r3, #252	@ 0xfc
 80017a6:	439c      	bics	r4, r3
 80017a8:	0023      	movs	r3, r4
 80017aa:	2208      	movs	r2, #8
 80017ac:	4313      	orrs	r3, r2
 80017ae:	001c      	movs	r4, r3
 80017b0:	e021      	b.n	80017f6 <modbusParseRequest1516+0x334>

	status->response.pdu[0] = function;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	220b      	movs	r2, #11
 80017b8:	18ba      	adds	r2, r7, r2
 80017ba:	7812      	ldrb	r2, [r2, #0]
 80017bc:	701a      	strb	r2, [r3, #0]
	modbusWBE(&status->response.pdu[1], index);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	2326      	movs	r3, #38	@ 0x26
 80017c6:	18fb      	adds	r3, r7, r3
 80017c8:	881b      	ldrh	r3, [r3, #0]
 80017ca:	0019      	movs	r1, r3
 80017cc:	0010      	movs	r0, r2
 80017ce:	f7ff f826 	bl	800081e <modbusWBE>
	modbusWBE(&status->response.pdu[3], count);	
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	699b      	ldr	r3, [r3, #24]
 80017d6:	1cda      	adds	r2, r3, #3
 80017d8:	2324      	movs	r3, #36	@ 0x24
 80017da:	18fb      	adds	r3, r7, r3
 80017dc:	881b      	ldrh	r3, [r3, #0]
 80017de:	0019      	movs	r1, r3
 80017e0:	0010      	movs	r0, r2
 80017e2:	f7ff f81c 	bl	800081e <modbusWBE>

	return MODBUS_NO_ERROR();
 80017e6:	2303      	movs	r3, #3
 80017e8:	439c      	bics	r4, r3
 80017ea:	0023      	movs	r3, r4
 80017ec:	001c      	movs	r4, r3
 80017ee:	23fc      	movs	r3, #252	@ 0xfc
 80017f0:	439c      	bics	r4, r3
 80017f2:	0023      	movs	r3, r4
 80017f4:	001c      	movs	r4, r3
}
 80017f6:	0023      	movs	r3, r4
 80017f8:	0018      	movs	r0, r3
 80017fa:	46bd      	mov	sp, r7
 80017fc:	b00d      	add	sp, #52	@ 0x34
 80017fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001800 <modbusParseRequest22>:
LIGHTMODBUS_RET_ERROR modbusParseRequest22(
	ModbusSlave *status,
	uint8_t function,
	const uint8_t *requestPDU,
	uint8_t requestLength)
{
 8001800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001802:	b08b      	sub	sp, #44	@ 0x2c
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	0008      	movs	r0, r1
 800180a:	607a      	str	r2, [r7, #4]
 800180c:	0019      	movs	r1, r3
 800180e:	250b      	movs	r5, #11
 8001810:	197b      	adds	r3, r7, r5
 8001812:	1c02      	adds	r2, r0, #0
 8001814:	701a      	strb	r2, [r3, #0]
 8001816:	200a      	movs	r0, #10
 8001818:	183b      	adds	r3, r7, r0
 800181a:	1c0a      	adds	r2, r1, #0
 800181c:	701a      	strb	r2, [r3, #0]
	// Check length	
	if (requestLength != 7)
 800181e:	183b      	adds	r3, r7, r0
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b07      	cmp	r3, #7
 8001824:	d008      	beq.n	8001838 <modbusParseRequest22+0x38>
		return modbusBuildException(status, function, MODBUS_EXCEP_ILLEGAL_VALUE);
 8001826:	197b      	adds	r3, r7, r5
 8001828:	7819      	ldrb	r1, [r3, #0]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	2203      	movs	r2, #3
 800182e:	0018      	movs	r0, r3
 8001830:	f7ff fa06 	bl	8000c40 <modbusBuildException>
 8001834:	0004      	movs	r4, r0
 8001836:	e0fc      	b.n	8001a32 <modbusParseRequest22+0x232>

	// Get index and masks
	uint16_t index   = modbusRBE(&requestPDU[1]);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3301      	adds	r3, #1
 800183c:	2626      	movs	r6, #38	@ 0x26
 800183e:	19bd      	adds	r5, r7, r6
 8001840:	0018      	movs	r0, r3
 8001842:	f7fe ffcf 	bl	80007e4 <modbusRBE>
 8001846:	0003      	movs	r3, r0
 8001848:	802b      	strh	r3, [r5, #0]
	uint16_t andmask = modbusRBE(&requestPDU[3]);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	3303      	adds	r3, #3
 800184e:	2224      	movs	r2, #36	@ 0x24
 8001850:	18bd      	adds	r5, r7, r2
 8001852:	0018      	movs	r0, r3
 8001854:	f7fe ffc6 	bl	80007e4 <modbusRBE>
 8001858:	0003      	movs	r3, r0
 800185a:	802b      	strh	r3, [r5, #0]
	uint16_t ormask  = modbusRBE(&requestPDU[5]);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3305      	adds	r3, #5
 8001860:	2222      	movs	r2, #34	@ 0x22
 8001862:	18bd      	adds	r5, r7, r2
 8001864:	0018      	movs	r0, r3
 8001866:	f7fe ffbd 	bl	80007e4 <modbusRBE>
 800186a:	0003      	movs	r3, r0
 800186c:	802b      	strh	r3, [r5, #0]

	// Prepare callback args
	ModbusRegisterCallbackResult cres;
	ModbusRegisterCallbackArgs cargs = {
 800186e:	2110      	movs	r1, #16
 8001870:	187b      	adds	r3, r7, r1
 8001872:	2201      	movs	r2, #1
 8001874:	701a      	strb	r2, [r3, #0]
 8001876:	187b      	adds	r3, r7, r1
 8001878:	2200      	movs	r2, #0
 800187a:	705a      	strb	r2, [r3, #1]
 800187c:	187b      	adds	r3, r7, r1
 800187e:	19ba      	adds	r2, r7, r6
 8001880:	8812      	ldrh	r2, [r2, #0]
 8001882:	805a      	strh	r2, [r3, #2]
 8001884:	187b      	adds	r3, r7, r1
 8001886:	2200      	movs	r2, #0
 8001888:	809a      	strh	r2, [r3, #4]
 800188a:	187b      	adds	r3, r7, r1
 800188c:	260b      	movs	r6, #11
 800188e:	19ba      	adds	r2, r7, r6
 8001890:	7812      	ldrb	r2, [r2, #0]
 8001892:	719a      	strb	r2, [r3, #6]
		.value = 0,
		.function = function,
	};

	// Check read access
	cargs.query = MODBUS_REGQ_R_CHECK;
 8001894:	187b      	adds	r3, r7, r1
 8001896:	2200      	movs	r2, #0
 8001898:	705a      	strb	r2, [r3, #1]
	ModbusError fail = status->registerCallback(status, &cargs, &cres);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2221      	movs	r2, #33	@ 0x21
 80018a0:	18bd      	adds	r5, r7, r2
 80018a2:	2018      	movs	r0, #24
 80018a4:	183a      	adds	r2, r7, r0
 80018a6:	1879      	adds	r1, r7, r1
 80018a8:	68f8      	ldr	r0, [r7, #12]
 80018aa:	4798      	blx	r3
 80018ac:	0003      	movs	r3, r0
 80018ae:	702b      	strb	r3, [r5, #0]
	if (fail) return modbusBuildException(status, function, MODBUS_EXCEP_SLAVE_FAILURE);
 80018b0:	2221      	movs	r2, #33	@ 0x21
 80018b2:	18bb      	adds	r3, r7, r2
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d008      	beq.n	80018cc <modbusParseRequest22+0xcc>
 80018ba:	19bb      	adds	r3, r7, r6
 80018bc:	7819      	ldrb	r1, [r3, #0]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2204      	movs	r2, #4
 80018c2:	0018      	movs	r0, r3
 80018c4:	f7ff f9bc 	bl	8000c40 <modbusBuildException>
 80018c8:	0004      	movs	r4, r0
 80018ca:	e0b2      	b.n	8001a32 <modbusParseRequest22+0x232>
	if (cres.exceptionCode) return modbusBuildException(status, function, cres.exceptionCode);
 80018cc:	2218      	movs	r2, #24
 80018ce:	18bb      	adds	r3, r7, r2
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d00a      	beq.n	80018ec <modbusParseRequest22+0xec>
 80018d6:	18bb      	adds	r3, r7, r2
 80018d8:	781a      	ldrb	r2, [r3, #0]
 80018da:	230b      	movs	r3, #11
 80018dc:	18fb      	adds	r3, r7, r3
 80018de:	7819      	ldrb	r1, [r3, #0]
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	0018      	movs	r0, r3
 80018e4:	f7ff f9ac 	bl	8000c40 <modbusBuildException>
 80018e8:	0004      	movs	r4, r0
 80018ea:	e0a2      	b.n	8001a32 <modbusParseRequest22+0x232>

	// Read the register
	cargs.query = MODBUS_REGQ_R;
 80018ec:	2510      	movs	r5, #16
 80018ee:	197b      	adds	r3, r7, r5
 80018f0:	2202      	movs	r2, #2
 80018f2:	705a      	strb	r2, [r3, #1]
	(void) status->registerCallback(status, &cargs, &cres);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2618      	movs	r6, #24
 80018fa:	19ba      	adds	r2, r7, r6
 80018fc:	1979      	adds	r1, r7, r5
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	4798      	blx	r3
	uint16_t value = cres.value;
 8001902:	201e      	movs	r0, #30
 8001904:	183b      	adds	r3, r7, r0
 8001906:	19ba      	adds	r2, r7, r6
 8001908:	8852      	ldrh	r2, [r2, #2]
 800190a:	801a      	strh	r2, [r3, #0]

	// Compute new value for the register
	value = (value & andmask) | (ormask & ~andmask);
 800190c:	183b      	adds	r3, r7, r0
 800190e:	2124      	movs	r1, #36	@ 0x24
 8001910:	187a      	adds	r2, r7, r1
 8001912:	881b      	ldrh	r3, [r3, #0]
 8001914:	8812      	ldrh	r2, [r2, #0]
 8001916:	4013      	ands	r3, r2
 8001918:	b29b      	uxth	r3, r3
 800191a:	b21a      	sxth	r2, r3
 800191c:	187b      	adds	r3, r7, r1
 800191e:	2100      	movs	r1, #0
 8001920:	5e5b      	ldrsh	r3, [r3, r1]
 8001922:	43db      	mvns	r3, r3
 8001924:	b21b      	sxth	r3, r3
 8001926:	469c      	mov	ip, r3
 8001928:	2122      	movs	r1, #34	@ 0x22
 800192a:	1879      	adds	r1, r7, r1
 800192c:	2300      	movs	r3, #0
 800192e:	5ec9      	ldrsh	r1, [r1, r3]
 8001930:	4663      	mov	r3, ip
 8001932:	400b      	ands	r3, r1
 8001934:	b21b      	sxth	r3, r3
 8001936:	4313      	orrs	r3, r2
 8001938:	b21a      	sxth	r2, r3
 800193a:	183b      	adds	r3, r7, r0
 800193c:	801a      	strh	r2, [r3, #0]

	// Check write access
	cargs.query = MODBUS_REGQ_W_CHECK;
 800193e:	0029      	movs	r1, r5
 8001940:	187b      	adds	r3, r7, r1
 8001942:	2201      	movs	r2, #1
 8001944:	705a      	strb	r2, [r3, #1]
	cargs.value = value;
 8001946:	187b      	adds	r3, r7, r1
 8001948:	183a      	adds	r2, r7, r0
 800194a:	8812      	ldrh	r2, [r2, #0]
 800194c:	809a      	strh	r2, [r3, #4]
	fail = status->registerCallback(status, &cargs, &cres);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2221      	movs	r2, #33	@ 0x21
 8001954:	18bd      	adds	r5, r7, r2
 8001956:	19ba      	adds	r2, r7, r6
 8001958:	1879      	adds	r1, r7, r1
 800195a:	68f8      	ldr	r0, [r7, #12]
 800195c:	4798      	blx	r3
 800195e:	0003      	movs	r3, r0
 8001960:	702b      	strb	r3, [r5, #0]
	if (fail) return modbusBuildException(status, function, MODBUS_EXCEP_SLAVE_FAILURE);
 8001962:	2221      	movs	r2, #33	@ 0x21
 8001964:	18bb      	adds	r3, r7, r2
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d009      	beq.n	8001980 <modbusParseRequest22+0x180>
 800196c:	230b      	movs	r3, #11
 800196e:	18fb      	adds	r3, r7, r3
 8001970:	7819      	ldrb	r1, [r3, #0]
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2204      	movs	r2, #4
 8001976:	0018      	movs	r0, r3
 8001978:	f7ff f962 	bl	8000c40 <modbusBuildException>
 800197c:	0004      	movs	r4, r0
 800197e:	e058      	b.n	8001a32 <modbusParseRequest22+0x232>
	if (cres.exceptionCode) return modbusBuildException(status, function, cres.exceptionCode);
 8001980:	2218      	movs	r2, #24
 8001982:	18bb      	adds	r3, r7, r2
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d00a      	beq.n	80019a0 <modbusParseRequest22+0x1a0>
 800198a:	18bb      	adds	r3, r7, r2
 800198c:	781a      	ldrb	r2, [r3, #0]
 800198e:	230b      	movs	r3, #11
 8001990:	18fb      	adds	r3, r7, r3
 8001992:	7819      	ldrb	r1, [r3, #0]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	0018      	movs	r0, r3
 8001998:	f7ff f952 	bl	8000c40 <modbusBuildException>
 800199c:	0004      	movs	r4, r0
 800199e:	e048      	b.n	8001a32 <modbusParseRequest22+0x232>

	// Write the register
	cargs.query = MODBUS_REGQ_W;
 80019a0:	2110      	movs	r1, #16
 80019a2:	187b      	adds	r3, r7, r1
 80019a4:	2203      	movs	r2, #3
 80019a6:	705a      	strb	r2, [r3, #1]
	(void) status->registerCallback(status, &cargs, &cres);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2218      	movs	r2, #24
 80019ae:	18ba      	adds	r2, r7, r2
 80019b0:	1879      	adds	r1, r7, r1
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	4798      	blx	r3
	
	// ---- RESPONSE ----

	if (modbusSlaveAllocateResponse(status, 7))
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2107      	movs	r1, #7
 80019ba:	0018      	movs	r0, r3
 80019bc:	f7fe ffdf 	bl	800097e <modbusSlaveAllocateResponse>
 80019c0:	1e03      	subs	r3, r0, #0
 80019c2:	d00a      	beq.n	80019da <modbusParseRequest22+0x1da>
		return MODBUS_GENERAL_ERROR(ALLOC);
 80019c4:	2303      	movs	r3, #3
 80019c6:	439c      	bics	r4, r3
 80019c8:	0023      	movs	r3, r4
 80019ca:	001c      	movs	r4, r3
 80019cc:	23fc      	movs	r3, #252	@ 0xfc
 80019ce:	439c      	bics	r4, r3
 80019d0:	0023      	movs	r3, r4
 80019d2:	2208      	movs	r2, #8
 80019d4:	4313      	orrs	r3, r2
 80019d6:	001c      	movs	r4, r3
 80019d8:	e02b      	b.n	8001a32 <modbusParseRequest22+0x232>

	status->response.pdu[0] = function;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	220b      	movs	r2, #11
 80019e0:	18ba      	adds	r2, r7, r2
 80019e2:	7812      	ldrb	r2, [r2, #0]
 80019e4:	701a      	strb	r2, [r3, #0]
	modbusWBE(&status->response.pdu[1], index);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	1c5a      	adds	r2, r3, #1
 80019ec:	2326      	movs	r3, #38	@ 0x26
 80019ee:	18fb      	adds	r3, r7, r3
 80019f0:	881b      	ldrh	r3, [r3, #0]
 80019f2:	0019      	movs	r1, r3
 80019f4:	0010      	movs	r0, r2
 80019f6:	f7fe ff12 	bl	800081e <modbusWBE>
	modbusWBE(&status->response.pdu[3], andmask);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	1cda      	adds	r2, r3, #3
 8001a00:	2324      	movs	r3, #36	@ 0x24
 8001a02:	18fb      	adds	r3, r7, r3
 8001a04:	881b      	ldrh	r3, [r3, #0]
 8001a06:	0019      	movs	r1, r3
 8001a08:	0010      	movs	r0, r2
 8001a0a:	f7fe ff08 	bl	800081e <modbusWBE>
	modbusWBE(&status->response.pdu[5], ormask);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	1d5a      	adds	r2, r3, #5
 8001a14:	2322      	movs	r3, #34	@ 0x22
 8001a16:	18fb      	adds	r3, r7, r3
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	0019      	movs	r1, r3
 8001a1c:	0010      	movs	r0, r2
 8001a1e:	f7fe fefe 	bl	800081e <modbusWBE>
	
	return MODBUS_NO_ERROR();
 8001a22:	2303      	movs	r3, #3
 8001a24:	439c      	bics	r4, r3
 8001a26:	0023      	movs	r3, r4
 8001a28:	001c      	movs	r4, r3
 8001a2a:	23fc      	movs	r3, #252	@ 0xfc
 8001a2c:	439c      	bics	r4, r3
 8001a2e:	0023      	movs	r3, r4
 8001a30:	001c      	movs	r4, r3
}
 8001a32:	0023      	movs	r3, r4
 8001a34:	0018      	movs	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b00b      	add	sp, #44	@ 0x2c
 8001a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a3c <serial_1_print>:

char msg[] = "000 ";
#if USE_SERIAL_1
// prints a C string on hlpuart1
void serial_1_print(char * message)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  if (message != NULL) {
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d00c      	beq.n	8001a64 <serial_1_print+0x28>
    HAL_UART_Transmit(&hlpuart1, (uint8_t *)(message), strlen(message), 300);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	f7fe fb5b 	bl	8000108 <strlen>
 8001a52:	0003      	movs	r3, r0
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	2396      	movs	r3, #150	@ 0x96
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	4803      	ldr	r0, [pc, #12]	@ (8001a6c <serial_1_print+0x30>)
 8001a5e:	f004 fbdd 	bl	800621c <HAL_UART_Transmit>
  }
  return;
 8001a62:	46c0      	nop			@ (mov r8, r8)
 8001a64:	46c0      	nop			@ (mov r8, r8)
}
 8001a66:	46bd      	mov	sp, r7
 8001a68:	b002      	add	sp, #8
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	200003c4 	.word	0x200003c4

08001a70 <serial_1_println>:

// prints a C string on hlpuart1 followed by return line control character
void serial_1_println(char * message)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  if (message != NULL) {
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d012      	beq.n	8001aa4 <serial_1_println+0x34>
    HAL_UART_Transmit(&hlpuart1, (uint8_t *)(message), strlen(message), 300);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	0018      	movs	r0, r3
 8001a82:	f7fe fb41 	bl	8000108 <strlen>
 8001a86:	0003      	movs	r3, r0
 8001a88:	b29a      	uxth	r2, r3
 8001a8a:	2396      	movs	r3, #150	@ 0x96
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	4806      	ldr	r0, [pc, #24]	@ (8001aac <serial_1_println+0x3c>)
 8001a92:	f004 fbc3 	bl	800621c <HAL_UART_Transmit>
    HAL_UART_Transmit(&hlpuart1, (uint8_t *)("\r\n"), 2, 100);
 8001a96:	4906      	ldr	r1, [pc, #24]	@ (8001ab0 <serial_1_println+0x40>)
 8001a98:	4804      	ldr	r0, [pc, #16]	@ (8001aac <serial_1_println+0x3c>)
 8001a9a:	2364      	movs	r3, #100	@ 0x64
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	f004 fbbd 	bl	800621c <HAL_UART_Transmit>
  }
  return;
 8001aa2:	46c0      	nop			@ (mov r8, r8)
 8001aa4:	46c0      	nop			@ (mov r8, r8)
}
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	b002      	add	sp, #8
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	200003c4 	.word	0x200003c4
 8001ab0:	08008f2c 	.word	0x08008f2c

08001ab4 <HAL_UARTEx_RxEventCallback>:

ModbusErrorInfo err;

// default callback function for received character interrupts
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size_buffer)
{
 8001ab4:	b590      	push	{r4, r7, lr}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	000a      	movs	r2, r1
 8001abe:	1cbb      	adds	r3, r7, #2
 8001ac0:	801a      	strh	r2, [r3, #0]
  // RS Use Ser #if USE_SERIAL_1
  if (huart == &hlpuart1) {
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	4b34      	ldr	r3, [pc, #208]	@ (8001b98 <HAL_UARTEx_RxEventCallback+0xe4>)
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d110      	bne.n	8001aec <HAL_UARTEx_RxEventCallback+0x38>
    write_1_pos++;
 8001aca:	4b34      	ldr	r3, [pc, #208]	@ (8001b9c <HAL_UARTEx_RxEventCallback+0xe8>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	1c5a      	adds	r2, r3, #1
 8001ad0:	4b32      	ldr	r3, [pc, #200]	@ (8001b9c <HAL_UARTEx_RxEventCallback+0xe8>)
 8001ad2:	601a      	str	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_IT(&hlpuart1, (buf_1 + write_1_pos%N_BUF), 1);
 8001ad4:	4b31      	ldr	r3, [pc, #196]	@ (8001b9c <HAL_UARTEx_RxEventCallback+0xe8>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	221f      	movs	r2, #31
 8001ada:	401a      	ands	r2, r3
 8001adc:	4b30      	ldr	r3, [pc, #192]	@ (8001ba0 <HAL_UARTEx_RxEventCallback+0xec>)
 8001ade:	18d1      	adds	r1, r2, r3
 8001ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b98 <HAL_UARTEx_RxEventCallback+0xe4>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f005 ff51 	bl	800798c <HAL_UARTEx_ReceiveToIdle_IT>
      HAL_UARTEx_ReceiveToIdle_IT(&huart1, rxframe, RXFRAMESIZE);
    }
    // RS Use Ser #if USE_SERIAL_1
    }
  // RS Use Ser #endif
  return;
 8001aea:	e051      	b.n	8001b90 <HAL_UARTEx_RxEventCallback+0xdc>
    if (huart == &huart1) {
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0xf0>)
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d14d      	bne.n	8001b90 <HAL_UARTEx_RxEventCallback+0xdc>
				  registers[LIGHTMODBUS_SLAVE_ID - LED_FEB_MB_HOLD_BASE],
 8001af4:	4b2c      	ldr	r3, [pc, #176]	@ (8001ba8 <HAL_UARTEx_RxEventCallback+0xf4>)
 8001af6:	895b      	ldrh	r3, [r3, #10]
      err = modbusParseRequestRTU(&slave,
 8001af8:	b2d9      	uxtb	r1, r3
 8001afa:	1cbb      	adds	r3, r7, #2
 8001afc:	881b      	ldrh	r3, [r3, #0]
 8001afe:	4a2b      	ldr	r2, [pc, #172]	@ (8001bac <HAL_UARTEx_RxEventCallback+0xf8>)
 8001b00:	482b      	ldr	r0, [pc, #172]	@ (8001bb0 <HAL_UARTEx_RxEventCallback+0xfc>)
 8001b02:	f7ff f92e 	bl	8000d62 <modbusParseRequestRTU>
 8001b06:	0003      	movs	r3, r0
 8001b08:	001a      	movs	r2, r3
 8001b0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb4 <HAL_UARTEx_RxEventCallback+0x100>)
 8001b0c:	601a      	str	r2, [r3, #0]
      if (modbusGetGeneralError(err))
 8001b0e:	4b29      	ldr	r3, [pc, #164]	@ (8001bb4 <HAL_UARTEx_RxEventCallback+0x100>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	0018      	movs	r0, r3
 8001b14:	f7fe fee9 	bl	80008ea <modbusGetGeneralError>
 8001b18:	1e03      	subs	r3, r0, #0
 8001b1a:	d007      	beq.n	8001b2c <HAL_UARTEx_RxEventCallback+0x78>
        registers[R_LED_FEB_MB_GLOBAL_ERR]=err.error;
 8001b1c:	4b25      	ldr	r3, [pc, #148]	@ (8001bb4 <HAL_UARTEx_RxEventCallback+0x100>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	061b      	lsls	r3, r3, #24
 8001b22:	0e9b      	lsrs	r3, r3, #26
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	001a      	movs	r2, r3
 8001b28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba8 <HAL_UARTEx_RxEventCallback+0xf4>)
 8001b2a:	81da      	strh	r2, [r3, #14]
      if (modbusGetRequestError(err))
 8001b2c:	4b21      	ldr	r3, [pc, #132]	@ (8001bb4 <HAL_UARTEx_RxEventCallback+0x100>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	0018      	movs	r0, r3
 8001b32:	f7fe fef0 	bl	8000916 <modbusGetRequestError>
 8001b36:	1e03      	subs	r3, r0, #0
 8001b38:	d00b      	beq.n	8001b52 <HAL_UARTEx_RxEventCallback+0x9e>
	  registers[R_LED_FEB_MB_SLAVE_ERR]=err.error;
 8001b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb4 <HAL_UARTEx_RxEventCallback+0x100>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	061b      	lsls	r3, r3, #24
 8001b40:	0e9b      	lsrs	r3, r3, #26
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	001a      	movs	r2, r3
 8001b46:	4b18      	ldr	r3, [pc, #96]	@ (8001ba8 <HAL_UARTEx_RxEventCallback+0xf4>)
 8001b48:	819a      	strh	r2, [r3, #12]
	  serial_1_println("modbus error");
 8001b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb8 <HAL_UARTEx_RxEventCallback+0x104>)
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	f7ff ff8f 	bl	8001a70 <serial_1_println>
      if (modbusIsOk(err))
 8001b52:	4b18      	ldr	r3, [pc, #96]	@ (8001bb4 <HAL_UARTEx_RxEventCallback+0x100>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	0018      	movs	r0, r3
 8001b58:	f7fe feaf 	bl	80008ba <modbusIsOk>
 8001b5c:	1e03      	subs	r3, r0, #0
 8001b5e:	d010      	beq.n	8001b82 <HAL_UARTEx_RxEventCallback+0xce>
        HAL_UART_Transmit(&huart1, modbusSlaveGetResponse(&slave), modbusSlaveGetResponseLength(&slave), 1000);
 8001b60:	4b13      	ldr	r3, [pc, #76]	@ (8001bb0 <HAL_UARTEx_RxEventCallback+0xfc>)
 8001b62:	0018      	movs	r0, r3
 8001b64:	f7fe feed 	bl	8000942 <modbusSlaveGetResponse>
 8001b68:	0004      	movs	r4, r0
 8001b6a:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <HAL_UARTEx_RxEventCallback+0xfc>)
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	f7fe fef2 	bl	8000956 <modbusSlaveGetResponseLength>
 8001b72:	0003      	movs	r3, r0
 8001b74:	001a      	movs	r2, r3
 8001b76:	23fa      	movs	r3, #250	@ 0xfa
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	480a      	ldr	r0, [pc, #40]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0xf0>)
 8001b7c:	0021      	movs	r1, r4
 8001b7e:	f004 fb4d 	bl	800621c <HAL_UART_Transmit>
      HAL_UARTEx_ReceiveToIdle_IT(&huart1, rxframe, RXFRAMESIZE);
 8001b82:	490a      	ldr	r1, [pc, #40]	@ (8001bac <HAL_UARTEx_RxEventCallback+0xf8>)
 8001b84:	4b07      	ldr	r3, [pc, #28]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0xf0>)
 8001b86:	2210      	movs	r2, #16
 8001b88:	0018      	movs	r0, r3
 8001b8a:	f005 feff 	bl	800798c <HAL_UARTEx_ReceiveToIdle_IT>
  return;
 8001b8e:	46c0      	nop			@ (mov r8, r8)
 8001b90:	46c0      	nop			@ (mov r8, r8)
}
 8001b92:	46bd      	mov	sp, r7
 8001b94:	b003      	add	sp, #12
 8001b96:	bd90      	pop	{r4, r7, pc}
 8001b98:	200003c4 	.word	0x200003c4
 8001b9c:	20000554 	.word	0x20000554
 8001ba0:	20000534 	.word	0x20000534
 8001ba4:	2000044c 	.word	0x2000044c
 8001ba8:	20000558 	.word	0x20000558
 8001bac:	200005c4 	.word	0x200005c4
 8001bb0:	200005a0 	.word	0x200005a0
 8001bb4:	200005d8 	.word	0x200005d8
 8001bb8:	08008f30 	.word	0x08008f30

08001bbc <UnlockEeprom>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* Unlock the EEPROM: */
void UnlockEeprom(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
  int loop=0;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	607b      	str	r3, [r7, #4]
  /* Wait for FLASH to be free */
  while (((FLASH->SR & FLASH_SR_BSY) != 0) && loop < 5000)
 8001bc6:	e007      	b.n	8001bd8 <UnlockEeprom+0x1c>
    {
      /*   insert timeout test */
      __WFI();
 8001bc8:	bf30      	wfi
      loop++;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	607b      	str	r3, [r7, #4]
#if USE_SERIAL_1
      serial_1_println("Unlocking EEPROM !!!");
 8001bd0:	4b11      	ldr	r3, [pc, #68]	@ (8001c18 <UnlockEeprom+0x5c>)
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	f7ff ff4c 	bl	8001a70 <serial_1_println>
  while (((FLASH->SR & FLASH_SR_BSY) != 0) && loop < 5000)
 8001bd8:	4b10      	ldr	r3, [pc, #64]	@ (8001c1c <UnlockEeprom+0x60>)
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	2201      	movs	r2, #1
 8001bde:	4013      	ands	r3, r2
 8001be0:	d003      	beq.n	8001bea <UnlockEeprom+0x2e>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a0e      	ldr	r2, [pc, #56]	@ (8001c20 <UnlockEeprom+0x64>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	ddee      	ble.n	8001bc8 <UnlockEeprom+0xc>
#endif
    }
  /* If PELOCK is locked */ 
  if ((FLASH->PECR & FLASH_PECR_PELOCK) != 0)
 8001bea:	4b0c      	ldr	r3, [pc, #48]	@ (8001c1c <UnlockEeprom+0x60>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d005      	beq.n	8001c00 <UnlockEeprom+0x44>
    {
      /* Unlock PELOCK */
      FLASH->PEKEYR = FLASH_PEKEY1;
 8001bf4:	4b09      	ldr	r3, [pc, #36]	@ (8001c1c <UnlockEeprom+0x60>)
 8001bf6:	4a0b      	ldr	r2, [pc, #44]	@ (8001c24 <UnlockEeprom+0x68>)
 8001bf8:	60da      	str	r2, [r3, #12]
      FLASH->PEKEYR = FLASH_PEKEY2;
 8001bfa:	4b08      	ldr	r3, [pc, #32]	@ (8001c1c <UnlockEeprom+0x60>)
 8001bfc:	4a0a      	ldr	r2, [pc, #40]	@ (8001c28 <UnlockEeprom+0x6c>)
 8001bfe:	60da      	str	r2, [r3, #12]
    }
  /* enable flash interrupts */
  FLASH->PECR = FLASH->PECR | (FLASH_PECR_ERRIE | FLASH_PECR_EOPIE);
 8001c00:	4b06      	ldr	r3, [pc, #24]	@ (8001c1c <UnlockEeprom+0x60>)
 8001c02:	685a      	ldr	r2, [r3, #4]
 8001c04:	4b05      	ldr	r3, [pc, #20]	@ (8001c1c <UnlockEeprom+0x60>)
 8001c06:	21c0      	movs	r1, #192	@ 0xc0
 8001c08:	0289      	lsls	r1, r1, #10
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	605a      	str	r2, [r3, #4]
}
 8001c0e:	46c0      	nop			@ (mov r8, r8)
 8001c10:	46bd      	mov	sp, r7
 8001c12:	b002      	add	sp, #8
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	46c0      	nop			@ (mov r8, r8)
 8001c18:	08008f40 	.word	0x08008f40
 8001c1c:	40022000 	.word	0x40022000
 8001c20:	00001387 	.word	0x00001387
 8001c24:	89abcdef 	.word	0x89abcdef
 8001c28:	02030405 	.word	0x02030405

08001c2c <EepromProgram_16>:
 * words are automatically erased if required before programming
 * Param addr is the 32-bit EEPROM address to program, data is the 32 bit word to program
 * Retval None
 */
void EepromProgram_16(uint32_t addr, uint16_t ee_data)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	000a      	movs	r2, r1
 8001c36:	1cbb      	adds	r3, r7, #2
 8001c38:	801a      	strh	r2, [r3, #0]
  /* NOTE: The EEPROM must be unlocked and the flash interrupts must have
     been enabled prior to calling this function.*/
  *(uint16_t *)(addr) = ee_data;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	1cba      	adds	r2, r7, #2
 8001c3e:	8812      	ldrh	r2, [r2, #0]
 8001c40:	801a      	strh	r2, [r3, #0]
  /* write data to EEPROM */
  // __WFI();
#if USE_SERIAL_1
  serial_1_println("AFT 1 ERROR WRITIN TO EEPROM !!!");
 8001c42:	4b09      	ldr	r3, [pc, #36]	@ (8001c68 <EepromProgram_16+0x3c>)
 8001c44:	0018      	movs	r0, r3
 8001c46:	f7ff ff13 	bl	8001a70 <serial_1_println>
#endif
  if (*(uint16_t *)(addr) != ee_data)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	881b      	ldrh	r3, [r3, #0]
 8001c4e:	1cba      	adds	r2, r7, #2
 8001c50:	8812      	ldrh	r2, [r2, #0]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d003      	beq.n	8001c5e <EepromProgram_16+0x32>
    {
      // error |= ERROR_PROG_32B_WORD;
#if USE_SERIAL_1
      serial_1_println("ERROR WRITIN TO EEPROM !!!");
 8001c56:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <EepromProgram_16+0x40>)
 8001c58:	0018      	movs	r0, r3
 8001c5a:	f7ff ff09 	bl	8001a70 <serial_1_println>
#endif
    }
}
 8001c5e:	46c0      	nop			@ (mov r8, r8)
 8001c60:	46bd      	mov	sp, r7
 8001c62:	b002      	add	sp, #8
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	46c0      	nop			@ (mov r8, r8)
 8001c68:	08008f58 	.word	0x08008f58
 8001c6c:	08008f7c 	.word	0x08008f7c

08001c70 <LockEeprom>:

/* Lock the EEPROM: */
void LockEeprom(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
  int loop=0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	607b      	str	r3, [r7, #4]
  /* Wait for FLASH to be free */
  while (((FLASH->SR & FLASH_SR_BSY) != 0) && loop < 500)
 8001c7a:	e003      	b.n	8001c84 <LockEeprom+0x14>
    {
      /*   insert timeout test */
      __WFI();
 8001c7c:	bf30      	wfi
      loop++;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	3301      	adds	r3, #1
 8001c82:	607b      	str	r3, [r7, #4]
  while (((FLASH->SR & FLASH_SR_BSY) != 0) && loop < 500)
 8001c84:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb8 <LockEeprom+0x48>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d004      	beq.n	8001c98 <LockEeprom+0x28>
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	23fa      	movs	r3, #250	@ 0xfa
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	429a      	cmp	r2, r3
 8001c96:	dbf1      	blt.n	8001c7c <LockEeprom+0xc>
    }
  /* disable flash interrupts */
  FLASH->PECR = FLASH->PECR & ~(FLASH_PECR_ERRIE | FLASH_PECR_EOPIE);
 8001c98:	4b07      	ldr	r3, [pc, #28]	@ (8001cb8 <LockEeprom+0x48>)
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <LockEeprom+0x48>)
 8001c9e:	4907      	ldr	r1, [pc, #28]	@ (8001cbc <LockEeprom+0x4c>)
 8001ca0:	400a      	ands	r2, r1
 8001ca2:	605a      	str	r2, [r3, #4]
  /* Lock memory with PELOCK */
  FLASH->PECR = FLASH->PECR | FLASH_PECR_PELOCK;
 8001ca4:	4b04      	ldr	r3, [pc, #16]	@ (8001cb8 <LockEeprom+0x48>)
 8001ca6:	685a      	ldr	r2, [r3, #4]
 8001ca8:	4b03      	ldr	r3, [pc, #12]	@ (8001cb8 <LockEeprom+0x48>)
 8001caa:	2101      	movs	r1, #1
 8001cac:	430a      	orrs	r2, r1
 8001cae:	605a      	str	r2, [r3, #4]
}
 8001cb0:	46c0      	nop			@ (mov r8, r8)
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	b002      	add	sp, #8
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40022000 	.word	0x40022000
 8001cbc:	fffcffff 	.word	0xfffcffff

08001cc0 <Read_SID_from_EEPROM>:

uint16_t Read_SID_from_EEPROM()
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
  uint16_t d = *(__IO uint16_t *)DATA_EEPROM_BASE_ADDR;
 8001cc6:	4a05      	ldr	r2, [pc, #20]	@ (8001cdc <Read_SID_from_EEPROM+0x1c>)
 8001cc8:	1dbb      	adds	r3, r7, #6
 8001cca:	8812      	ldrh	r2, [r2, #0]
 8001ccc:	801a      	strh	r2, [r3, #0]
     serial_1_println("READING FROM FLASH !!!");
     HAL_Delay(250);
     #endif
  */
  // no error detection
  return d;
 8001cce:	1dbb      	adds	r3, r7, #6
 8001cd0:	881b      	ldrh	r3, [r3, #0]
}
 8001cd2:	0018      	movs	r0, r3
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	b002      	add	sp, #8
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	46c0      	nop			@ (mov r8, r8)
 8001cdc:	08080000 	.word	0x08080000

08001ce0 <Transfer_SID_to_EEPROM>:
void Transfer_SID_to_EEPROM(uint16_t sid)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	0002      	movs	r2, r0
 8001ce8:	1dbb      	adds	r3, r7, #6
 8001cea:	801a      	strh	r2, [r3, #0]
  /* Unlock the EEPROM and enable flash interrupts */
  UnlockEeprom();
 8001cec:	f7ff ff66 	bl	8001bbc <UnlockEeprom>
#if USE_SERIAL_1
  serial_1_println("unlocked 1 !!!");
 8001cf0:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <Transfer_SID_to_EEPROM+0x58>)
 8001cf2:	0018      	movs	r0, r3
 8001cf4:	f7ff febc 	bl	8001a70 <serial_1_println>
#endif
  
  // UnlockEeprom();
  /* Reset the ERASE and DATA
     bits in the FLASH_PECR register to disable any residual erase */
  FLASH->PECR = FLASH->PECR & ~(FLASH_PECR_ERASE | FLASH_PECR_DATA);
 8001cf8:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <Transfer_SID_to_EEPROM+0x5c>)
 8001cfa:	685a      	ldr	r2, [r3, #4]
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d3c <Transfer_SID_to_EEPROM+0x5c>)
 8001cfe:	4910      	ldr	r1, [pc, #64]	@ (8001d40 <Transfer_SID_to_EEPROM+0x60>)
 8001d00:	400a      	ands	r2, r1
 8001d02:	605a      	str	r2, [r3, #4]
  
#if USE_SERIAL_1
  serial_1_println("unlocked 2 !!!");
 8001d04:	4b0f      	ldr	r3, [pc, #60]	@ (8001d44 <Transfer_SID_to_EEPROM+0x64>)
 8001d06:	0018      	movs	r0, r3
 8001d08:	f7ff feb2 	bl	8001a70 <serial_1_println>
#endif
  /* Put the next line in a loop if sequential bits to be written with i as loop counter */
  EepromProgram_16(DATA_EEPROM_BASE_ADDR, sid);
 8001d0c:	1dbb      	adds	r3, r7, #6
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	4a0d      	ldr	r2, [pc, #52]	@ (8001d48 <Transfer_SID_to_EEPROM+0x68>)
 8001d12:	0019      	movs	r1, r3
 8001d14:	0010      	movs	r0, r2
 8001d16:	f7ff ff89 	bl	8001c2c <EepromProgram_16>
  
#if USE_SERIAL_1
  serial_1_println("unlocked 3 !!!");
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d4c <Transfer_SID_to_EEPROM+0x6c>)
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	f7ff fea7 	bl	8001a70 <serial_1_println>
#endif
  LockEeprom(); /* Lock the EEPROM */
 8001d22:	f7ff ffa5 	bl	8001c70 <LockEeprom>
  
#if USE_SERIAL_1
  serial_1_println("WROTE TO FLASH !!!");
 8001d26:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <Transfer_SID_to_EEPROM+0x70>)
 8001d28:	0018      	movs	r0, r3
 8001d2a:	f7ff fea1 	bl	8001a70 <serial_1_println>
#endif
}
 8001d2e:	46c0      	nop			@ (mov r8, r8)
 8001d30:	46bd      	mov	sp, r7
 8001d32:	b002      	add	sp, #8
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	46c0      	nop			@ (mov r8, r8)
 8001d38:	08008f98 	.word	0x08008f98
 8001d3c:	40022000 	.word	0x40022000
 8001d40:	fffffdef 	.word	0xfffffdef
 8001d44:	08008fa8 	.word	0x08008fa8
 8001d48:	08080000 	.word	0x08080000
 8001d4c:	08008fb8 	.word	0x08008fb8
 8001d50:	08008fc8 	.word	0x08008fc8

08001d54 <FixFirstPulse>:

void FixFirstPulse()
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  // fix first pulse issue
  // OE for trigger
  HAL_GPIO_WritePin (TRIG_OE_GPIO_Port,   TRIG_OE_Pin,   1);
 8001d58:	2380      	movs	r3, #128	@ 0x80
 8001d5a:	019b      	lsls	r3, r3, #6
 8001d5c:	481d      	ldr	r0, [pc, #116]	@ (8001dd4 <FixFirstPulse+0x80>)
 8001d5e:	2201      	movs	r2, #1
 8001d60:	0019      	movs	r1, r3
 8001d62:	f002 fd3f 	bl	80047e4 <HAL_GPIO_WritePin>
  // select uC as trigger source
  HAL_GPIO_WritePin (TRIG_SEL1_GPIO_Port, TRIG_SEL1_Pin, 0);
 8001d66:	2380      	movs	r3, #128	@ 0x80
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	481a      	ldr	r0, [pc, #104]	@ (8001dd4 <FixFirstPulse+0x80>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	0019      	movs	r1, r3
 8001d70:	f002 fd38 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (TRIG_SEL0_GPIO_Port, TRIG_SEL0_Pin, 1);
 8001d74:	2380      	movs	r3, #128	@ 0x80
 8001d76:	01db      	lsls	r3, r3, #7
 8001d78:	4816      	ldr	r0, [pc, #88]	@ (8001dd4 <FixFirstPulse+0x80>)
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	0019      	movs	r1, r3
 8001d7e:	f002 fd31 	bl	80047e4 <HAL_GPIO_WritePin>
  
  // toggle trigger output pin few times
  HAL_GPIO_WritePin (uC_OUT_TRIG_GPIO_Port, uC_OUT_TRIG_Pin, 1);
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <FixFirstPulse+0x84>)
 8001d84:	2201      	movs	r2, #1
 8001d86:	2120      	movs	r1, #32
 8001d88:	0018      	movs	r0, r3
 8001d8a:	f002 fd2b 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (uC_OUT_TRIG_GPIO_Port, uC_OUT_TRIG_Pin, 0);
 8001d8e:	4b12      	ldr	r3, [pc, #72]	@ (8001dd8 <FixFirstPulse+0x84>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	2120      	movs	r1, #32
 8001d94:	0018      	movs	r0, r3
 8001d96:	f002 fd25 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (uC_OUT_TRIG_GPIO_Port, uC_OUT_TRIG_Pin, 1);
 8001d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd8 <FixFirstPulse+0x84>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	2120      	movs	r1, #32
 8001da0:	0018      	movs	r0, r3
 8001da2:	f002 fd1f 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (uC_OUT_TRIG_GPIO_Port, uC_OUT_TRIG_Pin, 0);
 8001da6:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <FixFirstPulse+0x84>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	2120      	movs	r1, #32
 8001dac:	0018      	movs	r0, r3
 8001dae:	f002 fd19 	bl	80047e4 <HAL_GPIO_WritePin>

  // reset trigger input
  HAL_GPIO_WritePin (TRIG_SEL1_GPIO_Port, TRIG_SEL1_Pin, 0);
 8001db2:	2380      	movs	r3, #128	@ 0x80
 8001db4:	021b      	lsls	r3, r3, #8
 8001db6:	4807      	ldr	r0, [pc, #28]	@ (8001dd4 <FixFirstPulse+0x80>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	0019      	movs	r1, r3
 8001dbc:	f002 fd12 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (TRIG_SEL0_GPIO_Port, TRIG_SEL0_Pin, 0);
 8001dc0:	2380      	movs	r3, #128	@ 0x80
 8001dc2:	01db      	lsls	r3, r3, #7
 8001dc4:	4803      	ldr	r0, [pc, #12]	@ (8001dd4 <FixFirstPulse+0x80>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	0019      	movs	r1, r3
 8001dca:	f002 fd0b 	bl	80047e4 <HAL_GPIO_WritePin>

  // will interfere currently with later code.
  // HAL_GPIO_WritePin (TRIG_OE_GPIO_Port,  TRIG_OE_Pin,        0);
}
 8001dce:	46c0      	nop			@ (mov r8, r8)
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	50000800 	.word	0x50000800
 8001dd8:	50000400 	.word	0x50000400

08001ddc <DAC_Value_SetLow>:

void DAC_Value_SetLow()
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
  uint32_t dac_value = 0xFFF; // Value to load into DAC
 8001de2:	4b0a      	ldr	r3, [pc, #40]	@ (8001e0c <DAC_Value_SetLow+0x30>)
 8001de4:	607b      	str	r3, [r7, #4]
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);  // write to DAC holding register
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4809      	ldr	r0, [pc, #36]	@ (8001e10 <DAC_Value_SetLow+0x34>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	2100      	movs	r1, #0
 8001dee:	f002 f92f 	bl	8004050 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);  // software trigger
 8001df2:	4b07      	ldr	r3, [pc, #28]	@ (8001e10 <DAC_Value_SetLow+0x34>)
 8001df4:	2100      	movs	r1, #0
 8001df6:	0018      	movs	r0, r3
 8001df8:	f002 f8c2 	bl	8003f80 <HAL_DAC_Start>
  osDelay(10);
 8001dfc:	200a      	movs	r0, #10
 8001dfe:	f005 fe97 	bl	8007b30 <osDelay>
}
 8001e02:	46c0      	nop			@ (mov r8, r8)
 8001e04:	46bd      	mov	sp, r7
 8001e06:	b002      	add	sp, #8
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	46c0      	nop			@ (mov r8, r8)
 8001e0c:	00000fff 	.word	0x00000fff
 8001e10:	200003b0 	.word	0x200003b0

08001e14 <PowerOn>:

void PowerOn()
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
  // disable all LEDs
  for (uint32_t bit = 0; bit < 7; bit++)
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	e00e      	b.n	8001e3e <PowerOn+0x2a>
    {
      HAL_GPIO_WritePin (LED_GPIO[bit], LED_Pins[bit], 0 );
 8001e20:	4b37      	ldr	r3, [pc, #220]	@ (8001f00 <PowerOn+0xec>)
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	0092      	lsls	r2, r2, #2
 8001e26:	58d0      	ldr	r0, [r2, r3]
 8001e28:	4b36      	ldr	r3, [pc, #216]	@ (8001f04 <PowerOn+0xf0>)
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	0052      	lsls	r2, r2, #1
 8001e2e:	5ad3      	ldrh	r3, [r2, r3]
 8001e30:	2200      	movs	r2, #0
 8001e32:	0019      	movs	r1, r3
 8001e34:	f002 fcd6 	bl	80047e4 <HAL_GPIO_WritePin>
  for (uint32_t bit = 0; bit < 7; bit++)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	607b      	str	r3, [r7, #4]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b06      	cmp	r3, #6
 8001e42:	d9ed      	bls.n	8001e20 <PowerOn+0xc>
    }
  // OLD: write_DAC_values(chA, 0xB76, 0x000); // set LED bias to about 6 V
  // now:
  DAC_Value_SetLow();
 8001e44:	f7ff ffca 	bl	8001ddc <DAC_Value_SetLow>
  /*  uint32_t dac_value = 0x0FFF; // minimum Value to load into DAC
      HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);  // write to DAC holding register
      HAL_DAC_Start(&hdac, DAC_CHANNEL_1);  // software trigger */
  // Power Enable Sequence
#if USE_SERIAL_1
  serial_1_println("in PON 0");
 8001e48:	4b2f      	ldr	r3, [pc, #188]	@ (8001f08 <PowerOn+0xf4>)
 8001e4a:	0018      	movs	r0, r3
 8001e4c:	f7ff fe10 	bl	8001a70 <serial_1_println>
#endif
  HAL_GPIO_WritePin (SW_3V3_ENABLE_GPIO_Port, SW_3V3_ENABLE_Pin, 1);
 8001e50:	2380      	movs	r3, #128	@ 0x80
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	482d      	ldr	r0, [pc, #180]	@ (8001f0c <PowerOn+0xf8>)
 8001e56:	2201      	movs	r2, #1
 8001e58:	0019      	movs	r1, r3
 8001e5a:	f002 fcc3 	bl	80047e4 <HAL_GPIO_WritePin>
#if USE_SERIAL_1
  serial_1_println("in PON 1");
 8001e5e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f10 <PowerOn+0xfc>)
 8001e60:	0018      	movs	r0, r3
 8001e62:	f7ff fe05 	bl	8001a70 <serial_1_println>
#endif
  osDelay(100);
 8001e66:	2064      	movs	r0, #100	@ 0x64
 8001e68:	f005 fe62 	bl	8007b30 <osDelay>
#if USE_SERIAL_1
  serial_1_println("in PON 2");
 8001e6c:	4b29      	ldr	r3, [pc, #164]	@ (8001f14 <PowerOn+0x100>)
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f7ff fdfe 	bl	8001a70 <serial_1_println>
#endif
  HAL_GPIO_WritePin (SW_5V_ENABLE_GPIO_Port, SW_5V_ENABLE_Pin, 1);
 8001e74:	23a0      	movs	r3, #160	@ 0xa0
 8001e76:	05db      	lsls	r3, r3, #23
 8001e78:	2201      	movs	r2, #1
 8001e7a:	2140      	movs	r1, #64	@ 0x40
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f002 fcb1 	bl	80047e4 <HAL_GPIO_WritePin>
#if USE_SERIAL_1
  serial_1_println("in PON 3");
 8001e82:	4b25      	ldr	r3, [pc, #148]	@ (8001f18 <PowerOn+0x104>)
 8001e84:	0018      	movs	r0, r3
 8001e86:	f7ff fdf3 	bl	8001a70 <serial_1_println>
#endif
  osDelay(100);
 8001e8a:	2064      	movs	r0, #100	@ 0x64
 8001e8c:	f005 fe50 	bl	8007b30 <osDelay>
#if USE_SERIAL_1
  serial_1_println("in PON 4");
 8001e90:	4b22      	ldr	r3, [pc, #136]	@ (8001f1c <PowerOn+0x108>)
 8001e92:	0018      	movs	r0, r3
 8001e94:	f7ff fdec 	bl	8001a70 <serial_1_println>
#endif
  HAL_GPIO_WritePin (BOOST_ENABLE_GPIO_Port, BOOST_ENABLE_Pin, 1);
 8001e98:	23a0      	movs	r3, #160	@ 0xa0
 8001e9a:	05db      	lsls	r3, r3, #23
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	2120      	movs	r1, #32
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f002 fc9f 	bl	80047e4 <HAL_GPIO_WritePin>
#if USE_SERIAL_1
  serial_1_println("in PON 5");
 8001ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8001f20 <PowerOn+0x10c>)
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	f7ff fde1 	bl	8001a70 <serial_1_println>
#endif
  osDelay(100);
 8001eae:	2064      	movs	r0, #100	@ 0x64
 8001eb0:	f005 fe3e 	bl	8007b30 <osDelay>
#if USE_SERIAL_1
  serial_1_println("in PON 6");
 8001eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f24 <PowerOn+0x110>)
 8001eb6:	0018      	movs	r0, r3
 8001eb8:	f7ff fdda 	bl	8001a70 <serial_1_println>
#endif
  osDelay(100);
 8001ebc:	2064      	movs	r0, #100	@ 0x64
 8001ebe:	f005 fe37 	bl	8007b30 <osDelay>
#if USE_SERIAL_1
  serial_1_println("in PON 7");
 8001ec2:	4b19      	ldr	r3, [pc, #100]	@ (8001f28 <PowerOn+0x114>)
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	f7ff fdd3 	bl	8001a70 <serial_1_println>
#endif
  // FixFirstPulse();
  if (modbusMaskRead(coils, C_FIRST_PULSE_FIX))
 8001eca:	4b18      	ldr	r3, [pc, #96]	@ (8001f2c <PowerOn+0x118>)
 8001ecc:	2103      	movs	r1, #3
 8001ece:	0018      	movs	r0, r3
 8001ed0:	f7fe fbd4 	bl	800067c <modbusMaskRead>
 8001ed4:	1e03      	subs	r3, r0, #0
 8001ed6:	d001      	beq.n	8001edc <PowerOn+0xc8>
    {
      FixFirstPulse();
 8001ed8:	f7ff ff3c 	bl	8001d54 <FixFirstPulse>
    }
#if USE_SERIAL_1
  serial_1_println("in PON 8");
 8001edc:	4b14      	ldr	r3, [pc, #80]	@ (8001f30 <PowerOn+0x11c>)
 8001ede:	0018      	movs	r0, r3
 8001ee0:	f7ff fdc6 	bl	8001a70 <serial_1_println>
#if USE_SERIAL_1
  serial_1_println("in PON 9");
#endif
  */
#if USE_SERIAL_1
  serial_1_println("Board power is ON");
 8001ee4:	4b13      	ldr	r3, [pc, #76]	@ (8001f34 <PowerOn+0x120>)
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	f7ff fdc2 	bl	8001a70 <serial_1_println>
#endif
  
  modbusMaskWrite(discreteInputs, 0, 1);
 8001eec:	4b12      	ldr	r3, [pc, #72]	@ (8001f38 <PowerOn+0x124>)
 8001eee:	2201      	movs	r2, #1
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	0018      	movs	r0, r3
 8001ef4:	f7fe fbe1 	bl	80006ba <modbusMaskWrite>
}
 8001ef8:	46c0      	nop			@ (mov r8, r8)
 8001efa:	46bd      	mov	sp, r7
 8001efc:	b002      	add	sp, #8
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	20000060 	.word	0x20000060
 8001f04:	20000050 	.word	0x20000050
 8001f08:	08008fdc 	.word	0x08008fdc
 8001f0c:	50000400 	.word	0x50000400
 8001f10:	08008fe8 	.word	0x08008fe8
 8001f14:	08008ff4 	.word	0x08008ff4
 8001f18:	08009000 	.word	0x08009000
 8001f1c:	0800900c 	.word	0x0800900c
 8001f20:	08009018 	.word	0x08009018
 8001f24:	08009024 	.word	0x08009024
 8001f28:	08009030 	.word	0x08009030
 8001f2c:	20000598 	.word	0x20000598
 8001f30:	0800903c 	.word	0x0800903c
 8001f34:	08009048 	.word	0x08009048
 8001f38:	2000059c 	.word	0x2000059c

08001f3c <PowerOff>:

void PowerOff()
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
  // disable all LEDs
  for (uint32_t bit = 0; bit < 7; bit++)
 8001f42:	2300      	movs	r3, #0
 8001f44:	607b      	str	r3, [r7, #4]
 8001f46:	e00e      	b.n	8001f66 <PowerOff+0x2a>
    {
      HAL_GPIO_WritePin (LED_GPIO[bit], LED_Pins[bit], 0 );
 8001f48:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc4 <PowerOff+0x88>)
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	0092      	lsls	r2, r2, #2
 8001f4e:	58d0      	ldr	r0, [r2, r3]
 8001f50:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc8 <PowerOff+0x8c>)
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	0052      	lsls	r2, r2, #1
 8001f56:	5ad3      	ldrh	r3, [r2, r3]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	0019      	movs	r1, r3
 8001f5c:	f002 fc42 	bl	80047e4 <HAL_GPIO_WritePin>
  for (uint32_t bit = 0; bit < 7; bit++)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3301      	adds	r3, #1
 8001f64:	607b      	str	r3, [r7, #4]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2b06      	cmp	r3, #6
 8001f6a:	d9ed      	bls.n	8001f48 <PowerOff+0xc>
    }
  DAC_Value_SetLow();
 8001f6c:	f7ff ff36 	bl	8001ddc <DAC_Value_SetLow>
  /* uint32_t dac_value = 0xFFF; // Value to load into DAC
     HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);  // write to DAC holding register
     HAL_DAC_Start(&hdac, DAC_CHANNEL_1);  // software trigger
     osDelay(100); */
  HAL_GPIO_WritePin (BOOST_ENABLE_GPIO_Port, BOOST_ENABLE_Pin, 0);
 8001f70:	23a0      	movs	r3, #160	@ 0xa0
 8001f72:	05db      	lsls	r3, r3, #23
 8001f74:	2200      	movs	r2, #0
 8001f76:	2120      	movs	r1, #32
 8001f78:	0018      	movs	r0, r3
 8001f7a:	f002 fc33 	bl	80047e4 <HAL_GPIO_WritePin>
  osDelay(100);
 8001f7e:	2064      	movs	r0, #100	@ 0x64
 8001f80:	f005 fdd6 	bl	8007b30 <osDelay>
  HAL_GPIO_WritePin (SW_5V_ENABLE_GPIO_Port, SW_5V_ENABLE_Pin, 0);
 8001f84:	23a0      	movs	r3, #160	@ 0xa0
 8001f86:	05db      	lsls	r3, r3, #23
 8001f88:	2200      	movs	r2, #0
 8001f8a:	2140      	movs	r1, #64	@ 0x40
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	f002 fc29 	bl	80047e4 <HAL_GPIO_WritePin>
  osDelay(100);
 8001f92:	2064      	movs	r0, #100	@ 0x64
 8001f94:	f005 fdcc 	bl	8007b30 <osDelay>
  HAL_GPIO_WritePin (SW_3V3_ENABLE_GPIO_Port, SW_3V3_ENABLE_Pin, 0);
 8001f98:	2380      	movs	r3, #128	@ 0x80
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	480b      	ldr	r0, [pc, #44]	@ (8001fcc <PowerOff+0x90>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	0019      	movs	r1, r3
 8001fa2:	f002 fc1f 	bl	80047e4 <HAL_GPIO_WritePin>
#if USE_SERIAL_1
  serial_1_println("Board power is OFF");
 8001fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd0 <PowerOff+0x94>)
 8001fa8:	0018      	movs	r0, r3
 8001faa:	f7ff fd61 	bl	8001a70 <serial_1_println>
#endif
  modbusMaskWrite(discreteInputs, 0, 0);
 8001fae:	4b09      	ldr	r3, [pc, #36]	@ (8001fd4 <PowerOff+0x98>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	f7fe fb80 	bl	80006ba <modbusMaskWrite>
}
 8001fba:	46c0      	nop			@ (mov r8, r8)
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	b002      	add	sp, #8
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	46c0      	nop			@ (mov r8, r8)
 8001fc4:	20000060 	.word	0x20000060
 8001fc8:	20000050 	.word	0x20000050
 8001fcc:	50000400 	.word	0x50000400
 8001fd0:	0800905c 	.word	0x0800905c
 8001fd4:	2000059c 	.word	0x2000059c

08001fd8 <ADC_Read_values>:

void ADC_Read_values(uint16_t *bias, uint16_t *imon)
{
 8001fd8:	b5b0      	push	{r4, r5, r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
  HAL_ADC_Start(&hadc);
 8001fe2:	4b24      	ldr	r3, [pc, #144]	@ (8002074 <ADC_Read_values+0x9c>)
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	f001 fb7f 	bl	80036e8 <HAL_ADC_Start>
  uint8_t ret = HAL_ADC_PollForConversion(&hadc, 100 /*timeout*/);
 8001fea:	250f      	movs	r5, #15
 8001fec:	197c      	adds	r4, r7, r5
 8001fee:	4b21      	ldr	r3, [pc, #132]	@ (8002074 <ADC_Read_values+0x9c>)
 8001ff0:	2164      	movs	r1, #100	@ 0x64
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	f001 fc0c 	bl	8003810 <HAL_ADC_PollForConversion>
 8001ff8:	0003      	movs	r3, r0
 8001ffa:	7023      	strb	r3, [r4, #0]
  *bias = HAL_ADC_GetValue(&hadc);
 8001ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8002074 <ADC_Read_values+0x9c>)
 8001ffe:	0018      	movs	r0, r3
 8002000:	f001 fca2 	bl	8003948 <HAL_ADC_GetValue>
 8002004:	0003      	movs	r3, r0
 8002006:	b29a      	uxth	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	801a      	strh	r2, [r3, #0]
  HAL_ADC_Start(&hadc);
 800200c:	4b19      	ldr	r3, [pc, #100]	@ (8002074 <ADC_Read_values+0x9c>)
 800200e:	0018      	movs	r0, r3
 8002010:	f001 fb6a 	bl	80036e8 <HAL_ADC_Start>
  ret += HAL_ADC_PollForConversion(&hadc, 100 /*timeout*/);
 8002014:	4b17      	ldr	r3, [pc, #92]	@ (8002074 <ADC_Read_values+0x9c>)
 8002016:	2164      	movs	r1, #100	@ 0x64
 8002018:	0018      	movs	r0, r3
 800201a:	f001 fbf9 	bl	8003810 <HAL_ADC_PollForConversion>
 800201e:	0003      	movs	r3, r0
 8002020:	0019      	movs	r1, r3
 8002022:	002c      	movs	r4, r5
 8002024:	193b      	adds	r3, r7, r4
 8002026:	193a      	adds	r2, r7, r4
 8002028:	7812      	ldrb	r2, [r2, #0]
 800202a:	188a      	adds	r2, r1, r2
 800202c:	701a      	strb	r2, [r3, #0]
  *imon = HAL_ADC_GetValue(&hadc);
 800202e:	4b11      	ldr	r3, [pc, #68]	@ (8002074 <ADC_Read_values+0x9c>)
 8002030:	0018      	movs	r0, r3
 8002032:	f001 fc89 	bl	8003948 <HAL_ADC_GetValue>
 8002036:	0003      	movs	r3, r0
 8002038:	b29a      	uxth	r2, r3
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	801a      	strh	r2, [r3, #0]
  HAL_ADC_Stop(&hadc);
 800203e:	4b0d      	ldr	r3, [pc, #52]	@ (8002074 <ADC_Read_values+0x9c>)
 8002040:	0018      	movs	r0, r3
 8002042:	f001 fba5 	bl	8003790 <HAL_ADC_Stop>
  inputRegisters[R2_LED_BIAS_ADC_READ] = *bias;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	881a      	ldrh	r2, [r3, #0]
 800204a:	4b0b      	ldr	r3, [pc, #44]	@ (8002078 <ADC_Read_values+0xa0>)
 800204c:	805a      	strh	r2, [r3, #2]
  inputRegisters[R2_IMON_ADC_READ] = *imon;
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	881a      	ldrh	r2, [r3, #0]
 8002052:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <ADC_Read_values+0xa0>)
 8002054:	809a      	strh	r2, [r3, #4]
  if(ret !=0)
 8002056:	193b      	adds	r3, r7, r4
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d005      	beq.n	800206a <ADC_Read_values+0x92>
    inputRegisters[R_LED_BIAS_ERROR]++;
 800205e:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <ADC_Read_values+0xa0>)
 8002060:	891b      	ldrh	r3, [r3, #8]
 8002062:	3301      	adds	r3, #1
 8002064:	b29a      	uxth	r2, r3
 8002066:	4b04      	ldr	r3, [pc, #16]	@ (8002078 <ADC_Read_values+0xa0>)
 8002068:	811a      	strh	r2, [r3, #8]
}
 800206a:	46c0      	nop			@ (mov r8, r8)
 800206c:	46bd      	mov	sp, r7
 800206e:	b004      	add	sp, #16
 8002070:	bdb0      	pop	{r4, r5, r7, pc}
 8002072:	46c0      	nop			@ (mov r8, r8)
 8002074:	20000354 	.word	0x20000354
 8002078:	20000578 	.word	0x20000578

0800207c <myRegisterCallback>:

ModbusError myRegisterCallback(
    const ModbusSlave *status,
    const ModbusRegisterCallbackArgs *args,
    ModbusRegisterCallbackResult *result)
{
 800207c:	b5b0      	push	{r4, r5, r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  uint16_t new_index=args->index;
 8002088:	231e      	movs	r3, #30
 800208a:	18fb      	adds	r3, r7, r3
 800208c:	68ba      	ldr	r2, [r7, #8]
 800208e:	8852      	ldrh	r2, [r2, #2]
 8002090:	801a      	strh	r2, [r3, #0]
  switch(args->type)
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	2b08      	cmp	r3, #8
 8002098:	d032      	beq.n	8002100 <myRegisterCallback+0x84>
 800209a:	dc3b      	bgt.n	8002114 <myRegisterCallback+0x98>
 800209c:	2b04      	cmp	r3, #4
 800209e:	d028      	beq.n	80020f2 <myRegisterCallback+0x76>
 80020a0:	dc38      	bgt.n	8002114 <myRegisterCallback+0x98>
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d002      	beq.n	80020ac <myRegisterCallback+0x30>
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d01a      	beq.n	80020e0 <myRegisterCallback+0x64>
 80020aa:	e033      	b.n	8002114 <myRegisterCallback+0x98>
    {
    case MODBUS_HOLDING_REGISTER:
      new_index=args->index - LED_FEB_MB_HOLD_BASE;
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	885a      	ldrh	r2, [r3, #2]
 80020b0:	231e      	movs	r3, #30
 80020b2:	18fb      	adds	r3, r7, r3
 80020b4:	49bf      	ldr	r1, [pc, #764]	@ (80023b4 <myRegisterCallback+0x338>)
 80020b6:	468c      	mov	ip, r1
 80020b8:	4462      	add	r2, ip
 80020ba:	801a      	strh	r2, [r3, #0]
      // there's one exception, and that's setting the SLAVE_ID,
      //  which goes into a holding register,
      //  but is at index "0". All other holding registers start
      //  at index 40001. We also accept
      //  this command only if the old SLAVE_ID is 20, the default
      if ( ( args->index == 0 ) && ( registers[H_LIGHTMODBUS_SLAVE_ID] == 20 ) )
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	885b      	ldrh	r3, [r3, #2]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d126      	bne.n	8002112 <myRegisterCallback+0x96>
 80020c4:	4bbc      	ldr	r3, [pc, #752]	@ (80023b8 <myRegisterCallback+0x33c>)
 80020c6:	895b      	ldrh	r3, [r3, #10]
 80020c8:	2b14      	cmp	r3, #20
 80020ca:	d122      	bne.n	8002112 <myRegisterCallback+0x96>
	{
	  registers[H_LIGHTMODBUS_SLAVE_ID] = args->value;
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	889a      	ldrh	r2, [r3, #4]
 80020d0:	4bb9      	ldr	r3, [pc, #740]	@ (80023b8 <myRegisterCallback+0x33c>)
 80020d2:	815a      	strh	r2, [r3, #10]
	  Transfer_SID_to_EEPROM(registers[H_LIGHTMODBUS_SLAVE_ID]);
 80020d4:	4bb8      	ldr	r3, [pc, #736]	@ (80023b8 <myRegisterCallback+0x33c>)
 80020d6:	895b      	ldrh	r3, [r3, #10]
 80020d8:	0018      	movs	r0, r3
 80020da:	f7ff fe01 	bl	8001ce0 <Transfer_SID_to_EEPROM>
	}
      break;
 80020de:	e018      	b.n	8002112 <myRegisterCallback+0x96>
    case MODBUS_INPUT_REGISTER:
      new_index=args->index - LED_FEB_MB_INPR_BASE;
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	885a      	ldrh	r2, [r3, #2]
 80020e4:	231e      	movs	r3, #30
 80020e6:	18fb      	adds	r3, r7, r3
 80020e8:	49b4      	ldr	r1, [pc, #720]	@ (80023bc <myRegisterCallback+0x340>)
 80020ea:	468c      	mov	ip, r1
 80020ec:	4462      	add	r2, ip
 80020ee:	801a      	strh	r2, [r3, #0]
      break;
 80020f0:	e010      	b.n	8002114 <myRegisterCallback+0x98>
    case MODBUS_COIL:
      new_index=args->index - LED_FEB_MB_COIL_BASE;
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	885a      	ldrh	r2, [r3, #2]
 80020f6:	231e      	movs	r3, #30
 80020f8:	18fb      	adds	r3, r7, r3
 80020fa:	3a01      	subs	r2, #1
 80020fc:	801a      	strh	r2, [r3, #0]
      break;
 80020fe:	e009      	b.n	8002114 <myRegisterCallback+0x98>
    case MODBUS_DISCRETE_INPUT:
      new_index=args->index - LED_FEB_MB_DISC_BASE;
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	885a      	ldrh	r2, [r3, #2]
 8002104:	231e      	movs	r3, #30
 8002106:	18fb      	adds	r3, r7, r3
 8002108:	49ad      	ldr	r1, [pc, #692]	@ (80023c0 <myRegisterCallback+0x344>)
 800210a:	468c      	mov	ip, r1
 800210c:	4462      	add	r2, ip
 800210e:	801a      	strh	r2, [r3, #0]
      break;
 8002110:	e000      	b.n	8002114 <myRegisterCallback+0x98>
      break;
 8002112:	46c0      	nop			@ (mov r8, r8)
    }
  switch (args->query)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	785b      	ldrb	r3, [r3, #1]
 8002118:	2b03      	cmp	r3, #3
 800211a:	d100      	bne.n	800211e <myRegisterCallback+0xa2>
 800211c:	e05a      	b.n	80021d4 <myRegisterCallback+0x158>
 800211e:	dd00      	ble.n	8002122 <myRegisterCallback+0xa6>
 8002120:	e1c5      	b.n	80024ae <myRegisterCallback+0x432>
 8002122:	2b01      	cmp	r3, #1
 8002124:	dc02      	bgt.n	800212c <myRegisterCallback+0xb0>
 8002126:	2b00      	cmp	r3, #0
 8002128:	da03      	bge.n	8002132 <myRegisterCallback+0xb6>
 800212a:	e1c0      	b.n	80024ae <myRegisterCallback+0x432>
 800212c:	2b02      	cmp	r3, #2
 800212e:	d014      	beq.n	800215a <myRegisterCallback+0xde>
 8002130:	e1bd      	b.n	80024ae <myRegisterCallback+0x432>
    case MODBUS_REGQ_R_CHECK:
    case MODBUS_REGQ_W_CHECK:
      // If result->exceptionCode of a read/write access query is not MODBUS_EXCEP_NONE,
      // an exception is reported by the slave. If result->exceptionCode is not set,
      // the behavior is undefined.
      inputRegisters[9]=args->type;
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	001a      	movs	r2, r3
 8002138:	4ba2      	ldr	r3, [pc, #648]	@ (80023c4 <myRegisterCallback+0x348>)
 800213a:	825a      	strh	r2, [r3, #18]
      inputRegisters[10]=new_index;
 800213c:	4ba1      	ldr	r3, [pc, #644]	@ (80023c4 <myRegisterCallback+0x348>)
 800213e:	211e      	movs	r1, #30
 8002140:	187a      	adds	r2, r7, r1
 8002142:	8812      	ldrh	r2, [r2, #0]
 8002144:	829a      	strh	r2, [r3, #20]
      result->exceptionCode = new_index < REG_COUNT ? MODBUS_EXCEP_NONE : MODBUS_EXCEP_ILLEGAL_ADDRESS;
 8002146:	187b      	adds	r3, r7, r1
 8002148:	881b      	ldrh	r3, [r3, #0]
 800214a:	2b0f      	cmp	r3, #15
 800214c:	d801      	bhi.n	8002152 <myRegisterCallback+0xd6>
 800214e:	2200      	movs	r2, #0
 8002150:	e000      	b.n	8002154 <myRegisterCallback+0xd8>
 8002152:	2202      	movs	r2, #2
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	701a      	strb	r2, [r3, #0]
      break;
 8002158:	e1a9      	b.n	80024ae <myRegisterCallback+0x432>
      
      // Read register
      // no need to execute own code, just reading registers
    case MODBUS_REGQ_R:
      switch (args->type)
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	2b08      	cmp	r3, #8
 8002160:	d02a      	beq.n	80021b8 <myRegisterCallback+0x13c>
 8002162:	dd00      	ble.n	8002166 <myRegisterCallback+0xea>
 8002164:	e1a2      	b.n	80024ac <myRegisterCallback+0x430>
 8002166:	2b04      	cmp	r3, #4
 8002168:	d019      	beq.n	800219e <myRegisterCallback+0x122>
 800216a:	dd00      	ble.n	800216e <myRegisterCallback+0xf2>
 800216c:	e19e      	b.n	80024ac <myRegisterCallback+0x430>
 800216e:	2b01      	cmp	r3, #1
 8002170:	d002      	beq.n	8002178 <myRegisterCallback+0xfc>
 8002172:	2b02      	cmp	r3, #2
 8002174:	d00a      	beq.n	800218c <myRegisterCallback+0x110>
	  // serial_1_println("in callback r dc");
#endif
          result->value = modbusMaskRead(discreteInputs, new_index);
          break;
	}
      break;
 8002176:	e199      	b.n	80024ac <myRegisterCallback+0x430>
	      break;
 8002178:	46c0      	nop			@ (mov r8, r8)
          result->value = registers[new_index];
 800217a:	231e      	movs	r3, #30
 800217c:	18fb      	adds	r3, r7, r3
 800217e:	881a      	ldrh	r2, [r3, #0]
 8002180:	4b8d      	ldr	r3, [pc, #564]	@ (80023b8 <myRegisterCallback+0x33c>)
 8002182:	0052      	lsls	r2, r2, #1
 8002184:	5ad2      	ldrh	r2, [r2, r3]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	805a      	strh	r2, [r3, #2]
          break;
 800218a:	e022      	b.n	80021d2 <myRegisterCallback+0x156>
          result->value = inputRegisters[new_index];
 800218c:	231e      	movs	r3, #30
 800218e:	18fb      	adds	r3, r7, r3
 8002190:	881a      	ldrh	r2, [r3, #0]
 8002192:	4b8c      	ldr	r3, [pc, #560]	@ (80023c4 <myRegisterCallback+0x348>)
 8002194:	0052      	lsls	r2, r2, #1
 8002196:	5ad2      	ldrh	r2, [r2, r3]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	805a      	strh	r2, [r3, #2]
          break;
 800219c:	e019      	b.n	80021d2 <myRegisterCallback+0x156>
          result->value = modbusMaskRead(coils, new_index);
 800219e:	231e      	movs	r3, #30
 80021a0:	18fb      	adds	r3, r7, r3
 80021a2:	881a      	ldrh	r2, [r3, #0]
 80021a4:	4b88      	ldr	r3, [pc, #544]	@ (80023c8 <myRegisterCallback+0x34c>)
 80021a6:	0011      	movs	r1, r2
 80021a8:	0018      	movs	r0, r3
 80021aa:	f7fe fa67 	bl	800067c <modbusMaskRead>
 80021ae:	0003      	movs	r3, r0
 80021b0:	001a      	movs	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	805a      	strh	r2, [r3, #2]
          break;
 80021b6:	e00c      	b.n	80021d2 <myRegisterCallback+0x156>
          result->value = modbusMaskRead(discreteInputs, new_index);
 80021b8:	231e      	movs	r3, #30
 80021ba:	18fb      	adds	r3, r7, r3
 80021bc:	881a      	ldrh	r2, [r3, #0]
 80021be:	4b83      	ldr	r3, [pc, #524]	@ (80023cc <myRegisterCallback+0x350>)
 80021c0:	0011      	movs	r1, r2
 80021c2:	0018      	movs	r0, r3
 80021c4:	f7fe fa5a 	bl	800067c <modbusMaskRead>
 80021c8:	0003      	movs	r3, r0
 80021ca:	001a      	movs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	805a      	strh	r2, [r3, #2]
          break;
 80021d0:	46c0      	nop			@ (mov r8, r8)
      break;
 80021d2:	e16b      	b.n	80024ac <myRegisterCallback+0x430>
      // Write register, react to changes
    case MODBUS_REGQ_W:
#if USE_SERIAL_1
      //   serial_1_println("in callback w");
#endif
      switch (args->type)
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d003      	beq.n	80021e4 <myRegisterCallback+0x168>
 80021dc:	2b04      	cmp	r3, #4
 80021de:	d100      	bne.n	80021e2 <myRegisterCallback+0x166>
 80021e0:	e0d3      	b.n	800238a <myRegisterCallback+0x30e>
		inputRegisters[reg]=0;
              break;
	    }
          break;
        default:
          break;
 80021e2:	e162      	b.n	80024aa <myRegisterCallback+0x42e>
          registers[args->index - LED_FEB_MB_HOLD_BASE] = args->value;
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	885b      	ldrh	r3, [r3, #2]
 80021e8:	4a79      	ldr	r2, [pc, #484]	@ (80023d0 <myRegisterCallback+0x354>)
 80021ea:	189a      	adds	r2, r3, r2
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	8899      	ldrh	r1, [r3, #4]
 80021f0:	4b71      	ldr	r3, [pc, #452]	@ (80023b8 <myRegisterCallback+0x33c>)
 80021f2:	0052      	lsls	r2, r2, #1
 80021f4:	52d1      	strh	r1, [r2, r3]
          switch(args->index)
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	885b      	ldrh	r3, [r3, #2]
 80021fa:	4a76      	ldr	r2, [pc, #472]	@ (80023d4 <myRegisterCallback+0x358>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d100      	bne.n	8002202 <myRegisterCallback+0x186>
 8002200:	e0bc      	b.n	800237c <myRegisterCallback+0x300>
 8002202:	4a74      	ldr	r2, [pc, #464]	@ (80023d4 <myRegisterCallback+0x358>)
 8002204:	4293      	cmp	r3, r2
 8002206:	dd00      	ble.n	800220a <myRegisterCallback+0x18e>
 8002208:	e14c      	b.n	80024a4 <myRegisterCallback+0x428>
 800220a:	4a73      	ldr	r2, [pc, #460]	@ (80023d8 <myRegisterCallback+0x35c>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d100      	bne.n	8002212 <myRegisterCallback+0x196>
 8002210:	e0a3      	b.n	800235a <myRegisterCallback+0x2de>
 8002212:	4a71      	ldr	r2, [pc, #452]	@ (80023d8 <myRegisterCallback+0x35c>)
 8002214:	4293      	cmp	r3, r2
 8002216:	dd00      	ble.n	800221a <myRegisterCallback+0x19e>
 8002218:	e144      	b.n	80024a4 <myRegisterCallback+0x428>
 800221a:	4a70      	ldr	r2, [pc, #448]	@ (80023dc <myRegisterCallback+0x360>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d003      	beq.n	8002228 <myRegisterCallback+0x1ac>
 8002220:	4a6f      	ldr	r2, [pc, #444]	@ (80023e0 <myRegisterCallback+0x364>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d060      	beq.n	80022e8 <myRegisterCallback+0x26c>
          break;
 8002226:	e13d      	b.n	80024a4 <myRegisterCallback+0x428>
              switch (args->value)
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	889b      	ldrh	r3, [r3, #4]
 800222c:	2b02      	cmp	r3, #2
 800222e:	d02d      	beq.n	800228c <myRegisterCallback+0x210>
 8002230:	dc52      	bgt.n	80022d8 <myRegisterCallback+0x25c>
 8002232:	2b00      	cmp	r3, #0
 8002234:	d02a      	beq.n	800228c <myRegisterCallback+0x210>
 8002236:	2b01      	cmp	r3, #1
 8002238:	d14e      	bne.n	80022d8 <myRegisterCallback+0x25c>
		  if ( registers[H_uC_FLASH_FREQ] >= 1 )
 800223a:	4b5f      	ldr	r3, [pc, #380]	@ (80023b8 <myRegisterCallback+0x33c>)
 800223c:	891b      	ldrh	r3, [r3, #8]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d019      	beq.n	8002276 <myRegisterCallback+0x1fa>
		      __HAL_TIM_SET_AUTORELOAD(&htim22, registers[H_uC_FLASH_FREQ] - 1);
 8002242:	4b5d      	ldr	r3, [pc, #372]	@ (80023b8 <myRegisterCallback+0x33c>)
 8002244:	891b      	ldrh	r3, [r3, #8]
 8002246:	1e5a      	subs	r2, r3, #1
 8002248:	4b66      	ldr	r3, [pc, #408]	@ (80023e4 <myRegisterCallback+0x368>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800224e:	4b5a      	ldr	r3, [pc, #360]	@ (80023b8 <myRegisterCallback+0x33c>)
 8002250:	891b      	ldrh	r3, [r3, #8]
 8002252:	3b01      	subs	r3, #1
 8002254:	001a      	movs	r2, r3
 8002256:	4b63      	ldr	r3, [pc, #396]	@ (80023e4 <myRegisterCallback+0x368>)
 8002258:	60da      	str	r2, [r3, #12]
		      __HAL_TIM_SET_COMPARE(&htim22, TIM_CHANNEL_2, registers[H_uC_FLASH_FREQ] / 2 - 1);
 800225a:	4b57      	ldr	r3, [pc, #348]	@ (80023b8 <myRegisterCallback+0x33c>)
 800225c:	891b      	ldrh	r3, [r3, #8]
 800225e:	085b      	lsrs	r3, r3, #1
 8002260:	b29b      	uxth	r3, r3
 8002262:	1e5a      	subs	r2, r3, #1
 8002264:	4b5f      	ldr	r3, [pc, #380]	@ (80023e4 <myRegisterCallback+0x368>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	639a      	str	r2, [r3, #56]	@ 0x38
		      HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_2);
 800226a:	4b5e      	ldr	r3, [pc, #376]	@ (80023e4 <myRegisterCallback+0x368>)
 800226c:	2104      	movs	r1, #4
 800226e:	0018      	movs	r0, r3
 8002270:	f003 fa92 	bl	8005798 <HAL_TIM_PWM_Start>
 8002274:	e00a      	b.n	800228c <myRegisterCallback+0x210>
		      HAL_TIM_PWM_Stop(&htim22, TIM_CHANNEL_2);
 8002276:	4b5b      	ldr	r3, [pc, #364]	@ (80023e4 <myRegisterCallback+0x368>)
 8002278:	2104      	movs	r1, #4
 800227a:	0018      	movs	r0, r3
 800227c:	f003 fb1e 	bl	80058bc <HAL_TIM_PWM_Stop>
		      inputRegisters[R_TRIG_SOURCE_ERR]++;
 8002280:	4b50      	ldr	r3, [pc, #320]	@ (80023c4 <myRegisterCallback+0x348>)
 8002282:	895b      	ldrh	r3, [r3, #10]
 8002284:	3301      	adds	r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	4b4e      	ldr	r3, [pc, #312]	@ (80023c4 <myRegisterCallback+0x348>)
 800228a:	815a      	strh	r2, [r3, #10]
		  HAL_GPIO_WritePin (TRIG_SEL1_GPIO_Port, TRIG_SEL1_Pin, (args->value & 2) > 0);
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	889b      	ldrh	r3, [r3, #4]
 8002290:	001a      	movs	r2, r3
 8002292:	2302      	movs	r3, #2
 8002294:	4013      	ands	r3, r2
 8002296:	17da      	asrs	r2, r3, #31
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	0fdb      	lsrs	r3, r3, #31
 800229c:	b2db      	uxtb	r3, r3
 800229e:	001a      	movs	r2, r3
 80022a0:	2380      	movs	r3, #128	@ 0x80
 80022a2:	021b      	lsls	r3, r3, #8
 80022a4:	4850      	ldr	r0, [pc, #320]	@ (80023e8 <myRegisterCallback+0x36c>)
 80022a6:	0019      	movs	r1, r3
 80022a8:	f002 fa9c 	bl	80047e4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin (TRIG_SEL0_GPIO_Port, TRIG_SEL0_Pin, (args->value & 1) > 0);
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	889b      	ldrh	r3, [r3, #4]
 80022b0:	001a      	movs	r2, r3
 80022b2:	2301      	movs	r3, #1
 80022b4:	4013      	ands	r3, r2
 80022b6:	17da      	asrs	r2, r3, #31
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	0fdb      	lsrs	r3, r3, #31
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	001a      	movs	r2, r3
 80022c0:	2380      	movs	r3, #128	@ 0x80
 80022c2:	01db      	lsls	r3, r3, #7
 80022c4:	4848      	ldr	r0, [pc, #288]	@ (80023e8 <myRegisterCallback+0x36c>)
 80022c6:	0019      	movs	r1, r3
 80022c8:	f002 fa8c 	bl	80047e4 <HAL_GPIO_WritePin>
		  HAL_TIM_PWM_Stop(&htim22, TIM_CHANNEL_2);
 80022cc:	4b45      	ldr	r3, [pc, #276]	@ (80023e4 <myRegisterCallback+0x368>)
 80022ce:	2104      	movs	r1, #4
 80022d0:	0018      	movs	r0, r3
 80022d2:	f003 faf3 	bl	80058bc <HAL_TIM_PWM_Stop>
		  break;
 80022d6:	e006      	b.n	80022e6 <myRegisterCallback+0x26a>
                  inputRegisters[R_TRIG_SOURCE_ERR]++;
 80022d8:	4b3a      	ldr	r3, [pc, #232]	@ (80023c4 <myRegisterCallback+0x348>)
 80022da:	895b      	ldrh	r3, [r3, #10]
 80022dc:	3301      	adds	r3, #1
 80022de:	b29a      	uxth	r2, r3
 80022e0:	4b38      	ldr	r3, [pc, #224]	@ (80023c4 <myRegisterCallback+0x348>)
 80022e2:	815a      	strh	r2, [r3, #10]
                  break;
 80022e4:	46c0      	nop			@ (mov r8, r8)
              break;
 80022e6:	e04f      	b.n	8002388 <myRegisterCallback+0x30c>
              for ( bit=0; bit<7; ++bit)
 80022e8:	231d      	movs	r3, #29
 80022ea:	18fb      	adds	r3, r7, r3
 80022ec:	2200      	movs	r2, #0
 80022ee:	701a      	strb	r2, [r3, #0]
 80022f0:	e01f      	b.n	8002332 <myRegisterCallback+0x2b6>
                HAL_GPIO_WritePin (LED_GPIO[bit], LED_Pins[bit], ( args->value & ( 1 << bit) ) > 0 );
 80022f2:	251d      	movs	r5, #29
 80022f4:	197b      	adds	r3, r7, r5
 80022f6:	781a      	ldrb	r2, [r3, #0]
 80022f8:	4b3c      	ldr	r3, [pc, #240]	@ (80023ec <myRegisterCallback+0x370>)
 80022fa:	0092      	lsls	r2, r2, #2
 80022fc:	58d0      	ldr	r0, [r2, r3]
 80022fe:	197b      	adds	r3, r7, r5
 8002300:	781a      	ldrb	r2, [r3, #0]
 8002302:	4b3b      	ldr	r3, [pc, #236]	@ (80023f0 <myRegisterCallback+0x374>)
 8002304:	0052      	lsls	r2, r2, #1
 8002306:	5ad1      	ldrh	r1, [r2, r3]
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	889b      	ldrh	r3, [r3, #4]
 800230c:	001c      	movs	r4, r3
 800230e:	197b      	adds	r3, r7, r5
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2201      	movs	r2, #1
 8002314:	409a      	lsls	r2, r3
 8002316:	0013      	movs	r3, r2
 8002318:	4023      	ands	r3, r4
 800231a:	17da      	asrs	r2, r3, #31
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	0fdb      	lsrs	r3, r3, #31
 8002320:	b2db      	uxtb	r3, r3
 8002322:	001a      	movs	r2, r3
 8002324:	f002 fa5e 	bl	80047e4 <HAL_GPIO_WritePin>
              for ( bit=0; bit<7; ++bit)
 8002328:	197b      	adds	r3, r7, r5
 800232a:	197a      	adds	r2, r7, r5
 800232c:	7812      	ldrb	r2, [r2, #0]
 800232e:	3201      	adds	r2, #1
 8002330:	701a      	strb	r2, [r3, #0]
 8002332:	231d      	movs	r3, #29
 8002334:	18fb      	adds	r3, r7, r3
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b06      	cmp	r3, #6
 800233a:	d9da      	bls.n	80022f2 <myRegisterCallback+0x276>
	      for ( int s=0; s<5; ++s )
 800233c:	2300      	movs	r3, #0
 800233e:	61bb      	str	r3, [r7, #24]
 8002340:	e007      	b.n	8002352 <myRegisterCallback+0x2d6>
		imon_adc[s]=0;
 8002342:	4b2c      	ldr	r3, [pc, #176]	@ (80023f4 <myRegisterCallback+0x378>)
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	0052      	lsls	r2, r2, #1
 8002348:	2100      	movs	r1, #0
 800234a:	52d1      	strh	r1, [r2, r3]
	      for ( int s=0; s<5; ++s )
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	3301      	adds	r3, #1
 8002350:	61bb      	str	r3, [r7, #24]
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	2b04      	cmp	r3, #4
 8002356:	ddf4      	ble.n	8002342 <myRegisterCallback+0x2c6>
              break;
 8002358:	e016      	b.n	8002388 <myRegisterCallback+0x30c>
	      uint32_t dac_value = 0x0;
 800235a:	2300      	movs	r3, #0
 800235c:	613b      	str	r3, [r7, #16]
	      dac_value=registers[H_LED_BIAS_DAC_SET];
 800235e:	4b16      	ldr	r3, [pc, #88]	@ (80023b8 <myRegisterCallback+0x33c>)
 8002360:	889b      	ldrh	r3, [r3, #4]
 8002362:	613b      	str	r3, [r7, #16]
	      HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);  // write to DAC holding register
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	4824      	ldr	r0, [pc, #144]	@ (80023f8 <myRegisterCallback+0x37c>)
 8002368:	2200      	movs	r2, #0
 800236a:	2100      	movs	r1, #0
 800236c:	f001 fe70 	bl	8004050 <HAL_DAC_SetValue>
	      HAL_DAC_Start(&hdac, DAC_CHANNEL_1);  // software trigger
 8002370:	4b21      	ldr	r3, [pc, #132]	@ (80023f8 <myRegisterCallback+0x37c>)
 8002372:	2100      	movs	r1, #0
 8002374:	0018      	movs	r0, r3
 8002376:	f001 fe03 	bl	8003f80 <HAL_DAC_Start>
	      break;
 800237a:	e005      	b.n	8002388 <myRegisterCallback+0x30c>
	      Transfer_SID_to_EEPROM(registers[H_LIGHTMODBUS_SLAVE_ID]);
 800237c:	4b0e      	ldr	r3, [pc, #56]	@ (80023b8 <myRegisterCallback+0x33c>)
 800237e:	895b      	ldrh	r3, [r3, #10]
 8002380:	0018      	movs	r0, r3
 8002382:	f7ff fcad 	bl	8001ce0 <Transfer_SID_to_EEPROM>
          break;
 8002386:	e08d      	b.n	80024a4 <myRegisterCallback+0x428>
 8002388:	e08c      	b.n	80024a4 <myRegisterCallback+0x428>
          modbusMaskWrite(coils, args->index - LED_FEB_MB_COIL_BASE, args->value);
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	885b      	ldrh	r3, [r3, #2]
 800238e:	3b01      	subs	r3, #1
 8002390:	b299      	uxth	r1, r3
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	889b      	ldrh	r3, [r3, #4]
 8002396:	b2da      	uxtb	r2, r3
 8002398:	4b0b      	ldr	r3, [pc, #44]	@ (80023c8 <myRegisterCallback+0x34c>)
 800239a:	0018      	movs	r0, r3
 800239c:	f7fe f98d 	bl	80006ba <modbusMaskWrite>
          switch(args->index)
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	885b      	ldrh	r3, [r3, #2]
 80023a4:	2b05      	cmp	r3, #5
 80023a6:	d900      	bls.n	80023aa <myRegisterCallback+0x32e>
 80023a8:	e07e      	b.n	80024a8 <myRegisterCallback+0x42c>
 80023aa:	009a      	lsls	r2, r3, #2
 80023ac:	4b13      	ldr	r3, [pc, #76]	@ (80023fc <myRegisterCallback+0x380>)
 80023ae:	18d3      	adds	r3, r2, r3
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	469f      	mov	pc, r3
 80023b4:	000063bf 	.word	0x000063bf
 80023b8:	20000558 	.word	0x20000558
 80023bc:	ffff8acf 	.word	0xffff8acf
 80023c0:	ffffd8ef 	.word	0xffffd8ef
 80023c4:	20000578 	.word	0x20000578
 80023c8:	20000598 	.word	0x20000598
 80023cc:	2000059c 	.word	0x2000059c
 80023d0:	ffff63bf 	.word	0xffff63bf
 80023d4:	00009c46 	.word	0x00009c46
 80023d8:	00009c43 	.word	0x00009c43
 80023dc:	00009c41 	.word	0x00009c41
 80023e0:	00009c42 	.word	0x00009c42
 80023e4:	200004d4 	.word	0x200004d4
 80023e8:	50000800 	.word	0x50000800
 80023ec:	20000060 	.word	0x20000060
 80023f0:	20000050 	.word	0x20000050
 80023f4:	20000524 	.word	0x20000524
 80023f8:	200003b0 	.word	0x200003b0
 80023fc:	080091d4 	.word	0x080091d4
	      power_changed=true;
 8002400:	4b2d      	ldr	r3, [pc, #180]	@ (80024b8 <myRegisterCallback+0x43c>)
 8002402:	2201      	movs	r2, #1
 8002404:	701a      	strb	r2, [r3, #0]
	      if (args->value)
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	889b      	ldrh	r3, [r3, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d008      	beq.n	8002420 <myRegisterCallback+0x3a4>
		  serial_1_println("in callback w c P1");
 800240e:	4b2b      	ldr	r3, [pc, #172]	@ (80024bc <myRegisterCallback+0x440>)
 8002410:	0018      	movs	r0, r3
 8002412:	f7ff fb2d 	bl	8001a70 <serial_1_println>
		  serial_1_println("in callback w c P1b");
 8002416:	4b2a      	ldr	r3, [pc, #168]	@ (80024c0 <myRegisterCallback+0x444>)
 8002418:	0018      	movs	r0, r3
 800241a:	f7ff fb29 	bl	8001a70 <serial_1_println>
 800241e:	e007      	b.n	8002430 <myRegisterCallback+0x3b4>
		  serial_1_println("in callback w c P2");
 8002420:	4b28      	ldr	r3, [pc, #160]	@ (80024c4 <myRegisterCallback+0x448>)
 8002422:	0018      	movs	r0, r3
 8002424:	f7ff fb24 	bl	8001a70 <serial_1_println>
		  serial_1_println("in callback w c P2b");
 8002428:	4b27      	ldr	r3, [pc, #156]	@ (80024c8 <myRegisterCallback+0x44c>)
 800242a:	0018      	movs	r0, r3
 800242c:	f7ff fb20 	bl	8001a70 <serial_1_println>
	      serial_1_println("in callback w c P3");
 8002430:	4b26      	ldr	r3, [pc, #152]	@ (80024cc <myRegisterCallback+0x450>)
 8002432:	0018      	movs	r0, r3
 8002434:	f7ff fb1c 	bl	8001a70 <serial_1_println>
              break;
 8002438:	e033      	b.n	80024a2 <myRegisterCallback+0x426>
	      serial_1_println("in callback w c T");
 800243a:	4b25      	ldr	r3, [pc, #148]	@ (80024d0 <myRegisterCallback+0x454>)
 800243c:	0018      	movs	r0, r3
 800243e:	f7ff fb17 	bl	8001a70 <serial_1_println>
                                 TRIG_OE_Pin, args->value);
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	889b      	ldrh	r3, [r3, #4]
	      HAL_GPIO_WritePin (TRIG_OE_GPIO_Port,
 8002446:	b2da      	uxtb	r2, r3
 8002448:	2380      	movs	r3, #128	@ 0x80
 800244a:	019b      	lsls	r3, r3, #6
 800244c:	4821      	ldr	r0, [pc, #132]	@ (80024d4 <myRegisterCallback+0x458>)
 800244e:	0019      	movs	r1, r3
 8002450:	f002 f9c8 	bl	80047e4 <HAL_GPIO_WritePin>
              break;
 8002454:	e025      	b.n	80024a2 <myRegisterCallback+0x426>
	      serial_1_println("in callback w c L");
 8002456:	4b20      	ldr	r3, [pc, #128]	@ (80024d8 <myRegisterCallback+0x45c>)
 8002458:	0018      	movs	r0, r3
 800245a:	f7ff fb09 	bl	8001a70 <serial_1_println>
				 BIAS_ENABLE_LED_Pin, args->value);
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	889b      	ldrh	r3, [r3, #4]
	      HAL_GPIO_WritePin (BIAS_ENABLE_LED_GPIO_Port,
 8002462:	b2da      	uxtb	r2, r3
 8002464:	23a0      	movs	r3, #160	@ 0xa0
 8002466:	05db      	lsls	r3, r3, #23
 8002468:	2180      	movs	r1, #128	@ 0x80
 800246a:	0018      	movs	r0, r3
 800246c:	f002 f9ba 	bl	80047e4 <HAL_GPIO_WritePin>
              break;
 8002470:	e017      	b.n	80024a2 <myRegisterCallback+0x426>
	      serial_1_println("in callback w c FFP");
 8002472:	4b1a      	ldr	r3, [pc, #104]	@ (80024dc <myRegisterCallback+0x460>)
 8002474:	0018      	movs	r0, r3
 8002476:	f7ff fafb 	bl	8001a70 <serial_1_println>
              break;
 800247a:	e012      	b.n	80024a2 <myRegisterCallback+0x426>
	      serial_1_println("in callback w c REC");
 800247c:	4b18      	ldr	r3, [pc, #96]	@ (80024e0 <myRegisterCallback+0x464>)
 800247e:	0018      	movs	r0, r3
 8002480:	f7ff faf6 	bl	8001a70 <serial_1_println>
	      for( int reg=R_LED_CURRENT_ERROR; reg <=R_LED_FEB_MB_GLOBAL_ERR; ++reg )
 8002484:	2303      	movs	r3, #3
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	e007      	b.n	800249a <myRegisterCallback+0x41e>
		inputRegisters[reg]=0;
 800248a:	4b16      	ldr	r3, [pc, #88]	@ (80024e4 <myRegisterCallback+0x468>)
 800248c:	697a      	ldr	r2, [r7, #20]
 800248e:	0052      	lsls	r2, r2, #1
 8002490:	2100      	movs	r1, #0
 8002492:	52d1      	strh	r1, [r2, r3]
	      for( int reg=R_LED_CURRENT_ERROR; reg <=R_LED_FEB_MB_GLOBAL_ERR; ++reg )
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	3301      	adds	r3, #1
 8002498:	617b      	str	r3, [r7, #20]
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	2b07      	cmp	r3, #7
 800249e:	ddf4      	ble.n	800248a <myRegisterCallback+0x40e>
              break;
 80024a0:	46c0      	nop			@ (mov r8, r8)
          break;
 80024a2:	e001      	b.n	80024a8 <myRegisterCallback+0x42c>
          break;
 80024a4:	46c0      	nop			@ (mov r8, r8)
 80024a6:	e002      	b.n	80024ae <myRegisterCallback+0x432>
          break;
 80024a8:	46c0      	nop			@ (mov r8, r8)
	}
      break;
 80024aa:	e000      	b.n	80024ae <myRegisterCallback+0x432>
      break;
 80024ac:	46c0      	nop			@ (mov r8, r8)
#if USE_SERIAL_1
  //  serial_1_println("in callback done");
#endif
  
  // Always return MODBUS_OK
  return MODBUS_OK;
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	0018      	movs	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	b008      	add	sp, #32
 80024b6:	bdb0      	pop	{r4, r5, r7, pc}
 80024b8:	200005d4 	.word	0x200005d4
 80024bc:	08009070 	.word	0x08009070
 80024c0:	08009084 	.word	0x08009084
 80024c4:	08009098 	.word	0x08009098
 80024c8:	080090ac 	.word	0x080090ac
 80024cc:	080090c0 	.word	0x080090c0
 80024d0:	080090d4 	.word	0x080090d4
 80024d4:	50000800 	.word	0x50000800
 80024d8:	080090e8 	.word	0x080090e8
 80024dc:	080090fc 	.word	0x080090fc
 80024e0:	08009110 	.word	0x08009110
 80024e4:	20000578 	.word	0x20000578

080024e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024e8:	b590      	push	{r4, r7, lr}
 80024ea:	b08d      	sub	sp, #52	@ 0x34
 80024ec:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  
  inputRegisters[11]=LED_FEB_MB_COIL_BASE;
 80024ee:	4ba5      	ldr	r3, [pc, #660]	@ (8002784 <main+0x29c>)
 80024f0:	2201      	movs	r2, #1
 80024f2:	82da      	strh	r2, [r3, #22]
  inputRegisters[12]=LED_FEB_MB_DISC_BASE;
 80024f4:	4ba3      	ldr	r3, [pc, #652]	@ (8002784 <main+0x29c>)
 80024f6:	4aa4      	ldr	r2, [pc, #656]	@ (8002788 <main+0x2a0>)
 80024f8:	831a      	strh	r2, [r3, #24]
  inputRegisters[13]=LED_FEB_MB_INPR_BASE;
 80024fa:	4ba2      	ldr	r3, [pc, #648]	@ (8002784 <main+0x29c>)
 80024fc:	4aa3      	ldr	r2, [pc, #652]	@ (800278c <main+0x2a4>)
 80024fe:	835a      	strh	r2, [r3, #26]
  inputRegisters[14]=LED_FEB_MB_HOLD_BASE;
 8002500:	4ba0      	ldr	r3, [pc, #640]	@ (8002784 <main+0x29c>)
 8002502:	4aa3      	ldr	r2, [pc, #652]	@ (8002790 <main+0x2a8>)
 8002504:	839a      	strh	r2, [r3, #28]
  inputRegisters[R_FIRMWARE_VERSION] =
 8002506:	4b9f      	ldr	r3, [pc, #636]	@ (8002784 <main+0x29c>)
 8002508:	2220      	movs	r2, #32
 800250a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */
  
  /* MCU Configuration--------------------------------------------------------*/
  
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800250c:	f000 fee4 	bl	80032d8 <HAL_Init>
  /* USER CODE BEGIN Init */
  
  /* USER CODE END Init */
  
  /* Configure the system clock */
  SystemClock_Config();
 8002510:	f000 f976 	bl	8002800 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
  
  /* USER CODE END SysInit */
  
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002514:	f000 fb6a 	bl	8002bec <MX_GPIO_Init>
  MX_ADC_Init();
 8002518:	f000 f9e8 	bl	80028ec <MX_ADC_Init>
  MX_DAC_Init();
 800251c:	f000 fa5a 	bl	80029d4 <MX_DAC_Init>
  MX_LPUART1_UART_Init();
 8002520:	f000 fa86 	bl	8002a30 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8002524:	f000 fab2 	bl	8002a8c <MX_USART1_UART_Init>
  MX_TIM22_Init();
 8002528:	f000 fae0 	bl	8002aec <MX_TIM22_Init>
  /* USER CODE BEGIN 2 */
  
  // default hardware initialization .... mostly disable everything
  HAL_GPIO_WritePin (uC_OUT_TRIG_GPIO_Port, uC_OUT_TRIG_Pin, 0); // disables external trigger
 800252c:	4b99      	ldr	r3, [pc, #612]	@ (8002794 <main+0x2ac>)
 800252e:	2200      	movs	r2, #0
 8002530:	2120      	movs	r1, #32
 8002532:	0018      	movs	r0, r3
 8002534:	f002 f956 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (TRIG_OE_GPIO_Port, TRIG_OE_Pin, 0); // disables output
 8002538:	2380      	movs	r3, #128	@ 0x80
 800253a:	019b      	lsls	r3, r3, #6
 800253c:	4896      	ldr	r0, [pc, #600]	@ (8002798 <main+0x2b0>)
 800253e:	2200      	movs	r2, #0
 8002540:	0019      	movs	r1, r3
 8002542:	f002 f94f 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (TRIG_SEL1_GPIO_Port, TRIG_SEL1_Pin, 0); // part of selecting input b00, main board
 8002546:	2380      	movs	r3, #128	@ 0x80
 8002548:	021b      	lsls	r3, r3, #8
 800254a:	4893      	ldr	r0, [pc, #588]	@ (8002798 <main+0x2b0>)
 800254c:	2200      	movs	r2, #0
 800254e:	0019      	movs	r1, r3
 8002550:	f002 f948 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (TRIG_SEL0_GPIO_Port, TRIG_SEL0_Pin, 0); // part of selecting input b00, main board
 8002554:	2380      	movs	r3, #128	@ 0x80
 8002556:	01db      	lsls	r3, r3, #7
 8002558:	488f      	ldr	r0, [pc, #572]	@ (8002798 <main+0x2b0>)
 800255a:	2200      	movs	r2, #0
 800255c:	0019      	movs	r1, r3
 800255e:	f002 f941 	bl	80047e4 <HAL_GPIO_WritePin>
  trig_src = board; // flags the trigger source set
 8002562:	4b8e      	ldr	r3, [pc, #568]	@ (800279c <main+0x2b4>)
 8002564:	2200      	movs	r2, #0
 8002566:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin (LED_OE1_GPIO_Port, LED_OE1_Pin, 0); // disables trigger of LED1 / channel 0
 8002568:	4b8a      	ldr	r3, [pc, #552]	@ (8002794 <main+0x2ac>)
 800256a:	2200      	movs	r2, #0
 800256c:	2101      	movs	r1, #1
 800256e:	0018      	movs	r0, r3
 8002570:	f002 f938 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (LED_OE2_GPIO_Port, LED_OE2_Pin, 0); // disables trigger of LED2 / channel 1
 8002574:	4b87      	ldr	r3, [pc, #540]	@ (8002794 <main+0x2ac>)
 8002576:	2200      	movs	r2, #0
 8002578:	2102      	movs	r1, #2
 800257a:	0018      	movs	r0, r3
 800257c:	f002 f932 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (LED_OE3_GPIO_Port, LED_OE3_Pin, 0); // disables trigger of LED3 / channel 2
 8002580:	4b84      	ldr	r3, [pc, #528]	@ (8002794 <main+0x2ac>)
 8002582:	2200      	movs	r2, #0
 8002584:	2104      	movs	r1, #4
 8002586:	0018      	movs	r0, r3
 8002588:	f002 f92c 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (LED_OE4_GPIO_Port, LED_OE4_Pin, 0); // disables trigger of LED4 / channel 3
 800258c:	2380      	movs	r3, #128	@ 0x80
 800258e:	005b      	lsls	r3, r3, #1
 8002590:	4880      	ldr	r0, [pc, #512]	@ (8002794 <main+0x2ac>)
 8002592:	2200      	movs	r2, #0
 8002594:	0019      	movs	r1, r3
 8002596:	f002 f925 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (LED_OE5_GPIO_Port, LED_OE5_Pin, 0); // disables trigger of LED5 / channel 4
 800259a:	2380      	movs	r3, #128	@ 0x80
 800259c:	0219      	lsls	r1, r3, #8
 800259e:	23a0      	movs	r3, #160	@ 0xa0
 80025a0:	05db      	lsls	r3, r3, #23
 80025a2:	2200      	movs	r2, #0
 80025a4:	0018      	movs	r0, r3
 80025a6:	f002 f91d 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (LED_OE6_GPIO_Port, LED_OE6_Pin, 0); // disables trigger of LED6 / channel 5
 80025aa:	4b7a      	ldr	r3, [pc, #488]	@ (8002794 <main+0x2ac>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	2140      	movs	r1, #64	@ 0x40
 80025b0:	0018      	movs	r0, r3
 80025b2:	f002 f917 	bl	80047e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (LED_OE7_GPIO_Port, LED_OE7_Pin, 0); // disables trigger of LED7 / channel 6
 80025b6:	4b77      	ldr	r3, [pc, #476]	@ (8002794 <main+0x2ac>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	2180      	movs	r1, #128	@ 0x80
 80025bc:	0018      	movs	r0, r3
 80025be:	f002 f911 	bl	80047e4 <HAL_GPIO_WritePin>
  
  // IMON reset disabled
  HAL_GPIO_WritePin (IMON_RESET_GPIO_Port, IMON_RESET_Pin, 0);
 80025c2:	2380      	movs	r3, #128	@ 0x80
 80025c4:	0119      	lsls	r1, r3, #4
 80025c6:	23a0      	movs	r3, #160	@ 0xa0
 80025c8:	05db      	lsls	r3, r3, #23
 80025ca:	2200      	movs	r2, #0
 80025cc:	0018      	movs	r0, r3
 80025ce:	f002 f909 	bl	80047e4 <HAL_GPIO_WritePin>
  
  // Make sure LED bias regulator is disabled
  HAL_GPIO_WritePin (BIAS_ENABLE_LED_GPIO_Port, BIAS_ENABLE_LED_Pin, 0);
 80025d2:	23a0      	movs	r3, #160	@ 0xa0
 80025d4:	05db      	lsls	r3, r3, #23
 80025d6:	2200      	movs	r2, #0
 80025d8:	2180      	movs	r1, #128	@ 0x80
 80025da:	0018      	movs	r0, r3
 80025dc:	f002 f902 	bl	80047e4 <HAL_GPIO_WritePin>
    
  // read out SLAVE_ID from EEPROM and save it, or set it to default if zero
  registers[H_LIGHTMODBUS_SLAVE_ID] = Read_SID_from_EEPROM();
 80025e0:	f7ff fb6e 	bl	8001cc0 <Read_SID_from_EEPROM>
 80025e4:	0003      	movs	r3, r0
 80025e6:	001a      	movs	r2, r3
 80025e8:	4b6d      	ldr	r3, [pc, #436]	@ (80027a0 <main+0x2b8>)
 80025ea:	815a      	strh	r2, [r3, #10]
  if ( registers[H_LIGHTMODBUS_SLAVE_ID] == 0)
 80025ec:	4b6c      	ldr	r3, [pc, #432]	@ (80027a0 <main+0x2b8>)
 80025ee:	895b      	ldrh	r3, [r3, #10]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d102      	bne.n	80025fa <main+0x112>
    registers[H_LIGHTMODBUS_SLAVE_ID] = SLAVE_ADDRESS;
 80025f4:	4b6a      	ldr	r3, [pc, #424]	@ (80027a0 <main+0x2b8>)
 80025f6:	2214      	movs	r2, #20
 80025f8:	815a      	strh	r2, [r3, #10]
  
  // IMON reset configured for 'latch' mode
  HAL_Delay(100);  // power stabilize
 80025fa:	2064      	movs	r0, #100	@ 0x64
 80025fc:	f000 fedc 	bl	80033b8 <HAL_Delay>
  /*   HAL_GPIO_WritePin (IMON_ALERT_RESET_GPIO_Port, IMON_ALERT_RESET_Pin, 1); // Set to latch current over threshold   
   */
#if USE_SERIAL_1
  // start the reception of characters on both uarts
  HAL_UART_Receive_IT(&hlpuart1, (buf_1 + write_1_pos%N_BUF), 1);
 8002600:	4b68      	ldr	r3, [pc, #416]	@ (80027a4 <main+0x2bc>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	221f      	movs	r2, #31
 8002606:	401a      	ands	r2, r3
 8002608:	4b67      	ldr	r3, [pc, #412]	@ (80027a8 <main+0x2c0>)
 800260a:	18d1      	adds	r1, r2, r3
 800260c:	4b67      	ldr	r3, [pc, #412]	@ (80027ac <main+0x2c4>)
 800260e:	2201      	movs	r2, #1
 8002610:	0018      	movs	r0, r3
 8002612:	f003 fea3 	bl	800635c <HAL_UART_Receive_IT>
  
  // print messages about the software and firmware for the user
  serial_1_print("Mach III LED driver board version ");
 8002616:	4b66      	ldr	r3, [pc, #408]	@ (80027b0 <main+0x2c8>)
 8002618:	0018      	movs	r0, r3
 800261a:	f7ff fa0f 	bl	8001a3c <serial_1_print>
  /* currently, left 3 digits need to be in range of 0..9 only (*1*) */
  
  char ver_id[]="0.0.0";
 800261e:	2020      	movs	r0, #32
 8002620:	183b      	adds	r3, r7, r0
 8002622:	4a64      	ldr	r2, [pc, #400]	@ (80027b4 <main+0x2cc>)
 8002624:	6811      	ldr	r1, [r2, #0]
 8002626:	6019      	str	r1, [r3, #0]
 8002628:	8892      	ldrh	r2, [r2, #4]
 800262a:	809a      	strh	r2, [r3, #4]
  ver_id[0]+=VERSION_MAYOR;
 800262c:	0001      	movs	r1, r0
 800262e:	187b      	adds	r3, r7, r1
 8002630:	781a      	ldrb	r2, [r3, #0]
 8002632:	187b      	adds	r3, r7, r1
 8002634:	701a      	strb	r2, [r3, #0]
  ver_id[2]+=VERSION_MINOR;
 8002636:	187b      	adds	r3, r7, r1
 8002638:	789b      	ldrb	r3, [r3, #2]
 800263a:	3302      	adds	r3, #2
 800263c:	b2da      	uxtb	r2, r3
 800263e:	187b      	adds	r3, r7, r1
 8002640:	709a      	strb	r2, [r3, #2]
  ver_id[4]+=VERSION_PATCH;
 8002642:	187b      	adds	r3, r7, r1
 8002644:	791a      	ldrb	r2, [r3, #4]
 8002646:	187b      	adds	r3, r7, r1
 8002648:	711a      	strb	r2, [r3, #4]
  
  serial_1_println(ver_id);
 800264a:	187b      	adds	r3, r7, r1
 800264c:	0018      	movs	r0, r3
 800264e:	f7ff fa0f 	bl	8001a70 <serial_1_println>
  
  serial_1_print(" Slave_ID ");
 8002652:	4b59      	ldr	r3, [pc, #356]	@ (80027b8 <main+0x2d0>)
 8002654:	0018      	movs	r0, r3
 8002656:	f7ff f9f1 	bl	8001a3c <serial_1_print>
  if ( registers[LIGHTMODBUS_SLAVE_ID - LED_FEB_MB_HOLD_BASE] > 100)
 800265a:	4b51      	ldr	r3, [pc, #324]	@ (80027a0 <main+0x2b8>)
 800265c:	895b      	ldrh	r3, [r3, #10]
 800265e:	2b64      	cmp	r3, #100	@ 0x64
 8002660:	d904      	bls.n	800266c <main+0x184>
      serial_1_println("XX");
 8002662:	4b56      	ldr	r3, [pc, #344]	@ (80027bc <main+0x2d4>)
 8002664:	0018      	movs	r0, r3
 8002666:	f7ff fa03 	bl	8001a70 <serial_1_println>
 800266a:	e027      	b.n	80026bc <main+0x1d4>
  else
    {
      char csid[]="00";
 800266c:	003b      	movs	r3, r7
 800266e:	4a54      	ldr	r2, [pc, #336]	@ (80027c0 <main+0x2d8>)
 8002670:	8811      	ldrh	r1, [r2, #0]
 8002672:	8019      	strh	r1, [r3, #0]
 8002674:	7892      	ldrb	r2, [r2, #2]
 8002676:	709a      	strb	r2, [r3, #2]
      csid[0]+=(registers[LIGHTMODBUS_SLAVE_ID - LED_FEB_MB_HOLD_BASE] / 10);
 8002678:	003b      	movs	r3, r7
 800267a:	781c      	ldrb	r4, [r3, #0]
 800267c:	4b48      	ldr	r3, [pc, #288]	@ (80027a0 <main+0x2b8>)
 800267e:	895b      	ldrh	r3, [r3, #10]
 8002680:	210a      	movs	r1, #10
 8002682:	0018      	movs	r0, r3
 8002684:	f7fd fd48 	bl	8000118 <__udivsi3>
 8002688:	0003      	movs	r3, r0
 800268a:	b29b      	uxth	r3, r3
 800268c:	b2db      	uxtb	r3, r3
 800268e:	18e3      	adds	r3, r4, r3
 8002690:	b2da      	uxtb	r2, r3
 8002692:	003b      	movs	r3, r7
 8002694:	701a      	strb	r2, [r3, #0]
      csid[1]+=registers[LIGHTMODBUS_SLAVE_ID - LED_FEB_MB_HOLD_BASE] % 10;
 8002696:	003b      	movs	r3, r7
 8002698:	785c      	ldrb	r4, [r3, #1]
 800269a:	4b41      	ldr	r3, [pc, #260]	@ (80027a0 <main+0x2b8>)
 800269c:	895b      	ldrh	r3, [r3, #10]
 800269e:	210a      	movs	r1, #10
 80026a0:	0018      	movs	r0, r3
 80026a2:	f7fd fdbf 	bl	8000224 <__aeabi_uidivmod>
 80026a6:	000b      	movs	r3, r1
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	18e3      	adds	r3, r4, r3
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	003b      	movs	r3, r7
 80026b2:	705a      	strb	r2, [r3, #1]
      serial_1_println(csid);
 80026b4:	003b      	movs	r3, r7
 80026b6:	0018      	movs	r0, r3
 80026b8:	f7ff f9da 	bl	8001a70 <serial_1_println>
    }
#endif
  // set the pulse duration to a large number
  trig_rate_fact = (uint32_t)32000 & 0xFFFF;
 80026bc:	4b41      	ldr	r3, [pc, #260]	@ (80027c4 <main+0x2dc>)
 80026be:	22fa      	movs	r2, #250	@ 0xfa
 80026c0:	01d2      	lsls	r2, r2, #7
 80026c2:	601a      	str	r2, [r3, #0]
  // provide some default rate, 32 Mhz / 32,000 = 1 kHz
  __HAL_TIM_SET_AUTORELOAD(&htim22, (trig_rate_fact / 2) - 1);
 80026c4:	4b3f      	ldr	r3, [pc, #252]	@ (80027c4 <main+0x2dc>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	085a      	lsrs	r2, r3, #1
 80026ca:	4b3f      	ldr	r3, [pc, #252]	@ (80027c8 <main+0x2e0>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	3a01      	subs	r2, #1
 80026d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80026d2:	4b3c      	ldr	r3, [pc, #240]	@ (80027c4 <main+0x2dc>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	085b      	lsrs	r3, r3, #1
 80026d8:	1e5a      	subs	r2, r3, #1
 80026da:	4b3b      	ldr	r3, [pc, #236]	@ (80027c8 <main+0x2e0>)
 80026dc:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COMPARE(&htim22, TIM_CHANNEL_2, (trig_rate_fact / 4) - 1);
 80026de:	4b39      	ldr	r3, [pc, #228]	@ (80027c4 <main+0x2dc>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	089a      	lsrs	r2, r3, #2
 80026e4:	4b38      	ldr	r3, [pc, #224]	@ (80027c8 <main+0x2e0>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	3a01      	subs	r2, #1
 80026ea:	639a      	str	r2, [r3, #56]	@ 0x38
  timer_on = false;
 80026ec:	4b37      	ldr	r3, [pc, #220]	@ (80027cc <main+0x2e4>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	701a      	strb	r2, [r3, #0]
  
  // Init slave
  err = modbusSlaveInit(
 80026f2:	2309      	movs	r3, #9
 80026f4:	4a36      	ldr	r2, [pc, #216]	@ (80027d0 <main+0x2e8>)
 80026f6:	4937      	ldr	r1, [pc, #220]	@ (80027d4 <main+0x2ec>)
 80026f8:	4837      	ldr	r0, [pc, #220]	@ (80027d8 <main+0x2f0>)
 80026fa:	9301      	str	r3, [sp, #4]
 80026fc:	4b37      	ldr	r3, [pc, #220]	@ (80027dc <main+0x2f4>)
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	0013      	movs	r3, r2
 8002702:	2200      	movs	r2, #0
 8002704:	f7fe fa78 	bl	8000bf8 <modbusSlaveInit>
 8002708:	0003      	movs	r3, r0
 800270a:	001a      	movs	r2, r3
 800270c:	4b34      	ldr	r3, [pc, #208]	@ (80027e0 <main+0x2f8>)
 800270e:	601a      	str	r2, [r3, #0]
	   modbusSlaveDefaultFunctionCount  // Number of supported functions
			);
  
  // Check for errors
  // assert(modbusIsOk(err) && "modbusSlaveInit() failed");
  if(!modbusIsOk(err))
 8002710:	4b33      	ldr	r3, [pc, #204]	@ (80027e0 <main+0x2f8>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	0018      	movs	r0, r3
 8002716:	f7fe f8d0 	bl	80008ba <modbusIsOk>
 800271a:	1e03      	subs	r3, r0, #0
 800271c:	d10b      	bne.n	8002736 <main+0x24e>
    {
      registers[R_LED_FEB_MB_GLOBAL_ERR]=err.error;
 800271e:	4b30      	ldr	r3, [pc, #192]	@ (80027e0 <main+0x2f8>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	061b      	lsls	r3, r3, #24
 8002724:	0e9b      	lsrs	r3, r3, #26
 8002726:	b2db      	uxtb	r3, r3
 8002728:	001a      	movs	r2, r3
 800272a:	4b1d      	ldr	r3, [pc, #116]	@ (80027a0 <main+0x2b8>)
 800272c:	81da      	strh	r2, [r3, #14]
#if USE_SERIAL_1
      serial_1_println("Modbus error");
 800272e:	4b2d      	ldr	r3, [pc, #180]	@ (80027e4 <main+0x2fc>)
 8002730:	0018      	movs	r0, r3
 8002732:	f7ff f99d 	bl	8001a70 <serial_1_println>
#endif
    }
#if USE_SERIAL_1
  serial_1_println("modbus ok");
 8002736:	4b2c      	ldr	r3, [pc, #176]	@ (80027e8 <main+0x300>)
 8002738:	0018      	movs	r0, r3
 800273a:	f7ff f999 	bl	8001a70 <serial_1_println>
#endif
  
  // start once waiting for interupts, will be then re-newed in callback
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, rxframe, RXFRAMESIZE);
 800273e:	492b      	ldr	r1, [pc, #172]	@ (80027ec <main+0x304>)
 8002740:	4b2b      	ldr	r3, [pc, #172]	@ (80027f0 <main+0x308>)
 8002742:	2210      	movs	r2, #16
 8002744:	0018      	movs	r0, r3
 8002746:	f005 f921 	bl	800798c <HAL_UARTEx_ReceiveToIdle_IT>
#if USE_SERIAL_1
  serial_1_println("uart1 ok");
 800274a:	4b2a      	ldr	r3, [pc, #168]	@ (80027f4 <main+0x30c>)
 800274c:	0018      	movs	r0, r3
 800274e:	f7ff f98f 	bl	8001a70 <serial_1_println>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002752:	1d3b      	adds	r3, r7, #4
 8002754:	4a28      	ldr	r2, [pc, #160]	@ (80027f8 <main+0x310>)
 8002756:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002758:	c313      	stmia	r3!, {r0, r1, r4}
 800275a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800275c:	c313      	stmia	r3!, {r0, r1, r4}
 800275e:	6812      	ldr	r2, [r2, #0]
 8002760:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002762:	1d3b      	adds	r3, r7, #4
 8002764:	2100      	movs	r1, #0
 8002766:	0018      	movs	r0, r3
 8002768:	f005 f995 	bl	8007a96 <osThreadCreate>
 800276c:	0002      	movs	r2, r0
 800276e:	4b23      	ldr	r3, [pc, #140]	@ (80027fc <main+0x314>)
 8002770:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002772:	f005 f988 	bl	8007a86 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    osDelay(1000);
 8002776:	23fa      	movs	r3, #250	@ 0xfa
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	0018      	movs	r0, r3
 800277c:	f005 f9d8 	bl	8007b30 <osDelay>
 8002780:	e7f9      	b.n	8002776 <main+0x28e>
 8002782:	46c0      	nop			@ (mov r8, r8)
 8002784:	20000578 	.word	0x20000578
 8002788:	00002711 	.word	0x00002711
 800278c:	00007531 	.word	0x00007531
 8002790:	ffff9c41 	.word	0xffff9c41
 8002794:	50000400 	.word	0x50000400
 8002798:	50000800 	.word	0x50000800
 800279c:	2000052f 	.word	0x2000052f
 80027a0:	20000558 	.word	0x20000558
 80027a4:	20000554 	.word	0x20000554
 80027a8:	20000534 	.word	0x20000534
 80027ac:	200003c4 	.word	0x200003c4
 80027b0:	08009124 	.word	0x08009124
 80027b4:	08009180 	.word	0x08009180
 80027b8:	08009148 	.word	0x08009148
 80027bc:	08009154 	.word	0x08009154
 80027c0:	08009188 	.word	0x08009188
 80027c4:	20000530 	.word	0x20000530
 80027c8:	200004d4 	.word	0x200004d4
 80027cc:	2000052e 	.word	0x2000052e
 80027d0:	080009db 	.word	0x080009db
 80027d4:	0800207d 	.word	0x0800207d
 80027d8:	200005a0 	.word	0x200005a0
 80027dc:	20000000 	.word	0x20000000
 80027e0:	200005d8 	.word	0x200005d8
 80027e4:	08009158 	.word	0x08009158
 80027e8:	08009168 	.word	0x08009168
 80027ec:	200005c4 	.word	0x200005c4
 80027f0:	2000044c 	.word	0x2000044c
 80027f4:	08009174 	.word	0x08009174
 80027f8:	08009198 	.word	0x08009198
 80027fc:	20000514 	.word	0x20000514

08002800 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002800:	b590      	push	{r4, r7, lr}
 8002802:	b09d      	sub	sp, #116	@ 0x74
 8002804:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002806:	2438      	movs	r4, #56	@ 0x38
 8002808:	193b      	adds	r3, r7, r4
 800280a:	0018      	movs	r0, r3
 800280c:	2338      	movs	r3, #56	@ 0x38
 800280e:	001a      	movs	r2, r3
 8002810:	2100      	movs	r1, #0
 8002812:	f006 fadc 	bl	8008dce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002816:	2324      	movs	r3, #36	@ 0x24
 8002818:	18fb      	adds	r3, r7, r3
 800281a:	0018      	movs	r0, r3
 800281c:	2314      	movs	r3, #20
 800281e:	001a      	movs	r2, r3
 8002820:	2100      	movs	r1, #0
 8002822:	f006 fad4 	bl	8008dce <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002826:	003b      	movs	r3, r7
 8002828:	0018      	movs	r0, r3
 800282a:	2324      	movs	r3, #36	@ 0x24
 800282c:	001a      	movs	r2, r3
 800282e:	2100      	movs	r1, #0
 8002830:	f006 facd 	bl	8008dce <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002834:	4b2b      	ldr	r3, [pc, #172]	@ (80028e4 <SystemClock_Config+0xe4>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a2b      	ldr	r2, [pc, #172]	@ (80028e8 <SystemClock_Config+0xe8>)
 800283a:	401a      	ands	r2, r3
 800283c:	4b29      	ldr	r3, [pc, #164]	@ (80028e4 <SystemClock_Config+0xe4>)
 800283e:	2180      	movs	r1, #128	@ 0x80
 8002840:	0109      	lsls	r1, r1, #4
 8002842:	430a      	orrs	r2, r1
 8002844:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002846:	0021      	movs	r1, r4
 8002848:	187b      	adds	r3, r7, r1
 800284a:	2202      	movs	r2, #2
 800284c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800284e:	187b      	adds	r3, r7, r1
 8002850:	2201      	movs	r2, #1
 8002852:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002854:	187b      	adds	r3, r7, r1
 8002856:	2210      	movs	r2, #16
 8002858:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800285a:	187b      	adds	r3, r7, r1
 800285c:	2202      	movs	r2, #2
 800285e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002860:	187b      	adds	r3, r7, r1
 8002862:	2200      	movs	r2, #0
 8002864:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8002866:	187b      	adds	r3, r7, r1
 8002868:	2280      	movs	r2, #128	@ 0x80
 800286a:	02d2      	lsls	r2, r2, #11
 800286c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800286e:	187b      	adds	r3, r7, r1
 8002870:	2280      	movs	r2, #128	@ 0x80
 8002872:	03d2      	lsls	r2, r2, #15
 8002874:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002876:	187b      	adds	r3, r7, r1
 8002878:	0018      	movs	r0, r3
 800287a:	f001 ffd1 	bl	8004820 <HAL_RCC_OscConfig>
 800287e:	1e03      	subs	r3, r0, #0
 8002880:	d001      	beq.n	8002886 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002882:	f000 fb0d 	bl	8002ea0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002886:	2124      	movs	r1, #36	@ 0x24
 8002888:	187b      	adds	r3, r7, r1
 800288a:	220f      	movs	r2, #15
 800288c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800288e:	187b      	adds	r3, r7, r1
 8002890:	2203      	movs	r2, #3
 8002892:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002894:	187b      	adds	r3, r7, r1
 8002896:	2200      	movs	r2, #0
 8002898:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800289a:	187b      	adds	r3, r7, r1
 800289c:	2200      	movs	r2, #0
 800289e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028a0:	187b      	adds	r3, r7, r1
 80028a2:	2200      	movs	r2, #0
 80028a4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80028a6:	187b      	adds	r3, r7, r1
 80028a8:	2101      	movs	r1, #1
 80028aa:	0018      	movs	r0, r3
 80028ac:	f002 fb8c 	bl	8004fc8 <HAL_RCC_ClockConfig>
 80028b0:	1e03      	subs	r3, r0, #0
 80028b2:	d001      	beq.n	80028b8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80028b4:	f000 faf4 	bl	8002ea0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_LPUART1;
 80028b8:	003b      	movs	r3, r7
 80028ba:	2205      	movs	r2, #5
 80028bc:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80028be:	003b      	movs	r3, r7
 80028c0:	2200      	movs	r2, #0
 80028c2:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80028c4:	003b      	movs	r3, r7
 80028c6:	2200      	movs	r2, #0
 80028c8:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028ca:	003b      	movs	r3, r7
 80028cc:	0018      	movs	r0, r3
 80028ce:	f002 fd7f 	bl	80053d0 <HAL_RCCEx_PeriphCLKConfig>
 80028d2:	1e03      	subs	r3, r0, #0
 80028d4:	d001      	beq.n	80028da <SystemClock_Config+0xda>
  {
    Error_Handler();
 80028d6:	f000 fae3 	bl	8002ea0 <Error_Handler>
  }
}
 80028da:	46c0      	nop			@ (mov r8, r8)
 80028dc:	46bd      	mov	sp, r7
 80028de:	b01d      	add	sp, #116	@ 0x74
 80028e0:	bd90      	pop	{r4, r7, pc}
 80028e2:	46c0      	nop			@ (mov r8, r8)
 80028e4:	40007000 	.word	0x40007000
 80028e8:	ffffe7ff 	.word	0xffffe7ff

080028ec <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80028f2:	003b      	movs	r3, r7
 80028f4:	0018      	movs	r0, r3
 80028f6:	2308      	movs	r3, #8
 80028f8:	001a      	movs	r2, r3
 80028fa:	2100      	movs	r1, #0
 80028fc:	f006 fa67 	bl	8008dce <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002900:	4b30      	ldr	r3, [pc, #192]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002902:	4a31      	ldr	r2, [pc, #196]	@ (80029c8 <MX_ADC_Init+0xdc>)
 8002904:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8002906:	4b2f      	ldr	r3, [pc, #188]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002908:	2200      	movs	r2, #0
 800290a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800290c:	4b2d      	ldr	r3, [pc, #180]	@ (80029c4 <MX_ADC_Init+0xd8>)
 800290e:	2280      	movs	r2, #128	@ 0x80
 8002910:	05d2      	lsls	r2, r2, #23
 8002912:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002914:	4b2b      	ldr	r3, [pc, #172]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002916:	2200      	movs	r2, #0
 8002918:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800291a:	4b2a      	ldr	r3, [pc, #168]	@ (80029c4 <MX_ADC_Init+0xd8>)
 800291c:	2200      	movs	r2, #0
 800291e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002920:	4b28      	ldr	r3, [pc, #160]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002922:	2201      	movs	r2, #1
 8002924:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002926:	4b27      	ldr	r3, [pc, #156]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002928:	2200      	movs	r2, #0
 800292a:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 800292c:	4b25      	ldr	r3, [pc, #148]	@ (80029c4 <MX_ADC_Init+0xd8>)
 800292e:	2220      	movs	r2, #32
 8002930:	2100      	movs	r1, #0
 8002932:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = ENABLE;
 8002934:	4b23      	ldr	r3, [pc, #140]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002936:	2221      	movs	r2, #33	@ 0x21
 8002938:	2101      	movs	r1, #1
 800293a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800293c:	4b21      	ldr	r3, [pc, #132]	@ (80029c4 <MX_ADC_Init+0xd8>)
 800293e:	2200      	movs	r2, #0
 8002940:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002942:	4b20      	ldr	r3, [pc, #128]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002944:	22c2      	movs	r2, #194	@ 0xc2
 8002946:	32ff      	adds	r2, #255	@ 0xff
 8002948:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800294a:	4b1e      	ldr	r3, [pc, #120]	@ (80029c4 <MX_ADC_Init+0xd8>)
 800294c:	222c      	movs	r2, #44	@ 0x2c
 800294e:	2100      	movs	r1, #0
 8002950:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002952:	4b1c      	ldr	r3, [pc, #112]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002954:	2204      	movs	r2, #4
 8002956:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002958:	4b1a      	ldr	r3, [pc, #104]	@ (80029c4 <MX_ADC_Init+0xd8>)
 800295a:	2200      	movs	r2, #0
 800295c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800295e:	4b19      	ldr	r3, [pc, #100]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002960:	2200      	movs	r2, #0
 8002962:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8002964:	4b17      	ldr	r3, [pc, #92]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002966:	2200      	movs	r2, #0
 8002968:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = ENABLE;
 800296a:	4b16      	ldr	r3, [pc, #88]	@ (80029c4 <MX_ADC_Init+0xd8>)
 800296c:	2201      	movs	r2, #1
 800296e:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002970:	4b14      	ldr	r3, [pc, #80]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002972:	0018      	movs	r0, r3
 8002974:	f000 fd44 	bl	8003400 <HAL_ADC_Init>
 8002978:	1e03      	subs	r3, r0, #0
 800297a:	d001      	beq.n	8002980 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 800297c:	f000 fa90 	bl	8002ea0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002980:	003b      	movs	r3, r7
 8002982:	4a12      	ldr	r2, [pc, #72]	@ (80029cc <MX_ADC_Init+0xe0>)
 8002984:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002986:	003b      	movs	r3, r7
 8002988:	2280      	movs	r2, #128	@ 0x80
 800298a:	0152      	lsls	r2, r2, #5
 800298c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800298e:	003a      	movs	r2, r7
 8002990:	4b0c      	ldr	r3, [pc, #48]	@ (80029c4 <MX_ADC_Init+0xd8>)
 8002992:	0011      	movs	r1, r2
 8002994:	0018      	movs	r0, r3
 8002996:	f000 ffe3 	bl	8003960 <HAL_ADC_ConfigChannel>
 800299a:	1e03      	subs	r3, r0, #0
 800299c:	d001      	beq.n	80029a2 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800299e:	f000 fa7f 	bl	8002ea0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80029a2:	003b      	movs	r3, r7
 80029a4:	4a0a      	ldr	r2, [pc, #40]	@ (80029d0 <MX_ADC_Init+0xe4>)
 80029a6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80029a8:	003a      	movs	r2, r7
 80029aa:	4b06      	ldr	r3, [pc, #24]	@ (80029c4 <MX_ADC_Init+0xd8>)
 80029ac:	0011      	movs	r1, r2
 80029ae:	0018      	movs	r0, r3
 80029b0:	f000 ffd6 	bl	8003960 <HAL_ADC_ConfigChannel>
 80029b4:	1e03      	subs	r3, r0, #0
 80029b6:	d001      	beq.n	80029bc <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 80029b8:	f000 fa72 	bl	8002ea0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80029bc:	46c0      	nop			@ (mov r8, r8)
 80029be:	46bd      	mov	sp, r7
 80029c0:	b002      	add	sp, #8
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20000354 	.word	0x20000354
 80029c8:	40012400 	.word	0x40012400
 80029cc:	08000004 	.word	0x08000004
 80029d0:	0c000008 	.word	0x0c000008

080029d4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80029da:	003b      	movs	r3, r7
 80029dc:	0018      	movs	r0, r3
 80029de:	2308      	movs	r3, #8
 80029e0:	001a      	movs	r2, r3
 80029e2:	2100      	movs	r1, #0
 80029e4:	f006 f9f3 	bl	8008dce <memset>

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80029e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002a28 <MX_DAC_Init+0x54>)
 80029ea:	4a10      	ldr	r2, [pc, #64]	@ (8002a2c <MX_DAC_Init+0x58>)
 80029ec:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80029ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002a28 <MX_DAC_Init+0x54>)
 80029f0:	0018      	movs	r0, r3
 80029f2:	f001 fa55 	bl	8003ea0 <HAL_DAC_Init>
 80029f6:	1e03      	subs	r3, r0, #0
 80029f8:	d001      	beq.n	80029fe <MX_DAC_Init+0x2a>
  {
    Error_Handler();
 80029fa:	f000 fa51 	bl	8002ea0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80029fe:	003b      	movs	r3, r7
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002a04:	003b      	movs	r3, r7
 8002a06:	2200      	movs	r2, #0
 8002a08:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002a0a:	0039      	movs	r1, r7
 8002a0c:	4b06      	ldr	r3, [pc, #24]	@ (8002a28 <MX_DAC_Init+0x54>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	0018      	movs	r0, r3
 8002a12:	f001 fa69 	bl	8003ee8 <HAL_DAC_ConfigChannel>
 8002a16:	1e03      	subs	r3, r0, #0
 8002a18:	d001      	beq.n	8002a1e <MX_DAC_Init+0x4a>
  {
    Error_Handler();
 8002a1a:	f000 fa41 	bl	8002ea0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002a1e:	46c0      	nop			@ (mov r8, r8)
 8002a20:	46bd      	mov	sp, r7
 8002a22:	b002      	add	sp, #8
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	46c0      	nop			@ (mov r8, r8)
 8002a28:	200003b0 	.word	0x200003b0
 8002a2c:	40007400 	.word	0x40007400

08002a30 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002a34:	4b13      	ldr	r3, [pc, #76]	@ (8002a84 <MX_LPUART1_UART_Init+0x54>)
 8002a36:	4a14      	ldr	r2, [pc, #80]	@ (8002a88 <MX_LPUART1_UART_Init+0x58>)
 8002a38:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002a3a:	4b12      	ldr	r3, [pc, #72]	@ (8002a84 <MX_LPUART1_UART_Init+0x54>)
 8002a3c:	22e1      	movs	r2, #225	@ 0xe1
 8002a3e:	0252      	lsls	r2, r2, #9
 8002a40:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a42:	4b10      	ldr	r3, [pc, #64]	@ (8002a84 <MX_LPUART1_UART_Init+0x54>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002a48:	4b0e      	ldr	r3, [pc, #56]	@ (8002a84 <MX_LPUART1_UART_Init+0x54>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a84 <MX_LPUART1_UART_Init+0x54>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002a54:	4b0b      	ldr	r3, [pc, #44]	@ (8002a84 <MX_LPUART1_UART_Init+0x54>)
 8002a56:	220c      	movs	r2, #12
 8002a58:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a84 <MX_LPUART1_UART_Init+0x54>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a60:	4b08      	ldr	r3, [pc, #32]	@ (8002a84 <MX_LPUART1_UART_Init+0x54>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a66:	4b07      	ldr	r3, [pc, #28]	@ (8002a84 <MX_LPUART1_UART_Init+0x54>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002a6c:	4b05      	ldr	r3, [pc, #20]	@ (8002a84 <MX_LPUART1_UART_Init+0x54>)
 8002a6e:	0018      	movs	r0, r3
 8002a70:	f003 fb80 	bl	8006174 <HAL_UART_Init>
 8002a74:	1e03      	subs	r3, r0, #0
 8002a76:	d001      	beq.n	8002a7c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8002a78:	f000 fa12 	bl	8002ea0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002a7c:	46c0      	nop			@ (mov r8, r8)
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	46c0      	nop			@ (mov r8, r8)
 8002a84:	200003c4 	.word	0x200003c4
 8002a88:	40004800 	.word	0x40004800

08002a8c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a90:	4b14      	ldr	r3, [pc, #80]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002a92:	4a15      	ldr	r2, [pc, #84]	@ (8002ae8 <MX_USART1_UART_Init+0x5c>)
 8002a94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a96:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002a98:	22e1      	movs	r2, #225	@ 0xe1
 8002a9a:	0252      	lsls	r2, r2, #9
 8002a9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a9e:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002ab2:	220c      	movs	r2, #12
 8002ab4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002abc:	4b09      	ldr	r3, [pc, #36]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ac2:	4b08      	ldr	r3, [pc, #32]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ac8:	4b06      	ldr	r3, [pc, #24]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ace:	4b05      	ldr	r3, [pc, #20]	@ (8002ae4 <MX_USART1_UART_Init+0x58>)
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	f003 fb4f 	bl	8006174 <HAL_UART_Init>
 8002ad6:	1e03      	subs	r3, r0, #0
 8002ad8:	d001      	beq.n	8002ade <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002ada:	f000 f9e1 	bl	8002ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ade:	46c0      	nop			@ (mov r8, r8)
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	2000044c 	.word	0x2000044c
 8002ae8:	40013800 	.word	0x40013800

08002aec <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b08a      	sub	sp, #40	@ 0x28
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002af2:	2318      	movs	r3, #24
 8002af4:	18fb      	adds	r3, r7, r3
 8002af6:	0018      	movs	r0, r3
 8002af8:	2310      	movs	r3, #16
 8002afa:	001a      	movs	r2, r3
 8002afc:	2100      	movs	r1, #0
 8002afe:	f006 f966 	bl	8008dce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b02:	2310      	movs	r3, #16
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	0018      	movs	r0, r3
 8002b08:	2308      	movs	r3, #8
 8002b0a:	001a      	movs	r2, r3
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	f006 f95e 	bl	8008dce <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b12:	003b      	movs	r3, r7
 8002b14:	0018      	movs	r0, r3
 8002b16:	2310      	movs	r3, #16
 8002b18:	001a      	movs	r2, r3
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	f006 f957 	bl	8008dce <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8002b20:	4b2f      	ldr	r3, [pc, #188]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002b22:	4a30      	ldr	r2, [pc, #192]	@ (8002be4 <MX_TIM22_Init+0xf8>)
 8002b24:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0;
 8002b26:	4b2e      	ldr	r3, [pc, #184]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b2c:	4b2c      	ldr	r3, [pc, #176]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 65535;
 8002b32:	4b2b      	ldr	r3, [pc, #172]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002b34:	4a2c      	ldr	r2, [pc, #176]	@ (8002be8 <MX_TIM22_Init+0xfc>)
 8002b36:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b38:	4b29      	ldr	r3, [pc, #164]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b3e:	4b28      	ldr	r3, [pc, #160]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8002b44:	4b26      	ldr	r3, [pc, #152]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002b46:	0018      	movs	r0, r3
 8002b48:	f002 fd9e 	bl	8005688 <HAL_TIM_Base_Init>
 8002b4c:	1e03      	subs	r3, r0, #0
 8002b4e:	d001      	beq.n	8002b54 <MX_TIM22_Init+0x68>
  {
    Error_Handler();
 8002b50:	f000 f9a6 	bl	8002ea0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b54:	2118      	movs	r1, #24
 8002b56:	187b      	adds	r3, r7, r1
 8002b58:	2280      	movs	r2, #128	@ 0x80
 8002b5a:	0152      	lsls	r2, r2, #5
 8002b5c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8002b5e:	187a      	adds	r2, r7, r1
 8002b60:	4b1f      	ldr	r3, [pc, #124]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002b62:	0011      	movs	r1, r2
 8002b64:	0018      	movs	r0, r3
 8002b66:	f002 ffad 	bl	8005ac4 <HAL_TIM_ConfigClockSource>
 8002b6a:	1e03      	subs	r3, r0, #0
 8002b6c:	d001      	beq.n	8002b72 <MX_TIM22_Init+0x86>
  {
    Error_Handler();
 8002b6e:	f000 f997 	bl	8002ea0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 8002b72:	4b1b      	ldr	r3, [pc, #108]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002b74:	0018      	movs	r0, r3
 8002b76:	f002 fdc7 	bl	8005708 <HAL_TIM_PWM_Init>
 8002b7a:	1e03      	subs	r3, r0, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_TIM22_Init+0x96>
  {
    Error_Handler();
 8002b7e:	f000 f98f 	bl	8002ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b82:	2110      	movs	r1, #16
 8002b84:	187b      	adds	r3, r7, r1
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b8a:	187b      	adds	r3, r7, r1
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8002b90:	187a      	adds	r2, r7, r1
 8002b92:	4b13      	ldr	r3, [pc, #76]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002b94:	0011      	movs	r1, r2
 8002b96:	0018      	movs	r0, r3
 8002b98:	f003 fa8e 	bl	80060b8 <HAL_TIMEx_MasterConfigSynchronization>
 8002b9c:	1e03      	subs	r3, r0, #0
 8002b9e:	d001      	beq.n	8002ba4 <MX_TIM22_Init+0xb8>
  {
    Error_Handler();
 8002ba0:	f000 f97e 	bl	8002ea0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ba4:	003b      	movs	r3, r7
 8002ba6:	2260      	movs	r2, #96	@ 0x60
 8002ba8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002baa:	003b      	movs	r3, r7
 8002bac:	2200      	movs	r2, #0
 8002bae:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bb0:	003b      	movs	r3, r7
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bb6:	003b      	movs	r3, r7
 8002bb8:	2200      	movs	r2, #0
 8002bba:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002bbc:	0039      	movs	r1, r7
 8002bbe:	4b08      	ldr	r3, [pc, #32]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002bc0:	2204      	movs	r2, #4
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	f002 feb8 	bl	8005938 <HAL_TIM_PWM_ConfigChannel>
 8002bc8:	1e03      	subs	r3, r0, #0
 8002bca:	d001      	beq.n	8002bd0 <MX_TIM22_Init+0xe4>
  {
    Error_Handler();
 8002bcc:	f000 f968 	bl	8002ea0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 8002bd0:	4b03      	ldr	r3, [pc, #12]	@ (8002be0 <MX_TIM22_Init+0xf4>)
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	f000 faa6 	bl	8003124 <HAL_TIM_MspPostInit>

}
 8002bd8:	46c0      	nop			@ (mov r8, r8)
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b00a      	add	sp, #40	@ 0x28
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	200004d4 	.word	0x200004d4
 8002be4:	40011400 	.word	0x40011400
 8002be8:	0000ffff 	.word	0x0000ffff

08002bec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bec:	b590      	push	{r4, r7, lr}
 8002bee:	b089      	sub	sp, #36	@ 0x24
 8002bf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf2:	240c      	movs	r4, #12
 8002bf4:	193b      	adds	r3, r7, r4
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	2314      	movs	r3, #20
 8002bfa:	001a      	movs	r2, r3
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	f006 f8e6 	bl	8008dce <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c02:	4b54      	ldr	r3, [pc, #336]	@ (8002d54 <MX_GPIO_Init+0x168>)
 8002c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c06:	4b53      	ldr	r3, [pc, #332]	@ (8002d54 <MX_GPIO_Init+0x168>)
 8002c08:	2104      	movs	r1, #4
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c0e:	4b51      	ldr	r3, [pc, #324]	@ (8002d54 <MX_GPIO_Init+0x168>)
 8002c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c12:	2204      	movs	r2, #4
 8002c14:	4013      	ands	r3, r2
 8002c16:	60bb      	str	r3, [r7, #8]
 8002c18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1a:	4b4e      	ldr	r3, [pc, #312]	@ (8002d54 <MX_GPIO_Init+0x168>)
 8002c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c1e:	4b4d      	ldr	r3, [pc, #308]	@ (8002d54 <MX_GPIO_Init+0x168>)
 8002c20:	2101      	movs	r1, #1
 8002c22:	430a      	orrs	r2, r1
 8002c24:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c26:	4b4b      	ldr	r3, [pc, #300]	@ (8002d54 <MX_GPIO_Init+0x168>)
 8002c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	607b      	str	r3, [r7, #4]
 8002c30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c32:	4b48      	ldr	r3, [pc, #288]	@ (8002d54 <MX_GPIO_Init+0x168>)
 8002c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c36:	4b47      	ldr	r3, [pc, #284]	@ (8002d54 <MX_GPIO_Init+0x168>)
 8002c38:	2102      	movs	r1, #2
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c3e:	4b45      	ldr	r3, [pc, #276]	@ (8002d54 <MX_GPIO_Init+0x168>)
 8002c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c42:	2202      	movs	r2, #2
 8002c44:	4013      	ands	r3, r2
 8002c46:	603b      	str	r3, [r7, #0]
 8002c48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TRIG_OE_Pin|TRIG_SEL0_Pin|TRIG_SEL1_Pin, GPIO_PIN_RESET);
 8002c4a:	23e0      	movs	r3, #224	@ 0xe0
 8002c4c:	021b      	lsls	r3, r3, #8
 8002c4e:	4842      	ldr	r0, [pc, #264]	@ (8002d58 <MX_GPIO_Init+0x16c>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	0019      	movs	r1, r3
 8002c54:	f001 fdc6 	bl	80047e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BOOST_ENABLE_Pin|SW_5V_ENABLE_Pin|
 8002c58:	4940      	ldr	r1, [pc, #256]	@ (8002d5c <MX_GPIO_Init+0x170>)
 8002c5a:	23a0      	movs	r3, #160	@ 0xa0
 8002c5c:	05db      	lsls	r3, r3, #23
 8002c5e:	2200      	movs	r2, #0
 8002c60:	0018      	movs	r0, r3
 8002c62:	f001 fdbf 	bl	80047e4 <HAL_GPIO_WritePin>
		    BIAS_ENABLE_LED_Pin|IMON_RESET_Pin|
		    LED_OE5_Pin, GPIO_PIN_RESET);
  
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_OE1_Pin|LED_OE2_Pin|LED_OE3_Pin|LED_OE6_Pin
 8002c66:	493e      	ldr	r1, [pc, #248]	@ (8002d60 <MX_GPIO_Init+0x174>)
 8002c68:	4b3e      	ldr	r3, [pc, #248]	@ (8002d64 <MX_GPIO_Init+0x178>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	f001 fdb9 	bl	80047e4 <HAL_GPIO_WritePin>
                          |LED_OE7_Pin|LED_OE4_Pin|SW_3V3_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TRIG_OE_Pin TRIG_SEL0_Pin TRIG_SEL1_Pin */
  GPIO_InitStruct.Pin = TRIG_OE_Pin|TRIG_SEL0_Pin|TRIG_SEL1_Pin;
 8002c72:	193b      	adds	r3, r7, r4
 8002c74:	22e0      	movs	r2, #224	@ 0xe0
 8002c76:	0212      	lsls	r2, r2, #8
 8002c78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c7a:	193b      	adds	r3, r7, r4
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c80:	193b      	adds	r3, r7, r4
 8002c82:	2200      	movs	r2, #0
 8002c84:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c86:	193b      	adds	r3, r7, r4
 8002c88:	2200      	movs	r2, #0
 8002c8a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c8c:	193b      	adds	r3, r7, r4
 8002c8e:	4a32      	ldr	r2, [pc, #200]	@ (8002d58 <MX_GPIO_Init+0x16c>)
 8002c90:	0019      	movs	r1, r3
 8002c92:	0010      	movs	r0, r2
 8002c94:	f001 fc28 	bl	80044e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOST_ENABLE_Pin SW_5V_ENABLE_Pin BIAS_ENABLE_LED_Pin IMON_RESET_Pin
                           LED_OE5_Pin */
  GPIO_InitStruct.Pin = BOOST_ENABLE_Pin|SW_5V_ENABLE_Pin|BIAS_ENABLE_LED_Pin
 8002c98:	193b      	adds	r3, r7, r4
 8002c9a:	4a30      	ldr	r2, [pc, #192]	@ (8002d5c <MX_GPIO_Init+0x170>)
 8002c9c:	601a      	str	r2, [r3, #0]
    |IMON_RESET_Pin|LED_OE5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c9e:	193b      	adds	r3, r7, r4
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca4:	193b      	adds	r3, r7, r4
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002caa:	193b      	adds	r3, r7, r4
 8002cac:	2200      	movs	r2, #0
 8002cae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb0:	193a      	adds	r2, r7, r4
 8002cb2:	23a0      	movs	r3, #160	@ 0xa0
 8002cb4:	05db      	lsls	r3, r3, #23
 8002cb6:	0011      	movs	r1, r2
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f001 fc15 	bl	80044e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_OE1_Pin LED_OE2_Pin LED_OE3_Pin LED_OE6_Pin
                           LED_OE7_Pin LED_OE4_Pin SW_3V3_ENABLE_Pin */
  GPIO_InitStruct.Pin = LED_OE1_Pin|LED_OE2_Pin|LED_OE3_Pin|LED_OE6_Pin
 8002cbe:	193b      	adds	r3, r7, r4
 8002cc0:	4a27      	ldr	r2, [pc, #156]	@ (8002d60 <MX_GPIO_Init+0x174>)
 8002cc2:	601a      	str	r2, [r3, #0]
                          |LED_OE7_Pin|LED_OE4_Pin|SW_3V3_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cc4:	193b      	adds	r3, r7, r4
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cca:	193b      	adds	r3, r7, r4
 8002ccc:	2200      	movs	r2, #0
 8002cce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd0:	193b      	adds	r3, r7, r4
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd6:	193b      	adds	r3, r7, r4
 8002cd8:	4a22      	ldr	r2, [pc, #136]	@ (8002d64 <MX_GPIO_Init+0x178>)
 8002cda:	0019      	movs	r1, r3
 8002cdc:	0010      	movs	r0, r2
 8002cde:	f001 fc03 	bl	80044e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_ADC_Pin SCLK_ADC_Pin SDATA_ADC_Pin */
  GPIO_InitStruct.Pin = CS_ADC_Pin|SCLK_ADC_Pin|SDATA_ADC_Pin;
 8002ce2:	0021      	movs	r1, r4
 8002ce4:	187b      	adds	r3, r7, r1
 8002ce6:	22e0      	movs	r2, #224	@ 0xe0
 8002ce8:	01d2      	lsls	r2, r2, #7
 8002cea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cec:	000c      	movs	r4, r1
 8002cee:	193b      	adds	r3, r7, r4
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf4:	193b      	adds	r3, r7, r4
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cfa:	193b      	adds	r3, r7, r4
 8002cfc:	4a19      	ldr	r2, [pc, #100]	@ (8002d64 <MX_GPIO_Init+0x178>)
 8002cfe:	0019      	movs	r1, r3
 8002d00:	0010      	movs	r0, r2
 8002d02:	f001 fbf1 	bl	80044e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMON_N_ALERT_Pin */
  GPIO_InitStruct.Pin = IMON_N_ALERT_Pin;
 8002d06:	193b      	adds	r3, r7, r4
 8002d08:	2280      	movs	r2, #128	@ 0x80
 8002d0a:	0152      	lsls	r2, r2, #5
 8002d0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d0e:	193b      	adds	r3, r7, r4
 8002d10:	2288      	movs	r2, #136	@ 0x88
 8002d12:	0352      	lsls	r2, r2, #13
 8002d14:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d16:	193b      	adds	r3, r7, r4
 8002d18:	2200      	movs	r2, #0
 8002d1a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(IMON_N_ALERT_GPIO_Port, &GPIO_InitStruct);
 8002d1c:	193a      	adds	r2, r7, r4
 8002d1e:	23a0      	movs	r3, #160	@ 0xa0
 8002d20:	05db      	lsls	r3, r3, #23
 8002d22:	0011      	movs	r1, r2
 8002d24:	0018      	movs	r0, r3
 8002d26:	f001 fbdf 	bl	80044e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : uC_IN_TRIG_Pin */
  GPIO_InitStruct.Pin = uC_IN_TRIG_Pin;
 8002d2a:	0021      	movs	r1, r4
 8002d2c:	187b      	adds	r3, r7, r1
 8002d2e:	2210      	movs	r2, #16
 8002d30:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d32:	187b      	adds	r3, r7, r1
 8002d34:	2288      	movs	r2, #136	@ 0x88
 8002d36:	0352      	lsls	r2, r2, #13
 8002d38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3a:	187b      	adds	r3, r7, r1
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(uC_IN_TRIG_GPIO_Port, &GPIO_InitStruct);
 8002d40:	187b      	adds	r3, r7, r1
 8002d42:	4a08      	ldr	r2, [pc, #32]	@ (8002d64 <MX_GPIO_Init+0x178>)
 8002d44:	0019      	movs	r1, r3
 8002d46:	0010      	movs	r0, r2
 8002d48:	f001 fbce 	bl	80044e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d4c:	46c0      	nop			@ (mov r8, r8)
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	b009      	add	sp, #36	@ 0x24
 8002d52:	bd90      	pop	{r4, r7, pc}
 8002d54:	40021000 	.word	0x40021000
 8002d58:	50000800 	.word	0x50000800
 8002d5c:	000088e0 	.word	0x000088e0
 8002d60:	000003c7 	.word	0x000003c7
 8002d64:	50000400 	.word	0x50000400

08002d68 <test_for_alarm>:
// test for alarm in bias current too high.
// condition:
//  no LED enabled, but current
//  or flashes triggered.
void test_for_alarm()
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  if ( ( 5 * registers[H_ALARM_THRESHOLD] <
 8002d6c:	4b11      	ldr	r3, [pc, #68]	@ (8002db4 <test_for_alarm+0x4c>)
 8002d6e:	88db      	ldrh	r3, [r3, #6]
 8002d70:	001a      	movs	r2, r3
 8002d72:	0013      	movs	r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	189a      	adds	r2, r3, r2
       imon_adc[0]+
 8002d78:	4b0f      	ldr	r3, [pc, #60]	@ (8002db8 <test_for_alarm+0x50>)
 8002d7a:	881b      	ldrh	r3, [r3, #0]
 8002d7c:	0019      	movs	r1, r3
       imon_adc[1]+
 8002d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002db8 <test_for_alarm+0x50>)
 8002d80:	885b      	ldrh	r3, [r3, #2]
       imon_adc[0]+
 8002d82:	18cb      	adds	r3, r1, r3
       imon_adc[2]+
 8002d84:	490c      	ldr	r1, [pc, #48]	@ (8002db8 <test_for_alarm+0x50>)
 8002d86:	8889      	ldrh	r1, [r1, #4]
       imon_adc[1]+
 8002d88:	185b      	adds	r3, r3, r1
       imon_adc[3]+
 8002d8a:	490b      	ldr	r1, [pc, #44]	@ (8002db8 <test_for_alarm+0x50>)
 8002d8c:	88c9      	ldrh	r1, [r1, #6]
       imon_adc[2]+
 8002d8e:	185b      	adds	r3, r3, r1
       imon_adc[4] ) &&
 8002d90:	4909      	ldr	r1, [pc, #36]	@ (8002db8 <test_for_alarm+0x50>)
 8002d92:	8909      	ldrh	r1, [r1, #8]
       imon_adc[3]+
 8002d94:	185b      	adds	r3, r3, r1
  if ( ( 5 * registers[H_ALARM_THRESHOLD] <
 8002d96:	429a      	cmp	r2, r3
 8002d98:	da09      	bge.n	8002dae <test_for_alarm+0x46>
       registers[H_LED_CHANNELS] == 0 )
 8002d9a:	4b06      	ldr	r3, [pc, #24]	@ (8002db4 <test_for_alarm+0x4c>)
 8002d9c:	885b      	ldrh	r3, [r3, #2]
       imon_adc[4] ) &&
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d105      	bne.n	8002dae <test_for_alarm+0x46>
    inputRegisters[R_LED_CURRENT_ERROR]++;
 8002da2:	4b06      	ldr	r3, [pc, #24]	@ (8002dbc <test_for_alarm+0x54>)
 8002da4:	88db      	ldrh	r3, [r3, #6]
 8002da6:	3301      	adds	r3, #1
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	4b04      	ldr	r3, [pc, #16]	@ (8002dbc <test_for_alarm+0x54>)
 8002dac:	80da      	strh	r2, [r3, #6]
}
 8002dae:	46c0      	nop			@ (mov r8, r8)
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	20000558 	.word	0x20000558
 8002db8:	20000524 	.word	0x20000524
 8002dbc:	20000578 	.word	0x20000578

08002dc0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002dc0:	b590      	push	{r4, r7, lr}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  char c='0';
 8002dc8:	230f      	movs	r3, #15
 8002dca:	18fb      	adds	r3, r7, r3
 8002dcc:	2230      	movs	r2, #48	@ 0x30
 8002dce:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 8002dd0:	2064      	movs	r0, #100	@ 0x64
 8002dd2:	f004 fead 	bl	8007b30 <osDelay>
    c++;
 8002dd6:	210f      	movs	r1, #15
 8002dd8:	187b      	adds	r3, r7, r1
 8002dda:	781a      	ldrb	r2, [r3, #0]
 8002ddc:	187b      	adds	r3, r7, r1
 8002dde:	3201      	adds	r2, #1
 8002de0:	701a      	strb	r2, [r3, #0]
    if ( c > '9' )
 8002de2:	187b      	adds	r3, r7, r1
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	2b39      	cmp	r3, #57	@ 0x39
 8002de8:	d902      	bls.n	8002df0 <StartDefaultTask+0x30>
      c='0';
 8002dea:	187b      	adds	r3, r7, r1
 8002dec:	2230      	movs	r2, #48	@ 0x30
 8002dee:	701a      	strb	r2, [r3, #0]
    msg[0]=c;
 8002df0:	4b25      	ldr	r3, [pc, #148]	@ (8002e88 <StartDefaultTask+0xc8>)
 8002df2:	220f      	movs	r2, #15
 8002df4:	18ba      	adds	r2, r7, r2
 8002df6:	7812      	ldrb	r2, [r2, #0]
 8002df8:	701a      	strb	r2, [r3, #0]
    if(power_changed)
 8002dfa:	4b24      	ldr	r3, [pc, #144]	@ (8002e8c <StartDefaultTask+0xcc>)
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d014      	beq.n	8002e2c <StartDefaultTask+0x6c>
      {
	if (modbusMaskRead(coils, C_POWER_ON) )
 8002e02:	4b23      	ldr	r3, [pc, #140]	@ (8002e90 <StartDefaultTask+0xd0>)
 8002e04:	2100      	movs	r1, #0
 8002e06:	0018      	movs	r0, r3
 8002e08:	f7fd fc38 	bl	800067c <modbusMaskRead>
 8002e0c:	1e03      	subs	r3, r0, #0
 8002e0e:	d005      	beq.n	8002e1c <StartDefaultTask+0x5c>
	  {
	    msg[2]='1';
 8002e10:	4b1d      	ldr	r3, [pc, #116]	@ (8002e88 <StartDefaultTask+0xc8>)
 8002e12:	2231      	movs	r2, #49	@ 0x31
 8002e14:	709a      	strb	r2, [r3, #2]
	    PowerOn();
 8002e16:	f7fe fffd 	bl	8001e14 <PowerOn>
 8002e1a:	e004      	b.n	8002e26 <StartDefaultTask+0x66>
	  }
	else
	  {
	    msg[2]='0';
 8002e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8002e88 <StartDefaultTask+0xc8>)
 8002e1e:	2230      	movs	r2, #48	@ 0x30
 8002e20:	709a      	strb	r2, [r3, #2]
	    PowerOff();
 8002e22:	f7ff f88b 	bl	8001f3c <PowerOff>
	  }
	power_changed=false;
 8002e26:	4b19      	ldr	r3, [pc, #100]	@ (8002e8c <StartDefaultTask+0xcc>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	701a      	strb	r2, [r3, #0]
      }
#if USE_SERIAL_1
    serial_1_print(msg);
 8002e2c:	4b16      	ldr	r3, [pc, #88]	@ (8002e88 <StartDefaultTask+0xc8>)
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f7fe fe04 	bl	8001a3c <serial_1_print>
    serial_1_println(" in StartDefaultTask");
 8002e34:	4b17      	ldr	r3, [pc, #92]	@ (8002e94 <StartDefaultTask+0xd4>)
 8002e36:	0018      	movs	r0, r3
 8002e38:	f7fe fe1a 	bl	8001a70 <serial_1_println>
    // reduce time here
    // add loop over ADC read imon
    for ( int i=0; i<40; ++i)
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	60bb      	str	r3, [r7, #8]
 8002e40:	e01d      	b.n	8002e7e <StartDefaultTask+0xbe>
	   {
	   bias_adc[l+1]=bias_adc[l];
	   imon_adc[l+1]=imon_adc[l];
	   }
	ADC_Read_values(bias_adc[0], imon_adc[0]); */
	ADC_Read_values(&bias_adc[i % 5], &imon_adc[i % 5]);
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2105      	movs	r1, #5
 8002e46:	0018      	movs	r0, r3
 8002e48:	f7fd fad6 	bl	80003f8 <__aeabi_idivmod>
 8002e4c:	000b      	movs	r3, r1
 8002e4e:	005a      	lsls	r2, r3, #1
 8002e50:	4b11      	ldr	r3, [pc, #68]	@ (8002e98 <StartDefaultTask+0xd8>)
 8002e52:	18d4      	adds	r4, r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	2105      	movs	r1, #5
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f7fd facd 	bl	80003f8 <__aeabi_idivmod>
 8002e5e:	000b      	movs	r3, r1
 8002e60:	005a      	lsls	r2, r3, #1
 8002e62:	4b0e      	ldr	r3, [pc, #56]	@ (8002e9c <StartDefaultTask+0xdc>)
 8002e64:	18d3      	adds	r3, r2, r3
 8002e66:	0019      	movs	r1, r3
 8002e68:	0020      	movs	r0, r4
 8002e6a:	f7ff f8b5 	bl	8001fd8 <ADC_Read_values>
	test_for_alarm();
 8002e6e:	f7ff ff7b 	bl	8002d68 <test_for_alarm>
	osDelay(25);
 8002e72:	2019      	movs	r0, #25
 8002e74:	f004 fe5c 	bl	8007b30 <osDelay>
    for ( int i=0; i<40; ++i)
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	60bb      	str	r3, [r7, #8]
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	2b27      	cmp	r3, #39	@ 0x27
 8002e82:	ddde      	ble.n	8002e42 <StartDefaultTask+0x82>
    osDelay(100);
 8002e84:	e7a4      	b.n	8002dd0 <StartDefaultTask+0x10>
 8002e86:	46c0      	nop			@ (mov r8, r8)
 8002e88:	2000007c 	.word	0x2000007c
 8002e8c:	200005d4 	.word	0x200005d4
 8002e90:	20000598 	.word	0x20000598
 8002e94:	080091b4 	.word	0x080091b4
 8002e98:	20000518 	.word	0x20000518
 8002e9c:	20000524 	.word	0x20000524

08002ea0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ea4:	b672      	cpsid	i
}
 8002ea6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ea8:	46c0      	nop			@ (mov r8, r8)
 8002eaa:	e7fd      	b.n	8002ea8 <Error_Handler+0x8>

08002eac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef0 <HAL_MspInit+0x44>)
 8002eb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef0 <HAL_MspInit+0x44>)
 8002eb6:	2101      	movs	r1, #1
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef0 <HAL_MspInit+0x44>)
 8002ebe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef0 <HAL_MspInit+0x44>)
 8002ec2:	2180      	movs	r1, #128	@ 0x80
 8002ec4:	0549      	lsls	r1, r1, #21
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002eca:	2302      	movs	r3, #2
 8002ecc:	425b      	negs	r3, r3
 8002ece:	2200      	movs	r2, #0
 8002ed0:	2103      	movs	r1, #3
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	f000 ffb2 	bl	8003e3c <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 3, 0);
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2103      	movs	r1, #3
 8002edc:	2003      	movs	r0, #3
 8002ede:	f000 ffad 	bl	8003e3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8002ee2:	2003      	movs	r0, #3
 8002ee4:	f000 ffbf 	bl	8003e66 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ee8:	46c0      	nop			@ (mov r8, r8)
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	46c0      	nop			@ (mov r8, r8)
 8002ef0:	40021000 	.word	0x40021000

08002ef4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ef4:	b590      	push	{r4, r7, lr}
 8002ef6:	b089      	sub	sp, #36	@ 0x24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002efc:	240c      	movs	r4, #12
 8002efe:	193b      	adds	r3, r7, r4
 8002f00:	0018      	movs	r0, r3
 8002f02:	2314      	movs	r3, #20
 8002f04:	001a      	movs	r2, r3
 8002f06:	2100      	movs	r1, #0
 8002f08:	f005 ff61 	bl	8008dce <memset>
  if(hadc->Instance==ADC1)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a14      	ldr	r2, [pc, #80]	@ (8002f64 <HAL_ADC_MspInit+0x70>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d122      	bne.n	8002f5c <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f16:	4b14      	ldr	r3, [pc, #80]	@ (8002f68 <HAL_ADC_MspInit+0x74>)
 8002f18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f1a:	4b13      	ldr	r3, [pc, #76]	@ (8002f68 <HAL_ADC_MspInit+0x74>)
 8002f1c:	2180      	movs	r1, #128	@ 0x80
 8002f1e:	0089      	lsls	r1, r1, #2
 8002f20:	430a      	orrs	r2, r1
 8002f22:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f24:	4b10      	ldr	r3, [pc, #64]	@ (8002f68 <HAL_ADC_MspInit+0x74>)
 8002f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f28:	4b0f      	ldr	r3, [pc, #60]	@ (8002f68 <HAL_ADC_MspInit+0x74>)
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f30:	4b0d      	ldr	r3, [pc, #52]	@ (8002f68 <HAL_ADC_MspInit+0x74>)
 8002f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f34:	2201      	movs	r2, #1
 8002f36:	4013      	ands	r3, r2
 8002f38:	60bb      	str	r3, [r7, #8]
 8002f3a:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = BIAS_MON_LED_Pin|IMON_OUT_Pin;
 8002f3c:	193b      	adds	r3, r7, r4
 8002f3e:	220c      	movs	r2, #12
 8002f40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f42:	193b      	adds	r3, r7, r4
 8002f44:	2203      	movs	r2, #3
 8002f46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f48:	193b      	adds	r3, r7, r4
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f4e:	193a      	adds	r2, r7, r4
 8002f50:	23a0      	movs	r3, #160	@ 0xa0
 8002f52:	05db      	lsls	r3, r3, #23
 8002f54:	0011      	movs	r1, r2
 8002f56:	0018      	movs	r0, r3
 8002f58:	f001 fac6 	bl	80044e8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002f5c:	46c0      	nop			@ (mov r8, r8)
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b009      	add	sp, #36	@ 0x24
 8002f62:	bd90      	pop	{r4, r7, pc}
 8002f64:	40012400 	.word	0x40012400
 8002f68:	40021000 	.word	0x40021000

08002f6c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002f6c:	b590      	push	{r4, r7, lr}
 8002f6e:	b089      	sub	sp, #36	@ 0x24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f74:	240c      	movs	r4, #12
 8002f76:	193b      	adds	r3, r7, r4
 8002f78:	0018      	movs	r0, r3
 8002f7a:	2314      	movs	r3, #20
 8002f7c:	001a      	movs	r2, r3
 8002f7e:	2100      	movs	r1, #0
 8002f80:	f005 ff25 	bl	8008dce <memset>
  if(hdac->Instance==DAC)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a14      	ldr	r2, [pc, #80]	@ (8002fdc <HAL_DAC_MspInit+0x70>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d122      	bne.n	8002fd4 <HAL_DAC_MspInit+0x68>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002f8e:	4b14      	ldr	r3, [pc, #80]	@ (8002fe0 <HAL_DAC_MspInit+0x74>)
 8002f90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f92:	4b13      	ldr	r3, [pc, #76]	@ (8002fe0 <HAL_DAC_MspInit+0x74>)
 8002f94:	2180      	movs	r1, #128	@ 0x80
 8002f96:	0589      	lsls	r1, r1, #22
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f9c:	4b10      	ldr	r3, [pc, #64]	@ (8002fe0 <HAL_DAC_MspInit+0x74>)
 8002f9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe0 <HAL_DAC_MspInit+0x74>)
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe0 <HAL_DAC_MspInit+0x74>)
 8002faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fac:	2201      	movs	r2, #1
 8002fae:	4013      	ands	r3, r2
 8002fb0:	60bb      	str	r3, [r7, #8]
 8002fb2:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = BIAS_ADJUST_LED_Pin;
 8002fb4:	193b      	adds	r3, r7, r4
 8002fb6:	2210      	movs	r2, #16
 8002fb8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fba:	193b      	adds	r3, r7, r4
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc0:	193b      	adds	r3, r7, r4
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(BIAS_ADJUST_LED_GPIO_Port, &GPIO_InitStruct);
 8002fc6:	193a      	adds	r2, r7, r4
 8002fc8:	23a0      	movs	r3, #160	@ 0xa0
 8002fca:	05db      	lsls	r3, r3, #23
 8002fcc:	0011      	movs	r1, r2
 8002fce:	0018      	movs	r0, r3
 8002fd0:	f001 fa8a 	bl	80044e8 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 8002fd4:	46c0      	nop			@ (mov r8, r8)
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	b009      	add	sp, #36	@ 0x24
 8002fda:	bd90      	pop	{r4, r7, pc}
 8002fdc:	40007400 	.word	0x40007400
 8002fe0:	40021000 	.word	0x40021000

08002fe4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fe4:	b590      	push	{r4, r7, lr}
 8002fe6:	b08b      	sub	sp, #44	@ 0x2c
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fec:	2414      	movs	r4, #20
 8002fee:	193b      	adds	r3, r7, r4
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	2314      	movs	r3, #20
 8002ff4:	001a      	movs	r2, r3
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	f005 fee9 	bl	8008dce <memset>
  if(huart->Instance==LPUART1)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a38      	ldr	r2, [pc, #224]	@ (80030e4 <HAL_UART_MspInit+0x100>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d132      	bne.n	800306c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003006:	4b38      	ldr	r3, [pc, #224]	@ (80030e8 <HAL_UART_MspInit+0x104>)
 8003008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800300a:	4b37      	ldr	r3, [pc, #220]	@ (80030e8 <HAL_UART_MspInit+0x104>)
 800300c:	2180      	movs	r1, #128	@ 0x80
 800300e:	02c9      	lsls	r1, r1, #11
 8003010:	430a      	orrs	r2, r1
 8003012:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003014:	4b34      	ldr	r3, [pc, #208]	@ (80030e8 <HAL_UART_MspInit+0x104>)
 8003016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003018:	4b33      	ldr	r3, [pc, #204]	@ (80030e8 <HAL_UART_MspInit+0x104>)
 800301a:	2102      	movs	r1, #2
 800301c:	430a      	orrs	r2, r1
 800301e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003020:	4b31      	ldr	r3, [pc, #196]	@ (80030e8 <HAL_UART_MspInit+0x104>)
 8003022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003024:	2202      	movs	r2, #2
 8003026:	4013      	ands	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
 800302a:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_TX
    PB11     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800302c:	193b      	adds	r3, r7, r4
 800302e:	22c0      	movs	r2, #192	@ 0xc0
 8003030:	0112      	lsls	r2, r2, #4
 8003032:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003034:	0021      	movs	r1, r4
 8003036:	187b      	adds	r3, r7, r1
 8003038:	2202      	movs	r2, #2
 800303a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303c:	187b      	adds	r3, r7, r1
 800303e:	2200      	movs	r2, #0
 8003040:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003042:	187b      	adds	r3, r7, r1
 8003044:	2203      	movs	r2, #3
 8003046:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 8003048:	187b      	adds	r3, r7, r1
 800304a:	2204      	movs	r2, #4
 800304c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800304e:	187b      	adds	r3, r7, r1
 8003050:	4a26      	ldr	r2, [pc, #152]	@ (80030ec <HAL_UART_MspInit+0x108>)
 8003052:	0019      	movs	r1, r3
 8003054:	0010      	movs	r0, r2
 8003056:	f001 fa47 	bl	80044e8 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(RNG_LPUART1_IRQn, 3, 0);
 800305a:	2200      	movs	r2, #0
 800305c:	2103      	movs	r1, #3
 800305e:	201d      	movs	r0, #29
 8003060:	f000 feec 	bl	8003e3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_LPUART1_IRQn);
 8003064:	201d      	movs	r0, #29
 8003066:	f000 fefe 	bl	8003e66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800306a:	e037      	b.n	80030dc <HAL_UART_MspInit+0xf8>
  else if(huart->Instance==USART1)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a1f      	ldr	r2, [pc, #124]	@ (80030f0 <HAL_UART_MspInit+0x10c>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d132      	bne.n	80030dc <HAL_UART_MspInit+0xf8>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003076:	4b1c      	ldr	r3, [pc, #112]	@ (80030e8 <HAL_UART_MspInit+0x104>)
 8003078:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800307a:	4b1b      	ldr	r3, [pc, #108]	@ (80030e8 <HAL_UART_MspInit+0x104>)
 800307c:	2180      	movs	r1, #128	@ 0x80
 800307e:	01c9      	lsls	r1, r1, #7
 8003080:	430a      	orrs	r2, r1
 8003082:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003084:	4b18      	ldr	r3, [pc, #96]	@ (80030e8 <HAL_UART_MspInit+0x104>)
 8003086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003088:	4b17      	ldr	r3, [pc, #92]	@ (80030e8 <HAL_UART_MspInit+0x104>)
 800308a:	2101      	movs	r1, #1
 800308c:	430a      	orrs	r2, r1
 800308e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003090:	4b15      	ldr	r3, [pc, #84]	@ (80030e8 <HAL_UART_MspInit+0x104>)
 8003092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003094:	2201      	movs	r2, #1
 8003096:	4013      	ands	r3, r2
 8003098:	60fb      	str	r3, [r7, #12]
 800309a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART1_TX_Pin|USART1_RX_Pin;
 800309c:	2114      	movs	r1, #20
 800309e:	187b      	adds	r3, r7, r1
 80030a0:	22c0      	movs	r2, #192	@ 0xc0
 80030a2:	00d2      	lsls	r2, r2, #3
 80030a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a6:	187b      	adds	r3, r7, r1
 80030a8:	2202      	movs	r2, #2
 80030aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ac:	187b      	adds	r3, r7, r1
 80030ae:	2200      	movs	r2, #0
 80030b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030b2:	187b      	adds	r3, r7, r1
 80030b4:	2203      	movs	r2, #3
 80030b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80030b8:	187b      	adds	r3, r7, r1
 80030ba:	2204      	movs	r2, #4
 80030bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030be:	187a      	adds	r2, r7, r1
 80030c0:	23a0      	movs	r3, #160	@ 0xa0
 80030c2:	05db      	lsls	r3, r3, #23
 80030c4:	0011      	movs	r1, r2
 80030c6:	0018      	movs	r0, r3
 80030c8:	f001 fa0e 	bl	80044e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80030cc:	2200      	movs	r2, #0
 80030ce:	2103      	movs	r1, #3
 80030d0:	201b      	movs	r0, #27
 80030d2:	f000 feb3 	bl	8003e3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80030d6:	201b      	movs	r0, #27
 80030d8:	f000 fec5 	bl	8003e66 <HAL_NVIC_EnableIRQ>
}
 80030dc:	46c0      	nop			@ (mov r8, r8)
 80030de:	46bd      	mov	sp, r7
 80030e0:	b00b      	add	sp, #44	@ 0x2c
 80030e2:	bd90      	pop	{r4, r7, pc}
 80030e4:	40004800 	.word	0x40004800
 80030e8:	40021000 	.word	0x40021000
 80030ec:	50000400 	.word	0x50000400
 80030f0:	40013800 	.word	0x40013800

080030f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM22)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a06      	ldr	r2, [pc, #24]	@ (800311c <HAL_TIM_Base_MspInit+0x28>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d105      	bne.n	8003112 <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM22_MspInit 0 */

  /* USER CODE END TIM22_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM22_CLK_ENABLE();
 8003106:	4b06      	ldr	r3, [pc, #24]	@ (8003120 <HAL_TIM_Base_MspInit+0x2c>)
 8003108:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800310a:	4b05      	ldr	r3, [pc, #20]	@ (8003120 <HAL_TIM_Base_MspInit+0x2c>)
 800310c:	2120      	movs	r1, #32
 800310e:	430a      	orrs	r2, r1
 8003110:	635a      	str	r2, [r3, #52]	@ 0x34

  /* USER CODE END TIM22_MspInit 1 */

  }

}
 8003112:	46c0      	nop			@ (mov r8, r8)
 8003114:	46bd      	mov	sp, r7
 8003116:	b002      	add	sp, #8
 8003118:	bd80      	pop	{r7, pc}
 800311a:	46c0      	nop			@ (mov r8, r8)
 800311c:	40011400 	.word	0x40011400
 8003120:	40021000 	.word	0x40021000

08003124 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003124:	b590      	push	{r4, r7, lr}
 8003126:	b089      	sub	sp, #36	@ 0x24
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800312c:	240c      	movs	r4, #12
 800312e:	193b      	adds	r3, r7, r4
 8003130:	0018      	movs	r0, r3
 8003132:	2314      	movs	r3, #20
 8003134:	001a      	movs	r2, r3
 8003136:	2100      	movs	r1, #0
 8003138:	f005 fe49 	bl	8008dce <memset>
  if(htim->Instance==TIM22)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a14      	ldr	r2, [pc, #80]	@ (8003194 <HAL_TIM_MspPostInit+0x70>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d121      	bne.n	800318a <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM22_MspPostInit 0 */

  /* USER CODE END TIM22_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003146:	4b14      	ldr	r3, [pc, #80]	@ (8003198 <HAL_TIM_MspPostInit+0x74>)
 8003148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800314a:	4b13      	ldr	r3, [pc, #76]	@ (8003198 <HAL_TIM_MspPostInit+0x74>)
 800314c:	2102      	movs	r1, #2
 800314e:	430a      	orrs	r2, r1
 8003150:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003152:	4b11      	ldr	r3, [pc, #68]	@ (8003198 <HAL_TIM_MspPostInit+0x74>)
 8003154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003156:	2202      	movs	r2, #2
 8003158:	4013      	ands	r3, r2
 800315a:	60bb      	str	r3, [r7, #8]
 800315c:	68bb      	ldr	r3, [r7, #8]
    /**TIM22 GPIO Configuration
    PB5     ------> TIM22_CH2
    */
    GPIO_InitStruct.Pin = uC_OUT_TRIG_Pin;
 800315e:	0021      	movs	r1, r4
 8003160:	187b      	adds	r3, r7, r1
 8003162:	2220      	movs	r2, #32
 8003164:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003166:	187b      	adds	r3, r7, r1
 8003168:	2202      	movs	r2, #2
 800316a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316c:	187b      	adds	r3, r7, r1
 800316e:	2200      	movs	r2, #0
 8003170:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003172:	187b      	adds	r3, r7, r1
 8003174:	2200      	movs	r2, #0
 8003176:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM22;
 8003178:	187b      	adds	r3, r7, r1
 800317a:	2204      	movs	r2, #4
 800317c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(uC_OUT_TRIG_GPIO_Port, &GPIO_InitStruct);
 800317e:	187b      	adds	r3, r7, r1
 8003180:	4a06      	ldr	r2, [pc, #24]	@ (800319c <HAL_TIM_MspPostInit+0x78>)
 8003182:	0019      	movs	r1, r3
 8003184:	0010      	movs	r0, r2
 8003186:	f001 f9af 	bl	80044e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 800318a:	46c0      	nop			@ (mov r8, r8)
 800318c:	46bd      	mov	sp, r7
 800318e:	b009      	add	sp, #36	@ 0x24
 8003190:	bd90      	pop	{r4, r7, pc}
 8003192:	46c0      	nop			@ (mov r8, r8)
 8003194:	40011400 	.word	0x40011400
 8003198:	40021000 	.word	0x40021000
 800319c:	50000400 	.word	0x50000400

080031a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80031a4:	46c0      	nop			@ (mov r8, r8)
 80031a6:	e7fd      	b.n	80031a4 <NMI_Handler+0x4>

080031a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031ac:	46c0      	nop			@ (mov r8, r8)
 80031ae:	e7fd      	b.n	80031ac <HardFault_Handler+0x4>

080031b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031b4:	f000 f8e4 	bl	8003380 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80031b8:	f005 f9c8 	bl	800854c <xTaskGetSchedulerState>
 80031bc:	0003      	movs	r3, r0
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d001      	beq.n	80031c6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80031c2:	f005 fb29 	bl	8008818 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031c6:	46c0      	nop			@ (mov r8, r8)
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash and EEPROM global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80031d0:	f000 ffe8 	bl	80041a4 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80031d4:	46c0      	nop			@ (mov r8, r8)
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
	...

080031dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031e0:	4b03      	ldr	r3, [pc, #12]	@ (80031f0 <USART1_IRQHandler+0x14>)
 80031e2:	0018      	movs	r0, r3
 80031e4:	f003 f918 	bl	8006418 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80031e8:	46c0      	nop			@ (mov r8, r8)
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	46c0      	nop			@ (mov r8, r8)
 80031f0:	2000044c 	.word	0x2000044c

080031f4 <RNG_LPUART1_IRQHandler>:

/**
  * @brief This function handles RNG and LPUART1 Interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void RNG_LPUART1_IRQHandler(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_LPUART1_IRQn 0 */

  /* USER CODE END RNG_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80031f8:	4b03      	ldr	r3, [pc, #12]	@ (8003208 <RNG_LPUART1_IRQHandler+0x14>)
 80031fa:	0018      	movs	r0, r3
 80031fc:	f003 f90c 	bl	8006418 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN RNG_LPUART1_IRQn 1 */

  /* USER CODE END RNG_LPUART1_IRQn 1 */
}
 8003200:	46c0      	nop			@ (mov r8, r8)
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	46c0      	nop			@ (mov r8, r8)
 8003208:	200003c4 	.word	0x200003c4

0800320c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003214:	4a14      	ldr	r2, [pc, #80]	@ (8003268 <_sbrk+0x5c>)
 8003216:	4b15      	ldr	r3, [pc, #84]	@ (800326c <_sbrk+0x60>)
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003220:	4b13      	ldr	r3, [pc, #76]	@ (8003270 <_sbrk+0x64>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d102      	bne.n	800322e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003228:	4b11      	ldr	r3, [pc, #68]	@ (8003270 <_sbrk+0x64>)
 800322a:	4a12      	ldr	r2, [pc, #72]	@ (8003274 <_sbrk+0x68>)
 800322c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800322e:	4b10      	ldr	r3, [pc, #64]	@ (8003270 <_sbrk+0x64>)
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	18d3      	adds	r3, r2, r3
 8003236:	693a      	ldr	r2, [r7, #16]
 8003238:	429a      	cmp	r2, r3
 800323a:	d207      	bcs.n	800324c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800323c:	f005 fde2 	bl	8008e04 <__errno>
 8003240:	0003      	movs	r3, r0
 8003242:	220c      	movs	r2, #12
 8003244:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003246:	2301      	movs	r3, #1
 8003248:	425b      	negs	r3, r3
 800324a:	e009      	b.n	8003260 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800324c:	4b08      	ldr	r3, [pc, #32]	@ (8003270 <_sbrk+0x64>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003252:	4b07      	ldr	r3, [pc, #28]	@ (8003270 <_sbrk+0x64>)
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	18d2      	adds	r2, r2, r3
 800325a:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <_sbrk+0x64>)
 800325c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800325e:	68fb      	ldr	r3, [r7, #12]
}
 8003260:	0018      	movs	r0, r3
 8003262:	46bd      	mov	sp, r7
 8003264:	b006      	add	sp, #24
 8003266:	bd80      	pop	{r7, pc}
 8003268:	20005000 	.word	0x20005000
 800326c:	00000400 	.word	0x00000400
 8003270:	200005dc 	.word	0x200005dc
 8003274:	20001488 	.word	0x20001488

08003278 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800327c:	46c0      	nop			@ (mov r8, r8)
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
	...

08003284 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003284:	480d      	ldr	r0, [pc, #52]	@ (80032bc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003286:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003288:	f7ff fff6 	bl	8003278 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800328c:	480c      	ldr	r0, [pc, #48]	@ (80032c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800328e:	490d      	ldr	r1, [pc, #52]	@ (80032c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003290:	4a0d      	ldr	r2, [pc, #52]	@ (80032c8 <LoopForever+0xe>)
  movs r3, #0
 8003292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003294:	e002      	b.n	800329c <LoopCopyDataInit>

08003296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800329a:	3304      	adds	r3, #4

0800329c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800329c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800329e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032a0:	d3f9      	bcc.n	8003296 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032a2:	4a0a      	ldr	r2, [pc, #40]	@ (80032cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80032a4:	4c0a      	ldr	r4, [pc, #40]	@ (80032d0 <LoopForever+0x16>)
  movs r3, #0
 80032a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032a8:	e001      	b.n	80032ae <LoopFillZerobss>

080032aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032ac:	3204      	adds	r2, #4

080032ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032b0:	d3fb      	bcc.n	80032aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032b2:	f005 fdad 	bl	8008e10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032b6:	f7ff f917 	bl	80024e8 <main>

080032ba <LoopForever>:

LoopForever:
    b LoopForever
 80032ba:	e7fe      	b.n	80032ba <LoopForever>
   ldr   r0, =_estack
 80032bc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80032c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032c4:	200000e4 	.word	0x200000e4
  ldr r2, =_sidata
 80032c8:	08009268 	.word	0x08009268
  ldr r2, =_sbss
 80032cc:	200000e4 	.word	0x200000e4
  ldr r4, =_ebss
 80032d0:	20001488 	.word	0x20001488

080032d4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032d4:	e7fe      	b.n	80032d4 <ADC1_COMP_IRQHandler>
	...

080032d8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80032de:	1dfb      	adds	r3, r7, #7
 80032e0:	2200      	movs	r2, #0
 80032e2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80032e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003314 <HAL_Init+0x3c>)
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003314 <HAL_Init+0x3c>)
 80032ea:	2140      	movs	r1, #64	@ 0x40
 80032ec:	430a      	orrs	r2, r1
 80032ee:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032f0:	2003      	movs	r0, #3
 80032f2:	f000 f811 	bl	8003318 <HAL_InitTick>
 80032f6:	1e03      	subs	r3, r0, #0
 80032f8:	d003      	beq.n	8003302 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80032fa:	1dfb      	adds	r3, r7, #7
 80032fc:	2201      	movs	r2, #1
 80032fe:	701a      	strb	r2, [r3, #0]
 8003300:	e001      	b.n	8003306 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003302:	f7ff fdd3 	bl	8002eac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003306:	1dfb      	adds	r3, r7, #7
 8003308:	781b      	ldrb	r3, [r3, #0]
}
 800330a:	0018      	movs	r0, r3
 800330c:	46bd      	mov	sp, r7
 800330e:	b002      	add	sp, #8
 8003310:	bd80      	pop	{r7, pc}
 8003312:	46c0      	nop			@ (mov r8, r8)
 8003314:	40022000 	.word	0x40022000

08003318 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003318:	b590      	push	{r4, r7, lr}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003320:	4b14      	ldr	r3, [pc, #80]	@ (8003374 <HAL_InitTick+0x5c>)
 8003322:	681c      	ldr	r4, [r3, #0]
 8003324:	4b14      	ldr	r3, [pc, #80]	@ (8003378 <HAL_InitTick+0x60>)
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	0019      	movs	r1, r3
 800332a:	23fa      	movs	r3, #250	@ 0xfa
 800332c:	0098      	lsls	r0, r3, #2
 800332e:	f7fc fef3 	bl	8000118 <__udivsi3>
 8003332:	0003      	movs	r3, r0
 8003334:	0019      	movs	r1, r3
 8003336:	0020      	movs	r0, r4
 8003338:	f7fc feee 	bl	8000118 <__udivsi3>
 800333c:	0003      	movs	r3, r0
 800333e:	0018      	movs	r0, r3
 8003340:	f000 fda1 	bl	8003e86 <HAL_SYSTICK_Config>
 8003344:	1e03      	subs	r3, r0, #0
 8003346:	d001      	beq.n	800334c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e00f      	b.n	800336c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d80b      	bhi.n	800336a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003352:	6879      	ldr	r1, [r7, #4]
 8003354:	2301      	movs	r3, #1
 8003356:	425b      	negs	r3, r3
 8003358:	2200      	movs	r2, #0
 800335a:	0018      	movs	r0, r3
 800335c:	f000 fd6e 	bl	8003e3c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003360:	4b06      	ldr	r3, [pc, #24]	@ (800337c <HAL_InitTick+0x64>)
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003366:	2300      	movs	r3, #0
 8003368:	e000      	b.n	800336c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
}
 800336c:	0018      	movs	r0, r3
 800336e:	46bd      	mov	sp, r7
 8003370:	b003      	add	sp, #12
 8003372:	bd90      	pop	{r4, r7, pc}
 8003374:	20000084 	.word	0x20000084
 8003378:	2000008c 	.word	0x2000008c
 800337c:	20000088 	.word	0x20000088

08003380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003384:	4b05      	ldr	r3, [pc, #20]	@ (800339c <HAL_IncTick+0x1c>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	001a      	movs	r2, r3
 800338a:	4b05      	ldr	r3, [pc, #20]	@ (80033a0 <HAL_IncTick+0x20>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	18d2      	adds	r2, r2, r3
 8003390:	4b03      	ldr	r3, [pc, #12]	@ (80033a0 <HAL_IncTick+0x20>)
 8003392:	601a      	str	r2, [r3, #0]
}
 8003394:	46c0      	nop			@ (mov r8, r8)
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	46c0      	nop			@ (mov r8, r8)
 800339c:	2000008c 	.word	0x2000008c
 80033a0:	200005e0 	.word	0x200005e0

080033a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  return uwTick;
 80033a8:	4b02      	ldr	r3, [pc, #8]	@ (80033b4 <HAL_GetTick+0x10>)
 80033aa:	681b      	ldr	r3, [r3, #0]
}
 80033ac:	0018      	movs	r0, r3
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	46c0      	nop			@ (mov r8, r8)
 80033b4:	200005e0 	.word	0x200005e0

080033b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033c0:	f7ff fff0 	bl	80033a4 <HAL_GetTick>
 80033c4:	0003      	movs	r3, r0
 80033c6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	3301      	adds	r3, #1
 80033d0:	d005      	beq.n	80033de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033d2:	4b0a      	ldr	r3, [pc, #40]	@ (80033fc <HAL_Delay+0x44>)
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	001a      	movs	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	189b      	adds	r3, r3, r2
 80033dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033de:	46c0      	nop			@ (mov r8, r8)
 80033e0:	f7ff ffe0 	bl	80033a4 <HAL_GetTick>
 80033e4:	0002      	movs	r2, r0
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	68fa      	ldr	r2, [r7, #12]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d8f7      	bhi.n	80033e0 <HAL_Delay+0x28>
  {
  }
}
 80033f0:	46c0      	nop			@ (mov r8, r8)
 80033f2:	46c0      	nop			@ (mov r8, r8)
 80033f4:	46bd      	mov	sp, r7
 80033f6:	b004      	add	sp, #16
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	46c0      	nop			@ (mov r8, r8)
 80033fc:	2000008c 	.word	0x2000008c

08003400 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e159      	b.n	80036c6 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10a      	bne.n	8003430 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2250      	movs	r2, #80	@ 0x50
 8003424:	2100      	movs	r1, #0
 8003426:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	0018      	movs	r0, r3
 800342c:	f7ff fd62 	bl	8002ef4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003434:	2210      	movs	r2, #16
 8003436:	4013      	ands	r3, r2
 8003438:	2b10      	cmp	r3, #16
 800343a:	d005      	beq.n	8003448 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	2204      	movs	r2, #4
 8003444:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003446:	d00b      	beq.n	8003460 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800344c:	2210      	movs	r2, #16
 800344e:	431a      	orrs	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2250      	movs	r2, #80	@ 0x50
 8003458:	2100      	movs	r1, #0
 800345a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e132      	b.n	80036c6 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003464:	4a9a      	ldr	r2, [pc, #616]	@ (80036d0 <HAL_ADC_Init+0x2d0>)
 8003466:	4013      	ands	r3, r2
 8003468:	2202      	movs	r2, #2
 800346a:	431a      	orrs	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	2203      	movs	r2, #3
 8003478:	4013      	ands	r3, r2
 800347a:	2b01      	cmp	r3, #1
 800347c:	d108      	bne.n	8003490 <HAL_ADC_Init+0x90>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2201      	movs	r2, #1
 8003486:	4013      	ands	r3, r2
 8003488:	2b01      	cmp	r3, #1
 800348a:	d101      	bne.n	8003490 <HAL_ADC_Init+0x90>
 800348c:	2301      	movs	r3, #1
 800348e:	e000      	b.n	8003492 <HAL_ADC_Init+0x92>
 8003490:	2300      	movs	r3, #0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d149      	bne.n	800352a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	23c0      	movs	r3, #192	@ 0xc0
 800349c:	061b      	lsls	r3, r3, #24
 800349e:	429a      	cmp	r2, r3
 80034a0:	d00b      	beq.n	80034ba <HAL_ADC_Init+0xba>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	2380      	movs	r3, #128	@ 0x80
 80034a8:	05db      	lsls	r3, r3, #23
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d005      	beq.n	80034ba <HAL_ADC_Init+0xba>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	2380      	movs	r3, #128	@ 0x80
 80034b4:	061b      	lsls	r3, r3, #24
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d111      	bne.n	80034de <HAL_ADC_Init+0xde>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	0092      	lsls	r2, r2, #2
 80034c6:	0892      	lsrs	r2, r2, #2
 80034c8:	611a      	str	r2, [r3, #16]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6919      	ldr	r1, [r3, #16]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	611a      	str	r2, [r3, #16]
 80034dc:	e014      	b.n	8003508 <HAL_ADC_Init+0x108>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	691a      	ldr	r2, [r3, #16]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	0092      	lsls	r2, r2, #2
 80034ea:	0892      	lsrs	r2, r2, #2
 80034ec:	611a      	str	r2, [r3, #16]
 80034ee:	4b79      	ldr	r3, [pc, #484]	@ (80036d4 <HAL_ADC_Init+0x2d4>)
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	4b78      	ldr	r3, [pc, #480]	@ (80036d4 <HAL_ADC_Init+0x2d4>)
 80034f4:	4978      	ldr	r1, [pc, #480]	@ (80036d8 <HAL_ADC_Init+0x2d8>)
 80034f6:	400a      	ands	r2, r1
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	4b76      	ldr	r3, [pc, #472]	@ (80036d4 <HAL_ADC_Init+0x2d4>)
 80034fc:	6819      	ldr	r1, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	4b74      	ldr	r3, [pc, #464]	@ (80036d4 <HAL_ADC_Init+0x2d4>)
 8003504:	430a      	orrs	r2, r1
 8003506:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2118      	movs	r1, #24
 8003514:	438a      	bics	r2, r1
 8003516:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	68d9      	ldr	r1, [r3, #12]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	689a      	ldr	r2, [r3, #8]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	430a      	orrs	r2, r1
 8003528:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800352a:	4b6a      	ldr	r3, [pc, #424]	@ (80036d4 <HAL_ADC_Init+0x2d4>)
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	4b69      	ldr	r3, [pc, #420]	@ (80036d4 <HAL_ADC_Init+0x2d4>)
 8003530:	496a      	ldr	r1, [pc, #424]	@ (80036dc <HAL_ADC_Init+0x2dc>)
 8003532:	400a      	ands	r2, r1
 8003534:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8003536:	4b67      	ldr	r3, [pc, #412]	@ (80036d4 <HAL_ADC_Init+0x2d4>)
 8003538:	6819      	ldr	r1, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800353e:	065a      	lsls	r2, r3, #25
 8003540:	4b64      	ldr	r3, [pc, #400]	@ (80036d4 <HAL_ADC_Init+0x2d4>)
 8003542:	430a      	orrs	r2, r1
 8003544:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	2380      	movs	r3, #128	@ 0x80
 800354e:	055b      	lsls	r3, r3, #21
 8003550:	4013      	ands	r3, r2
 8003552:	d108      	bne.n	8003566 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	689a      	ldr	r2, [r3, #8]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2180      	movs	r1, #128	@ 0x80
 8003560:	0549      	lsls	r1, r1, #21
 8003562:	430a      	orrs	r2, r1
 8003564:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68da      	ldr	r2, [r3, #12]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	495b      	ldr	r1, [pc, #364]	@ (80036e0 <HAL_ADC_Init+0x2e0>)
 8003572:	400a      	ands	r2, r1
 8003574:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68d9      	ldr	r1, [r3, #12]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	2b02      	cmp	r3, #2
 8003586:	d101      	bne.n	800358c <HAL_ADC_Init+0x18c>
 8003588:	2304      	movs	r3, #4
 800358a:	e000      	b.n	800358e <HAL_ADC_Init+0x18e>
 800358c:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800358e:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2020      	movs	r0, #32
 8003594:	5c1b      	ldrb	r3, [r3, r0]
 8003596:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003598:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	202c      	movs	r0, #44	@ 0x2c
 800359e:	5c1b      	ldrb	r3, [r3, r0]
 80035a0:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80035a2:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80035a8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80035b0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69db      	ldr	r3, [r3, #28]
 80035b6:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80035b8:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	430a      	orrs	r2, r1
 80035c0:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035c6:	23c2      	movs	r3, #194	@ 0xc2
 80035c8:	33ff      	adds	r3, #255	@ 0xff
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d00b      	beq.n	80035e6 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68d9      	ldr	r1, [r3, #12]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80035dc:	431a      	orrs	r2, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2221      	movs	r2, #33	@ 0x21
 80035ea:	5c9b      	ldrb	r3, [r3, r2]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d11a      	bne.n	8003626 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2220      	movs	r2, #32
 80035f4:	5c9b      	ldrb	r3, [r3, r2]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d109      	bne.n	800360e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68da      	ldr	r2, [r3, #12]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2180      	movs	r1, #128	@ 0x80
 8003606:	0249      	lsls	r1, r1, #9
 8003608:	430a      	orrs	r2, r1
 800360a:	60da      	str	r2, [r3, #12]
 800360c:	e00b      	b.n	8003626 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003612:	2220      	movs	r2, #32
 8003614:	431a      	orrs	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361e:	2201      	movs	r2, #1
 8003620:	431a      	orrs	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362a:	2b01      	cmp	r3, #1
 800362c:	d11f      	bne.n	800366e <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	492a      	ldr	r1, [pc, #168]	@ (80036e4 <HAL_ADC_Init+0x2e4>)
 800363a:	400a      	ands	r2, r1
 800363c:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6919      	ldr	r1, [r3, #16]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800364c:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8003652:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	430a      	orrs	r2, r1
 800365a:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	691a      	ldr	r2, [r3, #16]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2101      	movs	r1, #1
 8003668:	430a      	orrs	r2, r1
 800366a:	611a      	str	r2, [r3, #16]
 800366c:	e00e      	b.n	800368c <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	2201      	movs	r2, #1
 8003676:	4013      	ands	r3, r2
 8003678:	2b01      	cmp	r3, #1
 800367a:	d107      	bne.n	800368c <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	691a      	ldr	r2, [r3, #16]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2101      	movs	r1, #1
 8003688:	438a      	bics	r2, r1
 800368a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	695a      	ldr	r2, [r3, #20]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2107      	movs	r1, #7
 8003698:	438a      	bics	r2, r1
 800369a:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6959      	ldr	r1, [r3, #20]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b8:	2203      	movs	r2, #3
 80036ba:	4393      	bics	r3, r2
 80036bc:	2201      	movs	r2, #1
 80036be:	431a      	orrs	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	0018      	movs	r0, r3
 80036c8:	46bd      	mov	sp, r7
 80036ca:	b002      	add	sp, #8
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	46c0      	nop			@ (mov r8, r8)
 80036d0:	fffffefd 	.word	0xfffffefd
 80036d4:	40012708 	.word	0x40012708
 80036d8:	ffc3ffff 	.word	0xffc3ffff
 80036dc:	fdffffff 	.word	0xfdffffff
 80036e0:	fffe0219 	.word	0xfffe0219
 80036e4:	fffffc03 	.word	0xfffffc03

080036e8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80036e8:	b590      	push	{r4, r7, lr}
 80036ea:	b085      	sub	sp, #20
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036f0:	230f      	movs	r3, #15
 80036f2:	18fb      	adds	r3, r7, r3
 80036f4:	2200      	movs	r2, #0
 80036f6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	2204      	movs	r2, #4
 8003700:	4013      	ands	r3, r2
 8003702:	d138      	bne.n	8003776 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2250      	movs	r2, #80	@ 0x50
 8003708:	5c9b      	ldrb	r3, [r3, r2]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d101      	bne.n	8003712 <HAL_ADC_Start+0x2a>
 800370e:	2302      	movs	r3, #2
 8003710:	e038      	b.n	8003784 <HAL_ADC_Start+0x9c>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2250      	movs	r2, #80	@ 0x50
 8003716:	2101      	movs	r1, #1
 8003718:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d007      	beq.n	8003732 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003722:	230f      	movs	r3, #15
 8003724:	18fc      	adds	r4, r7, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	0018      	movs	r0, r3
 800372a:	f000 f99f 	bl	8003a6c <ADC_Enable>
 800372e:	0003      	movs	r3, r0
 8003730:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003732:	230f      	movs	r3, #15
 8003734:	18fb      	adds	r3, r7, r3
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d120      	bne.n	800377e <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003740:	4a12      	ldr	r2, [pc, #72]	@ (800378c <HAL_ADC_Start+0xa4>)
 8003742:	4013      	ands	r3, r2
 8003744:	2280      	movs	r2, #128	@ 0x80
 8003746:	0052      	lsls	r2, r2, #1
 8003748:	431a      	orrs	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2250      	movs	r2, #80	@ 0x50
 8003758:	2100      	movs	r1, #0
 800375a:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	221c      	movs	r2, #28
 8003762:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2104      	movs	r1, #4
 8003770:	430a      	orrs	r2, r1
 8003772:	609a      	str	r2, [r3, #8]
 8003774:	e003      	b.n	800377e <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003776:	230f      	movs	r3, #15
 8003778:	18fb      	adds	r3, r7, r3
 800377a:	2202      	movs	r2, #2
 800377c:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800377e:	230f      	movs	r3, #15
 8003780:	18fb      	adds	r3, r7, r3
 8003782:	781b      	ldrb	r3, [r3, #0]
}
 8003784:	0018      	movs	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	b005      	add	sp, #20
 800378a:	bd90      	pop	{r4, r7, pc}
 800378c:	fffff0fe 	.word	0xfffff0fe

08003790 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003790:	b5b0      	push	{r4, r5, r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003798:	230f      	movs	r3, #15
 800379a:	18fb      	adds	r3, r7, r3
 800379c:	2200      	movs	r2, #0
 800379e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2250      	movs	r2, #80	@ 0x50
 80037a4:	5c9b      	ldrb	r3, [r3, r2]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d101      	bne.n	80037ae <HAL_ADC_Stop+0x1e>
 80037aa:	2302      	movs	r3, #2
 80037ac:	e029      	b.n	8003802 <HAL_ADC_Stop+0x72>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2250      	movs	r2, #80	@ 0x50
 80037b2:	2101      	movs	r1, #1
 80037b4:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80037b6:	250f      	movs	r5, #15
 80037b8:	197c      	adds	r4, r7, r5
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	0018      	movs	r0, r3
 80037be:	f000 fa24 	bl	8003c0a <ADC_ConversionStop>
 80037c2:	0003      	movs	r3, r0
 80037c4:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80037c6:	197b      	adds	r3, r7, r5
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d112      	bne.n	80037f4 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80037ce:	197c      	adds	r4, r7, r5
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	0018      	movs	r0, r3
 80037d4:	f000 f9b2 	bl	8003b3c <ADC_Disable>
 80037d8:	0003      	movs	r3, r0
 80037da:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80037dc:	197b      	adds	r3, r7, r5
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d107      	bne.n	80037f4 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e8:	4a08      	ldr	r2, [pc, #32]	@ (800380c <HAL_ADC_Stop+0x7c>)
 80037ea:	4013      	ands	r3, r2
 80037ec:	2201      	movs	r2, #1
 80037ee:	431a      	orrs	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2250      	movs	r2, #80	@ 0x50
 80037f8:	2100      	movs	r1, #0
 80037fa:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80037fc:	230f      	movs	r3, #15
 80037fe:	18fb      	adds	r3, r7, r3
 8003800:	781b      	ldrb	r3, [r3, #0]
}
 8003802:	0018      	movs	r0, r3
 8003804:	46bd      	mov	sp, r7
 8003806:	b004      	add	sp, #16
 8003808:	bdb0      	pop	{r4, r5, r7, pc}
 800380a:	46c0      	nop			@ (mov r8, r8)
 800380c:	fffffefe 	.word	0xfffffefe

08003810 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800381a:	2300      	movs	r3, #0
 800381c:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 800381e:	2300      	movs	r3, #0
 8003820:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	2b08      	cmp	r3, #8
 8003828:	d102      	bne.n	8003830 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800382a:	2308      	movs	r3, #8
 800382c:	60fb      	str	r3, [r7, #12]
 800382e:	e014      	b.n	800385a <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	2201      	movs	r2, #1
 8003838:	4013      	ands	r3, r2
 800383a:	2b01      	cmp	r3, #1
 800383c:	d10b      	bne.n	8003856 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003842:	2220      	movs	r2, #32
 8003844:	431a      	orrs	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2250      	movs	r2, #80	@ 0x50
 800384e:	2100      	movs	r1, #0
 8003850:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e072      	b.n	800393c <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8003856:	230c      	movs	r3, #12
 8003858:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800385a:	f7ff fda3 	bl	80033a4 <HAL_GetTick>
 800385e:	0003      	movs	r3, r0
 8003860:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003862:	e01f      	b.n	80038a4 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	3301      	adds	r3, #1
 8003868:	d01c      	beq.n	80038a4 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d007      	beq.n	8003880 <HAL_ADC_PollForConversion+0x70>
 8003870:	f7ff fd98 	bl	80033a4 <HAL_GetTick>
 8003874:	0002      	movs	r2, r0
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	429a      	cmp	r2, r3
 800387e:	d211      	bcs.n	80038a4 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	4013      	ands	r3, r2
 800388a:	d10b      	bne.n	80038a4 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003890:	2204      	movs	r2, #4
 8003892:	431a      	orrs	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2250      	movs	r2, #80	@ 0x50
 800389c:	2100      	movs	r1, #0
 800389e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e04b      	b.n	800393c <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68fa      	ldr	r2, [r7, #12]
 80038ac:	4013      	ands	r3, r2
 80038ae:	d0d9      	beq.n	8003864 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b4:	2280      	movs	r2, #128	@ 0x80
 80038b6:	0092      	lsls	r2, r2, #2
 80038b8:	431a      	orrs	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68da      	ldr	r2, [r3, #12]
 80038c4:	23c0      	movs	r3, #192	@ 0xc0
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	4013      	ands	r3, r2
 80038ca:	d12e      	bne.n	800392a <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2220      	movs	r2, #32
 80038d0:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d129      	bne.n	800392a <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2208      	movs	r2, #8
 80038de:	4013      	ands	r3, r2
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d122      	bne.n	800392a <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	2204      	movs	r2, #4
 80038ec:	4013      	ands	r3, r2
 80038ee:	d110      	bne.n	8003912 <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	210c      	movs	r1, #12
 80038fc:	438a      	bics	r2, r1
 80038fe:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003904:	4a0f      	ldr	r2, [pc, #60]	@ (8003944 <HAL_ADC_PollForConversion+0x134>)
 8003906:	4013      	ands	r3, r2
 8003908:	2201      	movs	r2, #1
 800390a:	431a      	orrs	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003910:	e00b      	b.n	800392a <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003916:	2220      	movs	r2, #32
 8003918:	431a      	orrs	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003922:	2201      	movs	r2, #1
 8003924:	431a      	orrs	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d103      	bne.n	800393a <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	220c      	movs	r2, #12
 8003938:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	0018      	movs	r0, r3
 800393e:	46bd      	mov	sp, r7
 8003940:	b004      	add	sp, #16
 8003942:	bd80      	pop	{r7, pc}
 8003944:	fffffefe 	.word	0xfffffefe

08003948 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003956:	0018      	movs	r0, r3
 8003958:	46bd      	mov	sp, r7
 800395a:	b002      	add	sp, #8
 800395c:	bd80      	pop	{r7, pc}
	...

08003960 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2250      	movs	r2, #80	@ 0x50
 800396e:	5c9b      	ldrb	r3, [r3, r2]
 8003970:	2b01      	cmp	r3, #1
 8003972:	d101      	bne.n	8003978 <HAL_ADC_ConfigChannel+0x18>
 8003974:	2302      	movs	r3, #2
 8003976:	e06c      	b.n	8003a52 <HAL_ADC_ConfigChannel+0xf2>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2250      	movs	r2, #80	@ 0x50
 800397c:	2101      	movs	r1, #1
 800397e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	2204      	movs	r2, #4
 8003988:	4013      	ands	r3, r2
 800398a:	d00b      	beq.n	80039a4 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003990:	2220      	movs	r2, #32
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2250      	movs	r2, #80	@ 0x50
 800399c:	2100      	movs	r1, #0
 800399e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e056      	b.n	8003a52 <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	4a2c      	ldr	r2, [pc, #176]	@ (8003a5c <HAL_ADC_ConfigChannel+0xfc>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d028      	beq.n	8003a00 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	035b      	lsls	r3, r3, #13
 80039ba:	0b5a      	lsrs	r2, r3, #13
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	430a      	orrs	r2, r1
 80039c2:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	2380      	movs	r3, #128	@ 0x80
 80039ca:	02db      	lsls	r3, r3, #11
 80039cc:	4013      	ands	r3, r2
 80039ce:	d009      	beq.n	80039e4 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 80039d0:	4b23      	ldr	r3, [pc, #140]	@ (8003a60 <HAL_ADC_ConfigChannel+0x100>)
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	4b22      	ldr	r3, [pc, #136]	@ (8003a60 <HAL_ADC_ConfigChannel+0x100>)
 80039d6:	2180      	movs	r1, #128	@ 0x80
 80039d8:	0409      	lsls	r1, r1, #16
 80039da:	430a      	orrs	r2, r1
 80039dc:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80039de:	200a      	movs	r0, #10
 80039e0:	f000 f960 	bl	8003ca4 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	2380      	movs	r3, #128	@ 0x80
 80039ea:	029b      	lsls	r3, r3, #10
 80039ec:	4013      	ands	r3, r2
 80039ee:	d02b      	beq.n	8003a48 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80039f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a60 <HAL_ADC_ConfigChannel+0x100>)
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a60 <HAL_ADC_ConfigChannel+0x100>)
 80039f6:	2180      	movs	r1, #128	@ 0x80
 80039f8:	03c9      	lsls	r1, r1, #15
 80039fa:	430a      	orrs	r2, r1
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	e023      	b.n	8003a48 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	035b      	lsls	r3, r3, #13
 8003a0c:	0b5b      	lsrs	r3, r3, #13
 8003a0e:	43d9      	mvns	r1, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	400a      	ands	r2, r1
 8003a16:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	2380      	movs	r3, #128	@ 0x80
 8003a1e:	02db      	lsls	r3, r3, #11
 8003a20:	4013      	ands	r3, r2
 8003a22:	d005      	beq.n	8003a30 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8003a24:	4b0e      	ldr	r3, [pc, #56]	@ (8003a60 <HAL_ADC_ConfigChannel+0x100>)
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	4b0d      	ldr	r3, [pc, #52]	@ (8003a60 <HAL_ADC_ConfigChannel+0x100>)
 8003a2a:	490e      	ldr	r1, [pc, #56]	@ (8003a64 <HAL_ADC_ConfigChannel+0x104>)
 8003a2c:	400a      	ands	r2, r1
 8003a2e:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	2380      	movs	r3, #128	@ 0x80
 8003a36:	029b      	lsls	r3, r3, #10
 8003a38:	4013      	ands	r3, r2
 8003a3a:	d005      	beq.n	8003a48 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8003a3c:	4b08      	ldr	r3, [pc, #32]	@ (8003a60 <HAL_ADC_ConfigChannel+0x100>)
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	4b07      	ldr	r3, [pc, #28]	@ (8003a60 <HAL_ADC_ConfigChannel+0x100>)
 8003a42:	4909      	ldr	r1, [pc, #36]	@ (8003a68 <HAL_ADC_ConfigChannel+0x108>)
 8003a44:	400a      	ands	r2, r1
 8003a46:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2250      	movs	r2, #80	@ 0x50
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	0018      	movs	r0, r3
 8003a54:	46bd      	mov	sp, r7
 8003a56:	b002      	add	sp, #8
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	46c0      	nop			@ (mov r8, r8)
 8003a5c:	00001001 	.word	0x00001001
 8003a60:	40012708 	.word	0x40012708
 8003a64:	ff7fffff 	.word	0xff7fffff
 8003a68:	ffbfffff 	.word	0xffbfffff

08003a6c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	2203      	movs	r2, #3
 8003a80:	4013      	ands	r3, r2
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d108      	bne.n	8003a98 <ADC_Enable+0x2c>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	4013      	ands	r3, r2
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d101      	bne.n	8003a98 <ADC_Enable+0x2c>
 8003a94:	2301      	movs	r3, #1
 8003a96:	e000      	b.n	8003a9a <ADC_Enable+0x2e>
 8003a98:	2300      	movs	r3, #0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d146      	bne.n	8003b2c <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	4a24      	ldr	r2, [pc, #144]	@ (8003b38 <ADC_Enable+0xcc>)
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	d00d      	beq.n	8003ac6 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aae:	2210      	movs	r2, #16
 8003ab0:	431a      	orrs	r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aba:	2201      	movs	r2, #1
 8003abc:	431a      	orrs	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e033      	b.n	8003b2e <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8003ad6:	2001      	movs	r0, #1
 8003ad8:	f000 f8e4 	bl	8003ca4 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003adc:	f7ff fc62 	bl	80033a4 <HAL_GetTick>
 8003ae0:	0003      	movs	r3, r0
 8003ae2:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003ae4:	e01b      	b.n	8003b1e <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ae6:	f7ff fc5d 	bl	80033a4 <HAL_GetTick>
 8003aea:	0002      	movs	r2, r0
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b0a      	cmp	r3, #10
 8003af2:	d914      	bls.n	8003b1e <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2201      	movs	r2, #1
 8003afc:	4013      	ands	r3, r2
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d00d      	beq.n	8003b1e <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b06:	2210      	movs	r2, #16
 8003b08:	431a      	orrs	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b12:	2201      	movs	r2, #1
 8003b14:	431a      	orrs	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e007      	b.n	8003b2e <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2201      	movs	r2, #1
 8003b26:	4013      	ands	r3, r2
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d1dc      	bne.n	8003ae6 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	0018      	movs	r0, r3
 8003b30:	46bd      	mov	sp, r7
 8003b32:	b004      	add	sp, #16
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	46c0      	nop			@ (mov r8, r8)
 8003b38:	80000017 	.word	0x80000017

08003b3c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	2203      	movs	r2, #3
 8003b50:	4013      	ands	r3, r2
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d108      	bne.n	8003b68 <ADC_Disable+0x2c>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	4013      	ands	r3, r2
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d101      	bne.n	8003b68 <ADC_Disable+0x2c>
 8003b64:	2301      	movs	r3, #1
 8003b66:	e000      	b.n	8003b6a <ADC_Disable+0x2e>
 8003b68:	2300      	movs	r3, #0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d048      	beq.n	8003c00 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	2205      	movs	r2, #5
 8003b76:	4013      	ands	r3, r2
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d110      	bne.n	8003b9e <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2102      	movs	r1, #2
 8003b88:	430a      	orrs	r2, r1
 8003b8a:	609a      	str	r2, [r3, #8]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2203      	movs	r2, #3
 8003b92:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b94:	f7ff fc06 	bl	80033a4 <HAL_GetTick>
 8003b98:	0003      	movs	r3, r0
 8003b9a:	60fb      	str	r3, [r7, #12]

    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b9c:	e029      	b.n	8003bf2 <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba2:	2210      	movs	r2, #16
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bae:	2201      	movs	r2, #1
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e023      	b.n	8003c02 <ADC_Disable+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003bba:	f7ff fbf3 	bl	80033a4 <HAL_GetTick>
 8003bbe:	0002      	movs	r2, r0
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	2b0a      	cmp	r3, #10
 8003bc6:	d914      	bls.n	8003bf2 <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d10d      	bne.n	8003bf2 <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bda:	2210      	movs	r2, #16
 8003bdc:	431a      	orrs	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be6:	2201      	movs	r2, #1
 8003be8:	431a      	orrs	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e007      	b.n	8003c02 <ADC_Disable+0xc6>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d0dc      	beq.n	8003bba <ADC_Disable+0x7e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	0018      	movs	r0, r3
 8003c04:	46bd      	mov	sp, r7
 8003c06:	b004      	add	sp, #16
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b084      	sub	sp, #16
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c12:	2300      	movs	r3, #0
 8003c14:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	2204      	movs	r2, #4
 8003c1e:	4013      	ands	r3, r2
 8003c20:	d03a      	beq.n	8003c98 <ADC_ConversionStop+0x8e>
  {

    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2204      	movs	r2, #4
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b04      	cmp	r3, #4
 8003c2e:	d10d      	bne.n	8003c4c <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	2202      	movs	r2, #2
 8003c38:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8003c3a:	d107      	bne.n	8003c4c <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2110      	movs	r1, #16
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	609a      	str	r2, [r3, #8]
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c4c:	f7ff fbaa 	bl	80033a4 <HAL_GetTick>
 8003c50:	0003      	movs	r3, r0
 8003c52:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003c54:	e01a      	b.n	8003c8c <ADC_ConversionStop+0x82>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003c56:	f7ff fba5 	bl	80033a4 <HAL_GetTick>
 8003c5a:	0002      	movs	r2, r0
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b0a      	cmp	r3, #10
 8003c62:	d913      	bls.n	8003c8c <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	2204      	movs	r2, #4
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	d00d      	beq.n	8003c8c <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c74:	2210      	movs	r2, #16
 8003c76:	431a      	orrs	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c80:	2201      	movs	r2, #1
 8003c82:	431a      	orrs	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e006      	b.n	8003c9a <ADC_ConversionStop+0x90>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	2204      	movs	r2, #4
 8003c94:	4013      	ands	r3, r2
 8003c96:	d1de      	bne.n	8003c56 <ADC_ConversionStop+0x4c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	0018      	movs	r0, r3
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	b004      	add	sp, #16
 8003ca0:	bd80      	pop	{r7, pc}
	...

08003ca4 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8003cac:	4b0b      	ldr	r3, [pc, #44]	@ (8003cdc <ADC_DelayMicroSecond+0x38>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	490b      	ldr	r1, [pc, #44]	@ (8003ce0 <ADC_DelayMicroSecond+0x3c>)
 8003cb2:	0018      	movs	r0, r3
 8003cb4:	f7fc fa30 	bl	8000118 <__udivsi3>
 8003cb8:	0003      	movs	r3, r0
 8003cba:	001a      	movs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4353      	muls	r3, r2
 8003cc0:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8003cc2:	e002      	b.n	8003cca <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1f9      	bne.n	8003cc4 <ADC_DelayMicroSecond+0x20>
  }
}
 8003cd0:	46c0      	nop			@ (mov r8, r8)
 8003cd2:	46c0      	nop			@ (mov r8, r8)
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	b004      	add	sp, #16
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	46c0      	nop			@ (mov r8, r8)
 8003cdc:	20000084 	.word	0x20000084
 8003ce0:	000f4240 	.word	0x000f4240

08003ce4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	0002      	movs	r2, r0
 8003cec:	1dfb      	adds	r3, r7, #7
 8003cee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003cf0:	1dfb      	adds	r3, r7, #7
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	2b7f      	cmp	r3, #127	@ 0x7f
 8003cf6:	d809      	bhi.n	8003d0c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cf8:	1dfb      	adds	r3, r7, #7
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	001a      	movs	r2, r3
 8003cfe:	231f      	movs	r3, #31
 8003d00:	401a      	ands	r2, r3
 8003d02:	4b04      	ldr	r3, [pc, #16]	@ (8003d14 <__NVIC_EnableIRQ+0x30>)
 8003d04:	2101      	movs	r1, #1
 8003d06:	4091      	lsls	r1, r2
 8003d08:	000a      	movs	r2, r1
 8003d0a:	601a      	str	r2, [r3, #0]
  }
}
 8003d0c:	46c0      	nop			@ (mov r8, r8)
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	b002      	add	sp, #8
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	e000e100 	.word	0xe000e100

08003d18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d18:	b590      	push	{r4, r7, lr}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	0002      	movs	r2, r0
 8003d20:	6039      	str	r1, [r7, #0]
 8003d22:	1dfb      	adds	r3, r7, #7
 8003d24:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003d26:	1dfb      	adds	r3, r7, #7
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	2b7f      	cmp	r3, #127	@ 0x7f
 8003d2c:	d828      	bhi.n	8003d80 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d2e:	4a2f      	ldr	r2, [pc, #188]	@ (8003dec <__NVIC_SetPriority+0xd4>)
 8003d30:	1dfb      	adds	r3, r7, #7
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	b25b      	sxtb	r3, r3
 8003d36:	089b      	lsrs	r3, r3, #2
 8003d38:	33c0      	adds	r3, #192	@ 0xc0
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	589b      	ldr	r3, [r3, r2]
 8003d3e:	1dfa      	adds	r2, r7, #7
 8003d40:	7812      	ldrb	r2, [r2, #0]
 8003d42:	0011      	movs	r1, r2
 8003d44:	2203      	movs	r2, #3
 8003d46:	400a      	ands	r2, r1
 8003d48:	00d2      	lsls	r2, r2, #3
 8003d4a:	21ff      	movs	r1, #255	@ 0xff
 8003d4c:	4091      	lsls	r1, r2
 8003d4e:	000a      	movs	r2, r1
 8003d50:	43d2      	mvns	r2, r2
 8003d52:	401a      	ands	r2, r3
 8003d54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	019b      	lsls	r3, r3, #6
 8003d5a:	22ff      	movs	r2, #255	@ 0xff
 8003d5c:	401a      	ands	r2, r3
 8003d5e:	1dfb      	adds	r3, r7, #7
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	0018      	movs	r0, r3
 8003d64:	2303      	movs	r3, #3
 8003d66:	4003      	ands	r3, r0
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d6c:	481f      	ldr	r0, [pc, #124]	@ (8003dec <__NVIC_SetPriority+0xd4>)
 8003d6e:	1dfb      	adds	r3, r7, #7
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	b25b      	sxtb	r3, r3
 8003d74:	089b      	lsrs	r3, r3, #2
 8003d76:	430a      	orrs	r2, r1
 8003d78:	33c0      	adds	r3, #192	@ 0xc0
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003d7e:	e031      	b.n	8003de4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d80:	4a1b      	ldr	r2, [pc, #108]	@ (8003df0 <__NVIC_SetPriority+0xd8>)
 8003d82:	1dfb      	adds	r3, r7, #7
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	0019      	movs	r1, r3
 8003d88:	230f      	movs	r3, #15
 8003d8a:	400b      	ands	r3, r1
 8003d8c:	3b08      	subs	r3, #8
 8003d8e:	089b      	lsrs	r3, r3, #2
 8003d90:	3306      	adds	r3, #6
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	18d3      	adds	r3, r2, r3
 8003d96:	3304      	adds	r3, #4
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	1dfa      	adds	r2, r7, #7
 8003d9c:	7812      	ldrb	r2, [r2, #0]
 8003d9e:	0011      	movs	r1, r2
 8003da0:	2203      	movs	r2, #3
 8003da2:	400a      	ands	r2, r1
 8003da4:	00d2      	lsls	r2, r2, #3
 8003da6:	21ff      	movs	r1, #255	@ 0xff
 8003da8:	4091      	lsls	r1, r2
 8003daa:	000a      	movs	r2, r1
 8003dac:	43d2      	mvns	r2, r2
 8003dae:	401a      	ands	r2, r3
 8003db0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	019b      	lsls	r3, r3, #6
 8003db6:	22ff      	movs	r2, #255	@ 0xff
 8003db8:	401a      	ands	r2, r3
 8003dba:	1dfb      	adds	r3, r7, #7
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	0018      	movs	r0, r3
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	4003      	ands	r3, r0
 8003dc4:	00db      	lsls	r3, r3, #3
 8003dc6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003dc8:	4809      	ldr	r0, [pc, #36]	@ (8003df0 <__NVIC_SetPriority+0xd8>)
 8003dca:	1dfb      	adds	r3, r7, #7
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	001c      	movs	r4, r3
 8003dd0:	230f      	movs	r3, #15
 8003dd2:	4023      	ands	r3, r4
 8003dd4:	3b08      	subs	r3, #8
 8003dd6:	089b      	lsrs	r3, r3, #2
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	3306      	adds	r3, #6
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	18c3      	adds	r3, r0, r3
 8003de0:	3304      	adds	r3, #4
 8003de2:	601a      	str	r2, [r3, #0]
}
 8003de4:	46c0      	nop			@ (mov r8, r8)
 8003de6:	46bd      	mov	sp, r7
 8003de8:	b003      	add	sp, #12
 8003dea:	bd90      	pop	{r4, r7, pc}
 8003dec:	e000e100 	.word	0xe000e100
 8003df0:	e000ed00 	.word	0xe000ed00

08003df4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	1e5a      	subs	r2, r3, #1
 8003e00:	2380      	movs	r3, #128	@ 0x80
 8003e02:	045b      	lsls	r3, r3, #17
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d301      	bcc.n	8003e0c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e010      	b.n	8003e2e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8003e38 <SysTick_Config+0x44>)
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	3a01      	subs	r2, #1
 8003e12:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e14:	2301      	movs	r3, #1
 8003e16:	425b      	negs	r3, r3
 8003e18:	2103      	movs	r1, #3
 8003e1a:	0018      	movs	r0, r3
 8003e1c:	f7ff ff7c 	bl	8003d18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e20:	4b05      	ldr	r3, [pc, #20]	@ (8003e38 <SysTick_Config+0x44>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e26:	4b04      	ldr	r3, [pc, #16]	@ (8003e38 <SysTick_Config+0x44>)
 8003e28:	2207      	movs	r2, #7
 8003e2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e2c:	2300      	movs	r3, #0
}
 8003e2e:	0018      	movs	r0, r3
 8003e30:	46bd      	mov	sp, r7
 8003e32:	b002      	add	sp, #8
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	46c0      	nop			@ (mov r8, r8)
 8003e38:	e000e010 	.word	0xe000e010

08003e3c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60b9      	str	r1, [r7, #8]
 8003e44:	607a      	str	r2, [r7, #4]
 8003e46:	210f      	movs	r1, #15
 8003e48:	187b      	adds	r3, r7, r1
 8003e4a:	1c02      	adds	r2, r0, #0
 8003e4c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003e4e:	68ba      	ldr	r2, [r7, #8]
 8003e50:	187b      	adds	r3, r7, r1
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	b25b      	sxtb	r3, r3
 8003e56:	0011      	movs	r1, r2
 8003e58:	0018      	movs	r0, r3
 8003e5a:	f7ff ff5d 	bl	8003d18 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8003e5e:	46c0      	nop			@ (mov r8, r8)
 8003e60:	46bd      	mov	sp, r7
 8003e62:	b004      	add	sp, #16
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b082      	sub	sp, #8
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	0002      	movs	r2, r0
 8003e6e:	1dfb      	adds	r3, r7, #7
 8003e70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e72:	1dfb      	adds	r3, r7, #7
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	b25b      	sxtb	r3, r3
 8003e78:	0018      	movs	r0, r3
 8003e7a:	f7ff ff33 	bl	8003ce4 <__NVIC_EnableIRQ>
}
 8003e7e:	46c0      	nop			@ (mov r8, r8)
 8003e80:	46bd      	mov	sp, r7
 8003e82:	b002      	add	sp, #8
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b082      	sub	sp, #8
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	0018      	movs	r0, r3
 8003e92:	f7ff ffaf 	bl	8003df4 <SysTick_Config>
 8003e96:	0003      	movs	r3, r0
}
 8003e98:	0018      	movs	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b002      	add	sp, #8
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e015      	b.n	8003ede <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	791b      	ldrb	r3, [r3, #4]
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d106      	bne.n	8003eca <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	0018      	movs	r0, r3
 8003ec6:	f7ff f851 	bl	8002f6c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2202      	movs	r2, #2
 8003ece:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	0018      	movs	r0, r3
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	b002      	add	sp, #8
 8003ee4:	bd80      	pop	{r7, pc}
	...

08003ee8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (STM32L07x/STM32L08x only)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	617b      	str	r3, [r7, #20]
 8003ef8:	2300      	movs	r3, #0
 8003efa:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	795b      	ldrb	r3, [r3, #5]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d101      	bne.n	8003f08 <HAL_DAC_ConfigChannel+0x20>
 8003f04:	2302      	movs	r3, #2
 8003f06:	e035      	b.n	8003f74 <HAL_DAC_ConfigChannel+0x8c>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2202      	movs	r2, #2
 8003f12:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8003f1c:	4a17      	ldr	r2, [pc, #92]	@ (8003f7c <HAL_DAC_ConfigChannel+0x94>)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	409a      	lsls	r2, r3
 8003f22:	0013      	movs	r3, r2
 8003f24:	43da      	mvns	r2, r3
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	409a      	lsls	r2, r3
 8003f3e:	0013      	movs	r3, r2
 8003f40:	697a      	ldr	r2, [r7, #20]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	21c0      	movs	r1, #192	@ 0xc0
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4099      	lsls	r1, r3
 8003f5a:	000b      	movs	r3, r1
 8003f5c:	43d9      	mvns	r1, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	400a      	ands	r2, r1
 8003f64:	601a      	str	r2, [r3, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	0018      	movs	r0, r3
 8003f76:	46bd      	mov	sp, r7
 8003f78:	b006      	add	sp, #24
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	00000ffe 	.word	0x00000ffe

08003f80 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	60fb      	str	r3, [r7, #12]
 8003f8e:	2300      	movs	r3, #0
 8003f90:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	795b      	ldrb	r3, [r3, #5]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d101      	bne.n	8003f9e <HAL_DAC_Start+0x1e>
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	e054      	b.n	8004048 <HAL_DAC_Start+0xc8>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6819      	ldr	r1, [r3, #0]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	409a      	lsls	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	601a      	str	r2, [r3, #0]

  if(Channel == DAC_CHANNEL_1)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d11a      	bne.n	8003ffa <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2204      	movs	r2, #4
 8003fcc:	4013      	ands	r3, r2
 8003fce:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2238      	movs	r2, #56	@ 0x38
 8003fd8:	4013      	ands	r3, r2
 8003fda:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2b04      	cmp	r3, #4
 8003fe0:	d12b      	bne.n	800403a <HAL_DAC_Start+0xba>
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	2b38      	cmp	r3, #56	@ 0x38
 8003fe6:	d128      	bne.n	800403a <HAL_DAC_Start+0xba>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2101      	movs	r1, #1
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	605a      	str	r2, [r3, #4]
 8003ff8:	e01f      	b.n	800403a <HAL_DAC_Start+0xba>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	2380      	movs	r3, #128	@ 0x80
 8004002:	02db      	lsls	r3, r3, #11
 8004004:	4013      	ands	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	23e0      	movs	r3, #224	@ 0xe0
 8004010:	039b      	lsls	r3, r3, #14
 8004012:	4013      	ands	r3, r2
 8004014:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	2380      	movs	r3, #128	@ 0x80
 800401a:	02db      	lsls	r3, r3, #11
 800401c:	429a      	cmp	r2, r3
 800401e:	d10c      	bne.n	800403a <HAL_DAC_Start+0xba>
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	23e0      	movs	r3, #224	@ 0xe0
 8004024:	039b      	lsls	r3, r3, #14
 8004026:	429a      	cmp	r2, r3
 8004028:	d107      	bne.n	800403a <HAL_DAC_Start+0xba>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2102      	movs	r1, #2
 8004036:	430a      	orrs	r2, r1
 8004038:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	0018      	movs	r0, r3
 800404a:	46bd      	mov	sp, r7
 800404c:	b004      	add	sp, #16
 800404e:	bd80      	pop	{r7, pc}

08004050 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
 800405c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 800405e:	2300      	movs	r3, #0
 8004060:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance; 
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d105      	bne.n	800407a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	18d3      	adds	r3, r2, r3
 8004074:	3308      	adds	r3, #8
 8004076:	617b      	str	r3, [r7, #20]
 8004078:	e004      	b.n	8004084 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	18d3      	adds	r3, r2, r3
 8004080:	3314      	adds	r3, #20
 8004082:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	0018      	movs	r0, r3
 800408e:	46bd      	mov	sp, r7
 8004090:	b006      	add	sp, #24
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800409c:	230f      	movs	r3, #15
 800409e:	18fb      	adds	r3, r7, r3
 80040a0:	2200      	movs	r2, #0
 80040a2:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2225      	movs	r2, #37	@ 0x25
 80040a8:	5c9b      	ldrb	r3, [r3, r2]
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d008      	beq.n	80040c2 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2204      	movs	r2, #4
 80040b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2224      	movs	r2, #36	@ 0x24
 80040ba:	2100      	movs	r1, #0
 80040bc:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e024      	b.n	800410c <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	210e      	movs	r1, #14
 80040ce:	438a      	bics	r2, r1
 80040d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2101      	movs	r1, #1
 80040de:	438a      	bics	r2, r1
 80040e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e6:	221c      	movs	r2, #28
 80040e8:	401a      	ands	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ee:	2101      	movs	r1, #1
 80040f0:	4091      	lsls	r1, r2
 80040f2:	000a      	movs	r2, r1
 80040f4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2225      	movs	r2, #37	@ 0x25
 80040fa:	2101      	movs	r1, #1
 80040fc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2224      	movs	r2, #36	@ 0x24
 8004102:	2100      	movs	r1, #0
 8004104:	5499      	strb	r1, [r3, r2]

    return status;
 8004106:	230f      	movs	r3, #15
 8004108:	18fb      	adds	r3, r7, r3
 800410a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800410c:	0018      	movs	r0, r3
 800410e:	46bd      	mov	sp, r7
 8004110:	b004      	add	sp, #16
 8004112:	bd80      	pop	{r7, pc}

08004114 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800411c:	210f      	movs	r1, #15
 800411e:	187b      	adds	r3, r7, r1
 8004120:	2200      	movs	r2, #0
 8004122:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2225      	movs	r2, #37	@ 0x25
 8004128:	5c9b      	ldrb	r3, [r3, r2]
 800412a:	b2db      	uxtb	r3, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d006      	beq.n	800413e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2204      	movs	r2, #4
 8004134:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004136:	187b      	adds	r3, r7, r1
 8004138:	2201      	movs	r2, #1
 800413a:	701a      	strb	r2, [r3, #0]
 800413c:	e02a      	b.n	8004194 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	210e      	movs	r1, #14
 800414a:	438a      	bics	r2, r1
 800414c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2101      	movs	r1, #1
 800415a:	438a      	bics	r2, r1
 800415c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004162:	221c      	movs	r2, #28
 8004164:	401a      	ands	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416a:	2101      	movs	r1, #1
 800416c:	4091      	lsls	r1, r2
 800416e:	000a      	movs	r2, r1
 8004170:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2225      	movs	r2, #37	@ 0x25
 8004176:	2101      	movs	r1, #1
 8004178:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2224      	movs	r2, #36	@ 0x24
 800417e:	2100      	movs	r1, #0
 8004180:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004186:	2b00      	cmp	r3, #0
 8004188:	d004      	beq.n	8004194 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	0010      	movs	r0, r2
 8004192:	4798      	blx	r3
    }
  }
  return status;
 8004194:	230f      	movs	r3, #15
 8004196:	18fb      	adds	r3, r7, r3
 8004198:	781b      	ldrb	r3, [r3, #0]
}
 800419a:	0018      	movs	r0, r3
 800419c:	46bd      	mov	sp, r7
 800419e:	b004      	add	sp, #16
 80041a0:	bd80      	pop	{r7, pc}
	...

080041a4 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b082      	sub	sp, #8
 80041a8:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0;
 80041aa:	2300      	movs	r3, #0
 80041ac:	607b      	str	r3, [r7, #4]
   *           Note :The revId of the device can be retrieved via the HAL_GetREVID()
   *           function.
   *
   */

  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 80041ae:	4b62      	ldr	r3, [pc, #392]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 80041b0:	699a      	ldr	r2, [r3, #24]
 80041b2:	2380      	movs	r3, #128	@ 0x80
 80041b4:	005b      	lsls	r3, r3, #1
 80041b6:	401a      	ands	r2, r3
 80041b8:	2380      	movs	r3, #128	@ 0x80
 80041ba:	005b      	lsls	r3, r3, #1
 80041bc:	429a      	cmp	r2, r3
 80041be:	d035      	beq.n	800422c <HAL_FLASH_IRQHandler+0x88>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 80041c0:	4b5d      	ldr	r3, [pc, #372]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 80041c2:	699a      	ldr	r2, [r3, #24]
 80041c4:	2380      	movs	r3, #128	@ 0x80
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	401a      	ands	r2, r3
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 80041ca:	2380      	movs	r3, #128	@ 0x80
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d02c      	beq.n	800422c <HAL_FLASH_IRQHandler+0x88>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 80041d2:	4b59      	ldr	r3, [pc, #356]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 80041d4:	699a      	ldr	r2, [r3, #24]
 80041d6:	2380      	movs	r3, #128	@ 0x80
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 80041dc:	2380      	movs	r3, #128	@ 0x80
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d023      	beq.n	800422c <HAL_FLASH_IRQHandler+0x88>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 80041e4:	4b54      	ldr	r3, [pc, #336]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 80041e6:	699a      	ldr	r2, [r3, #24]
 80041e8:	2380      	movs	r3, #128	@ 0x80
 80041ea:	011b      	lsls	r3, r3, #4
 80041ec:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 80041ee:	2380      	movs	r3, #128	@ 0x80
 80041f0:	011b      	lsls	r3, r3, #4
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d01a      	beq.n	800422c <HAL_FLASH_IRQHandler+0x88>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 80041f6:	4b50      	ldr	r3, [pc, #320]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 80041f8:	699a      	ldr	r2, [r3, #24]
 80041fa:	2380      	movs	r3, #128	@ 0x80
 80041fc:	019b      	lsls	r3, r3, #6
 80041fe:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 8004200:	2380      	movs	r3, #128	@ 0x80
 8004202:	019b      	lsls	r3, r3, #6
 8004204:	429a      	cmp	r2, r3
 8004206:	d011      	beq.n	800422c <HAL_FLASH_IRQHandler+0x88>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8004208:	4b4b      	ldr	r3, [pc, #300]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 800420a:	699a      	ldr	r2, [r3, #24]
 800420c:	2380      	movs	r3, #128	@ 0x80
 800420e:	029b      	lsls	r3, r3, #10
 8004210:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 8004212:	2380      	movs	r3, #128	@ 0x80
 8004214:	029b      	lsls	r3, r3, #10
 8004216:	429a      	cmp	r2, r3
 8004218:	d008      	beq.n	800422c <HAL_FLASH_IRQHandler+0x88>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 800421a:	4b47      	ldr	r3, [pc, #284]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 800421c:	699a      	ldr	r2, [r3, #24]
 800421e:	2380      	movs	r3, #128	@ 0x80
 8004220:	025b      	lsls	r3, r3, #9
 8004222:	401a      	ands	r2, r3
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 8004224:	2380      	movs	r3, #128	@ 0x80
 8004226:	025b      	lsls	r3, r3, #9
 8004228:	429a      	cmp	r2, r3
 800422a:	d118      	bne.n	800425e <HAL_FLASH_IRQHandler+0xba>
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 800422c:	4b43      	ldr	r3, [pc, #268]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b01      	cmp	r3, #1
 8004234:	d107      	bne.n	8004246 <HAL_FLASH_IRQHandler+0xa2>
    {
      /* Return the faulty sector */
      addresstmp = pFlash.Page;
 8004236:	4b41      	ldr	r3, [pc, #260]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	607b      	str	r3, [r7, #4]
      pFlash.Page = 0xFFFFFFFFU;
 800423c:	4b3f      	ldr	r3, [pc, #252]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 800423e:	2201      	movs	r2, #1
 8004240:	4252      	negs	r2, r2
 8004242:	60da      	str	r2, [r3, #12]
 8004244:	e002      	b.n	800424c <HAL_FLASH_IRQHandler+0xa8>
    }
    else
    {
      /* Return the faulty address */
      addresstmp = pFlash.Address;
 8004246:	4b3d      	ldr	r3, [pc, #244]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	607b      	str	r3, [r7, #4]
    }
    /* Save the Error code */
    FLASH_SetErrorCode();
 800424c:	f000 f88e 	bl	800436c <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	0018      	movs	r0, r3
 8004254:	f000 f882 	bl	800435c <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004258:	4b38      	ldr	r3, [pc, #224]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 800425a:	2200      	movs	r2, #0
 800425c:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800425e:	4b36      	ldr	r3, [pc, #216]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	2202      	movs	r2, #2
 8004264:	4013      	ands	r3, r2
 8004266:	2b02      	cmp	r3, #2
 8004268:	d14e      	bne.n	8004308 <HAL_FLASH_IRQHandler+0x164>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800426a:	4b33      	ldr	r3, [pc, #204]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 800426c:	2202      	movs	r2, #2
 800426e:	619a      	str	r2, [r3, #24]
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8004270:	4b32      	ldr	r3, [pc, #200]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d046      	beq.n	8004308 <HAL_FLASH_IRQHandler+0x164>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 800427a:	4b30      	ldr	r3, [pc, #192]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	b2db      	uxtb	r3, r3
 8004280:	2b01      	cmp	r3, #1
 8004282:	d12f      	bne.n	80042e4 <HAL_FLASH_IRQHandler+0x140>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.NbPagesToErase--;
 8004284:	4b2d      	ldr	r3, [pc, #180]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	1e5a      	subs	r2, r3, #1
 800428a:	4b2c      	ldr	r3, [pc, #176]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 800428c:	605a      	str	r2, [r3, #4]

        /* Check if there are still pages to erase */
        if(pFlash.NbPagesToErase != 0U)
 800428e:	4b2b      	ldr	r3, [pc, #172]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d018      	beq.n	80042c8 <HAL_FLASH_IRQHandler+0x124>
        {
          addresstmp = pFlash.Page;
 8004296:	4b29      	ldr	r3, [pc, #164]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	0018      	movs	r0, r3
 80042a0:	f000 f854 	bl	800434c <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Page + FLASH_PAGE_SIZE;
 80042a4:	4b25      	ldr	r3, [pc, #148]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	3380      	adds	r3, #128	@ 0x80
 80042aa:	607b      	str	r3, [r7, #4]
          pFlash.Page = addresstmp;
 80042ac:	4b23      	ldr	r3, [pc, #140]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	60da      	str	r2, [r3, #12]

          /* If the erase operation is completed, disable the ERASE Bit */
          CLEAR_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 80042b2:	4b21      	ldr	r3, [pc, #132]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 80042b4:	685a      	ldr	r2, [r3, #4]
 80042b6:	4b20      	ldr	r3, [pc, #128]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 80042b8:	4921      	ldr	r1, [pc, #132]	@ (8004340 <HAL_FLASH_IRQHandler+0x19c>)
 80042ba:	400a      	ands	r2, r1
 80042bc:	605a      	str	r2, [r3, #4]

          FLASH_PageErase(addresstmp);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	0018      	movs	r0, r3
 80042c2:	f000 f8ef 	bl	80044a4 <FLASH_PageErase>
 80042c6:	e01f      	b.n	8004308 <HAL_FLASH_IRQHandler+0x164>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Page = addresstmp = 0xFFFFFFFFU;
 80042c8:	2301      	movs	r3, #1
 80042ca:	425b      	negs	r3, r3
 80042cc:	607b      	str	r3, [r7, #4]
 80042ce:	4b1b      	ldr	r3, [pc, #108]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	60da      	str	r2, [r3, #12]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80042d4:	4b19      	ldr	r3, [pc, #100]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	0018      	movs	r0, r3
 80042de:	f000 f835 	bl	800434c <HAL_FLASH_EndOfOperationCallback>
 80042e2:	e011      	b.n	8004308 <HAL_FLASH_IRQHandler+0x164>
        }
      }
      else
      {
          /* If the program operation is completed, disable the PROG Bit */
          CLEAR_BIT(FLASH->PECR, FLASH_PECR_PROG);
 80042e4:	4b14      	ldr	r3, [pc, #80]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	4b13      	ldr	r3, [pc, #76]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 80042ea:	2108      	movs	r1, #8
 80042ec:	438a      	bics	r2, r1
 80042ee:	605a      	str	r2, [r3, #4]

          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 80042f0:	4b12      	ldr	r3, [pc, #72]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	0018      	movs	r0, r3
 80042f6:	f000 f829 	bl	800434c <HAL_FLASH_EndOfOperationCallback>
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 80042fa:	4b10      	ldr	r3, [pc, #64]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 80042fc:	2201      	movs	r2, #1
 80042fe:	4252      	negs	r2, r2
 8004300:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004302:	4b0e      	ldr	r3, [pc, #56]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 8004304:	2200      	movs	r2, #0
 8004306:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8004308:	4b0c      	ldr	r3, [pc, #48]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	d10e      	bne.n	8004330 <HAL_FLASH_IRQHandler+0x18c>
  {
    /* Operation is completed, disable the PROG and ERASE */
    CLEAR_BIT(FLASH->PECR, (FLASH_PECR_ERASE | FLASH_PECR_PROG));
 8004312:	4b09      	ldr	r3, [pc, #36]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 8004314:	685a      	ldr	r2, [r3, #4]
 8004316:	4b08      	ldr	r3, [pc, #32]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 8004318:	490a      	ldr	r1, [pc, #40]	@ (8004344 <HAL_FLASH_IRQHandler+0x1a0>)
 800431a:	400a      	ands	r2, r1
 800431c:	605a      	str	r2, [r3, #4]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 800431e:	4b06      	ldr	r3, [pc, #24]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 8004320:	685a      	ldr	r2, [r3, #4]
 8004322:	4b05      	ldr	r3, [pc, #20]	@ (8004338 <HAL_FLASH_IRQHandler+0x194>)
 8004324:	4908      	ldr	r1, [pc, #32]	@ (8004348 <HAL_FLASH_IRQHandler+0x1a4>)
 8004326:	400a      	ands	r2, r1
 8004328:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 800432a:	4b04      	ldr	r3, [pc, #16]	@ (800433c <HAL_FLASH_IRQHandler+0x198>)
 800432c:	2200      	movs	r2, #0
 800432e:	741a      	strb	r2, [r3, #16]
  }
}
 8004330:	46c0      	nop			@ (mov r8, r8)
 8004332:	46bd      	mov	sp, r7
 8004334:	b002      	add	sp, #8
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40022000 	.word	0x40022000
 800433c:	200005e4 	.word	0x200005e4
 8004340:	fffffdff 	.word	0xfffffdff
 8004344:	fffffdf7 	.word	0xfffffdf7
 8004348:	fffcffff 	.word	0xfffcffff

0800434c <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8004354:	46c0      	nop			@ (mov r8, r8)
 8004356:	46bd      	mov	sp, r7
 8004358:	b002      	add	sp, #8
 800435a:	bd80      	pop	{r7, pc}

0800435c <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8004364:	46c0      	nop			@ (mov r8, r8)
 8004366:	46bd      	mov	sp, r7
 8004368:	b002      	add	sp, #8
 800436a:	bd80      	pop	{r7, pc}

0800436c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
  uint32_t flags = 0;
 8004372:	2300      	movs	r3, #0
 8004374:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004376:	4b49      	ldr	r3, [pc, #292]	@ (800449c <FLASH_SetErrorCode+0x130>)
 8004378:	699a      	ldr	r2, [r3, #24]
 800437a:	2380      	movs	r3, #128	@ 0x80
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	401a      	ands	r2, r3
 8004380:	2380      	movs	r3, #128	@ 0x80
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	429a      	cmp	r2, r3
 8004386:	d10a      	bne.n	800439e <FLASH_SetErrorCode+0x32>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004388:	4b45      	ldr	r3, [pc, #276]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 800438a:	695b      	ldr	r3, [r3, #20]
 800438c:	2202      	movs	r2, #2
 800438e:	431a      	orrs	r2, r3
 8004390:	4b43      	ldr	r3, [pc, #268]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 8004392:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_WRPERR;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2280      	movs	r2, #128	@ 0x80
 8004398:	0052      	lsls	r2, r2, #1
 800439a:	4313      	orrs	r3, r2
 800439c:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 800439e:	4b3f      	ldr	r3, [pc, #252]	@ (800449c <FLASH_SetErrorCode+0x130>)
 80043a0:	699a      	ldr	r2, [r3, #24]
 80043a2:	2380      	movs	r3, #128	@ 0x80
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	401a      	ands	r2, r3
 80043a8:	2380      	movs	r3, #128	@ 0x80
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d10a      	bne.n	80043c6 <FLASH_SetErrorCode+0x5a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80043b0:	4b3b      	ldr	r3, [pc, #236]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	2201      	movs	r2, #1
 80043b6:	431a      	orrs	r2, r3
 80043b8:	4b39      	ldr	r3, [pc, #228]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 80043ba:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_PGAERR;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2280      	movs	r2, #128	@ 0x80
 80043c0:	0092      	lsls	r2, r2, #2
 80043c2:	4313      	orrs	r3, r2
 80043c4:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 80043c6:	4b35      	ldr	r3, [pc, #212]	@ (800449c <FLASH_SetErrorCode+0x130>)
 80043c8:	699a      	ldr	r2, [r3, #24]
 80043ca:	2380      	movs	r3, #128	@ 0x80
 80043cc:	00db      	lsls	r3, r3, #3
 80043ce:	401a      	ands	r2, r3
 80043d0:	2380      	movs	r3, #128	@ 0x80
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d10a      	bne.n	80043ee <FLASH_SetErrorCode+0x82>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 80043d8:	4b31      	ldr	r3, [pc, #196]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	2208      	movs	r2, #8
 80043de:	431a      	orrs	r2, r3
 80043e0:	4b2f      	ldr	r3, [pc, #188]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 80043e2:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_SIZERR;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2280      	movs	r2, #128	@ 0x80
 80043e8:	00d2      	lsls	r2, r2, #3
 80043ea:	4313      	orrs	r3, r2
 80043ec:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80043ee:	4b2b      	ldr	r3, [pc, #172]	@ (800449c <FLASH_SetErrorCode+0x130>)
 80043f0:	699a      	ldr	r2, [r3, #24]
 80043f2:	2380      	movs	r3, #128	@ 0x80
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	401a      	ands	r2, r3
 80043f8:	2380      	movs	r3, #128	@ 0x80
 80043fa:	011b      	lsls	r3, r3, #4
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d10a      	bne.n	8004416 <FLASH_SetErrorCode+0xaa>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8004400:	4b27      	ldr	r3, [pc, #156]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	2204      	movs	r2, #4
 8004406:	431a      	orrs	r2, r3
 8004408:	4b25      	ldr	r3, [pc, #148]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 800440a:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_OPTVERR;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2280      	movs	r2, #128	@ 0x80
 8004410:	0112      	lsls	r2, r2, #4
 8004412:	4313      	orrs	r3, r2
 8004414:	607b      	str	r3, [r7, #4]
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 8004416:	4b21      	ldr	r3, [pc, #132]	@ (800449c <FLASH_SetErrorCode+0x130>)
 8004418:	699a      	ldr	r2, [r3, #24]
 800441a:	2380      	movs	r3, #128	@ 0x80
 800441c:	019b      	lsls	r3, r3, #6
 800441e:	401a      	ands	r2, r3
 8004420:	2380      	movs	r3, #128	@ 0x80
 8004422:	019b      	lsls	r3, r3, #6
 8004424:	429a      	cmp	r2, r3
 8004426:	d10a      	bne.n	800443e <FLASH_SetErrorCode+0xd2>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8004428:	4b1d      	ldr	r3, [pc, #116]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	2210      	movs	r2, #16
 800442e:	431a      	orrs	r2, r3
 8004430:	4b1b      	ldr	r3, [pc, #108]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 8004432:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_RDERR;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2280      	movs	r2, #128	@ 0x80
 8004438:	0192      	lsls	r2, r2, #6
 800443a:	4313      	orrs	r3, r2
 800443c:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 800443e:	4b17      	ldr	r3, [pc, #92]	@ (800449c <FLASH_SetErrorCode+0x130>)
 8004440:	699a      	ldr	r2, [r3, #24]
 8004442:	2380      	movs	r3, #128	@ 0x80
 8004444:	029b      	lsls	r3, r3, #10
 8004446:	401a      	ands	r2, r3
 8004448:	2380      	movs	r3, #128	@ 0x80
 800444a:	029b      	lsls	r3, r3, #10
 800444c:	429a      	cmp	r2, r3
 800444e:	d109      	bne.n	8004464 <FLASH_SetErrorCode+0xf8>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8004450:	4b13      	ldr	r3, [pc, #76]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	2220      	movs	r2, #32
 8004456:	431a      	orrs	r2, r3
 8004458:	4b11      	ldr	r3, [pc, #68]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 800445a:	615a      	str	r2, [r3, #20]
    flags |= HAL_FLASH_ERROR_FWWERR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2220      	movs	r2, #32
 8004460:	4313      	orrs	r3, r2
 8004462:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 8004464:	4b0d      	ldr	r3, [pc, #52]	@ (800449c <FLASH_SetErrorCode+0x130>)
 8004466:	699a      	ldr	r2, [r3, #24]
 8004468:	2380      	movs	r3, #128	@ 0x80
 800446a:	025b      	lsls	r3, r3, #9
 800446c:	401a      	ands	r2, r3
 800446e:	2380      	movs	r3, #128	@ 0x80
 8004470:	025b      	lsls	r3, r3, #9
 8004472:	429a      	cmp	r2, r3
 8004474:	d10a      	bne.n	800448c <FLASH_SetErrorCode+0x120>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8004476:	4b0a      	ldr	r3, [pc, #40]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	2240      	movs	r2, #64	@ 0x40
 800447c:	431a      	orrs	r2, r3
 800447e:	4b08      	ldr	r3, [pc, #32]	@ (80044a0 <FLASH_SetErrorCode+0x134>)
 8004480:	615a      	str	r2, [r3, #20]
    flags |= FLASH_FLAG_NOTZEROERR;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2280      	movs	r2, #128	@ 0x80
 8004486:	0252      	lsls	r2, r2, #9
 8004488:	4313      	orrs	r3, r2
 800448a:	607b      	str	r3, [r7, #4]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800448c:	4b03      	ldr	r3, [pc, #12]	@ (800449c <FLASH_SetErrorCode+0x130>)
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	619a      	str	r2, [r3, #24]
}  
 8004492:	46c0      	nop			@ (mov r8, r8)
 8004494:	46bd      	mov	sp, r7
 8004496:	b002      	add	sp, #8
 8004498:	bd80      	pop	{r7, pc}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	40022000 	.word	0x40022000
 80044a0:	200005e4 	.word	0x200005e4

080044a4 <FLASH_PageErase>:
  * @note   A Page is erased in the Program memory only if the address to load 
  *         is the start address of a page (multiple of @ref FLASH_PAGE_SIZE bytes).
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80044ac:	4b0c      	ldr	r3, [pc, #48]	@ (80044e0 <FLASH_PageErase+0x3c>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	615a      	str	r2, [r3, #20]

  /* Set the ERASE bit */
  SET_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 80044b2:	4b0c      	ldr	r3, [pc, #48]	@ (80044e4 <FLASH_PageErase+0x40>)
 80044b4:	685a      	ldr	r2, [r3, #4]
 80044b6:	4b0b      	ldr	r3, [pc, #44]	@ (80044e4 <FLASH_PageErase+0x40>)
 80044b8:	2180      	movs	r1, #128	@ 0x80
 80044ba:	0089      	lsls	r1, r1, #2
 80044bc:	430a      	orrs	r2, r1
 80044be:	605a      	str	r2, [r3, #4]

  /* Set PROG bit */
  SET_BIT(FLASH->PECR, FLASH_PECR_PROG);
 80044c0:	4b08      	ldr	r3, [pc, #32]	@ (80044e4 <FLASH_PageErase+0x40>)
 80044c2:	685a      	ldr	r2, [r3, #4]
 80044c4:	4b07      	ldr	r3, [pc, #28]	@ (80044e4 <FLASH_PageErase+0x40>)
 80044c6:	2108      	movs	r1, #8
 80044c8:	430a      	orrs	r2, r1
 80044ca:	605a      	str	r2, [r3, #4]

  /* Write 00000000h to the first word of the program page to erase */
  *(__IO uint32_t *)(uint32_t)(PageAddress & ~(FLASH_PAGE_SIZE - 1)) = 0x00000000;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	227f      	movs	r2, #127	@ 0x7f
 80044d0:	4393      	bics	r3, r2
 80044d2:	2200      	movs	r2, #0
 80044d4:	601a      	str	r2, [r3, #0]
}
 80044d6:	46c0      	nop			@ (mov r8, r8)
 80044d8:	46bd      	mov	sp, r7
 80044da:	b002      	add	sp, #8
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	46c0      	nop			@ (mov r8, r8)
 80044e0:	200005e4 	.word	0x200005e4
 80044e4:	40022000 	.word	0x40022000

080044e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80044f2:	2300      	movs	r3, #0
 80044f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044f6:	2300      	movs	r3, #0
 80044f8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80044fa:	2300      	movs	r3, #0
 80044fc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80044fe:	e155      	b.n	80047ac <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	2101      	movs	r1, #1
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	4091      	lsls	r1, r2
 800450a:	000a      	movs	r2, r1
 800450c:	4013      	ands	r3, r2
 800450e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d100      	bne.n	8004518 <HAL_GPIO_Init+0x30>
 8004516:	e146      	b.n	80047a6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	2203      	movs	r2, #3
 800451e:	4013      	ands	r3, r2
 8004520:	2b01      	cmp	r3, #1
 8004522:	d005      	beq.n	8004530 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2203      	movs	r2, #3
 800452a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800452c:	2b02      	cmp	r3, #2
 800452e:	d130      	bne.n	8004592 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	005b      	lsls	r3, r3, #1
 800453a:	2203      	movs	r2, #3
 800453c:	409a      	lsls	r2, r3
 800453e:	0013      	movs	r3, r2
 8004540:	43da      	mvns	r2, r3
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	4013      	ands	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	68da      	ldr	r2, [r3, #12]
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	409a      	lsls	r2, r3
 8004552:	0013      	movs	r3, r2
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	4313      	orrs	r3, r2
 8004558:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	693a      	ldr	r2, [r7, #16]
 800455e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004566:	2201      	movs	r2, #1
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	409a      	lsls	r2, r3
 800456c:	0013      	movs	r3, r2
 800456e:	43da      	mvns	r2, r3
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	4013      	ands	r3, r2
 8004574:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	091b      	lsrs	r3, r3, #4
 800457c:	2201      	movs	r2, #1
 800457e:	401a      	ands	r2, r3
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	409a      	lsls	r2, r3
 8004584:	0013      	movs	r3, r2
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	4313      	orrs	r3, r2
 800458a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	2203      	movs	r2, #3
 8004598:	4013      	ands	r3, r2
 800459a:	2b03      	cmp	r3, #3
 800459c:	d017      	beq.n	80045ce <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	005b      	lsls	r3, r3, #1
 80045a8:	2203      	movs	r2, #3
 80045aa:	409a      	lsls	r2, r3
 80045ac:	0013      	movs	r3, r2
 80045ae:	43da      	mvns	r2, r3
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	4013      	ands	r3, r2
 80045b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	689a      	ldr	r2, [r3, #8]
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	409a      	lsls	r2, r3
 80045c0:	0013      	movs	r3, r2
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	693a      	ldr	r2, [r7, #16]
 80045cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	2203      	movs	r2, #3
 80045d4:	4013      	ands	r3, r2
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d123      	bne.n	8004622 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	08da      	lsrs	r2, r3, #3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	3208      	adds	r2, #8
 80045e2:	0092      	lsls	r2, r2, #2
 80045e4:	58d3      	ldr	r3, [r2, r3]
 80045e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	2207      	movs	r2, #7
 80045ec:	4013      	ands	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	220f      	movs	r2, #15
 80045f2:	409a      	lsls	r2, r3
 80045f4:	0013      	movs	r3, r2
 80045f6:	43da      	mvns	r2, r3
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	4013      	ands	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	691a      	ldr	r2, [r3, #16]
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	2107      	movs	r1, #7
 8004606:	400b      	ands	r3, r1
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	409a      	lsls	r2, r3
 800460c:	0013      	movs	r3, r2
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	4313      	orrs	r3, r2
 8004612:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	08da      	lsrs	r2, r3, #3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	3208      	adds	r2, #8
 800461c:	0092      	lsls	r2, r2, #2
 800461e:	6939      	ldr	r1, [r7, #16]
 8004620:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	005b      	lsls	r3, r3, #1
 800462c:	2203      	movs	r2, #3
 800462e:	409a      	lsls	r2, r3
 8004630:	0013      	movs	r3, r2
 8004632:	43da      	mvns	r2, r3
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	4013      	ands	r3, r2
 8004638:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2203      	movs	r2, #3
 8004640:	401a      	ands	r2, r3
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	409a      	lsls	r2, r3
 8004648:	0013      	movs	r3, r2
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	4313      	orrs	r3, r2
 800464e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	23c0      	movs	r3, #192	@ 0xc0
 800465c:	029b      	lsls	r3, r3, #10
 800465e:	4013      	ands	r3, r2
 8004660:	d100      	bne.n	8004664 <HAL_GPIO_Init+0x17c>
 8004662:	e0a0      	b.n	80047a6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004664:	4b57      	ldr	r3, [pc, #348]	@ (80047c4 <HAL_GPIO_Init+0x2dc>)
 8004666:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004668:	4b56      	ldr	r3, [pc, #344]	@ (80047c4 <HAL_GPIO_Init+0x2dc>)
 800466a:	2101      	movs	r1, #1
 800466c:	430a      	orrs	r2, r1
 800466e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004670:	4a55      	ldr	r2, [pc, #340]	@ (80047c8 <HAL_GPIO_Init+0x2e0>)
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	089b      	lsrs	r3, r3, #2
 8004676:	3302      	adds	r3, #2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	589b      	ldr	r3, [r3, r2]
 800467c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	2203      	movs	r2, #3
 8004682:	4013      	ands	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	220f      	movs	r2, #15
 8004688:	409a      	lsls	r2, r3
 800468a:	0013      	movs	r3, r2
 800468c:	43da      	mvns	r2, r3
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	4013      	ands	r3, r2
 8004692:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	23a0      	movs	r3, #160	@ 0xa0
 8004698:	05db      	lsls	r3, r3, #23
 800469a:	429a      	cmp	r2, r3
 800469c:	d01f      	beq.n	80046de <HAL_GPIO_Init+0x1f6>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a4a      	ldr	r2, [pc, #296]	@ (80047cc <HAL_GPIO_Init+0x2e4>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d019      	beq.n	80046da <HAL_GPIO_Init+0x1f2>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a49      	ldr	r2, [pc, #292]	@ (80047d0 <HAL_GPIO_Init+0x2e8>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d013      	beq.n	80046d6 <HAL_GPIO_Init+0x1ee>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a48      	ldr	r2, [pc, #288]	@ (80047d4 <HAL_GPIO_Init+0x2ec>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d00d      	beq.n	80046d2 <HAL_GPIO_Init+0x1ea>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a47      	ldr	r2, [pc, #284]	@ (80047d8 <HAL_GPIO_Init+0x2f0>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d007      	beq.n	80046ce <HAL_GPIO_Init+0x1e6>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a46      	ldr	r2, [pc, #280]	@ (80047dc <HAL_GPIO_Init+0x2f4>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d101      	bne.n	80046ca <HAL_GPIO_Init+0x1e2>
 80046c6:	2305      	movs	r3, #5
 80046c8:	e00a      	b.n	80046e0 <HAL_GPIO_Init+0x1f8>
 80046ca:	2306      	movs	r3, #6
 80046cc:	e008      	b.n	80046e0 <HAL_GPIO_Init+0x1f8>
 80046ce:	2304      	movs	r3, #4
 80046d0:	e006      	b.n	80046e0 <HAL_GPIO_Init+0x1f8>
 80046d2:	2303      	movs	r3, #3
 80046d4:	e004      	b.n	80046e0 <HAL_GPIO_Init+0x1f8>
 80046d6:	2302      	movs	r3, #2
 80046d8:	e002      	b.n	80046e0 <HAL_GPIO_Init+0x1f8>
 80046da:	2301      	movs	r3, #1
 80046dc:	e000      	b.n	80046e0 <HAL_GPIO_Init+0x1f8>
 80046de:	2300      	movs	r3, #0
 80046e0:	697a      	ldr	r2, [r7, #20]
 80046e2:	2103      	movs	r1, #3
 80046e4:	400a      	ands	r2, r1
 80046e6:	0092      	lsls	r2, r2, #2
 80046e8:	4093      	lsls	r3, r2
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046f0:	4935      	ldr	r1, [pc, #212]	@ (80047c8 <HAL_GPIO_Init+0x2e0>)
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	089b      	lsrs	r3, r3, #2
 80046f6:	3302      	adds	r3, #2
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046fe:	4b38      	ldr	r3, [pc, #224]	@ (80047e0 <HAL_GPIO_Init+0x2f8>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	43da      	mvns	r2, r3
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	4013      	ands	r3, r2
 800470c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	2380      	movs	r3, #128	@ 0x80
 8004714:	035b      	lsls	r3, r3, #13
 8004716:	4013      	ands	r3, r2
 8004718:	d003      	beq.n	8004722 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	4313      	orrs	r3, r2
 8004720:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004722:	4b2f      	ldr	r3, [pc, #188]	@ (80047e0 <HAL_GPIO_Init+0x2f8>)
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004728:	4b2d      	ldr	r3, [pc, #180]	@ (80047e0 <HAL_GPIO_Init+0x2f8>)
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	43da      	mvns	r2, r3
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	4013      	ands	r3, r2
 8004736:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685a      	ldr	r2, [r3, #4]
 800473c:	2380      	movs	r3, #128	@ 0x80
 800473e:	039b      	lsls	r3, r3, #14
 8004740:	4013      	ands	r3, r2
 8004742:	d003      	beq.n	800474c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	4313      	orrs	r3, r2
 800474a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800474c:	4b24      	ldr	r3, [pc, #144]	@ (80047e0 <HAL_GPIO_Init+0x2f8>)
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8004752:	4b23      	ldr	r3, [pc, #140]	@ (80047e0 <HAL_GPIO_Init+0x2f8>)
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	43da      	mvns	r2, r3
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	4013      	ands	r3, r2
 8004760:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685a      	ldr	r2, [r3, #4]
 8004766:	2380      	movs	r3, #128	@ 0x80
 8004768:	029b      	lsls	r3, r3, #10
 800476a:	4013      	ands	r3, r2
 800476c:	d003      	beq.n	8004776 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	4313      	orrs	r3, r2
 8004774:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004776:	4b1a      	ldr	r3, [pc, #104]	@ (80047e0 <HAL_GPIO_Init+0x2f8>)
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800477c:	4b18      	ldr	r3, [pc, #96]	@ (80047e0 <HAL_GPIO_Init+0x2f8>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	43da      	mvns	r2, r3
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	4013      	ands	r3, r2
 800478a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	685a      	ldr	r2, [r3, #4]
 8004790:	2380      	movs	r3, #128	@ 0x80
 8004792:	025b      	lsls	r3, r3, #9
 8004794:	4013      	ands	r3, r2
 8004796:	d003      	beq.n	80047a0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	4313      	orrs	r3, r2
 800479e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80047a0:	4b0f      	ldr	r3, [pc, #60]	@ (80047e0 <HAL_GPIO_Init+0x2f8>)
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	3301      	adds	r3, #1
 80047aa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	40da      	lsrs	r2, r3
 80047b4:	1e13      	subs	r3, r2, #0
 80047b6:	d000      	beq.n	80047ba <HAL_GPIO_Init+0x2d2>
 80047b8:	e6a2      	b.n	8004500 <HAL_GPIO_Init+0x18>
  }
}
 80047ba:	46c0      	nop			@ (mov r8, r8)
 80047bc:	46c0      	nop			@ (mov r8, r8)
 80047be:	46bd      	mov	sp, r7
 80047c0:	b006      	add	sp, #24
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	40021000 	.word	0x40021000
 80047c8:	40010000 	.word	0x40010000
 80047cc:	50000400 	.word	0x50000400
 80047d0:	50000800 	.word	0x50000800
 80047d4:	50000c00 	.word	0x50000c00
 80047d8:	50001000 	.word	0x50001000
 80047dc:	50001c00 	.word	0x50001c00
 80047e0:	40010400 	.word	0x40010400

080047e4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	0008      	movs	r0, r1
 80047ee:	0011      	movs	r1, r2
 80047f0:	1cbb      	adds	r3, r7, #2
 80047f2:	1c02      	adds	r2, r0, #0
 80047f4:	801a      	strh	r2, [r3, #0]
 80047f6:	1c7b      	adds	r3, r7, #1
 80047f8:	1c0a      	adds	r2, r1, #0
 80047fa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80047fc:	1c7b      	adds	r3, r7, #1
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d004      	beq.n	800480e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004804:	1cbb      	adds	r3, r7, #2
 8004806:	881a      	ldrh	r2, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800480c:	e003      	b.n	8004816 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800480e:	1cbb      	adds	r3, r7, #2
 8004810:	881a      	ldrh	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004816:	46c0      	nop			@ (mov r8, r8)
 8004818:	46bd      	mov	sp, r7
 800481a:	b002      	add	sp, #8
 800481c:	bd80      	pop	{r7, pc}
	...

08004820 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004820:	b5b0      	push	{r4, r5, r7, lr}
 8004822:	b08a      	sub	sp, #40	@ 0x28
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d102      	bne.n	8004834 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	f000 fbbf 	bl	8004fb2 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004834:	4bc9      	ldr	r3, [pc, #804]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	220c      	movs	r2, #12
 800483a:	4013      	ands	r3, r2
 800483c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800483e:	4bc7      	ldr	r3, [pc, #796]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004840:	68da      	ldr	r2, [r3, #12]
 8004842:	2380      	movs	r3, #128	@ 0x80
 8004844:	025b      	lsls	r3, r3, #9
 8004846:	4013      	ands	r3, r2
 8004848:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2201      	movs	r2, #1
 8004850:	4013      	ands	r3, r2
 8004852:	d100      	bne.n	8004856 <HAL_RCC_OscConfig+0x36>
 8004854:	e07e      	b.n	8004954 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	2b08      	cmp	r3, #8
 800485a:	d007      	beq.n	800486c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	2b0c      	cmp	r3, #12
 8004860:	d112      	bne.n	8004888 <HAL_RCC_OscConfig+0x68>
 8004862:	69ba      	ldr	r2, [r7, #24]
 8004864:	2380      	movs	r3, #128	@ 0x80
 8004866:	025b      	lsls	r3, r3, #9
 8004868:	429a      	cmp	r2, r3
 800486a:	d10d      	bne.n	8004888 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800486c:	4bbb      	ldr	r3, [pc, #748]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	2380      	movs	r3, #128	@ 0x80
 8004872:	029b      	lsls	r3, r3, #10
 8004874:	4013      	ands	r3, r2
 8004876:	d100      	bne.n	800487a <HAL_RCC_OscConfig+0x5a>
 8004878:	e06b      	b.n	8004952 <HAL_RCC_OscConfig+0x132>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d167      	bne.n	8004952 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	f000 fb95 	bl	8004fb2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	2380      	movs	r3, #128	@ 0x80
 800488e:	025b      	lsls	r3, r3, #9
 8004890:	429a      	cmp	r2, r3
 8004892:	d107      	bne.n	80048a4 <HAL_RCC_OscConfig+0x84>
 8004894:	4bb1      	ldr	r3, [pc, #708]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	4bb0      	ldr	r3, [pc, #704]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 800489a:	2180      	movs	r1, #128	@ 0x80
 800489c:	0249      	lsls	r1, r1, #9
 800489e:	430a      	orrs	r2, r1
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	e027      	b.n	80048f4 <HAL_RCC_OscConfig+0xd4>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	23a0      	movs	r3, #160	@ 0xa0
 80048aa:	02db      	lsls	r3, r3, #11
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d10e      	bne.n	80048ce <HAL_RCC_OscConfig+0xae>
 80048b0:	4baa      	ldr	r3, [pc, #680]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	4ba9      	ldr	r3, [pc, #676]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80048b6:	2180      	movs	r1, #128	@ 0x80
 80048b8:	02c9      	lsls	r1, r1, #11
 80048ba:	430a      	orrs	r2, r1
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	4ba7      	ldr	r3, [pc, #668]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	4ba6      	ldr	r3, [pc, #664]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80048c4:	2180      	movs	r1, #128	@ 0x80
 80048c6:	0249      	lsls	r1, r1, #9
 80048c8:	430a      	orrs	r2, r1
 80048ca:	601a      	str	r2, [r3, #0]
 80048cc:	e012      	b.n	80048f4 <HAL_RCC_OscConfig+0xd4>
 80048ce:	4ba3      	ldr	r3, [pc, #652]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	4ba2      	ldr	r3, [pc, #648]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80048d4:	49a2      	ldr	r1, [pc, #648]	@ (8004b60 <HAL_RCC_OscConfig+0x340>)
 80048d6:	400a      	ands	r2, r1
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	4ba0      	ldr	r3, [pc, #640]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	2380      	movs	r3, #128	@ 0x80
 80048e0:	025b      	lsls	r3, r3, #9
 80048e2:	4013      	ands	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	4b9c      	ldr	r3, [pc, #624]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	4b9b      	ldr	r3, [pc, #620]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80048ee:	499d      	ldr	r1, [pc, #628]	@ (8004b64 <HAL_RCC_OscConfig+0x344>)
 80048f0:	400a      	ands	r2, r1
 80048f2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d015      	beq.n	8004928 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048fc:	f7fe fd52 	bl	80033a4 <HAL_GetTick>
 8004900:	0003      	movs	r3, r0
 8004902:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004904:	e009      	b.n	800491a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004906:	f7fe fd4d 	bl	80033a4 <HAL_GetTick>
 800490a:	0002      	movs	r2, r0
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b64      	cmp	r3, #100	@ 0x64
 8004912:	d902      	bls.n	800491a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	f000 fb4c 	bl	8004fb2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800491a:	4b90      	ldr	r3, [pc, #576]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	2380      	movs	r3, #128	@ 0x80
 8004920:	029b      	lsls	r3, r3, #10
 8004922:	4013      	ands	r3, r2
 8004924:	d0ef      	beq.n	8004906 <HAL_RCC_OscConfig+0xe6>
 8004926:	e015      	b.n	8004954 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004928:	f7fe fd3c 	bl	80033a4 <HAL_GetTick>
 800492c:	0003      	movs	r3, r0
 800492e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004930:	e008      	b.n	8004944 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004932:	f7fe fd37 	bl	80033a4 <HAL_GetTick>
 8004936:	0002      	movs	r2, r0
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b64      	cmp	r3, #100	@ 0x64
 800493e:	d901      	bls.n	8004944 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e336      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004944:	4b85      	ldr	r3, [pc, #532]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	2380      	movs	r3, #128	@ 0x80
 800494a:	029b      	lsls	r3, r3, #10
 800494c:	4013      	ands	r3, r2
 800494e:	d1f0      	bne.n	8004932 <HAL_RCC_OscConfig+0x112>
 8004950:	e000      	b.n	8004954 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004952:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2202      	movs	r2, #2
 800495a:	4013      	ands	r3, r2
 800495c:	d100      	bne.n	8004960 <HAL_RCC_OscConfig+0x140>
 800495e:	e099      	b.n	8004a94 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004968:	2220      	movs	r2, #32
 800496a:	4013      	ands	r3, r2
 800496c:	d009      	beq.n	8004982 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800496e:	4b7b      	ldr	r3, [pc, #492]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	4b7a      	ldr	r3, [pc, #488]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004974:	2120      	movs	r1, #32
 8004976:	430a      	orrs	r2, r1
 8004978:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800497a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497c:	2220      	movs	r2, #32
 800497e:	4393      	bics	r3, r2
 8004980:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	2b04      	cmp	r3, #4
 8004986:	d005      	beq.n	8004994 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	2b0c      	cmp	r3, #12
 800498c:	d13e      	bne.n	8004a0c <HAL_RCC_OscConfig+0x1ec>
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d13b      	bne.n	8004a0c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004994:	4b71      	ldr	r3, [pc, #452]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2204      	movs	r2, #4
 800499a:	4013      	ands	r3, r2
 800499c:	d004      	beq.n	80049a8 <HAL_RCC_OscConfig+0x188>
 800499e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d101      	bne.n	80049a8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e304      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049a8:	4b6c      	ldr	r3, [pc, #432]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	4a6e      	ldr	r2, [pc, #440]	@ (8004b68 <HAL_RCC_OscConfig+0x348>)
 80049ae:	4013      	ands	r3, r2
 80049b0:	0019      	movs	r1, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	021a      	lsls	r2, r3, #8
 80049b8:	4b68      	ldr	r3, [pc, #416]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80049ba:	430a      	orrs	r2, r1
 80049bc:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80049be:	4b67      	ldr	r3, [pc, #412]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2209      	movs	r2, #9
 80049c4:	4393      	bics	r3, r2
 80049c6:	0019      	movs	r1, r3
 80049c8:	4b64      	ldr	r3, [pc, #400]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80049ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049cc:	430a      	orrs	r2, r1
 80049ce:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80049d0:	f000 fc42 	bl	8005258 <HAL_RCC_GetSysClockFreq>
 80049d4:	0001      	movs	r1, r0
 80049d6:	4b61      	ldr	r3, [pc, #388]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	091b      	lsrs	r3, r3, #4
 80049dc:	220f      	movs	r2, #15
 80049de:	4013      	ands	r3, r2
 80049e0:	4a62      	ldr	r2, [pc, #392]	@ (8004b6c <HAL_RCC_OscConfig+0x34c>)
 80049e2:	5cd3      	ldrb	r3, [r2, r3]
 80049e4:	000a      	movs	r2, r1
 80049e6:	40da      	lsrs	r2, r3
 80049e8:	4b61      	ldr	r3, [pc, #388]	@ (8004b70 <HAL_RCC_OscConfig+0x350>)
 80049ea:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80049ec:	4b61      	ldr	r3, [pc, #388]	@ (8004b74 <HAL_RCC_OscConfig+0x354>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2513      	movs	r5, #19
 80049f2:	197c      	adds	r4, r7, r5
 80049f4:	0018      	movs	r0, r3
 80049f6:	f7fe fc8f 	bl	8003318 <HAL_InitTick>
 80049fa:	0003      	movs	r3, r0
 80049fc:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80049fe:	197b      	adds	r3, r7, r5
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d046      	beq.n	8004a94 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004a06:	197b      	adds	r3, r7, r5
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	e2d2      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d027      	beq.n	8004a62 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004a12:	4b52      	ldr	r3, [pc, #328]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2209      	movs	r2, #9
 8004a18:	4393      	bics	r3, r2
 8004a1a:	0019      	movs	r1, r3
 8004a1c:	4b4f      	ldr	r3, [pc, #316]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a20:	430a      	orrs	r2, r1
 8004a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a24:	f7fe fcbe 	bl	80033a4 <HAL_GetTick>
 8004a28:	0003      	movs	r3, r0
 8004a2a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a2c:	e008      	b.n	8004a40 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a2e:	f7fe fcb9 	bl	80033a4 <HAL_GetTick>
 8004a32:	0002      	movs	r2, r0
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d901      	bls.n	8004a40 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e2b8      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a40:	4b46      	ldr	r3, [pc, #280]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2204      	movs	r2, #4
 8004a46:	4013      	ands	r3, r2
 8004a48:	d0f1      	beq.n	8004a2e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a4a:	4b44      	ldr	r3, [pc, #272]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	4a46      	ldr	r2, [pc, #280]	@ (8004b68 <HAL_RCC_OscConfig+0x348>)
 8004a50:	4013      	ands	r3, r2
 8004a52:	0019      	movs	r1, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	021a      	lsls	r2, r3, #8
 8004a5a:	4b40      	ldr	r3, [pc, #256]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	605a      	str	r2, [r3, #4]
 8004a60:	e018      	b.n	8004a94 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a62:	4b3e      	ldr	r3, [pc, #248]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	4b3d      	ldr	r3, [pc, #244]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004a68:	2101      	movs	r1, #1
 8004a6a:	438a      	bics	r2, r1
 8004a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a6e:	f7fe fc99 	bl	80033a4 <HAL_GetTick>
 8004a72:	0003      	movs	r3, r0
 8004a74:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004a76:	e008      	b.n	8004a8a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a78:	f7fe fc94 	bl	80033a4 <HAL_GetTick>
 8004a7c:	0002      	movs	r2, r0
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e293      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004a8a:	4b34      	ldr	r3, [pc, #208]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2204      	movs	r2, #4
 8004a90:	4013      	ands	r3, r2
 8004a92:	d1f1      	bne.n	8004a78 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2210      	movs	r2, #16
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	d100      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x280>
 8004a9e:	e0a2      	b.n	8004be6 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d140      	bne.n	8004b28 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004aa6:	4b2d      	ldr	r3, [pc, #180]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	2380      	movs	r3, #128	@ 0x80
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	4013      	ands	r3, r2
 8004ab0:	d005      	beq.n	8004abe <HAL_RCC_OscConfig+0x29e>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e279      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004abe:	4b27      	ldr	r3, [pc, #156]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	4a2d      	ldr	r2, [pc, #180]	@ (8004b78 <HAL_RCC_OscConfig+0x358>)
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	0019      	movs	r1, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004acc:	4b23      	ldr	r3, [pc, #140]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ad2:	4b22      	ldr	r3, [pc, #136]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	021b      	lsls	r3, r3, #8
 8004ad8:	0a19      	lsrs	r1, r3, #8
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	061a      	lsls	r2, r3, #24
 8004ae0:	4b1e      	ldr	r3, [pc, #120]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aea:	0b5b      	lsrs	r3, r3, #13
 8004aec:	3301      	adds	r3, #1
 8004aee:	2280      	movs	r2, #128	@ 0x80
 8004af0:	0212      	lsls	r2, r2, #8
 8004af2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004af4:	4b19      	ldr	r3, [pc, #100]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	091b      	lsrs	r3, r3, #4
 8004afa:	210f      	movs	r1, #15
 8004afc:	400b      	ands	r3, r1
 8004afe:	491b      	ldr	r1, [pc, #108]	@ (8004b6c <HAL_RCC_OscConfig+0x34c>)
 8004b00:	5ccb      	ldrb	r3, [r1, r3]
 8004b02:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004b04:	4b1a      	ldr	r3, [pc, #104]	@ (8004b70 <HAL_RCC_OscConfig+0x350>)
 8004b06:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004b08:	4b1a      	ldr	r3, [pc, #104]	@ (8004b74 <HAL_RCC_OscConfig+0x354>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2513      	movs	r5, #19
 8004b0e:	197c      	adds	r4, r7, r5
 8004b10:	0018      	movs	r0, r3
 8004b12:	f7fe fc01 	bl	8003318 <HAL_InitTick>
 8004b16:	0003      	movs	r3, r0
 8004b18:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004b1a:	197b      	adds	r3, r7, r5
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d061      	beq.n	8004be6 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004b22:	197b      	adds	r3, r7, r5
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	e244      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	69db      	ldr	r3, [r3, #28]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d040      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004b30:	4b0a      	ldr	r3, [pc, #40]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	4b09      	ldr	r3, [pc, #36]	@ (8004b5c <HAL_RCC_OscConfig+0x33c>)
 8004b36:	2180      	movs	r1, #128	@ 0x80
 8004b38:	0049      	lsls	r1, r1, #1
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b3e:	f7fe fc31 	bl	80033a4 <HAL_GetTick>
 8004b42:	0003      	movs	r3, r0
 8004b44:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004b46:	e019      	b.n	8004b7c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b48:	f7fe fc2c 	bl	80033a4 <HAL_GetTick>
 8004b4c:	0002      	movs	r2, r0
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d912      	bls.n	8004b7c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e22b      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
 8004b5a:	46c0      	nop			@ (mov r8, r8)
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	fffeffff 	.word	0xfffeffff
 8004b64:	fffbffff 	.word	0xfffbffff
 8004b68:	ffffe0ff 	.word	0xffffe0ff
 8004b6c:	080091ec 	.word	0x080091ec
 8004b70:	20000084 	.word	0x20000084
 8004b74:	20000088 	.word	0x20000088
 8004b78:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004b7c:	4bca      	ldr	r3, [pc, #808]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	2380      	movs	r3, #128	@ 0x80
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	4013      	ands	r3, r2
 8004b86:	d0df      	beq.n	8004b48 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b88:	4bc7      	ldr	r3, [pc, #796]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	4ac7      	ldr	r2, [pc, #796]	@ (8004eac <HAL_RCC_OscConfig+0x68c>)
 8004b8e:	4013      	ands	r3, r2
 8004b90:	0019      	movs	r1, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b96:	4bc4      	ldr	r3, [pc, #784]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004b98:	430a      	orrs	r2, r1
 8004b9a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b9c:	4bc2      	ldr	r3, [pc, #776]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	021b      	lsls	r3, r3, #8
 8004ba2:	0a19      	lsrs	r1, r3, #8
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	061a      	lsls	r2, r3, #24
 8004baa:	4bbf      	ldr	r3, [pc, #764]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004bac:	430a      	orrs	r2, r1
 8004bae:	605a      	str	r2, [r3, #4]
 8004bb0:	e019      	b.n	8004be6 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004bb2:	4bbd      	ldr	r3, [pc, #756]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	4bbc      	ldr	r3, [pc, #752]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004bb8:	49bd      	ldr	r1, [pc, #756]	@ (8004eb0 <HAL_RCC_OscConfig+0x690>)
 8004bba:	400a      	ands	r2, r1
 8004bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bbe:	f7fe fbf1 	bl	80033a4 <HAL_GetTick>
 8004bc2:	0003      	movs	r3, r0
 8004bc4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bc8:	f7fe fbec 	bl	80033a4 <HAL_GetTick>
 8004bcc:	0002      	movs	r2, r0
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e1eb      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004bda:	4bb3      	ldr	r3, [pc, #716]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	2380      	movs	r3, #128	@ 0x80
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4013      	ands	r3, r2
 8004be4:	d1f0      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2208      	movs	r2, #8
 8004bec:	4013      	ands	r3, r2
 8004bee:	d036      	beq.n	8004c5e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d019      	beq.n	8004c2c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bf8:	4bab      	ldr	r3, [pc, #684]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004bfa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bfc:	4baa      	ldr	r3, [pc, #680]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004bfe:	2101      	movs	r1, #1
 8004c00:	430a      	orrs	r2, r1
 8004c02:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c04:	f7fe fbce 	bl	80033a4 <HAL_GetTick>
 8004c08:	0003      	movs	r3, r0
 8004c0a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004c0c:	e008      	b.n	8004c20 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c0e:	f7fe fbc9 	bl	80033a4 <HAL_GetTick>
 8004c12:	0002      	movs	r2, r0
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d901      	bls.n	8004c20 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	e1c8      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004c20:	4ba1      	ldr	r3, [pc, #644]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004c22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c24:	2202      	movs	r2, #2
 8004c26:	4013      	ands	r3, r2
 8004c28:	d0f1      	beq.n	8004c0e <HAL_RCC_OscConfig+0x3ee>
 8004c2a:	e018      	b.n	8004c5e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c2c:	4b9e      	ldr	r3, [pc, #632]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004c2e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c30:	4b9d      	ldr	r3, [pc, #628]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004c32:	2101      	movs	r1, #1
 8004c34:	438a      	bics	r2, r1
 8004c36:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c38:	f7fe fbb4 	bl	80033a4 <HAL_GetTick>
 8004c3c:	0003      	movs	r3, r0
 8004c3e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004c40:	e008      	b.n	8004c54 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c42:	f7fe fbaf 	bl	80033a4 <HAL_GetTick>
 8004c46:	0002      	movs	r2, r0
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d901      	bls.n	8004c54 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004c50:	2303      	movs	r3, #3
 8004c52:	e1ae      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004c54:	4b94      	ldr	r3, [pc, #592]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004c56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c58:	2202      	movs	r2, #2
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	d1f1      	bne.n	8004c42 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2204      	movs	r2, #4
 8004c64:	4013      	ands	r3, r2
 8004c66:	d100      	bne.n	8004c6a <HAL_RCC_OscConfig+0x44a>
 8004c68:	e0ae      	b.n	8004dc8 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c6a:	2023      	movs	r0, #35	@ 0x23
 8004c6c:	183b      	adds	r3, r7, r0
 8004c6e:	2200      	movs	r2, #0
 8004c70:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c72:	4b8d      	ldr	r3, [pc, #564]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004c74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c76:	2380      	movs	r3, #128	@ 0x80
 8004c78:	055b      	lsls	r3, r3, #21
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	d109      	bne.n	8004c92 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c7e:	4b8a      	ldr	r3, [pc, #552]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004c80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c82:	4b89      	ldr	r3, [pc, #548]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004c84:	2180      	movs	r1, #128	@ 0x80
 8004c86:	0549      	lsls	r1, r1, #21
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004c8c:	183b      	adds	r3, r7, r0
 8004c8e:	2201      	movs	r2, #1
 8004c90:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c92:	4b88      	ldr	r3, [pc, #544]	@ (8004eb4 <HAL_RCC_OscConfig+0x694>)
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	2380      	movs	r3, #128	@ 0x80
 8004c98:	005b      	lsls	r3, r3, #1
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	d11a      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c9e:	4b85      	ldr	r3, [pc, #532]	@ (8004eb4 <HAL_RCC_OscConfig+0x694>)
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	4b84      	ldr	r3, [pc, #528]	@ (8004eb4 <HAL_RCC_OscConfig+0x694>)
 8004ca4:	2180      	movs	r1, #128	@ 0x80
 8004ca6:	0049      	lsls	r1, r1, #1
 8004ca8:	430a      	orrs	r2, r1
 8004caa:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cac:	f7fe fb7a 	bl	80033a4 <HAL_GetTick>
 8004cb0:	0003      	movs	r3, r0
 8004cb2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb4:	e008      	b.n	8004cc8 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cb6:	f7fe fb75 	bl	80033a4 <HAL_GetTick>
 8004cba:	0002      	movs	r2, r0
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	2b64      	cmp	r3, #100	@ 0x64
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e174      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cc8:	4b7a      	ldr	r3, [pc, #488]	@ (8004eb4 <HAL_RCC_OscConfig+0x694>)
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	2380      	movs	r3, #128	@ 0x80
 8004cce:	005b      	lsls	r3, r3, #1
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	d0f0      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	2380      	movs	r3, #128	@ 0x80
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d107      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x4d0>
 8004ce0:	4b71      	ldr	r3, [pc, #452]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004ce2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ce4:	4b70      	ldr	r3, [pc, #448]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004ce6:	2180      	movs	r1, #128	@ 0x80
 8004ce8:	0049      	lsls	r1, r1, #1
 8004cea:	430a      	orrs	r2, r1
 8004cec:	651a      	str	r2, [r3, #80]	@ 0x50
 8004cee:	e031      	b.n	8004d54 <HAL_RCC_OscConfig+0x534>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10c      	bne.n	8004d12 <HAL_RCC_OscConfig+0x4f2>
 8004cf8:	4b6b      	ldr	r3, [pc, #428]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004cfa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004cfc:	4b6a      	ldr	r3, [pc, #424]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004cfe:	496c      	ldr	r1, [pc, #432]	@ (8004eb0 <HAL_RCC_OscConfig+0x690>)
 8004d00:	400a      	ands	r2, r1
 8004d02:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d04:	4b68      	ldr	r3, [pc, #416]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d06:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d08:	4b67      	ldr	r3, [pc, #412]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d0a:	496b      	ldr	r1, [pc, #428]	@ (8004eb8 <HAL_RCC_OscConfig+0x698>)
 8004d0c:	400a      	ands	r2, r1
 8004d0e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d10:	e020      	b.n	8004d54 <HAL_RCC_OscConfig+0x534>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	689a      	ldr	r2, [r3, #8]
 8004d16:	23a0      	movs	r3, #160	@ 0xa0
 8004d18:	00db      	lsls	r3, r3, #3
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d10e      	bne.n	8004d3c <HAL_RCC_OscConfig+0x51c>
 8004d1e:	4b62      	ldr	r3, [pc, #392]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d22:	4b61      	ldr	r3, [pc, #388]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d24:	2180      	movs	r1, #128	@ 0x80
 8004d26:	00c9      	lsls	r1, r1, #3
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d2c:	4b5e      	ldr	r3, [pc, #376]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d2e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d30:	4b5d      	ldr	r3, [pc, #372]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d32:	2180      	movs	r1, #128	@ 0x80
 8004d34:	0049      	lsls	r1, r1, #1
 8004d36:	430a      	orrs	r2, r1
 8004d38:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d3a:	e00b      	b.n	8004d54 <HAL_RCC_OscConfig+0x534>
 8004d3c:	4b5a      	ldr	r3, [pc, #360]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d40:	4b59      	ldr	r3, [pc, #356]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d42:	495b      	ldr	r1, [pc, #364]	@ (8004eb0 <HAL_RCC_OscConfig+0x690>)
 8004d44:	400a      	ands	r2, r1
 8004d46:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d48:	4b57      	ldr	r3, [pc, #348]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d4a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d4c:	4b56      	ldr	r3, [pc, #344]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d4e:	495a      	ldr	r1, [pc, #360]	@ (8004eb8 <HAL_RCC_OscConfig+0x698>)
 8004d50:	400a      	ands	r2, r1
 8004d52:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d015      	beq.n	8004d88 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d5c:	f7fe fb22 	bl	80033a4 <HAL_GetTick>
 8004d60:	0003      	movs	r3, r0
 8004d62:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d64:	e009      	b.n	8004d7a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d66:	f7fe fb1d 	bl	80033a4 <HAL_GetTick>
 8004d6a:	0002      	movs	r2, r0
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	4a52      	ldr	r2, [pc, #328]	@ (8004ebc <HAL_RCC_OscConfig+0x69c>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d901      	bls.n	8004d7a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e11b      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d7a:	4b4b      	ldr	r3, [pc, #300]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004d7c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d7e:	2380      	movs	r3, #128	@ 0x80
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4013      	ands	r3, r2
 8004d84:	d0ef      	beq.n	8004d66 <HAL_RCC_OscConfig+0x546>
 8004d86:	e014      	b.n	8004db2 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d88:	f7fe fb0c 	bl	80033a4 <HAL_GetTick>
 8004d8c:	0003      	movs	r3, r0
 8004d8e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004d90:	e009      	b.n	8004da6 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d92:	f7fe fb07 	bl	80033a4 <HAL_GetTick>
 8004d96:	0002      	movs	r2, r0
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	4a47      	ldr	r2, [pc, #284]	@ (8004ebc <HAL_RCC_OscConfig+0x69c>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d901      	bls.n	8004da6 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e105      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004da6:	4b40      	ldr	r3, [pc, #256]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004da8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004daa:	2380      	movs	r3, #128	@ 0x80
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	4013      	ands	r3, r2
 8004db0:	d1ef      	bne.n	8004d92 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004db2:	2323      	movs	r3, #35	@ 0x23
 8004db4:	18fb      	adds	r3, r7, r3
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d105      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dbc:	4b3a      	ldr	r3, [pc, #232]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004dbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dc0:	4b39      	ldr	r3, [pc, #228]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004dc2:	493f      	ldr	r1, [pc, #252]	@ (8004ec0 <HAL_RCC_OscConfig+0x6a0>)
 8004dc4:	400a      	ands	r2, r1
 8004dc6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2220      	movs	r2, #32
 8004dce:	4013      	ands	r3, r2
 8004dd0:	d049      	beq.n	8004e66 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d026      	beq.n	8004e28 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004dda:	4b33      	ldr	r3, [pc, #204]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	4b32      	ldr	r3, [pc, #200]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004de0:	2101      	movs	r1, #1
 8004de2:	430a      	orrs	r2, r1
 8004de4:	609a      	str	r2, [r3, #8]
 8004de6:	4b30      	ldr	r3, [pc, #192]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004de8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dea:	4b2f      	ldr	r3, [pc, #188]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004dec:	2101      	movs	r1, #1
 8004dee:	430a      	orrs	r2, r1
 8004df0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004df2:	4b34      	ldr	r3, [pc, #208]	@ (8004ec4 <HAL_RCC_OscConfig+0x6a4>)
 8004df4:	6a1a      	ldr	r2, [r3, #32]
 8004df6:	4b33      	ldr	r3, [pc, #204]	@ (8004ec4 <HAL_RCC_OscConfig+0x6a4>)
 8004df8:	2180      	movs	r1, #128	@ 0x80
 8004dfa:	0189      	lsls	r1, r1, #6
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e00:	f7fe fad0 	bl	80033a4 <HAL_GetTick>
 8004e04:	0003      	movs	r3, r0
 8004e06:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004e08:	e008      	b.n	8004e1c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e0a:	f7fe facb 	bl	80033a4 <HAL_GetTick>
 8004e0e:	0002      	movs	r2, r0
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d901      	bls.n	8004e1c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e0ca      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004e1c:	4b22      	ldr	r3, [pc, #136]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	2202      	movs	r2, #2
 8004e22:	4013      	ands	r3, r2
 8004e24:	d0f1      	beq.n	8004e0a <HAL_RCC_OscConfig+0x5ea>
 8004e26:	e01e      	b.n	8004e66 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004e28:	4b1f      	ldr	r3, [pc, #124]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004e2e:	2101      	movs	r1, #1
 8004e30:	438a      	bics	r2, r1
 8004e32:	609a      	str	r2, [r3, #8]
 8004e34:	4b23      	ldr	r3, [pc, #140]	@ (8004ec4 <HAL_RCC_OscConfig+0x6a4>)
 8004e36:	6a1a      	ldr	r2, [r3, #32]
 8004e38:	4b22      	ldr	r3, [pc, #136]	@ (8004ec4 <HAL_RCC_OscConfig+0x6a4>)
 8004e3a:	4923      	ldr	r1, [pc, #140]	@ (8004ec8 <HAL_RCC_OscConfig+0x6a8>)
 8004e3c:	400a      	ands	r2, r1
 8004e3e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e40:	f7fe fab0 	bl	80033a4 <HAL_GetTick>
 8004e44:	0003      	movs	r3, r0
 8004e46:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004e48:	e008      	b.n	8004e5c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e4a:	f7fe faab 	bl	80033a4 <HAL_GetTick>
 8004e4e:	0002      	movs	r2, r0
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e0aa      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004e5c:	4b12      	ldr	r3, [pc, #72]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	2202      	movs	r2, #2
 8004e62:	4013      	ands	r3, r2
 8004e64:	d1f1      	bne.n	8004e4a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d100      	bne.n	8004e70 <HAL_RCC_OscConfig+0x650>
 8004e6e:	e09f      	b.n	8004fb0 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	2b0c      	cmp	r3, #12
 8004e74:	d100      	bne.n	8004e78 <HAL_RCC_OscConfig+0x658>
 8004e76:	e078      	b.n	8004f6a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d159      	bne.n	8004f34 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e80:	4b09      	ldr	r3, [pc, #36]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	4b08      	ldr	r3, [pc, #32]	@ (8004ea8 <HAL_RCC_OscConfig+0x688>)
 8004e86:	4911      	ldr	r1, [pc, #68]	@ (8004ecc <HAL_RCC_OscConfig+0x6ac>)
 8004e88:	400a      	ands	r2, r1
 8004e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e8c:	f7fe fa8a 	bl	80033a4 <HAL_GetTick>
 8004e90:	0003      	movs	r3, r0
 8004e92:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004e94:	e01c      	b.n	8004ed0 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e96:	f7fe fa85 	bl	80033a4 <HAL_GetTick>
 8004e9a:	0002      	movs	r2, r0
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d915      	bls.n	8004ed0 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e084      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	ffff1fff 	.word	0xffff1fff
 8004eb0:	fffffeff 	.word	0xfffffeff
 8004eb4:	40007000 	.word	0x40007000
 8004eb8:	fffffbff 	.word	0xfffffbff
 8004ebc:	00001388 	.word	0x00001388
 8004ec0:	efffffff 	.word	0xefffffff
 8004ec4:	40010000 	.word	0x40010000
 8004ec8:	ffffdfff 	.word	0xffffdfff
 8004ecc:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004ed0:	4b3a      	ldr	r3, [pc, #232]	@ (8004fbc <HAL_RCC_OscConfig+0x79c>)
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	2380      	movs	r3, #128	@ 0x80
 8004ed6:	049b      	lsls	r3, r3, #18
 8004ed8:	4013      	ands	r3, r2
 8004eda:	d1dc      	bne.n	8004e96 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004edc:	4b37      	ldr	r3, [pc, #220]	@ (8004fbc <HAL_RCC_OscConfig+0x79c>)
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	4a37      	ldr	r2, [pc, #220]	@ (8004fc0 <HAL_RCC_OscConfig+0x7a0>)
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	0019      	movs	r1, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eee:	431a      	orrs	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ef4:	431a      	orrs	r2, r3
 8004ef6:	4b31      	ldr	r3, [pc, #196]	@ (8004fbc <HAL_RCC_OscConfig+0x79c>)
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004efc:	4b2f      	ldr	r3, [pc, #188]	@ (8004fbc <HAL_RCC_OscConfig+0x79c>)
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	4b2e      	ldr	r3, [pc, #184]	@ (8004fbc <HAL_RCC_OscConfig+0x79c>)
 8004f02:	2180      	movs	r1, #128	@ 0x80
 8004f04:	0449      	lsls	r1, r1, #17
 8004f06:	430a      	orrs	r2, r1
 8004f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f0a:	f7fe fa4b 	bl	80033a4 <HAL_GetTick>
 8004f0e:	0003      	movs	r3, r0
 8004f10:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004f12:	e008      	b.n	8004f26 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f14:	f7fe fa46 	bl	80033a4 <HAL_GetTick>
 8004f18:	0002      	movs	r2, r0
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e045      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004f26:	4b25      	ldr	r3, [pc, #148]	@ (8004fbc <HAL_RCC_OscConfig+0x79c>)
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	2380      	movs	r3, #128	@ 0x80
 8004f2c:	049b      	lsls	r3, r3, #18
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d0f0      	beq.n	8004f14 <HAL_RCC_OscConfig+0x6f4>
 8004f32:	e03d      	b.n	8004fb0 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f34:	4b21      	ldr	r3, [pc, #132]	@ (8004fbc <HAL_RCC_OscConfig+0x79c>)
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	4b20      	ldr	r3, [pc, #128]	@ (8004fbc <HAL_RCC_OscConfig+0x79c>)
 8004f3a:	4922      	ldr	r1, [pc, #136]	@ (8004fc4 <HAL_RCC_OscConfig+0x7a4>)
 8004f3c:	400a      	ands	r2, r1
 8004f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f40:	f7fe fa30 	bl	80033a4 <HAL_GetTick>
 8004f44:	0003      	movs	r3, r0
 8004f46:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004f48:	e008      	b.n	8004f5c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f4a:	f7fe fa2b 	bl	80033a4 <HAL_GetTick>
 8004f4e:	0002      	movs	r2, r0
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d901      	bls.n	8004f5c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e02a      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004f5c:	4b17      	ldr	r3, [pc, #92]	@ (8004fbc <HAL_RCC_OscConfig+0x79c>)
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	2380      	movs	r3, #128	@ 0x80
 8004f62:	049b      	lsls	r3, r3, #18
 8004f64:	4013      	ands	r3, r2
 8004f66:	d1f0      	bne.n	8004f4a <HAL_RCC_OscConfig+0x72a>
 8004f68:	e022      	b.n	8004fb0 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d101      	bne.n	8004f76 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e01d      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f76:	4b11      	ldr	r3, [pc, #68]	@ (8004fbc <HAL_RCC_OscConfig+0x79c>)
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	2380      	movs	r3, #128	@ 0x80
 8004f80:	025b      	lsls	r3, r3, #9
 8004f82:	401a      	ands	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d10f      	bne.n	8004fac <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	23f0      	movs	r3, #240	@ 0xf0
 8004f90:	039b      	lsls	r3, r3, #14
 8004f92:	401a      	ands	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d107      	bne.n	8004fac <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004f9c:	69ba      	ldr	r2, [r7, #24]
 8004f9e:	23c0      	movs	r3, #192	@ 0xc0
 8004fa0:	041b      	lsls	r3, r3, #16
 8004fa2:	401a      	ands	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d001      	beq.n	8004fb0 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e000      	b.n	8004fb2 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	b00a      	add	sp, #40	@ 0x28
 8004fb8:	bdb0      	pop	{r4, r5, r7, pc}
 8004fba:	46c0      	nop			@ (mov r8, r8)
 8004fbc:	40021000 	.word	0x40021000
 8004fc0:	ff02ffff 	.word	0xff02ffff
 8004fc4:	feffffff 	.word	0xfeffffff

08004fc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fc8:	b5b0      	push	{r4, r5, r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d101      	bne.n	8004fdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e128      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004fdc:	4b96      	ldr	r3, [pc, #600]	@ (8005238 <HAL_RCC_ClockConfig+0x270>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d91e      	bls.n	8005028 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fea:	4b93      	ldr	r3, [pc, #588]	@ (8005238 <HAL_RCC_ClockConfig+0x270>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	4393      	bics	r3, r2
 8004ff2:	0019      	movs	r1, r3
 8004ff4:	4b90      	ldr	r3, [pc, #576]	@ (8005238 <HAL_RCC_ClockConfig+0x270>)
 8004ff6:	683a      	ldr	r2, [r7, #0]
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ffc:	f7fe f9d2 	bl	80033a4 <HAL_GetTick>
 8005000:	0003      	movs	r3, r0
 8005002:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005004:	e009      	b.n	800501a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005006:	f7fe f9cd 	bl	80033a4 <HAL_GetTick>
 800500a:	0002      	movs	r2, r0
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	4a8a      	ldr	r2, [pc, #552]	@ (800523c <HAL_RCC_ClockConfig+0x274>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d901      	bls.n	800501a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e109      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800501a:	4b87      	ldr	r3, [pc, #540]	@ (8005238 <HAL_RCC_ClockConfig+0x270>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2201      	movs	r2, #1
 8005020:	4013      	ands	r3, r2
 8005022:	683a      	ldr	r2, [r7, #0]
 8005024:	429a      	cmp	r2, r3
 8005026:	d1ee      	bne.n	8005006 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2202      	movs	r2, #2
 800502e:	4013      	ands	r3, r2
 8005030:	d009      	beq.n	8005046 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005032:	4b83      	ldr	r3, [pc, #524]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	22f0      	movs	r2, #240	@ 0xf0
 8005038:	4393      	bics	r3, r2
 800503a:	0019      	movs	r1, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	689a      	ldr	r2, [r3, #8]
 8005040:	4b7f      	ldr	r3, [pc, #508]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 8005042:	430a      	orrs	r2, r1
 8005044:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2201      	movs	r2, #1
 800504c:	4013      	ands	r3, r2
 800504e:	d100      	bne.n	8005052 <HAL_RCC_ClockConfig+0x8a>
 8005050:	e089      	b.n	8005166 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	2b02      	cmp	r3, #2
 8005058:	d107      	bne.n	800506a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800505a:	4b79      	ldr	r3, [pc, #484]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	2380      	movs	r3, #128	@ 0x80
 8005060:	029b      	lsls	r3, r3, #10
 8005062:	4013      	ands	r3, r2
 8005064:	d120      	bne.n	80050a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e0e1      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	2b03      	cmp	r3, #3
 8005070:	d107      	bne.n	8005082 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005072:	4b73      	ldr	r3, [pc, #460]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	2380      	movs	r3, #128	@ 0x80
 8005078:	049b      	lsls	r3, r3, #18
 800507a:	4013      	ands	r3, r2
 800507c:	d114      	bne.n	80050a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e0d5      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	2b01      	cmp	r3, #1
 8005088:	d106      	bne.n	8005098 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800508a:	4b6d      	ldr	r3, [pc, #436]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2204      	movs	r2, #4
 8005090:	4013      	ands	r3, r2
 8005092:	d109      	bne.n	80050a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e0ca      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005098:	4b69      	ldr	r3, [pc, #420]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	2380      	movs	r3, #128	@ 0x80
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	4013      	ands	r3, r2
 80050a2:	d101      	bne.n	80050a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e0c2      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050a8:	4b65      	ldr	r3, [pc, #404]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	2203      	movs	r2, #3
 80050ae:	4393      	bics	r3, r2
 80050b0:	0019      	movs	r1, r3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	685a      	ldr	r2, [r3, #4]
 80050b6:	4b62      	ldr	r3, [pc, #392]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 80050b8:	430a      	orrs	r2, r1
 80050ba:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050bc:	f7fe f972 	bl	80033a4 <HAL_GetTick>
 80050c0:	0003      	movs	r3, r0
 80050c2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d111      	bne.n	80050f0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80050cc:	e009      	b.n	80050e2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050ce:	f7fe f969 	bl	80033a4 <HAL_GetTick>
 80050d2:	0002      	movs	r2, r0
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	4a58      	ldr	r2, [pc, #352]	@ (800523c <HAL_RCC_ClockConfig+0x274>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d901      	bls.n	80050e2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e0a5      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80050e2:	4b57      	ldr	r3, [pc, #348]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	220c      	movs	r2, #12
 80050e8:	4013      	ands	r3, r2
 80050ea:	2b08      	cmp	r3, #8
 80050ec:	d1ef      	bne.n	80050ce <HAL_RCC_ClockConfig+0x106>
 80050ee:	e03a      	b.n	8005166 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b03      	cmp	r3, #3
 80050f6:	d111      	bne.n	800511c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050f8:	e009      	b.n	800510e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050fa:	f7fe f953 	bl	80033a4 <HAL_GetTick>
 80050fe:	0002      	movs	r2, r0
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	4a4d      	ldr	r2, [pc, #308]	@ (800523c <HAL_RCC_ClockConfig+0x274>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d901      	bls.n	800510e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800510a:	2303      	movs	r3, #3
 800510c:	e08f      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800510e:	4b4c      	ldr	r3, [pc, #304]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	220c      	movs	r2, #12
 8005114:	4013      	ands	r3, r2
 8005116:	2b0c      	cmp	r3, #12
 8005118:	d1ef      	bne.n	80050fa <HAL_RCC_ClockConfig+0x132>
 800511a:	e024      	b.n	8005166 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d11b      	bne.n	800515c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005124:	e009      	b.n	800513a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005126:	f7fe f93d 	bl	80033a4 <HAL_GetTick>
 800512a:	0002      	movs	r2, r0
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	4a42      	ldr	r2, [pc, #264]	@ (800523c <HAL_RCC_ClockConfig+0x274>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d901      	bls.n	800513a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e079      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800513a:	4b41      	ldr	r3, [pc, #260]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	220c      	movs	r2, #12
 8005140:	4013      	ands	r3, r2
 8005142:	2b04      	cmp	r3, #4
 8005144:	d1ef      	bne.n	8005126 <HAL_RCC_ClockConfig+0x15e>
 8005146:	e00e      	b.n	8005166 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005148:	f7fe f92c 	bl	80033a4 <HAL_GetTick>
 800514c:	0002      	movs	r2, r0
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	4a3a      	ldr	r2, [pc, #232]	@ (800523c <HAL_RCC_ClockConfig+0x274>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d901      	bls.n	800515c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e068      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800515c:	4b38      	ldr	r3, [pc, #224]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	220c      	movs	r2, #12
 8005162:	4013      	ands	r3, r2
 8005164:	d1f0      	bne.n	8005148 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005166:	4b34      	ldr	r3, [pc, #208]	@ (8005238 <HAL_RCC_ClockConfig+0x270>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2201      	movs	r2, #1
 800516c:	4013      	ands	r3, r2
 800516e:	683a      	ldr	r2, [r7, #0]
 8005170:	429a      	cmp	r2, r3
 8005172:	d21e      	bcs.n	80051b2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005174:	4b30      	ldr	r3, [pc, #192]	@ (8005238 <HAL_RCC_ClockConfig+0x270>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2201      	movs	r2, #1
 800517a:	4393      	bics	r3, r2
 800517c:	0019      	movs	r1, r3
 800517e:	4b2e      	ldr	r3, [pc, #184]	@ (8005238 <HAL_RCC_ClockConfig+0x270>)
 8005180:	683a      	ldr	r2, [r7, #0]
 8005182:	430a      	orrs	r2, r1
 8005184:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005186:	f7fe f90d 	bl	80033a4 <HAL_GetTick>
 800518a:	0003      	movs	r3, r0
 800518c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800518e:	e009      	b.n	80051a4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005190:	f7fe f908 	bl	80033a4 <HAL_GetTick>
 8005194:	0002      	movs	r2, r0
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	4a28      	ldr	r2, [pc, #160]	@ (800523c <HAL_RCC_ClockConfig+0x274>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d901      	bls.n	80051a4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e044      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051a4:	4b24      	ldr	r3, [pc, #144]	@ (8005238 <HAL_RCC_ClockConfig+0x270>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2201      	movs	r2, #1
 80051aa:	4013      	ands	r3, r2
 80051ac:	683a      	ldr	r2, [r7, #0]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d1ee      	bne.n	8005190 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	2204      	movs	r2, #4
 80051b8:	4013      	ands	r3, r2
 80051ba:	d009      	beq.n	80051d0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051bc:	4b20      	ldr	r3, [pc, #128]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	4a20      	ldr	r2, [pc, #128]	@ (8005244 <HAL_RCC_ClockConfig+0x27c>)
 80051c2:	4013      	ands	r3, r2
 80051c4:	0019      	movs	r1, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68da      	ldr	r2, [r3, #12]
 80051ca:	4b1d      	ldr	r3, [pc, #116]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 80051cc:	430a      	orrs	r2, r1
 80051ce:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2208      	movs	r2, #8
 80051d6:	4013      	ands	r3, r2
 80051d8:	d00a      	beq.n	80051f0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80051da:	4b19      	ldr	r3, [pc, #100]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	4a1a      	ldr	r2, [pc, #104]	@ (8005248 <HAL_RCC_ClockConfig+0x280>)
 80051e0:	4013      	ands	r3, r2
 80051e2:	0019      	movs	r1, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	00da      	lsls	r2, r3, #3
 80051ea:	4b15      	ldr	r3, [pc, #84]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 80051ec:	430a      	orrs	r2, r1
 80051ee:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80051f0:	f000 f832 	bl	8005258 <HAL_RCC_GetSysClockFreq>
 80051f4:	0001      	movs	r1, r0
 80051f6:	4b12      	ldr	r3, [pc, #72]	@ (8005240 <HAL_RCC_ClockConfig+0x278>)
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	091b      	lsrs	r3, r3, #4
 80051fc:	220f      	movs	r2, #15
 80051fe:	4013      	ands	r3, r2
 8005200:	4a12      	ldr	r2, [pc, #72]	@ (800524c <HAL_RCC_ClockConfig+0x284>)
 8005202:	5cd3      	ldrb	r3, [r2, r3]
 8005204:	000a      	movs	r2, r1
 8005206:	40da      	lsrs	r2, r3
 8005208:	4b11      	ldr	r3, [pc, #68]	@ (8005250 <HAL_RCC_ClockConfig+0x288>)
 800520a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800520c:	4b11      	ldr	r3, [pc, #68]	@ (8005254 <HAL_RCC_ClockConfig+0x28c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	250b      	movs	r5, #11
 8005212:	197c      	adds	r4, r7, r5
 8005214:	0018      	movs	r0, r3
 8005216:	f7fe f87f 	bl	8003318 <HAL_InitTick>
 800521a:	0003      	movs	r3, r0
 800521c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800521e:	197b      	adds	r3, r7, r5
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d002      	beq.n	800522c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005226:	197b      	adds	r3, r7, r5
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	e000      	b.n	800522e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	0018      	movs	r0, r3
 8005230:	46bd      	mov	sp, r7
 8005232:	b004      	add	sp, #16
 8005234:	bdb0      	pop	{r4, r5, r7, pc}
 8005236:	46c0      	nop			@ (mov r8, r8)
 8005238:	40022000 	.word	0x40022000
 800523c:	00001388 	.word	0x00001388
 8005240:	40021000 	.word	0x40021000
 8005244:	fffff8ff 	.word	0xfffff8ff
 8005248:	ffffc7ff 	.word	0xffffc7ff
 800524c:	080091ec 	.word	0x080091ec
 8005250:	20000084 	.word	0x20000084
 8005254:	20000088 	.word	0x20000088

08005258 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800525e:	4b3c      	ldr	r3, [pc, #240]	@ (8005350 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	220c      	movs	r2, #12
 8005268:	4013      	ands	r3, r2
 800526a:	2b0c      	cmp	r3, #12
 800526c:	d013      	beq.n	8005296 <HAL_RCC_GetSysClockFreq+0x3e>
 800526e:	d85c      	bhi.n	800532a <HAL_RCC_GetSysClockFreq+0xd2>
 8005270:	2b04      	cmp	r3, #4
 8005272:	d002      	beq.n	800527a <HAL_RCC_GetSysClockFreq+0x22>
 8005274:	2b08      	cmp	r3, #8
 8005276:	d00b      	beq.n	8005290 <HAL_RCC_GetSysClockFreq+0x38>
 8005278:	e057      	b.n	800532a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800527a:	4b35      	ldr	r3, [pc, #212]	@ (8005350 <HAL_RCC_GetSysClockFreq+0xf8>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2210      	movs	r2, #16
 8005280:	4013      	ands	r3, r2
 8005282:	d002      	beq.n	800528a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005284:	4b33      	ldr	r3, [pc, #204]	@ (8005354 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005286:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005288:	e05d      	b.n	8005346 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800528a:	4b33      	ldr	r3, [pc, #204]	@ (8005358 <HAL_RCC_GetSysClockFreq+0x100>)
 800528c:	613b      	str	r3, [r7, #16]
      break;
 800528e:	e05a      	b.n	8005346 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005290:	4b32      	ldr	r3, [pc, #200]	@ (800535c <HAL_RCC_GetSysClockFreq+0x104>)
 8005292:	613b      	str	r3, [r7, #16]
      break;
 8005294:	e057      	b.n	8005346 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	0c9b      	lsrs	r3, r3, #18
 800529a:	220f      	movs	r2, #15
 800529c:	4013      	ands	r3, r2
 800529e:	4a30      	ldr	r2, [pc, #192]	@ (8005360 <HAL_RCC_GetSysClockFreq+0x108>)
 80052a0:	5cd3      	ldrb	r3, [r2, r3]
 80052a2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	0d9b      	lsrs	r3, r3, #22
 80052a8:	2203      	movs	r2, #3
 80052aa:	4013      	ands	r3, r2
 80052ac:	3301      	adds	r3, #1
 80052ae:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052b0:	4b27      	ldr	r3, [pc, #156]	@ (8005350 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	2380      	movs	r3, #128	@ 0x80
 80052b6:	025b      	lsls	r3, r3, #9
 80052b8:	4013      	ands	r3, r2
 80052ba:	d00f      	beq.n	80052dc <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80052bc:	68b9      	ldr	r1, [r7, #8]
 80052be:	000a      	movs	r2, r1
 80052c0:	0152      	lsls	r2, r2, #5
 80052c2:	1a52      	subs	r2, r2, r1
 80052c4:	0193      	lsls	r3, r2, #6
 80052c6:	1a9b      	subs	r3, r3, r2
 80052c8:	00db      	lsls	r3, r3, #3
 80052ca:	185b      	adds	r3, r3, r1
 80052cc:	025b      	lsls	r3, r3, #9
 80052ce:	6879      	ldr	r1, [r7, #4]
 80052d0:	0018      	movs	r0, r3
 80052d2:	f7fa ff21 	bl	8000118 <__udivsi3>
 80052d6:	0003      	movs	r3, r0
 80052d8:	617b      	str	r3, [r7, #20]
 80052da:	e023      	b.n	8005324 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80052dc:	4b1c      	ldr	r3, [pc, #112]	@ (8005350 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2210      	movs	r2, #16
 80052e2:	4013      	ands	r3, r2
 80052e4:	d00f      	beq.n	8005306 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80052e6:	68b9      	ldr	r1, [r7, #8]
 80052e8:	000a      	movs	r2, r1
 80052ea:	0152      	lsls	r2, r2, #5
 80052ec:	1a52      	subs	r2, r2, r1
 80052ee:	0193      	lsls	r3, r2, #6
 80052f0:	1a9b      	subs	r3, r3, r2
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	185b      	adds	r3, r3, r1
 80052f6:	021b      	lsls	r3, r3, #8
 80052f8:	6879      	ldr	r1, [r7, #4]
 80052fa:	0018      	movs	r0, r3
 80052fc:	f7fa ff0c 	bl	8000118 <__udivsi3>
 8005300:	0003      	movs	r3, r0
 8005302:	617b      	str	r3, [r7, #20]
 8005304:	e00e      	b.n	8005324 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8005306:	68b9      	ldr	r1, [r7, #8]
 8005308:	000a      	movs	r2, r1
 800530a:	0152      	lsls	r2, r2, #5
 800530c:	1a52      	subs	r2, r2, r1
 800530e:	0193      	lsls	r3, r2, #6
 8005310:	1a9b      	subs	r3, r3, r2
 8005312:	00db      	lsls	r3, r3, #3
 8005314:	185b      	adds	r3, r3, r1
 8005316:	029b      	lsls	r3, r3, #10
 8005318:	6879      	ldr	r1, [r7, #4]
 800531a:	0018      	movs	r0, r3
 800531c:	f7fa fefc 	bl	8000118 <__udivsi3>
 8005320:	0003      	movs	r3, r0
 8005322:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	613b      	str	r3, [r7, #16]
      break;
 8005328:	e00d      	b.n	8005346 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800532a:	4b09      	ldr	r3, [pc, #36]	@ (8005350 <HAL_RCC_GetSysClockFreq+0xf8>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	0b5b      	lsrs	r3, r3, #13
 8005330:	2207      	movs	r2, #7
 8005332:	4013      	ands	r3, r2
 8005334:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	3301      	adds	r3, #1
 800533a:	2280      	movs	r2, #128	@ 0x80
 800533c:	0212      	lsls	r2, r2, #8
 800533e:	409a      	lsls	r2, r3
 8005340:	0013      	movs	r3, r2
 8005342:	613b      	str	r3, [r7, #16]
      break;
 8005344:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005346:	693b      	ldr	r3, [r7, #16]
}
 8005348:	0018      	movs	r0, r3
 800534a:	46bd      	mov	sp, r7
 800534c:	b006      	add	sp, #24
 800534e:	bd80      	pop	{r7, pc}
 8005350:	40021000 	.word	0x40021000
 8005354:	003d0900 	.word	0x003d0900
 8005358:	00f42400 	.word	0x00f42400
 800535c:	007a1200 	.word	0x007a1200
 8005360:	08009204 	.word	0x08009204

08005364 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005368:	4b02      	ldr	r3, [pc, #8]	@ (8005374 <HAL_RCC_GetHCLKFreq+0x10>)
 800536a:	681b      	ldr	r3, [r3, #0]
}
 800536c:	0018      	movs	r0, r3
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	46c0      	nop			@ (mov r8, r8)
 8005374:	20000084 	.word	0x20000084

08005378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800537c:	f7ff fff2 	bl	8005364 <HAL_RCC_GetHCLKFreq>
 8005380:	0001      	movs	r1, r0
 8005382:	4b06      	ldr	r3, [pc, #24]	@ (800539c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	0a1b      	lsrs	r3, r3, #8
 8005388:	2207      	movs	r2, #7
 800538a:	4013      	ands	r3, r2
 800538c:	4a04      	ldr	r2, [pc, #16]	@ (80053a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800538e:	5cd3      	ldrb	r3, [r2, r3]
 8005390:	40d9      	lsrs	r1, r3
 8005392:	000b      	movs	r3, r1
}
 8005394:	0018      	movs	r0, r3
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	46c0      	nop			@ (mov r8, r8)
 800539c:	40021000 	.word	0x40021000
 80053a0:	080091fc 	.word	0x080091fc

080053a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80053a8:	f7ff ffdc 	bl	8005364 <HAL_RCC_GetHCLKFreq>
 80053ac:	0001      	movs	r1, r0
 80053ae:	4b06      	ldr	r3, [pc, #24]	@ (80053c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	0adb      	lsrs	r3, r3, #11
 80053b4:	2207      	movs	r2, #7
 80053b6:	4013      	ands	r3, r2
 80053b8:	4a04      	ldr	r2, [pc, #16]	@ (80053cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80053ba:	5cd3      	ldrb	r3, [r2, r3]
 80053bc:	40d9      	lsrs	r1, r3
 80053be:	000b      	movs	r3, r1
}
 80053c0:	0018      	movs	r0, r3
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	46c0      	nop			@ (mov r8, r8)
 80053c8:	40021000 	.word	0x40021000
 80053cc:	080091fc 	.word	0x080091fc

080053d0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b086      	sub	sp, #24
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80053d8:	2017      	movs	r0, #23
 80053da:	183b      	adds	r3, r7, r0
 80053dc:	2200      	movs	r2, #0
 80053de:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2220      	movs	r2, #32
 80053e6:	4013      	ands	r3, r2
 80053e8:	d100      	bne.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80053ea:	e0c7      	b.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053ec:	4b9b      	ldr	r3, [pc, #620]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80053ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053f0:	2380      	movs	r3, #128	@ 0x80
 80053f2:	055b      	lsls	r3, r3, #21
 80053f4:	4013      	ands	r3, r2
 80053f6:	d109      	bne.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053f8:	4b98      	ldr	r3, [pc, #608]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80053fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053fc:	4b97      	ldr	r3, [pc, #604]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80053fe:	2180      	movs	r1, #128	@ 0x80
 8005400:	0549      	lsls	r1, r1, #21
 8005402:	430a      	orrs	r2, r1
 8005404:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8005406:	183b      	adds	r3, r7, r0
 8005408:	2201      	movs	r2, #1
 800540a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800540c:	4b94      	ldr	r3, [pc, #592]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	2380      	movs	r3, #128	@ 0x80
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	4013      	ands	r3, r2
 8005416:	d11a      	bne.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005418:	4b91      	ldr	r3, [pc, #580]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	4b90      	ldr	r3, [pc, #576]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800541e:	2180      	movs	r1, #128	@ 0x80
 8005420:	0049      	lsls	r1, r1, #1
 8005422:	430a      	orrs	r2, r1
 8005424:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005426:	f7fd ffbd 	bl	80033a4 <HAL_GetTick>
 800542a:	0003      	movs	r3, r0
 800542c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800542e:	e008      	b.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005430:	f7fd ffb8 	bl	80033a4 <HAL_GetTick>
 8005434:	0002      	movs	r2, r0
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	1ad3      	subs	r3, r2, r3
 800543a:	2b64      	cmp	r3, #100	@ 0x64
 800543c:	d901      	bls.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e107      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005442:	4b87      	ldr	r3, [pc, #540]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	2380      	movs	r3, #128	@ 0x80
 8005448:	005b      	lsls	r3, r3, #1
 800544a:	4013      	ands	r3, r2
 800544c:	d0f0      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800544e:	4b83      	ldr	r3, [pc, #524]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	23c0      	movs	r3, #192	@ 0xc0
 8005454:	039b      	lsls	r3, r3, #14
 8005456:	4013      	ands	r3, r2
 8005458:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685a      	ldr	r2, [r3, #4]
 800545e:	23c0      	movs	r3, #192	@ 0xc0
 8005460:	039b      	lsls	r3, r3, #14
 8005462:	4013      	ands	r3, r2
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	429a      	cmp	r2, r3
 8005468:	d013      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	23c0      	movs	r3, #192	@ 0xc0
 8005470:	029b      	lsls	r3, r3, #10
 8005472:	401a      	ands	r2, r3
 8005474:	23c0      	movs	r3, #192	@ 0xc0
 8005476:	029b      	lsls	r3, r3, #10
 8005478:	429a      	cmp	r2, r3
 800547a:	d10a      	bne.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800547c:	4b77      	ldr	r3, [pc, #476]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	2380      	movs	r3, #128	@ 0x80
 8005482:	029b      	lsls	r3, r3, #10
 8005484:	401a      	ands	r2, r3
 8005486:	2380      	movs	r3, #128	@ 0x80
 8005488:	029b      	lsls	r3, r3, #10
 800548a:	429a      	cmp	r2, r3
 800548c:	d101      	bne.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e0df      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005492:	4b72      	ldr	r3, [pc, #456]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005494:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005496:	23c0      	movs	r3, #192	@ 0xc0
 8005498:	029b      	lsls	r3, r3, #10
 800549a:	4013      	ands	r3, r2
 800549c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d03b      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685a      	ldr	r2, [r3, #4]
 80054a8:	23c0      	movs	r3, #192	@ 0xc0
 80054aa:	029b      	lsls	r3, r3, #10
 80054ac:	4013      	ands	r3, r2
 80054ae:	68fa      	ldr	r2, [r7, #12]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d033      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2220      	movs	r2, #32
 80054ba:	4013      	ands	r3, r2
 80054bc:	d02e      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80054be:	4b67      	ldr	r3, [pc, #412]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80054c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054c2:	4a68      	ldr	r2, [pc, #416]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80054c4:	4013      	ands	r3, r2
 80054c6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80054c8:	4b64      	ldr	r3, [pc, #400]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80054ca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80054cc:	4b63      	ldr	r3, [pc, #396]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80054ce:	2180      	movs	r1, #128	@ 0x80
 80054d0:	0309      	lsls	r1, r1, #12
 80054d2:	430a      	orrs	r2, r1
 80054d4:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054d6:	4b61      	ldr	r3, [pc, #388]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80054d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80054da:	4b60      	ldr	r3, [pc, #384]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80054dc:	4962      	ldr	r1, [pc, #392]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80054de:	400a      	ands	r2, r1
 80054e0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80054e2:	4b5e      	ldr	r3, [pc, #376]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	2380      	movs	r3, #128	@ 0x80
 80054ec:	005b      	lsls	r3, r3, #1
 80054ee:	4013      	ands	r3, r2
 80054f0:	d014      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054f2:	f7fd ff57 	bl	80033a4 <HAL_GetTick>
 80054f6:	0003      	movs	r3, r0
 80054f8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054fa:	e009      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054fc:	f7fd ff52 	bl	80033a4 <HAL_GetTick>
 8005500:	0002      	movs	r2, r0
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	4a59      	ldr	r2, [pc, #356]	@ (800566c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d901      	bls.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e0a0      	b.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005510:	4b52      	ldr	r3, [pc, #328]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005512:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005514:	2380      	movs	r3, #128	@ 0x80
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4013      	ands	r3, r2
 800551a:	d0ef      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2220      	movs	r2, #32
 8005522:	4013      	ands	r3, r2
 8005524:	d01f      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	23c0      	movs	r3, #192	@ 0xc0
 800552c:	029b      	lsls	r3, r3, #10
 800552e:	401a      	ands	r2, r3
 8005530:	23c0      	movs	r3, #192	@ 0xc0
 8005532:	029b      	lsls	r3, r3, #10
 8005534:	429a      	cmp	r2, r3
 8005536:	d10c      	bne.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8005538:	4b48      	ldr	r3, [pc, #288]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a4c      	ldr	r2, [pc, #304]	@ (8005670 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800553e:	4013      	ands	r3, r2
 8005540:	0019      	movs	r1, r3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	685a      	ldr	r2, [r3, #4]
 8005546:	23c0      	movs	r3, #192	@ 0xc0
 8005548:	039b      	lsls	r3, r3, #14
 800554a:	401a      	ands	r2, r3
 800554c:	4b43      	ldr	r3, [pc, #268]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800554e:	430a      	orrs	r2, r1
 8005550:	601a      	str	r2, [r3, #0]
 8005552:	4b42      	ldr	r3, [pc, #264]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005554:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685a      	ldr	r2, [r3, #4]
 800555a:	23c0      	movs	r3, #192	@ 0xc0
 800555c:	029b      	lsls	r3, r3, #10
 800555e:	401a      	ands	r2, r3
 8005560:	4b3e      	ldr	r3, [pc, #248]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005562:	430a      	orrs	r2, r1
 8005564:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005566:	2317      	movs	r3, #23
 8005568:	18fb      	adds	r3, r7, r3
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	2b01      	cmp	r3, #1
 800556e:	d105      	bne.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005570:	4b3a      	ldr	r3, [pc, #232]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005572:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005574:	4b39      	ldr	r3, [pc, #228]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005576:	493f      	ldr	r1, [pc, #252]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8005578:	400a      	ands	r2, r1
 800557a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2201      	movs	r2, #1
 8005582:	4013      	ands	r3, r2
 8005584:	d009      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005586:	4b35      	ldr	r3, [pc, #212]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800558a:	2203      	movs	r2, #3
 800558c:	4393      	bics	r3, r2
 800558e:	0019      	movs	r1, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	4b31      	ldr	r3, [pc, #196]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005596:	430a      	orrs	r2, r1
 8005598:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2202      	movs	r2, #2
 80055a0:	4013      	ands	r3, r2
 80055a2:	d009      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80055a4:	4b2d      	ldr	r3, [pc, #180]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055a8:	220c      	movs	r2, #12
 80055aa:	4393      	bics	r3, r2
 80055ac:	0019      	movs	r1, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68da      	ldr	r2, [r3, #12]
 80055b2:	4b2a      	ldr	r3, [pc, #168]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055b4:	430a      	orrs	r2, r1
 80055b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2204      	movs	r2, #4
 80055be:	4013      	ands	r3, r2
 80055c0:	d009      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80055c2:	4b26      	ldr	r3, [pc, #152]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055c6:	4a2c      	ldr	r2, [pc, #176]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80055c8:	4013      	ands	r3, r2
 80055ca:	0019      	movs	r1, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	691a      	ldr	r2, [r3, #16]
 80055d0:	4b22      	ldr	r3, [pc, #136]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055d2:	430a      	orrs	r2, r1
 80055d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2208      	movs	r2, #8
 80055dc:	4013      	ands	r3, r2
 80055de:	d009      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055e0:	4b1e      	ldr	r3, [pc, #120]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055e4:	4a25      	ldr	r2, [pc, #148]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80055e6:	4013      	ands	r3, r2
 80055e8:	0019      	movs	r1, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	695a      	ldr	r2, [r3, #20]
 80055ee:	4b1b      	ldr	r3, [pc, #108]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055f0:	430a      	orrs	r2, r1
 80055f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	2380      	movs	r3, #128	@ 0x80
 80055fa:	005b      	lsls	r3, r3, #1
 80055fc:	4013      	ands	r3, r2
 80055fe:	d009      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005600:	4b16      	ldr	r3, [pc, #88]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005604:	4a17      	ldr	r2, [pc, #92]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005606:	4013      	ands	r3, r2
 8005608:	0019      	movs	r1, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	699a      	ldr	r2, [r3, #24]
 800560e:	4b13      	ldr	r3, [pc, #76]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005610:	430a      	orrs	r2, r1
 8005612:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	2240      	movs	r2, #64	@ 0x40
 800561a:	4013      	ands	r3, r2
 800561c:	d009      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800561e:	4b0f      	ldr	r3, [pc, #60]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005622:	4a17      	ldr	r2, [pc, #92]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005624:	4013      	ands	r3, r2
 8005626:	0019      	movs	r1, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a1a      	ldr	r2, [r3, #32]
 800562c:	4b0b      	ldr	r3, [pc, #44]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800562e:	430a      	orrs	r2, r1
 8005630:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2280      	movs	r2, #128	@ 0x80
 8005638:	4013      	ands	r3, r2
 800563a:	d009      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800563c:	4b07      	ldr	r3, [pc, #28]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800563e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005640:	4a10      	ldr	r2, [pc, #64]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8005642:	4013      	ands	r3, r2
 8005644:	0019      	movs	r1, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	69da      	ldr	r2, [r3, #28]
 800564a:	4b04      	ldr	r3, [pc, #16]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800564c:	430a      	orrs	r2, r1
 800564e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	0018      	movs	r0, r3
 8005654:	46bd      	mov	sp, r7
 8005656:	b006      	add	sp, #24
 8005658:	bd80      	pop	{r7, pc}
 800565a:	46c0      	nop			@ (mov r8, r8)
 800565c:	40021000 	.word	0x40021000
 8005660:	40007000 	.word	0x40007000
 8005664:	fffcffff 	.word	0xfffcffff
 8005668:	fff7ffff 	.word	0xfff7ffff
 800566c:	00001388 	.word	0x00001388
 8005670:	ffcfffff 	.word	0xffcfffff
 8005674:	efffffff 	.word	0xefffffff
 8005678:	fffff3ff 	.word	0xfffff3ff
 800567c:	ffffcfff 	.word	0xffffcfff
 8005680:	fbffffff 	.word	0xfbffffff
 8005684:	fff3ffff 	.word	0xfff3ffff

08005688 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d101      	bne.n	800569a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e032      	b.n	8005700 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2239      	movs	r2, #57	@ 0x39
 800569e:	5c9b      	ldrb	r3, [r3, r2]
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d107      	bne.n	80056b6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2238      	movs	r2, #56	@ 0x38
 80056aa:	2100      	movs	r1, #0
 80056ac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	0018      	movs	r0, r3
 80056b2:	f7fd fd1f 	bl	80030f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2239      	movs	r2, #57	@ 0x39
 80056ba:	2102      	movs	r1, #2
 80056bc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	3304      	adds	r3, #4
 80056c6:	0019      	movs	r1, r3
 80056c8:	0010      	movs	r0, r2
 80056ca:	f000 facf 	bl	8005c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	223e      	movs	r2, #62	@ 0x3e
 80056d2:	2101      	movs	r1, #1
 80056d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	223a      	movs	r2, #58	@ 0x3a
 80056da:	2101      	movs	r1, #1
 80056dc:	5499      	strb	r1, [r3, r2]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	223b      	movs	r2, #59	@ 0x3b
 80056e2:	2101      	movs	r1, #1
 80056e4:	5499      	strb	r1, [r3, r2]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	223c      	movs	r2, #60	@ 0x3c
 80056ea:	2101      	movs	r1, #1
 80056ec:	5499      	strb	r1, [r3, r2]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	223d      	movs	r2, #61	@ 0x3d
 80056f2:	2101      	movs	r1, #1
 80056f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2239      	movs	r2, #57	@ 0x39
 80056fa:	2101      	movs	r1, #1
 80056fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	0018      	movs	r0, r3
 8005702:	46bd      	mov	sp, r7
 8005704:	b002      	add	sp, #8
 8005706:	bd80      	pop	{r7, pc}

08005708 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e032      	b.n	8005780 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2239      	movs	r2, #57	@ 0x39
 800571e:	5c9b      	ldrb	r3, [r3, r2]
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d107      	bne.n	8005736 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2238      	movs	r2, #56	@ 0x38
 800572a:	2100      	movs	r1, #0
 800572c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	0018      	movs	r0, r3
 8005732:	f000 f829 	bl	8005788 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2239      	movs	r2, #57	@ 0x39
 800573a:	2102      	movs	r1, #2
 800573c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	3304      	adds	r3, #4
 8005746:	0019      	movs	r1, r3
 8005748:	0010      	movs	r0, r2
 800574a:	f000 fa8f 	bl	8005c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	223e      	movs	r2, #62	@ 0x3e
 8005752:	2101      	movs	r1, #1
 8005754:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	223a      	movs	r2, #58	@ 0x3a
 800575a:	2101      	movs	r1, #1
 800575c:	5499      	strb	r1, [r3, r2]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	223b      	movs	r2, #59	@ 0x3b
 8005762:	2101      	movs	r1, #1
 8005764:	5499      	strb	r1, [r3, r2]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	223c      	movs	r2, #60	@ 0x3c
 800576a:	2101      	movs	r1, #1
 800576c:	5499      	strb	r1, [r3, r2]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	223d      	movs	r2, #61	@ 0x3d
 8005772:	2101      	movs	r1, #1
 8005774:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2239      	movs	r2, #57	@ 0x39
 800577a:	2101      	movs	r1, #1
 800577c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800577e:	2300      	movs	r3, #0
}
 8005780:	0018      	movs	r0, r3
 8005782:	46bd      	mov	sp, r7
 8005784:	b002      	add	sp, #8
 8005786:	bd80      	pop	{r7, pc}

08005788 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b082      	sub	sp, #8
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005790:	46c0      	nop			@ (mov r8, r8)
 8005792:	46bd      	mov	sp, r7
 8005794:	b002      	add	sp, #8
 8005796:	bd80      	pop	{r7, pc}

08005798 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d108      	bne.n	80057ba <HAL_TIM_PWM_Start+0x22>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	223a      	movs	r2, #58	@ 0x3a
 80057ac:	5c9b      	ldrb	r3, [r3, r2]
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	3b01      	subs	r3, #1
 80057b2:	1e5a      	subs	r2, r3, #1
 80057b4:	4193      	sbcs	r3, r2
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	e01f      	b.n	80057fa <HAL_TIM_PWM_Start+0x62>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b04      	cmp	r3, #4
 80057be:	d108      	bne.n	80057d2 <HAL_TIM_PWM_Start+0x3a>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	223b      	movs	r2, #59	@ 0x3b
 80057c4:	5c9b      	ldrb	r3, [r3, r2]
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	3b01      	subs	r3, #1
 80057ca:	1e5a      	subs	r2, r3, #1
 80057cc:	4193      	sbcs	r3, r2
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	e013      	b.n	80057fa <HAL_TIM_PWM_Start+0x62>
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	2b08      	cmp	r3, #8
 80057d6:	d108      	bne.n	80057ea <HAL_TIM_PWM_Start+0x52>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	223c      	movs	r2, #60	@ 0x3c
 80057dc:	5c9b      	ldrb	r3, [r3, r2]
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	3b01      	subs	r3, #1
 80057e2:	1e5a      	subs	r2, r3, #1
 80057e4:	4193      	sbcs	r3, r2
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	e007      	b.n	80057fa <HAL_TIM_PWM_Start+0x62>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	223d      	movs	r2, #61	@ 0x3d
 80057ee:	5c9b      	ldrb	r3, [r3, r2]
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	3b01      	subs	r3, #1
 80057f4:	1e5a      	subs	r2, r3, #1
 80057f6:	4193      	sbcs	r3, r2
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d001      	beq.n	8005802 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e052      	b.n	80058a8 <HAL_TIM_PWM_Start+0x110>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d104      	bne.n	8005812 <HAL_TIM_PWM_Start+0x7a>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	223a      	movs	r2, #58	@ 0x3a
 800580c:	2102      	movs	r1, #2
 800580e:	5499      	strb	r1, [r3, r2]
 8005810:	e013      	b.n	800583a <HAL_TIM_PWM_Start+0xa2>
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	2b04      	cmp	r3, #4
 8005816:	d104      	bne.n	8005822 <HAL_TIM_PWM_Start+0x8a>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	223b      	movs	r2, #59	@ 0x3b
 800581c:	2102      	movs	r1, #2
 800581e:	5499      	strb	r1, [r3, r2]
 8005820:	e00b      	b.n	800583a <HAL_TIM_PWM_Start+0xa2>
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	2b08      	cmp	r3, #8
 8005826:	d104      	bne.n	8005832 <HAL_TIM_PWM_Start+0x9a>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	223c      	movs	r2, #60	@ 0x3c
 800582c:	2102      	movs	r1, #2
 800582e:	5499      	strb	r1, [r3, r2]
 8005830:	e003      	b.n	800583a <HAL_TIM_PWM_Start+0xa2>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	223d      	movs	r2, #61	@ 0x3d
 8005836:	2102      	movs	r1, #2
 8005838:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	6839      	ldr	r1, [r7, #0]
 8005840:	2201      	movs	r2, #1
 8005842:	0018      	movs	r0, r3
 8005844:	f000 fc14 	bl	8006070 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	2380      	movs	r3, #128	@ 0x80
 800584e:	05db      	lsls	r3, r3, #23
 8005850:	429a      	cmp	r2, r3
 8005852:	d00e      	beq.n	8005872 <HAL_TIM_PWM_Start+0xda>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a15      	ldr	r2, [pc, #84]	@ (80058b0 <HAL_TIM_PWM_Start+0x118>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d009      	beq.n	8005872 <HAL_TIM_PWM_Start+0xda>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a14      	ldr	r2, [pc, #80]	@ (80058b4 <HAL_TIM_PWM_Start+0x11c>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d004      	beq.n	8005872 <HAL_TIM_PWM_Start+0xda>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a12      	ldr	r2, [pc, #72]	@ (80058b8 <HAL_TIM_PWM_Start+0x120>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d111      	bne.n	8005896 <HAL_TIM_PWM_Start+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	2207      	movs	r2, #7
 800587a:	4013      	ands	r3, r2
 800587c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2b06      	cmp	r3, #6
 8005882:	d010      	beq.n	80058a6 <HAL_TIM_PWM_Start+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2101      	movs	r1, #1
 8005890:	430a      	orrs	r2, r1
 8005892:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005894:	e007      	b.n	80058a6 <HAL_TIM_PWM_Start+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2101      	movs	r1, #1
 80058a2:	430a      	orrs	r2, r1
 80058a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	0018      	movs	r0, r3
 80058aa:	46bd      	mov	sp, r7
 80058ac:	b004      	add	sp, #16
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	40000400 	.word	0x40000400
 80058b4:	40010800 	.word	0x40010800
 80058b8:	40011400 	.word	0x40011400

080058bc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b082      	sub	sp, #8
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	6839      	ldr	r1, [r7, #0]
 80058cc:	2200      	movs	r2, #0
 80058ce:	0018      	movs	r0, r3
 80058d0:	f000 fbce 	bl	8006070 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6a1b      	ldr	r3, [r3, #32]
 80058da:	4a16      	ldr	r2, [pc, #88]	@ (8005934 <HAL_TIM_PWM_Stop+0x78>)
 80058dc:	4013      	ands	r3, r2
 80058de:	d107      	bne.n	80058f0 <HAL_TIM_PWM_Stop+0x34>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2101      	movs	r1, #1
 80058ec:	438a      	bics	r2, r1
 80058ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d104      	bne.n	8005900 <HAL_TIM_PWM_Stop+0x44>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	223a      	movs	r2, #58	@ 0x3a
 80058fa:	2101      	movs	r1, #1
 80058fc:	5499      	strb	r1, [r3, r2]
 80058fe:	e013      	b.n	8005928 <HAL_TIM_PWM_Stop+0x6c>
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	2b04      	cmp	r3, #4
 8005904:	d104      	bne.n	8005910 <HAL_TIM_PWM_Stop+0x54>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	223b      	movs	r2, #59	@ 0x3b
 800590a:	2101      	movs	r1, #1
 800590c:	5499      	strb	r1, [r3, r2]
 800590e:	e00b      	b.n	8005928 <HAL_TIM_PWM_Stop+0x6c>
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	2b08      	cmp	r3, #8
 8005914:	d104      	bne.n	8005920 <HAL_TIM_PWM_Stop+0x64>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	223c      	movs	r2, #60	@ 0x3c
 800591a:	2101      	movs	r1, #1
 800591c:	5499      	strb	r1, [r3, r2]
 800591e:	e003      	b.n	8005928 <HAL_TIM_PWM_Stop+0x6c>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	223d      	movs	r2, #61	@ 0x3d
 8005924:	2101      	movs	r1, #1
 8005926:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005928:	2300      	movs	r3, #0
}
 800592a:	0018      	movs	r0, r3
 800592c:	46bd      	mov	sp, r7
 800592e:	b002      	add	sp, #8
 8005930:	bd80      	pop	{r7, pc}
 8005932:	46c0      	nop			@ (mov r8, r8)
 8005934:	00001111 	.word	0x00001111

08005938 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005944:	2317      	movs	r3, #23
 8005946:	18fb      	adds	r3, r7, r3
 8005948:	2200      	movs	r2, #0
 800594a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2238      	movs	r2, #56	@ 0x38
 8005950:	5c9b      	ldrb	r3, [r3, r2]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d101      	bne.n	800595a <HAL_TIM_PWM_ConfigChannel+0x22>
 8005956:	2302      	movs	r3, #2
 8005958:	e0ad      	b.n	8005ab6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2238      	movs	r2, #56	@ 0x38
 800595e:	2101      	movs	r1, #1
 8005960:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2b0c      	cmp	r3, #12
 8005966:	d100      	bne.n	800596a <HAL_TIM_PWM_ConfigChannel+0x32>
 8005968:	e076      	b.n	8005a58 <HAL_TIM_PWM_ConfigChannel+0x120>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b0c      	cmp	r3, #12
 800596e:	d900      	bls.n	8005972 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8005970:	e095      	b.n	8005a9e <HAL_TIM_PWM_ConfigChannel+0x166>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2b08      	cmp	r3, #8
 8005976:	d04e      	beq.n	8005a16 <HAL_TIM_PWM_ConfigChannel+0xde>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2b08      	cmp	r3, #8
 800597c:	d900      	bls.n	8005980 <HAL_TIM_PWM_ConfigChannel+0x48>
 800597e:	e08e      	b.n	8005a9e <HAL_TIM_PWM_ConfigChannel+0x166>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <HAL_TIM_PWM_ConfigChannel+0x56>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2b04      	cmp	r3, #4
 800598a:	d021      	beq.n	80059d0 <HAL_TIM_PWM_ConfigChannel+0x98>
 800598c:	e087      	b.n	8005a9e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	0011      	movs	r1, r2
 8005996:	0018      	movs	r0, r3
 8005998:	f000 f9cc 	bl	8005d34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	699a      	ldr	r2, [r3, #24]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2108      	movs	r1, #8
 80059a8:	430a      	orrs	r2, r1
 80059aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	699a      	ldr	r2, [r3, #24]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2104      	movs	r1, #4
 80059b8:	438a      	bics	r2, r1
 80059ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6999      	ldr	r1, [r3, #24]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	68da      	ldr	r2, [r3, #12]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	430a      	orrs	r2, r1
 80059cc:	619a      	str	r2, [r3, #24]
      break;
 80059ce:	e06b      	b.n	8005aa8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68ba      	ldr	r2, [r7, #8]
 80059d6:	0011      	movs	r1, r2
 80059d8:	0018      	movs	r0, r3
 80059da:	f000 f9e7 	bl	8005dac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	699a      	ldr	r2, [r3, #24]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2180      	movs	r1, #128	@ 0x80
 80059ea:	0109      	lsls	r1, r1, #4
 80059ec:	430a      	orrs	r2, r1
 80059ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	699a      	ldr	r2, [r3, #24]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4931      	ldr	r1, [pc, #196]	@ (8005ac0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80059fc:	400a      	ands	r2, r1
 80059fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	6999      	ldr	r1, [r3, #24]
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	021a      	lsls	r2, r3, #8
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	430a      	orrs	r2, r1
 8005a12:	619a      	str	r2, [r3, #24]
      break;
 8005a14:	e048      	b.n	8005aa8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68ba      	ldr	r2, [r7, #8]
 8005a1c:	0011      	movs	r1, r2
 8005a1e:	0018      	movs	r0, r3
 8005a20:	f000 fa06 	bl	8005e30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	69da      	ldr	r2, [r3, #28]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2108      	movs	r1, #8
 8005a30:	430a      	orrs	r2, r1
 8005a32:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	69da      	ldr	r2, [r3, #28]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2104      	movs	r1, #4
 8005a40:	438a      	bics	r2, r1
 8005a42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	69d9      	ldr	r1, [r3, #28]
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	68da      	ldr	r2, [r3, #12]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	430a      	orrs	r2, r1
 8005a54:	61da      	str	r2, [r3, #28]
      break;
 8005a56:	e027      	b.n	8005aa8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68ba      	ldr	r2, [r7, #8]
 8005a5e:	0011      	movs	r1, r2
 8005a60:	0018      	movs	r0, r3
 8005a62:	f000 fa25 	bl	8005eb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	69da      	ldr	r2, [r3, #28]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2180      	movs	r1, #128	@ 0x80
 8005a72:	0109      	lsls	r1, r1, #4
 8005a74:	430a      	orrs	r2, r1
 8005a76:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	69da      	ldr	r2, [r3, #28]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	490f      	ldr	r1, [pc, #60]	@ (8005ac0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005a84:	400a      	ands	r2, r1
 8005a86:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	69d9      	ldr	r1, [r3, #28]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	021a      	lsls	r2, r3, #8
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	61da      	str	r2, [r3, #28]
      break;
 8005a9c:	e004      	b.n	8005aa8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8005a9e:	2317      	movs	r3, #23
 8005aa0:	18fb      	adds	r3, r7, r3
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	701a      	strb	r2, [r3, #0]
      break;
 8005aa6:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2238      	movs	r2, #56	@ 0x38
 8005aac:	2100      	movs	r1, #0
 8005aae:	5499      	strb	r1, [r3, r2]

  return status;
 8005ab0:	2317      	movs	r3, #23
 8005ab2:	18fb      	adds	r3, r7, r3
 8005ab4:	781b      	ldrb	r3, [r3, #0]
}
 8005ab6:	0018      	movs	r0, r3
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	b006      	add	sp, #24
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	46c0      	nop			@ (mov r8, r8)
 8005ac0:	fffffbff 	.word	0xfffffbff

08005ac4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ace:	230f      	movs	r3, #15
 8005ad0:	18fb      	adds	r3, r7, r3
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2238      	movs	r2, #56	@ 0x38
 8005ada:	5c9b      	ldrb	r3, [r3, r2]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d101      	bne.n	8005ae4 <HAL_TIM_ConfigClockSource+0x20>
 8005ae0:	2302      	movs	r3, #2
 8005ae2:	e0bc      	b.n	8005c5e <HAL_TIM_ConfigClockSource+0x19a>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2238      	movs	r2, #56	@ 0x38
 8005ae8:	2101      	movs	r1, #1
 8005aea:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2239      	movs	r2, #57	@ 0x39
 8005af0:	2102      	movs	r1, #2
 8005af2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	2277      	movs	r2, #119	@ 0x77
 8005b00:	4393      	bics	r3, r2
 8005b02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	4a58      	ldr	r2, [pc, #352]	@ (8005c68 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005b08:	4013      	ands	r3, r2
 8005b0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68ba      	ldr	r2, [r7, #8]
 8005b12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2280      	movs	r2, #128	@ 0x80
 8005b1a:	0192      	lsls	r2, r2, #6
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d040      	beq.n	8005ba2 <HAL_TIM_ConfigClockSource+0xde>
 8005b20:	2280      	movs	r2, #128	@ 0x80
 8005b22:	0192      	lsls	r2, r2, #6
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d900      	bls.n	8005b2a <HAL_TIM_ConfigClockSource+0x66>
 8005b28:	e088      	b.n	8005c3c <HAL_TIM_ConfigClockSource+0x178>
 8005b2a:	2280      	movs	r2, #128	@ 0x80
 8005b2c:	0152      	lsls	r2, r2, #5
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d100      	bne.n	8005b34 <HAL_TIM_ConfigClockSource+0x70>
 8005b32:	e088      	b.n	8005c46 <HAL_TIM_ConfigClockSource+0x182>
 8005b34:	2280      	movs	r2, #128	@ 0x80
 8005b36:	0152      	lsls	r2, r2, #5
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d900      	bls.n	8005b3e <HAL_TIM_ConfigClockSource+0x7a>
 8005b3c:	e07e      	b.n	8005c3c <HAL_TIM_ConfigClockSource+0x178>
 8005b3e:	2b70      	cmp	r3, #112	@ 0x70
 8005b40:	d018      	beq.n	8005b74 <HAL_TIM_ConfigClockSource+0xb0>
 8005b42:	d900      	bls.n	8005b46 <HAL_TIM_ConfigClockSource+0x82>
 8005b44:	e07a      	b.n	8005c3c <HAL_TIM_ConfigClockSource+0x178>
 8005b46:	2b60      	cmp	r3, #96	@ 0x60
 8005b48:	d04f      	beq.n	8005bea <HAL_TIM_ConfigClockSource+0x126>
 8005b4a:	d900      	bls.n	8005b4e <HAL_TIM_ConfigClockSource+0x8a>
 8005b4c:	e076      	b.n	8005c3c <HAL_TIM_ConfigClockSource+0x178>
 8005b4e:	2b50      	cmp	r3, #80	@ 0x50
 8005b50:	d03b      	beq.n	8005bca <HAL_TIM_ConfigClockSource+0x106>
 8005b52:	d900      	bls.n	8005b56 <HAL_TIM_ConfigClockSource+0x92>
 8005b54:	e072      	b.n	8005c3c <HAL_TIM_ConfigClockSource+0x178>
 8005b56:	2b40      	cmp	r3, #64	@ 0x40
 8005b58:	d057      	beq.n	8005c0a <HAL_TIM_ConfigClockSource+0x146>
 8005b5a:	d900      	bls.n	8005b5e <HAL_TIM_ConfigClockSource+0x9a>
 8005b5c:	e06e      	b.n	8005c3c <HAL_TIM_ConfigClockSource+0x178>
 8005b5e:	2b30      	cmp	r3, #48	@ 0x30
 8005b60:	d063      	beq.n	8005c2a <HAL_TIM_ConfigClockSource+0x166>
 8005b62:	d86b      	bhi.n	8005c3c <HAL_TIM_ConfigClockSource+0x178>
 8005b64:	2b20      	cmp	r3, #32
 8005b66:	d060      	beq.n	8005c2a <HAL_TIM_ConfigClockSource+0x166>
 8005b68:	d868      	bhi.n	8005c3c <HAL_TIM_ConfigClockSource+0x178>
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d05d      	beq.n	8005c2a <HAL_TIM_ConfigClockSource+0x166>
 8005b6e:	2b10      	cmp	r3, #16
 8005b70:	d05b      	beq.n	8005c2a <HAL_TIM_ConfigClockSource+0x166>
 8005b72:	e063      	b.n	8005c3c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b84:	f000 fa54 	bl	8006030 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	2277      	movs	r2, #119	@ 0x77
 8005b94:	4313      	orrs	r3, r2
 8005b96:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68ba      	ldr	r2, [r7, #8]
 8005b9e:	609a      	str	r2, [r3, #8]
      break;
 8005ba0:	e052      	b.n	8005c48 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bb2:	f000 fa3d 	bl	8006030 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2180      	movs	r1, #128	@ 0x80
 8005bc2:	01c9      	lsls	r1, r1, #7
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	609a      	str	r2, [r3, #8]
      break;
 8005bc8:	e03e      	b.n	8005c48 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bd6:	001a      	movs	r2, r3
 8005bd8:	f000 f9b0 	bl	8005f3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2150      	movs	r1, #80	@ 0x50
 8005be2:	0018      	movs	r0, r3
 8005be4:	f000 fa0a 	bl	8005ffc <TIM_ITRx_SetConfig>
      break;
 8005be8:	e02e      	b.n	8005c48 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bf6:	001a      	movs	r2, r3
 8005bf8:	f000 f9ce 	bl	8005f98 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2160      	movs	r1, #96	@ 0x60
 8005c02:	0018      	movs	r0, r3
 8005c04:	f000 f9fa 	bl	8005ffc <TIM_ITRx_SetConfig>
      break;
 8005c08:	e01e      	b.n	8005c48 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c16:	001a      	movs	r2, r3
 8005c18:	f000 f990 	bl	8005f3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2140      	movs	r1, #64	@ 0x40
 8005c22:	0018      	movs	r0, r3
 8005c24:	f000 f9ea 	bl	8005ffc <TIM_ITRx_SetConfig>
      break;
 8005c28:	e00e      	b.n	8005c48 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	0019      	movs	r1, r3
 8005c34:	0010      	movs	r0, r2
 8005c36:	f000 f9e1 	bl	8005ffc <TIM_ITRx_SetConfig>
      break;
 8005c3a:	e005      	b.n	8005c48 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005c3c:	230f      	movs	r3, #15
 8005c3e:	18fb      	adds	r3, r7, r3
 8005c40:	2201      	movs	r2, #1
 8005c42:	701a      	strb	r2, [r3, #0]
      break;
 8005c44:	e000      	b.n	8005c48 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005c46:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2239      	movs	r2, #57	@ 0x39
 8005c4c:	2101      	movs	r1, #1
 8005c4e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2238      	movs	r2, #56	@ 0x38
 8005c54:	2100      	movs	r1, #0
 8005c56:	5499      	strb	r1, [r3, r2]

  return status;
 8005c58:	230f      	movs	r3, #15
 8005c5a:	18fb      	adds	r3, r7, r3
 8005c5c:	781b      	ldrb	r3, [r3, #0]
}
 8005c5e:	0018      	movs	r0, r3
 8005c60:	46bd      	mov	sp, r7
 8005c62:	b004      	add	sp, #16
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	46c0      	nop			@ (mov r8, r8)
 8005c68:	ffff00ff 	.word	0xffff00ff

08005c6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	2380      	movs	r3, #128	@ 0x80
 8005c80:	05db      	lsls	r3, r3, #23
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d00b      	beq.n	8005c9e <TIM_Base_SetConfig+0x32>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a26      	ldr	r2, [pc, #152]	@ (8005d24 <TIM_Base_SetConfig+0xb8>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d007      	beq.n	8005c9e <TIM_Base_SetConfig+0x32>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a25      	ldr	r2, [pc, #148]	@ (8005d28 <TIM_Base_SetConfig+0xbc>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d003      	beq.n	8005c9e <TIM_Base_SetConfig+0x32>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a24      	ldr	r2, [pc, #144]	@ (8005d2c <TIM_Base_SetConfig+0xc0>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d108      	bne.n	8005cb0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2270      	movs	r2, #112	@ 0x70
 8005ca2:	4393      	bics	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	2380      	movs	r3, #128	@ 0x80
 8005cb4:	05db      	lsls	r3, r3, #23
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d00b      	beq.n	8005cd2 <TIM_Base_SetConfig+0x66>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a19      	ldr	r2, [pc, #100]	@ (8005d24 <TIM_Base_SetConfig+0xb8>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d007      	beq.n	8005cd2 <TIM_Base_SetConfig+0x66>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a18      	ldr	r2, [pc, #96]	@ (8005d28 <TIM_Base_SetConfig+0xbc>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d003      	beq.n	8005cd2 <TIM_Base_SetConfig+0x66>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a17      	ldr	r2, [pc, #92]	@ (8005d2c <TIM_Base_SetConfig+0xc0>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d108      	bne.n	8005ce4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	4a16      	ldr	r2, [pc, #88]	@ (8005d30 <TIM_Base_SetConfig+0xc4>)
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2280      	movs	r2, #128	@ 0x80
 8005ce8:	4393      	bics	r3, r2
 8005cea:	001a      	movs	r2, r3
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	689a      	ldr	r2, [r3, #8]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2204      	movs	r2, #4
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	601a      	str	r2, [r3, #0]
}
 8005d1c:	46c0      	nop			@ (mov r8, r8)
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	b004      	add	sp, #16
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	40000400 	.word	0x40000400
 8005d28:	40010800 	.word	0x40010800
 8005d2c:	40011400 	.word	0x40011400
 8005d30:	fffffcff 	.word	0xfffffcff

08005d34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a1b      	ldr	r3, [r3, #32]
 8005d42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6a1b      	ldr	r3, [r3, #32]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	4393      	bics	r3, r2
 8005d4c:	001a      	movs	r2, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	699b      	ldr	r3, [r3, #24]
 8005d5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2270      	movs	r2, #112	@ 0x70
 8005d62:	4393      	bics	r3, r2
 8005d64:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2203      	movs	r2, #3
 8005d6a:	4393      	bics	r3, r2
 8005d6c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	2202      	movs	r2, #2
 8005d7c:	4393      	bics	r3, r2
 8005d7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	697a      	ldr	r2, [r7, #20]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	621a      	str	r2, [r3, #32]
}
 8005da4:	46c0      	nop			@ (mov r8, r8)
 8005da6:	46bd      	mov	sp, r7
 8005da8:	b006      	add	sp, #24
 8005daa:	bd80      	pop	{r7, pc}

08005dac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b086      	sub	sp, #24
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	2210      	movs	r2, #16
 8005dc2:	4393      	bics	r3, r2
 8005dc4:	001a      	movs	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	4a13      	ldr	r2, [pc, #76]	@ (8005e28 <TIM_OC2_SetConfig+0x7c>)
 8005dda:	4013      	ands	r3, r2
 8005ddc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	4a12      	ldr	r2, [pc, #72]	@ (8005e2c <TIM_OC2_SetConfig+0x80>)
 8005de2:	4013      	ands	r3, r2
 8005de4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	021b      	lsls	r3, r3, #8
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2220      	movs	r2, #32
 8005df6:	4393      	bics	r3, r2
 8005df8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	011b      	lsls	r3, r3, #4
 8005e00:	697a      	ldr	r2, [r7, #20]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685a      	ldr	r2, [r3, #4]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	621a      	str	r2, [r3, #32]
}
 8005e20:	46c0      	nop			@ (mov r8, r8)
 8005e22:	46bd      	mov	sp, r7
 8005e24:	b006      	add	sp, #24
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	ffff8fff 	.word	0xffff8fff
 8005e2c:	fffffcff 	.word	0xfffffcff

08005e30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b086      	sub	sp, #24
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a1b      	ldr	r3, [r3, #32]
 8005e3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a1b      	ldr	r3, [r3, #32]
 8005e44:	4a18      	ldr	r2, [pc, #96]	@ (8005ea8 <TIM_OC3_SetConfig+0x78>)
 8005e46:	401a      	ands	r2, r3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2270      	movs	r2, #112	@ 0x70
 8005e5c:	4393      	bics	r3, r2
 8005e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2203      	movs	r2, #3
 8005e64:	4393      	bics	r3, r2
 8005e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	4a0d      	ldr	r2, [pc, #52]	@ (8005eac <TIM_OC3_SetConfig+0x7c>)
 8005e76:	4013      	ands	r3, r2
 8005e78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	021b      	lsls	r3, r3, #8
 8005e80:	697a      	ldr	r2, [r7, #20]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	693a      	ldr	r2, [r7, #16]
 8005e8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	685a      	ldr	r2, [r3, #4]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	697a      	ldr	r2, [r7, #20]
 8005e9e:	621a      	str	r2, [r3, #32]
}
 8005ea0:	46c0      	nop			@ (mov r8, r8)
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	b006      	add	sp, #24
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	fffffeff 	.word	0xfffffeff
 8005eac:	fffffdff 	.word	0xfffffdff

08005eb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a1b      	ldr	r3, [r3, #32]
 8005ebe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a1b      	ldr	r3, [r3, #32]
 8005ec4:	4a19      	ldr	r2, [pc, #100]	@ (8005f2c <TIM_OC4_SetConfig+0x7c>)
 8005ec6:	401a      	ands	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	69db      	ldr	r3, [r3, #28]
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	4a15      	ldr	r2, [pc, #84]	@ (8005f30 <TIM_OC4_SetConfig+0x80>)
 8005edc:	4013      	ands	r3, r2
 8005ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	4a14      	ldr	r2, [pc, #80]	@ (8005f34 <TIM_OC4_SetConfig+0x84>)
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	021b      	lsls	r3, r3, #8
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	4a10      	ldr	r2, [pc, #64]	@ (8005f38 <TIM_OC4_SetConfig+0x88>)
 8005ef8:	4013      	ands	r3, r2
 8005efa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	031b      	lsls	r3, r3, #12
 8005f02:	697a      	ldr	r2, [r7, #20]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	693a      	ldr	r2, [r7, #16]
 8005f0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	685a      	ldr	r2, [r3, #4]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	621a      	str	r2, [r3, #32]
}
 8005f22:	46c0      	nop			@ (mov r8, r8)
 8005f24:	46bd      	mov	sp, r7
 8005f26:	b006      	add	sp, #24
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	46c0      	nop			@ (mov r8, r8)
 8005f2c:	ffffefff 	.word	0xffffefff
 8005f30:	ffff8fff 	.word	0xffff8fff
 8005f34:	fffffcff 	.word	0xfffffcff
 8005f38:	ffffdfff 	.word	0xffffdfff

08005f3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b086      	sub	sp, #24
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a1b      	ldr	r3, [r3, #32]
 8005f4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	2201      	movs	r2, #1
 8005f54:	4393      	bics	r3, r2
 8005f56:	001a      	movs	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	699b      	ldr	r3, [r3, #24]
 8005f60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	22f0      	movs	r2, #240	@ 0xf0
 8005f66:	4393      	bics	r3, r2
 8005f68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	011b      	lsls	r3, r3, #4
 8005f6e:	693a      	ldr	r2, [r7, #16]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	220a      	movs	r2, #10
 8005f78:	4393      	bics	r3, r2
 8005f7a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	693a      	ldr	r2, [r7, #16]
 8005f88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	621a      	str	r2, [r3, #32]
}
 8005f90:	46c0      	nop			@ (mov r8, r8)
 8005f92:	46bd      	mov	sp, r7
 8005f94:	b006      	add	sp, #24
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b086      	sub	sp, #24
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6a1b      	ldr	r3, [r3, #32]
 8005fa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	2210      	movs	r2, #16
 8005fb0:	4393      	bics	r3, r2
 8005fb2:	001a      	movs	r2, r3
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8005ff8 <TIM_TI2_ConfigInputStage+0x60>)
 8005fc2:	4013      	ands	r3, r2
 8005fc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	031b      	lsls	r3, r3, #12
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	22a0      	movs	r2, #160	@ 0xa0
 8005fd4:	4393      	bics	r3, r2
 8005fd6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	011b      	lsls	r3, r3, #4
 8005fdc:	697a      	ldr	r2, [r7, #20]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	621a      	str	r2, [r3, #32]
}
 8005fee:	46c0      	nop			@ (mov r8, r8)
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	b006      	add	sp, #24
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	46c0      	nop			@ (mov r8, r8)
 8005ff8:	ffff0fff 	.word	0xffff0fff

08005ffc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b084      	sub	sp, #16
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2270      	movs	r2, #112	@ 0x70
 8006010:	4393      	bics	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	4313      	orrs	r3, r2
 800601a:	2207      	movs	r2, #7
 800601c:	4313      	orrs	r3, r2
 800601e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	68fa      	ldr	r2, [r7, #12]
 8006024:	609a      	str	r2, [r3, #8]
}
 8006026:	46c0      	nop			@ (mov r8, r8)
 8006028:	46bd      	mov	sp, r7
 800602a:	b004      	add	sp, #16
 800602c:	bd80      	pop	{r7, pc}
	...

08006030 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b086      	sub	sp, #24
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
 800603c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	4a09      	ldr	r2, [pc, #36]	@ (800606c <TIM_ETR_SetConfig+0x3c>)
 8006048:	4013      	ands	r3, r2
 800604a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	021a      	lsls	r2, r3, #8
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	431a      	orrs	r2, r3
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	4313      	orrs	r3, r2
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	4313      	orrs	r3, r2
 800605c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	609a      	str	r2, [r3, #8]
}
 8006064:	46c0      	nop			@ (mov r8, r8)
 8006066:	46bd      	mov	sp, r7
 8006068:	b006      	add	sp, #24
 800606a:	bd80      	pop	{r7, pc}
 800606c:	ffff00ff 	.word	0xffff00ff

08006070 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	221f      	movs	r2, #31
 8006080:	4013      	ands	r3, r2
 8006082:	2201      	movs	r2, #1
 8006084:	409a      	lsls	r2, r3
 8006086:	0013      	movs	r3, r2
 8006088:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	43d2      	mvns	r2, r2
 8006092:	401a      	ands	r2, r3
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6a1a      	ldr	r2, [r3, #32]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	211f      	movs	r1, #31
 80060a0:	400b      	ands	r3, r1
 80060a2:	6879      	ldr	r1, [r7, #4]
 80060a4:	4099      	lsls	r1, r3
 80060a6:	000b      	movs	r3, r1
 80060a8:	431a      	orrs	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	621a      	str	r2, [r3, #32]
}
 80060ae:	46c0      	nop			@ (mov r8, r8)
 80060b0:	46bd      	mov	sp, r7
 80060b2:	b006      	add	sp, #24
 80060b4:	bd80      	pop	{r7, pc}
	...

080060b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2238      	movs	r2, #56	@ 0x38
 80060c6:	5c9b      	ldrb	r3, [r3, r2]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d101      	bne.n	80060d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060cc:	2302      	movs	r3, #2
 80060ce:	e047      	b.n	8006160 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2238      	movs	r2, #56	@ 0x38
 80060d4:	2101      	movs	r1, #1
 80060d6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2239      	movs	r2, #57	@ 0x39
 80060dc:	2102      	movs	r1, #2
 80060de:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2270      	movs	r2, #112	@ 0x70
 80060f4:	4393      	bics	r3, r2
 80060f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68fa      	ldr	r2, [r7, #12]
 80060fe:	4313      	orrs	r3, r2
 8006100:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	2380      	movs	r3, #128	@ 0x80
 8006110:	05db      	lsls	r3, r3, #23
 8006112:	429a      	cmp	r2, r3
 8006114:	d00e      	beq.n	8006134 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a13      	ldr	r2, [pc, #76]	@ (8006168 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d009      	beq.n	8006134 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a11      	ldr	r2, [pc, #68]	@ (800616c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d004      	beq.n	8006134 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a10      	ldr	r2, [pc, #64]	@ (8006170 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d10c      	bne.n	800614e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	2280      	movs	r2, #128	@ 0x80
 8006138:	4393      	bics	r3, r2
 800613a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	4313      	orrs	r3, r2
 8006144:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2239      	movs	r2, #57	@ 0x39
 8006152:	2101      	movs	r1, #1
 8006154:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2238      	movs	r2, #56	@ 0x38
 800615a:	2100      	movs	r1, #0
 800615c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	0018      	movs	r0, r3
 8006162:	46bd      	mov	sp, r7
 8006164:	b004      	add	sp, #16
 8006166:	bd80      	pop	{r7, pc}
 8006168:	40000400 	.word	0x40000400
 800616c:	40010800 	.word	0x40010800
 8006170:	40011400 	.word	0x40011400

08006174 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d101      	bne.n	8006186 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e044      	b.n	8006210 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800618a:	2b00      	cmp	r3, #0
 800618c:	d107      	bne.n	800619e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2278      	movs	r2, #120	@ 0x78
 8006192:	2100      	movs	r1, #0
 8006194:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	0018      	movs	r0, r3
 800619a:	f7fc ff23 	bl	8002fe4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2224      	movs	r2, #36	@ 0x24
 80061a2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2101      	movs	r1, #1
 80061b0:	438a      	bics	r2, r1
 80061b2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d003      	beq.n	80061c4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	0018      	movs	r0, r3
 80061c0:	f000 fee0 	bl	8006f84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	0018      	movs	r0, r3
 80061c8:	f000 fc3e 	bl	8006a48 <UART_SetConfig>
 80061cc:	0003      	movs	r3, r0
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d101      	bne.n	80061d6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e01c      	b.n	8006210 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	685a      	ldr	r2, [r3, #4]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	490d      	ldr	r1, [pc, #52]	@ (8006218 <HAL_UART_Init+0xa4>)
 80061e2:	400a      	ands	r2, r1
 80061e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	689a      	ldr	r2, [r3, #8]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	212a      	movs	r1, #42	@ 0x2a
 80061f2:	438a      	bics	r2, r1
 80061f4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2101      	movs	r1, #1
 8006202:	430a      	orrs	r2, r1
 8006204:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	0018      	movs	r0, r3
 800620a:	f000 ff6f 	bl	80070ec <UART_CheckIdleState>
 800620e:	0003      	movs	r3, r0
}
 8006210:	0018      	movs	r0, r3
 8006212:	46bd      	mov	sp, r7
 8006214:	b002      	add	sp, #8
 8006216:	bd80      	pop	{r7, pc}
 8006218:	ffffb7ff 	.word	0xffffb7ff

0800621c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b08a      	sub	sp, #40	@ 0x28
 8006220:	af02      	add	r7, sp, #8
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	603b      	str	r3, [r7, #0]
 8006228:	1dbb      	adds	r3, r7, #6
 800622a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006230:	2b20      	cmp	r3, #32
 8006232:	d000      	beq.n	8006236 <HAL_UART_Transmit+0x1a>
 8006234:	e08c      	b.n	8006350 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d003      	beq.n	8006244 <HAL_UART_Transmit+0x28>
 800623c:	1dbb      	adds	r3, r7, #6
 800623e:	881b      	ldrh	r3, [r3, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d101      	bne.n	8006248 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e084      	b.n	8006352 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	689a      	ldr	r2, [r3, #8]
 800624c:	2380      	movs	r3, #128	@ 0x80
 800624e:	015b      	lsls	r3, r3, #5
 8006250:	429a      	cmp	r2, r3
 8006252:	d109      	bne.n	8006268 <HAL_UART_Transmit+0x4c>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d105      	bne.n	8006268 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	2201      	movs	r2, #1
 8006260:	4013      	ands	r3, r2
 8006262:	d001      	beq.n	8006268 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e074      	b.n	8006352 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2284      	movs	r2, #132	@ 0x84
 800626c:	2100      	movs	r1, #0
 800626e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2221      	movs	r2, #33	@ 0x21
 8006274:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006276:	f7fd f895 	bl	80033a4 <HAL_GetTick>
 800627a:	0003      	movs	r3, r0
 800627c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	1dba      	adds	r2, r7, #6
 8006282:	2150      	movs	r1, #80	@ 0x50
 8006284:	8812      	ldrh	r2, [r2, #0]
 8006286:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	1dba      	adds	r2, r7, #6
 800628c:	2152      	movs	r1, #82	@ 0x52
 800628e:	8812      	ldrh	r2, [r2, #0]
 8006290:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	689a      	ldr	r2, [r3, #8]
 8006296:	2380      	movs	r3, #128	@ 0x80
 8006298:	015b      	lsls	r3, r3, #5
 800629a:	429a      	cmp	r2, r3
 800629c:	d108      	bne.n	80062b0 <HAL_UART_Transmit+0x94>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d104      	bne.n	80062b0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80062a6:	2300      	movs	r3, #0
 80062a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	61bb      	str	r3, [r7, #24]
 80062ae:	e003      	b.n	80062b8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062b4:	2300      	movs	r3, #0
 80062b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80062b8:	e02f      	b.n	800631a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	9300      	str	r3, [sp, #0]
 80062c2:	0013      	movs	r3, r2
 80062c4:	2200      	movs	r2, #0
 80062c6:	2180      	movs	r1, #128	@ 0x80
 80062c8:	f000 ffb8 	bl	800723c <UART_WaitOnFlagUntilTimeout>
 80062cc:	1e03      	subs	r3, r0, #0
 80062ce:	d004      	beq.n	80062da <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2220      	movs	r2, #32
 80062d4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	e03b      	b.n	8006352 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10b      	bne.n	80062f8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	881b      	ldrh	r3, [r3, #0]
 80062e4:	001a      	movs	r2, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	05d2      	lsls	r2, r2, #23
 80062ec:	0dd2      	lsrs	r2, r2, #23
 80062ee:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	3302      	adds	r3, #2
 80062f4:	61bb      	str	r3, [r7, #24]
 80062f6:	e007      	b.n	8006308 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	781a      	ldrb	r2, [r3, #0]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006302:	69fb      	ldr	r3, [r7, #28]
 8006304:	3301      	adds	r3, #1
 8006306:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2252      	movs	r2, #82	@ 0x52
 800630c:	5a9b      	ldrh	r3, [r3, r2]
 800630e:	b29b      	uxth	r3, r3
 8006310:	3b01      	subs	r3, #1
 8006312:	b299      	uxth	r1, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2252      	movs	r2, #82	@ 0x52
 8006318:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2252      	movs	r2, #82	@ 0x52
 800631e:	5a9b      	ldrh	r3, [r3, r2]
 8006320:	b29b      	uxth	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1c9      	bne.n	80062ba <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006326:	697a      	ldr	r2, [r7, #20]
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	0013      	movs	r3, r2
 8006330:	2200      	movs	r2, #0
 8006332:	2140      	movs	r1, #64	@ 0x40
 8006334:	f000 ff82 	bl	800723c <UART_WaitOnFlagUntilTimeout>
 8006338:	1e03      	subs	r3, r0, #0
 800633a:	d004      	beq.n	8006346 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2220      	movs	r2, #32
 8006340:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e005      	b.n	8006352 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2220      	movs	r2, #32
 800634a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800634c:	2300      	movs	r3, #0
 800634e:	e000      	b.n	8006352 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8006350:	2302      	movs	r3, #2
  }
}
 8006352:	0018      	movs	r0, r3
 8006354:	46bd      	mov	sp, r7
 8006356:	b008      	add	sp, #32
 8006358:	bd80      	pop	{r7, pc}
	...

0800635c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b088      	sub	sp, #32
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	1dbb      	adds	r3, r7, #6
 8006368:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2280      	movs	r2, #128	@ 0x80
 800636e:	589b      	ldr	r3, [r3, r2]
 8006370:	2b20      	cmp	r3, #32
 8006372:	d14a      	bne.n	800640a <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <HAL_UART_Receive_IT+0x26>
 800637a:	1dbb      	adds	r3, r7, #6
 800637c:	881b      	ldrh	r3, [r3, #0]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d101      	bne.n	8006386 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e042      	b.n	800640c <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	689a      	ldr	r2, [r3, #8]
 800638a:	2380      	movs	r3, #128	@ 0x80
 800638c:	015b      	lsls	r3, r3, #5
 800638e:	429a      	cmp	r2, r3
 8006390:	d109      	bne.n	80063a6 <HAL_UART_Receive_IT+0x4a>
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d105      	bne.n	80063a6 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	2201      	movs	r2, #1
 800639e:	4013      	ands	r3, r2
 80063a0:	d001      	beq.n	80063a6 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e032      	b.n	800640c <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a18      	ldr	r2, [pc, #96]	@ (8006414 <HAL_UART_Receive_IT+0xb8>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d020      	beq.n	80063f8 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	685a      	ldr	r2, [r3, #4]
 80063bc:	2380      	movs	r3, #128	@ 0x80
 80063be:	041b      	lsls	r3, r3, #16
 80063c0:	4013      	ands	r3, r2
 80063c2:	d019      	beq.n	80063f8 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063c4:	f3ef 8310 	mrs	r3, PRIMASK
 80063c8:	613b      	str	r3, [r7, #16]
  return(result);
 80063ca:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063cc:	61fb      	str	r3, [r7, #28]
 80063ce:	2301      	movs	r3, #1
 80063d0:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f383 8810 	msr	PRIMASK, r3
}
 80063d8:	46c0      	nop			@ (mov r8, r8)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2180      	movs	r1, #128	@ 0x80
 80063e6:	04c9      	lsls	r1, r1, #19
 80063e8:	430a      	orrs	r2, r1
 80063ea:	601a      	str	r2, [r3, #0]
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	f383 8810 	msr	PRIMASK, r3
}
 80063f6:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80063f8:	1dbb      	adds	r3, r7, #6
 80063fa:	881a      	ldrh	r2, [r3, #0]
 80063fc:	68b9      	ldr	r1, [r7, #8]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	0018      	movs	r0, r3
 8006402:	f000 ff8b 	bl	800731c <UART_Start_Receive_IT>
 8006406:	0003      	movs	r3, r0
 8006408:	e000      	b.n	800640c <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 800640a:	2302      	movs	r3, #2
  }
}
 800640c:	0018      	movs	r0, r3
 800640e:	46bd      	mov	sp, r7
 8006410:	b008      	add	sp, #32
 8006412:	bd80      	pop	{r7, pc}
 8006414:	40004800 	.word	0x40004800

08006418 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006418:	b590      	push	{r4, r7, lr}
 800641a:	b0ab      	sub	sp, #172	@ 0xac
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	69db      	ldr	r3, [r3, #28]
 8006426:	22a4      	movs	r2, #164	@ 0xa4
 8006428:	18b9      	adds	r1, r7, r2
 800642a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	20a0      	movs	r0, #160	@ 0xa0
 8006434:	1839      	adds	r1, r7, r0
 8006436:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	219c      	movs	r1, #156	@ 0x9c
 8006440:	1879      	adds	r1, r7, r1
 8006442:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006444:	0011      	movs	r1, r2
 8006446:	18bb      	adds	r3, r7, r2
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a99      	ldr	r2, [pc, #612]	@ (80066b0 <HAL_UART_IRQHandler+0x298>)
 800644c:	4013      	ands	r3, r2
 800644e:	2298      	movs	r2, #152	@ 0x98
 8006450:	18bc      	adds	r4, r7, r2
 8006452:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8006454:	18bb      	adds	r3, r7, r2
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d114      	bne.n	8006486 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800645c:	187b      	adds	r3, r7, r1
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	2220      	movs	r2, #32
 8006462:	4013      	ands	r3, r2
 8006464:	d00f      	beq.n	8006486 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006466:	183b      	adds	r3, r7, r0
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2220      	movs	r2, #32
 800646c:	4013      	ands	r3, r2
 800646e:	d00a      	beq.n	8006486 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006474:	2b00      	cmp	r3, #0
 8006476:	d100      	bne.n	800647a <HAL_UART_IRQHandler+0x62>
 8006478:	e2be      	b.n	80069f8 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	0010      	movs	r0, r2
 8006482:	4798      	blx	r3
      }
      return;
 8006484:	e2b8      	b.n	80069f8 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006486:	2398      	movs	r3, #152	@ 0x98
 8006488:	18fb      	adds	r3, r7, r3
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d100      	bne.n	8006492 <HAL_UART_IRQHandler+0x7a>
 8006490:	e114      	b.n	80066bc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006492:	239c      	movs	r3, #156	@ 0x9c
 8006494:	18fb      	adds	r3, r7, r3
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2201      	movs	r2, #1
 800649a:	4013      	ands	r3, r2
 800649c:	d106      	bne.n	80064ac <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800649e:	23a0      	movs	r3, #160	@ 0xa0
 80064a0:	18fb      	adds	r3, r7, r3
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a83      	ldr	r2, [pc, #524]	@ (80066b4 <HAL_UART_IRQHandler+0x29c>)
 80064a6:	4013      	ands	r3, r2
 80064a8:	d100      	bne.n	80064ac <HAL_UART_IRQHandler+0x94>
 80064aa:	e107      	b.n	80066bc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80064ac:	23a4      	movs	r3, #164	@ 0xa4
 80064ae:	18fb      	adds	r3, r7, r3
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2201      	movs	r2, #1
 80064b4:	4013      	ands	r3, r2
 80064b6:	d012      	beq.n	80064de <HAL_UART_IRQHandler+0xc6>
 80064b8:	23a0      	movs	r3, #160	@ 0xa0
 80064ba:	18fb      	adds	r3, r7, r3
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	2380      	movs	r3, #128	@ 0x80
 80064c0:	005b      	lsls	r3, r3, #1
 80064c2:	4013      	ands	r3, r2
 80064c4:	d00b      	beq.n	80064de <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	2201      	movs	r2, #1
 80064cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2284      	movs	r2, #132	@ 0x84
 80064d2:	589b      	ldr	r3, [r3, r2]
 80064d4:	2201      	movs	r2, #1
 80064d6:	431a      	orrs	r2, r3
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2184      	movs	r1, #132	@ 0x84
 80064dc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064de:	23a4      	movs	r3, #164	@ 0xa4
 80064e0:	18fb      	adds	r3, r7, r3
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2202      	movs	r2, #2
 80064e6:	4013      	ands	r3, r2
 80064e8:	d011      	beq.n	800650e <HAL_UART_IRQHandler+0xf6>
 80064ea:	239c      	movs	r3, #156	@ 0x9c
 80064ec:	18fb      	adds	r3, r7, r3
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	2201      	movs	r2, #1
 80064f2:	4013      	ands	r3, r2
 80064f4:	d00b      	beq.n	800650e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2202      	movs	r2, #2
 80064fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2284      	movs	r2, #132	@ 0x84
 8006502:	589b      	ldr	r3, [r3, r2]
 8006504:	2204      	movs	r2, #4
 8006506:	431a      	orrs	r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2184      	movs	r1, #132	@ 0x84
 800650c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800650e:	23a4      	movs	r3, #164	@ 0xa4
 8006510:	18fb      	adds	r3, r7, r3
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2204      	movs	r2, #4
 8006516:	4013      	ands	r3, r2
 8006518:	d011      	beq.n	800653e <HAL_UART_IRQHandler+0x126>
 800651a:	239c      	movs	r3, #156	@ 0x9c
 800651c:	18fb      	adds	r3, r7, r3
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	2201      	movs	r2, #1
 8006522:	4013      	ands	r3, r2
 8006524:	d00b      	beq.n	800653e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2204      	movs	r2, #4
 800652c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2284      	movs	r2, #132	@ 0x84
 8006532:	589b      	ldr	r3, [r3, r2]
 8006534:	2202      	movs	r2, #2
 8006536:	431a      	orrs	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2184      	movs	r1, #132	@ 0x84
 800653c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800653e:	23a4      	movs	r3, #164	@ 0xa4
 8006540:	18fb      	adds	r3, r7, r3
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2208      	movs	r2, #8
 8006546:	4013      	ands	r3, r2
 8006548:	d017      	beq.n	800657a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800654a:	23a0      	movs	r3, #160	@ 0xa0
 800654c:	18fb      	adds	r3, r7, r3
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2220      	movs	r2, #32
 8006552:	4013      	ands	r3, r2
 8006554:	d105      	bne.n	8006562 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006556:	239c      	movs	r3, #156	@ 0x9c
 8006558:	18fb      	adds	r3, r7, r3
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2201      	movs	r2, #1
 800655e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006560:	d00b      	beq.n	800657a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2208      	movs	r2, #8
 8006568:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2284      	movs	r2, #132	@ 0x84
 800656e:	589b      	ldr	r3, [r3, r2]
 8006570:	2208      	movs	r2, #8
 8006572:	431a      	orrs	r2, r3
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2184      	movs	r1, #132	@ 0x84
 8006578:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800657a:	23a4      	movs	r3, #164	@ 0xa4
 800657c:	18fb      	adds	r3, r7, r3
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	2380      	movs	r3, #128	@ 0x80
 8006582:	011b      	lsls	r3, r3, #4
 8006584:	4013      	ands	r3, r2
 8006586:	d013      	beq.n	80065b0 <HAL_UART_IRQHandler+0x198>
 8006588:	23a0      	movs	r3, #160	@ 0xa0
 800658a:	18fb      	adds	r3, r7, r3
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	2380      	movs	r3, #128	@ 0x80
 8006590:	04db      	lsls	r3, r3, #19
 8006592:	4013      	ands	r3, r2
 8006594:	d00c      	beq.n	80065b0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2280      	movs	r2, #128	@ 0x80
 800659c:	0112      	lsls	r2, r2, #4
 800659e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2284      	movs	r2, #132	@ 0x84
 80065a4:	589b      	ldr	r3, [r3, r2]
 80065a6:	2220      	movs	r2, #32
 80065a8:	431a      	orrs	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2184      	movs	r1, #132	@ 0x84
 80065ae:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2284      	movs	r2, #132	@ 0x84
 80065b4:	589b      	ldr	r3, [r3, r2]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d100      	bne.n	80065bc <HAL_UART_IRQHandler+0x1a4>
 80065ba:	e21f      	b.n	80069fc <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80065bc:	23a4      	movs	r3, #164	@ 0xa4
 80065be:	18fb      	adds	r3, r7, r3
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2220      	movs	r2, #32
 80065c4:	4013      	ands	r3, r2
 80065c6:	d00e      	beq.n	80065e6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80065c8:	23a0      	movs	r3, #160	@ 0xa0
 80065ca:	18fb      	adds	r3, r7, r3
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	2220      	movs	r2, #32
 80065d0:	4013      	ands	r3, r2
 80065d2:	d008      	beq.n	80065e6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d004      	beq.n	80065e6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	0010      	movs	r0, r2
 80065e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2284      	movs	r2, #132	@ 0x84
 80065ea:	589b      	ldr	r3, [r3, r2]
 80065ec:	2194      	movs	r1, #148	@ 0x94
 80065ee:	187a      	adds	r2, r7, r1
 80065f0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	2240      	movs	r2, #64	@ 0x40
 80065fa:	4013      	ands	r3, r2
 80065fc:	2b40      	cmp	r3, #64	@ 0x40
 80065fe:	d004      	beq.n	800660a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006600:	187b      	adds	r3, r7, r1
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2228      	movs	r2, #40	@ 0x28
 8006606:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006608:	d047      	beq.n	800669a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	0018      	movs	r0, r3
 800660e:	f000 ff4f 	bl	80074b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	2240      	movs	r2, #64	@ 0x40
 800661a:	4013      	ands	r3, r2
 800661c:	2b40      	cmp	r3, #64	@ 0x40
 800661e:	d137      	bne.n	8006690 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006620:	f3ef 8310 	mrs	r3, PRIMASK
 8006624:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8006626:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006628:	2090      	movs	r0, #144	@ 0x90
 800662a:	183a      	adds	r2, r7, r0
 800662c:	6013      	str	r3, [r2, #0]
 800662e:	2301      	movs	r3, #1
 8006630:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006632:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006634:	f383 8810 	msr	PRIMASK, r3
}
 8006638:	46c0      	nop			@ (mov r8, r8)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	689a      	ldr	r2, [r3, #8]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2140      	movs	r1, #64	@ 0x40
 8006646:	438a      	bics	r2, r1
 8006648:	609a      	str	r2, [r3, #8]
 800664a:	183b      	adds	r3, r7, r0
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006650:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006652:	f383 8810 	msr	PRIMASK, r3
}
 8006656:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800665c:	2b00      	cmp	r3, #0
 800665e:	d012      	beq.n	8006686 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006664:	4a14      	ldr	r2, [pc, #80]	@ (80066b8 <HAL_UART_IRQHandler+0x2a0>)
 8006666:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800666c:	0018      	movs	r0, r3
 800666e:	f7fd fd51 	bl	8004114 <HAL_DMA_Abort_IT>
 8006672:	1e03      	subs	r3, r0, #0
 8006674:	d01a      	beq.n	80066ac <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800667a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006680:	0018      	movs	r0, r3
 8006682:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006684:	e012      	b.n	80066ac <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	0018      	movs	r0, r3
 800668a:	f000 f9d5 	bl	8006a38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800668e:	e00d      	b.n	80066ac <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	0018      	movs	r0, r3
 8006694:	f000 f9d0 	bl	8006a38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006698:	e008      	b.n	80066ac <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	0018      	movs	r0, r3
 800669e:	f000 f9cb 	bl	8006a38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2284      	movs	r2, #132	@ 0x84
 80066a6:	2100      	movs	r1, #0
 80066a8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80066aa:	e1a7      	b.n	80069fc <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ac:	46c0      	nop			@ (mov r8, r8)
    return;
 80066ae:	e1a5      	b.n	80069fc <HAL_UART_IRQHandler+0x5e4>
 80066b0:	0000080f 	.word	0x0000080f
 80066b4:	04000120 	.word	0x04000120
 80066b8:	08007579 	.word	0x08007579

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d000      	beq.n	80066c6 <HAL_UART_IRQHandler+0x2ae>
 80066c4:	e159      	b.n	800697a <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80066c6:	23a4      	movs	r3, #164	@ 0xa4
 80066c8:	18fb      	adds	r3, r7, r3
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2210      	movs	r2, #16
 80066ce:	4013      	ands	r3, r2
 80066d0:	d100      	bne.n	80066d4 <HAL_UART_IRQHandler+0x2bc>
 80066d2:	e152      	b.n	800697a <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80066d4:	23a0      	movs	r3, #160	@ 0xa0
 80066d6:	18fb      	adds	r3, r7, r3
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	2210      	movs	r2, #16
 80066dc:	4013      	ands	r3, r2
 80066de:	d100      	bne.n	80066e2 <HAL_UART_IRQHandler+0x2ca>
 80066e0:	e14b      	b.n	800697a <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2210      	movs	r2, #16
 80066e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	2240      	movs	r2, #64	@ 0x40
 80066f2:	4013      	ands	r3, r2
 80066f4:	2b40      	cmp	r3, #64	@ 0x40
 80066f6:	d000      	beq.n	80066fa <HAL_UART_IRQHandler+0x2e2>
 80066f8:	e0bf      	b.n	800687a <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	685a      	ldr	r2, [r3, #4]
 8006702:	217e      	movs	r1, #126	@ 0x7e
 8006704:	187b      	adds	r3, r7, r1
 8006706:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006708:	187b      	adds	r3, r7, r1
 800670a:	881b      	ldrh	r3, [r3, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d100      	bne.n	8006712 <HAL_UART_IRQHandler+0x2fa>
 8006710:	e095      	b.n	800683e <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2258      	movs	r2, #88	@ 0x58
 8006716:	5a9b      	ldrh	r3, [r3, r2]
 8006718:	187a      	adds	r2, r7, r1
 800671a:	8812      	ldrh	r2, [r2, #0]
 800671c:	429a      	cmp	r2, r3
 800671e:	d300      	bcc.n	8006722 <HAL_UART_IRQHandler+0x30a>
 8006720:	e08d      	b.n	800683e <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	187a      	adds	r2, r7, r1
 8006726:	215a      	movs	r1, #90	@ 0x5a
 8006728:	8812      	ldrh	r2, [r2, #0]
 800672a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2220      	movs	r2, #32
 8006736:	4013      	ands	r3, r2
 8006738:	d16f      	bne.n	800681a <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800673a:	f3ef 8310 	mrs	r3, PRIMASK
 800673e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006742:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006744:	2301      	movs	r3, #1
 8006746:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800674a:	f383 8810 	msr	PRIMASK, r3
}
 800674e:	46c0      	nop			@ (mov r8, r8)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	49ad      	ldr	r1, [pc, #692]	@ (8006a10 <HAL_UART_IRQHandler+0x5f8>)
 800675c:	400a      	ands	r2, r1
 800675e:	601a      	str	r2, [r3, #0]
 8006760:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006762:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006766:	f383 8810 	msr	PRIMASK, r3
}
 800676a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800676c:	f3ef 8310 	mrs	r3, PRIMASK
 8006770:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8006772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006774:	677b      	str	r3, [r7, #116]	@ 0x74
 8006776:	2301      	movs	r3, #1
 8006778:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800677a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800677c:	f383 8810 	msr	PRIMASK, r3
}
 8006780:	46c0      	nop			@ (mov r8, r8)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	689a      	ldr	r2, [r3, #8]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2101      	movs	r1, #1
 800678e:	438a      	bics	r2, r1
 8006790:	609a      	str	r2, [r3, #8]
 8006792:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006794:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006798:	f383 8810 	msr	PRIMASK, r3
}
 800679c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800679e:	f3ef 8310 	mrs	r3, PRIMASK
 80067a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80067a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80067a8:	2301      	movs	r3, #1
 80067aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ae:	f383 8810 	msr	PRIMASK, r3
}
 80067b2:	46c0      	nop			@ (mov r8, r8)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689a      	ldr	r2, [r3, #8]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2140      	movs	r1, #64	@ 0x40
 80067c0:	438a      	bics	r2, r1
 80067c2:	609a      	str	r2, [r3, #8]
 80067c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067c6:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067ca:	f383 8810 	msr	PRIMASK, r3
}
 80067ce:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2280      	movs	r2, #128	@ 0x80
 80067d4:	2120      	movs	r1, #32
 80067d6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067de:	f3ef 8310 	mrs	r3, PRIMASK
 80067e2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80067e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80067e8:	2301      	movs	r3, #1
 80067ea:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067ee:	f383 8810 	msr	PRIMASK, r3
}
 80067f2:	46c0      	nop			@ (mov r8, r8)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2110      	movs	r1, #16
 8006800:	438a      	bics	r2, r1
 8006802:	601a      	str	r2, [r3, #0]
 8006804:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006806:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006808:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800680a:	f383 8810 	msr	PRIMASK, r3
}
 800680e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006814:	0018      	movs	r0, r3
 8006816:	f7fd fc3d 	bl	8004094 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2202      	movs	r2, #2
 800681e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2258      	movs	r2, #88	@ 0x58
 8006824:	5a9a      	ldrh	r2, [r3, r2]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	215a      	movs	r1, #90	@ 0x5a
 800682a:	5a5b      	ldrh	r3, [r3, r1]
 800682c:	b29b      	uxth	r3, r3
 800682e:	1ad3      	subs	r3, r2, r3
 8006830:	b29a      	uxth	r2, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	0011      	movs	r1, r2
 8006836:	0018      	movs	r0, r3
 8006838:	f7fb f93c 	bl	8001ab4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800683c:	e0e0      	b.n	8006a00 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2258      	movs	r2, #88	@ 0x58
 8006842:	5a9b      	ldrh	r3, [r3, r2]
 8006844:	227e      	movs	r2, #126	@ 0x7e
 8006846:	18ba      	adds	r2, r7, r2
 8006848:	8812      	ldrh	r2, [r2, #0]
 800684a:	429a      	cmp	r2, r3
 800684c:	d000      	beq.n	8006850 <HAL_UART_IRQHandler+0x438>
 800684e:	e0d7      	b.n	8006a00 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2220      	movs	r2, #32
 800685a:	4013      	ands	r3, r2
 800685c:	2b20      	cmp	r3, #32
 800685e:	d000      	beq.n	8006862 <HAL_UART_IRQHandler+0x44a>
 8006860:	e0ce      	b.n	8006a00 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2202      	movs	r2, #2
 8006866:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2258      	movs	r2, #88	@ 0x58
 800686c:	5a9a      	ldrh	r2, [r3, r2]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	0011      	movs	r1, r2
 8006872:	0018      	movs	r0, r3
 8006874:	f7fb f91e 	bl	8001ab4 <HAL_UARTEx_RxEventCallback>
      return;
 8006878:	e0c2      	b.n	8006a00 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2258      	movs	r2, #88	@ 0x58
 800687e:	5a99      	ldrh	r1, [r3, r2]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	225a      	movs	r2, #90	@ 0x5a
 8006884:	5a9b      	ldrh	r3, [r3, r2]
 8006886:	b29a      	uxth	r2, r3
 8006888:	208e      	movs	r0, #142	@ 0x8e
 800688a:	183b      	adds	r3, r7, r0
 800688c:	1a8a      	subs	r2, r1, r2
 800688e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	225a      	movs	r2, #90	@ 0x5a
 8006894:	5a9b      	ldrh	r3, [r3, r2]
 8006896:	b29b      	uxth	r3, r3
 8006898:	2b00      	cmp	r3, #0
 800689a:	d100      	bne.n	800689e <HAL_UART_IRQHandler+0x486>
 800689c:	e0b2      	b.n	8006a04 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 800689e:	183b      	adds	r3, r7, r0
 80068a0:	881b      	ldrh	r3, [r3, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d100      	bne.n	80068a8 <HAL_UART_IRQHandler+0x490>
 80068a6:	e0ad      	b.n	8006a04 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068a8:	f3ef 8310 	mrs	r3, PRIMASK
 80068ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80068ae:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068b0:	2488      	movs	r4, #136	@ 0x88
 80068b2:	193a      	adds	r2, r7, r4
 80068b4:	6013      	str	r3, [r2, #0]
 80068b6:	2301      	movs	r3, #1
 80068b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	f383 8810 	msr	PRIMASK, r3
}
 80068c0:	46c0      	nop			@ (mov r8, r8)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4951      	ldr	r1, [pc, #324]	@ (8006a14 <HAL_UART_IRQHandler+0x5fc>)
 80068ce:	400a      	ands	r2, r1
 80068d0:	601a      	str	r2, [r3, #0]
 80068d2:	193b      	adds	r3, r7, r4
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	f383 8810 	msr	PRIMASK, r3
}
 80068de:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068e0:	f3ef 8310 	mrs	r3, PRIMASK
 80068e4:	61bb      	str	r3, [r7, #24]
  return(result);
 80068e6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e8:	2484      	movs	r4, #132	@ 0x84
 80068ea:	193a      	adds	r2, r7, r4
 80068ec:	6013      	str	r3, [r2, #0]
 80068ee:	2301      	movs	r3, #1
 80068f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f2:	69fb      	ldr	r3, [r7, #28]
 80068f4:	f383 8810 	msr	PRIMASK, r3
}
 80068f8:	46c0      	nop			@ (mov r8, r8)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	689a      	ldr	r2, [r3, #8]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2101      	movs	r1, #1
 8006906:	438a      	bics	r2, r1
 8006908:	609a      	str	r2, [r3, #8]
 800690a:	193b      	adds	r3, r7, r4
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006910:	6a3b      	ldr	r3, [r7, #32]
 8006912:	f383 8810 	msr	PRIMASK, r3
}
 8006916:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2280      	movs	r2, #128	@ 0x80
 800691c:	2120      	movs	r1, #32
 800691e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800692c:	f3ef 8310 	mrs	r3, PRIMASK
 8006930:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006934:	2480      	movs	r4, #128	@ 0x80
 8006936:	193a      	adds	r2, r7, r4
 8006938:	6013      	str	r3, [r2, #0]
 800693a:	2301      	movs	r3, #1
 800693c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800693e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006940:	f383 8810 	msr	PRIMASK, r3
}
 8006944:	46c0      	nop			@ (mov r8, r8)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	2110      	movs	r1, #16
 8006952:	438a      	bics	r2, r1
 8006954:	601a      	str	r2, [r3, #0]
 8006956:	193b      	adds	r3, r7, r4
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800695c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800695e:	f383 8810 	msr	PRIMASK, r3
}
 8006962:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2202      	movs	r2, #2
 8006968:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800696a:	183b      	adds	r3, r7, r0
 800696c:	881a      	ldrh	r2, [r3, #0]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	0011      	movs	r1, r2
 8006972:	0018      	movs	r0, r3
 8006974:	f7fb f89e 	bl	8001ab4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006978:	e044      	b.n	8006a04 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800697a:	23a4      	movs	r3, #164	@ 0xa4
 800697c:	18fb      	adds	r3, r7, r3
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	2380      	movs	r3, #128	@ 0x80
 8006982:	035b      	lsls	r3, r3, #13
 8006984:	4013      	ands	r3, r2
 8006986:	d010      	beq.n	80069aa <HAL_UART_IRQHandler+0x592>
 8006988:	239c      	movs	r3, #156	@ 0x9c
 800698a:	18fb      	adds	r3, r7, r3
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	2380      	movs	r3, #128	@ 0x80
 8006990:	03db      	lsls	r3, r3, #15
 8006992:	4013      	ands	r3, r2
 8006994:	d009      	beq.n	80069aa <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	2280      	movs	r2, #128	@ 0x80
 800699c:	0352      	lsls	r2, r2, #13
 800699e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	0018      	movs	r0, r3
 80069a4:	f000 ffea 	bl	800797c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80069a8:	e02f      	b.n	8006a0a <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80069aa:	23a4      	movs	r3, #164	@ 0xa4
 80069ac:	18fb      	adds	r3, r7, r3
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	2280      	movs	r2, #128	@ 0x80
 80069b2:	4013      	ands	r3, r2
 80069b4:	d00f      	beq.n	80069d6 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80069b6:	23a0      	movs	r3, #160	@ 0xa0
 80069b8:	18fb      	adds	r3, r7, r3
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2280      	movs	r2, #128	@ 0x80
 80069be:	4013      	ands	r3, r2
 80069c0:	d009      	beq.n	80069d6 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d01e      	beq.n	8006a08 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	0010      	movs	r0, r2
 80069d2:	4798      	blx	r3
    }
    return;
 80069d4:	e018      	b.n	8006a08 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80069d6:	23a4      	movs	r3, #164	@ 0xa4
 80069d8:	18fb      	adds	r3, r7, r3
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2240      	movs	r2, #64	@ 0x40
 80069de:	4013      	ands	r3, r2
 80069e0:	d013      	beq.n	8006a0a <HAL_UART_IRQHandler+0x5f2>
 80069e2:	23a0      	movs	r3, #160	@ 0xa0
 80069e4:	18fb      	adds	r3, r7, r3
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2240      	movs	r2, #64	@ 0x40
 80069ea:	4013      	ands	r3, r2
 80069ec:	d00d      	beq.n	8006a0a <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	0018      	movs	r0, r3
 80069f2:	f000 fdd4 	bl	800759e <UART_EndTransmit_IT>
    return;
 80069f6:	e008      	b.n	8006a0a <HAL_UART_IRQHandler+0x5f2>
      return;
 80069f8:	46c0      	nop			@ (mov r8, r8)
 80069fa:	e006      	b.n	8006a0a <HAL_UART_IRQHandler+0x5f2>
    return;
 80069fc:	46c0      	nop			@ (mov r8, r8)
 80069fe:	e004      	b.n	8006a0a <HAL_UART_IRQHandler+0x5f2>
      return;
 8006a00:	46c0      	nop			@ (mov r8, r8)
 8006a02:	e002      	b.n	8006a0a <HAL_UART_IRQHandler+0x5f2>
      return;
 8006a04:	46c0      	nop			@ (mov r8, r8)
 8006a06:	e000      	b.n	8006a0a <HAL_UART_IRQHandler+0x5f2>
    return;
 8006a08:	46c0      	nop			@ (mov r8, r8)
  }

}
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	b02b      	add	sp, #172	@ 0xac
 8006a0e:	bd90      	pop	{r4, r7, pc}
 8006a10:	fffffeff 	.word	0xfffffeff
 8006a14:	fffffedf 	.word	0xfffffedf

08006a18 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b082      	sub	sp, #8
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006a20:	46c0      	nop			@ (mov r8, r8)
 8006a22:	46bd      	mov	sp, r7
 8006a24:	b002      	add	sp, #8
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006a30:	46c0      	nop			@ (mov r8, r8)
 8006a32:	46bd      	mov	sp, r7
 8006a34:	b002      	add	sp, #8
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006a40:	46c0      	nop			@ (mov r8, r8)
 8006a42:	46bd      	mov	sp, r7
 8006a44:	b002      	add	sp, #8
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a48:	b5b0      	push	{r4, r5, r7, lr}
 8006a4a:	b08e      	sub	sp, #56	@ 0x38
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a50:	231a      	movs	r3, #26
 8006a52:	2218      	movs	r2, #24
 8006a54:	189b      	adds	r3, r3, r2
 8006a56:	19db      	adds	r3, r3, r7
 8006a58:	2200      	movs	r2, #0
 8006a5a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	689a      	ldr	r2, [r3, #8]
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	691b      	ldr	r3, [r3, #16]
 8006a64:	431a      	orrs	r2, r3
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	431a      	orrs	r2, r3
 8006a6c:	69fb      	ldr	r3, [r7, #28]
 8006a6e:	69db      	ldr	r3, [r3, #28]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4ac3      	ldr	r2, [pc, #780]	@ (8006d88 <UART_SetConfig+0x340>)
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	0019      	movs	r1, r3
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006a86:	430a      	orrs	r2, r1
 8006a88:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a8a:	69fb      	ldr	r3, [r7, #28]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	4abe      	ldr	r2, [pc, #760]	@ (8006d8c <UART_SetConfig+0x344>)
 8006a92:	4013      	ands	r3, r2
 8006a94:	0019      	movs	r1, r3
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	68da      	ldr	r2, [r3, #12]
 8006a9a:	69fb      	ldr	r3, [r7, #28]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	430a      	orrs	r2, r1
 8006aa0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4ab8      	ldr	r2, [pc, #736]	@ (8006d90 <UART_SetConfig+0x348>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d004      	beq.n	8006abc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ab2:	69fb      	ldr	r3, [r7, #28]
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006abc:	69fb      	ldr	r3, [r7, #28]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	4ab4      	ldr	r2, [pc, #720]	@ (8006d94 <UART_SetConfig+0x34c>)
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	0019      	movs	r1, r3
 8006ac8:	69fb      	ldr	r3, [r7, #28]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4ab0      	ldr	r2, [pc, #704]	@ (8006d98 <UART_SetConfig+0x350>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d131      	bne.n	8006b40 <UART_SetConfig+0xf8>
 8006adc:	4baf      	ldr	r3, [pc, #700]	@ (8006d9c <UART_SetConfig+0x354>)
 8006ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ae0:	2203      	movs	r2, #3
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	2b03      	cmp	r3, #3
 8006ae6:	d01d      	beq.n	8006b24 <UART_SetConfig+0xdc>
 8006ae8:	d823      	bhi.n	8006b32 <UART_SetConfig+0xea>
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d00c      	beq.n	8006b08 <UART_SetConfig+0xc0>
 8006aee:	d820      	bhi.n	8006b32 <UART_SetConfig+0xea>
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d002      	beq.n	8006afa <UART_SetConfig+0xb2>
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d00e      	beq.n	8006b16 <UART_SetConfig+0xce>
 8006af8:	e01b      	b.n	8006b32 <UART_SetConfig+0xea>
 8006afa:	231b      	movs	r3, #27
 8006afc:	2218      	movs	r2, #24
 8006afe:	189b      	adds	r3, r3, r2
 8006b00:	19db      	adds	r3, r3, r7
 8006b02:	2201      	movs	r2, #1
 8006b04:	701a      	strb	r2, [r3, #0]
 8006b06:	e0b4      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006b08:	231b      	movs	r3, #27
 8006b0a:	2218      	movs	r2, #24
 8006b0c:	189b      	adds	r3, r3, r2
 8006b0e:	19db      	adds	r3, r3, r7
 8006b10:	2202      	movs	r2, #2
 8006b12:	701a      	strb	r2, [r3, #0]
 8006b14:	e0ad      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006b16:	231b      	movs	r3, #27
 8006b18:	2218      	movs	r2, #24
 8006b1a:	189b      	adds	r3, r3, r2
 8006b1c:	19db      	adds	r3, r3, r7
 8006b1e:	2204      	movs	r2, #4
 8006b20:	701a      	strb	r2, [r3, #0]
 8006b22:	e0a6      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006b24:	231b      	movs	r3, #27
 8006b26:	2218      	movs	r2, #24
 8006b28:	189b      	adds	r3, r3, r2
 8006b2a:	19db      	adds	r3, r3, r7
 8006b2c:	2208      	movs	r2, #8
 8006b2e:	701a      	strb	r2, [r3, #0]
 8006b30:	e09f      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006b32:	231b      	movs	r3, #27
 8006b34:	2218      	movs	r2, #24
 8006b36:	189b      	adds	r3, r3, r2
 8006b38:	19db      	adds	r3, r3, r7
 8006b3a:	2210      	movs	r2, #16
 8006b3c:	701a      	strb	r2, [r3, #0]
 8006b3e:	e098      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a96      	ldr	r2, [pc, #600]	@ (8006da0 <UART_SetConfig+0x358>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d131      	bne.n	8006bae <UART_SetConfig+0x166>
 8006b4a:	4b94      	ldr	r3, [pc, #592]	@ (8006d9c <UART_SetConfig+0x354>)
 8006b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b4e:	220c      	movs	r2, #12
 8006b50:	4013      	ands	r3, r2
 8006b52:	2b0c      	cmp	r3, #12
 8006b54:	d01d      	beq.n	8006b92 <UART_SetConfig+0x14a>
 8006b56:	d823      	bhi.n	8006ba0 <UART_SetConfig+0x158>
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d00c      	beq.n	8006b76 <UART_SetConfig+0x12e>
 8006b5c:	d820      	bhi.n	8006ba0 <UART_SetConfig+0x158>
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d002      	beq.n	8006b68 <UART_SetConfig+0x120>
 8006b62:	2b04      	cmp	r3, #4
 8006b64:	d00e      	beq.n	8006b84 <UART_SetConfig+0x13c>
 8006b66:	e01b      	b.n	8006ba0 <UART_SetConfig+0x158>
 8006b68:	231b      	movs	r3, #27
 8006b6a:	2218      	movs	r2, #24
 8006b6c:	189b      	adds	r3, r3, r2
 8006b6e:	19db      	adds	r3, r3, r7
 8006b70:	2200      	movs	r2, #0
 8006b72:	701a      	strb	r2, [r3, #0]
 8006b74:	e07d      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006b76:	231b      	movs	r3, #27
 8006b78:	2218      	movs	r2, #24
 8006b7a:	189b      	adds	r3, r3, r2
 8006b7c:	19db      	adds	r3, r3, r7
 8006b7e:	2202      	movs	r2, #2
 8006b80:	701a      	strb	r2, [r3, #0]
 8006b82:	e076      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006b84:	231b      	movs	r3, #27
 8006b86:	2218      	movs	r2, #24
 8006b88:	189b      	adds	r3, r3, r2
 8006b8a:	19db      	adds	r3, r3, r7
 8006b8c:	2204      	movs	r2, #4
 8006b8e:	701a      	strb	r2, [r3, #0]
 8006b90:	e06f      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006b92:	231b      	movs	r3, #27
 8006b94:	2218      	movs	r2, #24
 8006b96:	189b      	adds	r3, r3, r2
 8006b98:	19db      	adds	r3, r3, r7
 8006b9a:	2208      	movs	r2, #8
 8006b9c:	701a      	strb	r2, [r3, #0]
 8006b9e:	e068      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006ba0:	231b      	movs	r3, #27
 8006ba2:	2218      	movs	r2, #24
 8006ba4:	189b      	adds	r3, r3, r2
 8006ba6:	19db      	adds	r3, r3, r7
 8006ba8:	2210      	movs	r2, #16
 8006baa:	701a      	strb	r2, [r3, #0]
 8006bac:	e061      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006bae:	69fb      	ldr	r3, [r7, #28]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a7c      	ldr	r2, [pc, #496]	@ (8006da4 <UART_SetConfig+0x35c>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d106      	bne.n	8006bc6 <UART_SetConfig+0x17e>
 8006bb8:	231b      	movs	r3, #27
 8006bba:	2218      	movs	r2, #24
 8006bbc:	189b      	adds	r3, r3, r2
 8006bbe:	19db      	adds	r3, r3, r7
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	701a      	strb	r2, [r3, #0]
 8006bc4:	e055      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a77      	ldr	r2, [pc, #476]	@ (8006da8 <UART_SetConfig+0x360>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d106      	bne.n	8006bde <UART_SetConfig+0x196>
 8006bd0:	231b      	movs	r3, #27
 8006bd2:	2218      	movs	r2, #24
 8006bd4:	189b      	adds	r3, r3, r2
 8006bd6:	19db      	adds	r3, r3, r7
 8006bd8:	2200      	movs	r2, #0
 8006bda:	701a      	strb	r2, [r3, #0]
 8006bdc:	e049      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a6b      	ldr	r2, [pc, #428]	@ (8006d90 <UART_SetConfig+0x348>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d13e      	bne.n	8006c66 <UART_SetConfig+0x21e>
 8006be8:	4b6c      	ldr	r3, [pc, #432]	@ (8006d9c <UART_SetConfig+0x354>)
 8006bea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006bec:	23c0      	movs	r3, #192	@ 0xc0
 8006bee:	011b      	lsls	r3, r3, #4
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	22c0      	movs	r2, #192	@ 0xc0
 8006bf4:	0112      	lsls	r2, r2, #4
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d027      	beq.n	8006c4a <UART_SetConfig+0x202>
 8006bfa:	22c0      	movs	r2, #192	@ 0xc0
 8006bfc:	0112      	lsls	r2, r2, #4
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d82a      	bhi.n	8006c58 <UART_SetConfig+0x210>
 8006c02:	2280      	movs	r2, #128	@ 0x80
 8006c04:	0112      	lsls	r2, r2, #4
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d011      	beq.n	8006c2e <UART_SetConfig+0x1e6>
 8006c0a:	2280      	movs	r2, #128	@ 0x80
 8006c0c:	0112      	lsls	r2, r2, #4
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d822      	bhi.n	8006c58 <UART_SetConfig+0x210>
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d004      	beq.n	8006c20 <UART_SetConfig+0x1d8>
 8006c16:	2280      	movs	r2, #128	@ 0x80
 8006c18:	00d2      	lsls	r2, r2, #3
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d00e      	beq.n	8006c3c <UART_SetConfig+0x1f4>
 8006c1e:	e01b      	b.n	8006c58 <UART_SetConfig+0x210>
 8006c20:	231b      	movs	r3, #27
 8006c22:	2218      	movs	r2, #24
 8006c24:	189b      	adds	r3, r3, r2
 8006c26:	19db      	adds	r3, r3, r7
 8006c28:	2200      	movs	r2, #0
 8006c2a:	701a      	strb	r2, [r3, #0]
 8006c2c:	e021      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006c2e:	231b      	movs	r3, #27
 8006c30:	2218      	movs	r2, #24
 8006c32:	189b      	adds	r3, r3, r2
 8006c34:	19db      	adds	r3, r3, r7
 8006c36:	2202      	movs	r2, #2
 8006c38:	701a      	strb	r2, [r3, #0]
 8006c3a:	e01a      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006c3c:	231b      	movs	r3, #27
 8006c3e:	2218      	movs	r2, #24
 8006c40:	189b      	adds	r3, r3, r2
 8006c42:	19db      	adds	r3, r3, r7
 8006c44:	2204      	movs	r2, #4
 8006c46:	701a      	strb	r2, [r3, #0]
 8006c48:	e013      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006c4a:	231b      	movs	r3, #27
 8006c4c:	2218      	movs	r2, #24
 8006c4e:	189b      	adds	r3, r3, r2
 8006c50:	19db      	adds	r3, r3, r7
 8006c52:	2208      	movs	r2, #8
 8006c54:	701a      	strb	r2, [r3, #0]
 8006c56:	e00c      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006c58:	231b      	movs	r3, #27
 8006c5a:	2218      	movs	r2, #24
 8006c5c:	189b      	adds	r3, r3, r2
 8006c5e:	19db      	adds	r3, r3, r7
 8006c60:	2210      	movs	r2, #16
 8006c62:	701a      	strb	r2, [r3, #0]
 8006c64:	e005      	b.n	8006c72 <UART_SetConfig+0x22a>
 8006c66:	231b      	movs	r3, #27
 8006c68:	2218      	movs	r2, #24
 8006c6a:	189b      	adds	r3, r3, r2
 8006c6c:	19db      	adds	r3, r3, r7
 8006c6e:	2210      	movs	r2, #16
 8006c70:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a46      	ldr	r2, [pc, #280]	@ (8006d90 <UART_SetConfig+0x348>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d000      	beq.n	8006c7e <UART_SetConfig+0x236>
 8006c7c:	e09a      	b.n	8006db4 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c7e:	231b      	movs	r3, #27
 8006c80:	2218      	movs	r2, #24
 8006c82:	189b      	adds	r3, r3, r2
 8006c84:	19db      	adds	r3, r3, r7
 8006c86:	781b      	ldrb	r3, [r3, #0]
 8006c88:	2b08      	cmp	r3, #8
 8006c8a:	d01d      	beq.n	8006cc8 <UART_SetConfig+0x280>
 8006c8c:	dc20      	bgt.n	8006cd0 <UART_SetConfig+0x288>
 8006c8e:	2b04      	cmp	r3, #4
 8006c90:	d015      	beq.n	8006cbe <UART_SetConfig+0x276>
 8006c92:	dc1d      	bgt.n	8006cd0 <UART_SetConfig+0x288>
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d002      	beq.n	8006c9e <UART_SetConfig+0x256>
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	d005      	beq.n	8006ca8 <UART_SetConfig+0x260>
 8006c9c:	e018      	b.n	8006cd0 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c9e:	f7fe fb6b 	bl	8005378 <HAL_RCC_GetPCLK1Freq>
 8006ca2:	0003      	movs	r3, r0
 8006ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006ca6:	e01c      	b.n	8006ce2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ca8:	4b3c      	ldr	r3, [pc, #240]	@ (8006d9c <UART_SetConfig+0x354>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	2210      	movs	r2, #16
 8006cae:	4013      	ands	r3, r2
 8006cb0:	d002      	beq.n	8006cb8 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8006dac <UART_SetConfig+0x364>)
 8006cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006cb6:	e014      	b.n	8006ce2 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006cb8:	4b3d      	ldr	r3, [pc, #244]	@ (8006db0 <UART_SetConfig+0x368>)
 8006cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006cbc:	e011      	b.n	8006ce2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cbe:	f7fe facb 	bl	8005258 <HAL_RCC_GetSysClockFreq>
 8006cc2:	0003      	movs	r3, r0
 8006cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006cc6:	e00c      	b.n	8006ce2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cc8:	2380      	movs	r3, #128	@ 0x80
 8006cca:	021b      	lsls	r3, r3, #8
 8006ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006cce:	e008      	b.n	8006ce2 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006cd4:	231a      	movs	r3, #26
 8006cd6:	2218      	movs	r2, #24
 8006cd8:	189b      	adds	r3, r3, r2
 8006cda:	19db      	adds	r3, r3, r7
 8006cdc:	2201      	movs	r2, #1
 8006cde:	701a      	strb	r2, [r3, #0]
        break;
 8006ce0:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d100      	bne.n	8006cea <UART_SetConfig+0x2a2>
 8006ce8:	e133      	b.n	8006f52 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	685a      	ldr	r2, [r3, #4]
 8006cee:	0013      	movs	r3, r2
 8006cf0:	005b      	lsls	r3, r3, #1
 8006cf2:	189b      	adds	r3, r3, r2
 8006cf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d305      	bcc.n	8006d06 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006d00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d906      	bls.n	8006d14 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006d06:	231a      	movs	r3, #26
 8006d08:	2218      	movs	r2, #24
 8006d0a:	189b      	adds	r3, r3, r2
 8006d0c:	19db      	adds	r3, r3, r7
 8006d0e:	2201      	movs	r2, #1
 8006d10:	701a      	strb	r2, [r3, #0]
 8006d12:	e11e      	b.n	8006f52 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d16:	613b      	str	r3, [r7, #16]
 8006d18:	2300      	movs	r3, #0
 8006d1a:	617b      	str	r3, [r7, #20]
 8006d1c:	6939      	ldr	r1, [r7, #16]
 8006d1e:	697a      	ldr	r2, [r7, #20]
 8006d20:	000b      	movs	r3, r1
 8006d22:	0e1b      	lsrs	r3, r3, #24
 8006d24:	0010      	movs	r0, r2
 8006d26:	0205      	lsls	r5, r0, #8
 8006d28:	431d      	orrs	r5, r3
 8006d2a:	000b      	movs	r3, r1
 8006d2c:	021c      	lsls	r4, r3, #8
 8006d2e:	69fb      	ldr	r3, [r7, #28]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	085b      	lsrs	r3, r3, #1
 8006d34:	60bb      	str	r3, [r7, #8]
 8006d36:	2300      	movs	r3, #0
 8006d38:	60fb      	str	r3, [r7, #12]
 8006d3a:	68b8      	ldr	r0, [r7, #8]
 8006d3c:	68f9      	ldr	r1, [r7, #12]
 8006d3e:	1900      	adds	r0, r0, r4
 8006d40:	4169      	adcs	r1, r5
 8006d42:	69fb      	ldr	r3, [r7, #28]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	603b      	str	r3, [r7, #0]
 8006d48:	2300      	movs	r3, #0
 8006d4a:	607b      	str	r3, [r7, #4]
 8006d4c:	683a      	ldr	r2, [r7, #0]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f7f9 fb58 	bl	8000404 <__aeabi_uldivmod>
 8006d54:	0002      	movs	r2, r0
 8006d56:	000b      	movs	r3, r1
 8006d58:	0013      	movs	r3, r2
 8006d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d5e:	23c0      	movs	r3, #192	@ 0xc0
 8006d60:	009b      	lsls	r3, r3, #2
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d309      	bcc.n	8006d7a <UART_SetConfig+0x332>
 8006d66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d68:	2380      	movs	r3, #128	@ 0x80
 8006d6a:	035b      	lsls	r3, r3, #13
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d204      	bcs.n	8006d7a <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d76:	60da      	str	r2, [r3, #12]
 8006d78:	e0eb      	b.n	8006f52 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8006d7a:	231a      	movs	r3, #26
 8006d7c:	2218      	movs	r2, #24
 8006d7e:	189b      	adds	r3, r3, r2
 8006d80:	19db      	adds	r3, r3, r7
 8006d82:	2201      	movs	r2, #1
 8006d84:	701a      	strb	r2, [r3, #0]
 8006d86:	e0e4      	b.n	8006f52 <UART_SetConfig+0x50a>
 8006d88:	efff69f3 	.word	0xefff69f3
 8006d8c:	ffffcfff 	.word	0xffffcfff
 8006d90:	40004800 	.word	0x40004800
 8006d94:	fffff4ff 	.word	0xfffff4ff
 8006d98:	40013800 	.word	0x40013800
 8006d9c:	40021000 	.word	0x40021000
 8006da0:	40004400 	.word	0x40004400
 8006da4:	40004c00 	.word	0x40004c00
 8006da8:	40005000 	.word	0x40005000
 8006dac:	003d0900 	.word	0x003d0900
 8006db0:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006db4:	69fb      	ldr	r3, [r7, #28]
 8006db6:	69da      	ldr	r2, [r3, #28]
 8006db8:	2380      	movs	r3, #128	@ 0x80
 8006dba:	021b      	lsls	r3, r3, #8
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d000      	beq.n	8006dc2 <UART_SetConfig+0x37a>
 8006dc0:	e070      	b.n	8006ea4 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8006dc2:	231b      	movs	r3, #27
 8006dc4:	2218      	movs	r2, #24
 8006dc6:	189b      	adds	r3, r3, r2
 8006dc8:	19db      	adds	r3, r3, r7
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	2b08      	cmp	r3, #8
 8006dce:	d822      	bhi.n	8006e16 <UART_SetConfig+0x3ce>
 8006dd0:	009a      	lsls	r2, r3, #2
 8006dd2:	4b67      	ldr	r3, [pc, #412]	@ (8006f70 <UART_SetConfig+0x528>)
 8006dd4:	18d3      	adds	r3, r2, r3
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006dda:	f7fe facd 	bl	8005378 <HAL_RCC_GetPCLK1Freq>
 8006dde:	0003      	movs	r3, r0
 8006de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006de2:	e021      	b.n	8006e28 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006de4:	f7fe fade 	bl	80053a4 <HAL_RCC_GetPCLK2Freq>
 8006de8:	0003      	movs	r3, r0
 8006dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006dec:	e01c      	b.n	8006e28 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006dee:	4b61      	ldr	r3, [pc, #388]	@ (8006f74 <UART_SetConfig+0x52c>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2210      	movs	r2, #16
 8006df4:	4013      	ands	r3, r2
 8006df6:	d002      	beq.n	8006dfe <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006df8:	4b5f      	ldr	r3, [pc, #380]	@ (8006f78 <UART_SetConfig+0x530>)
 8006dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006dfc:	e014      	b.n	8006e28 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8006dfe:	4b5f      	ldr	r3, [pc, #380]	@ (8006f7c <UART_SetConfig+0x534>)
 8006e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e02:	e011      	b.n	8006e28 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e04:	f7fe fa28 	bl	8005258 <HAL_RCC_GetSysClockFreq>
 8006e08:	0003      	movs	r3, r0
 8006e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e0c:	e00c      	b.n	8006e28 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e0e:	2380      	movs	r3, #128	@ 0x80
 8006e10:	021b      	lsls	r3, r3, #8
 8006e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e14:	e008      	b.n	8006e28 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006e16:	2300      	movs	r3, #0
 8006e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006e1a:	231a      	movs	r3, #26
 8006e1c:	2218      	movs	r2, #24
 8006e1e:	189b      	adds	r3, r3, r2
 8006e20:	19db      	adds	r3, r3, r7
 8006e22:	2201      	movs	r2, #1
 8006e24:	701a      	strb	r2, [r3, #0]
        break;
 8006e26:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d100      	bne.n	8006e30 <UART_SetConfig+0x3e8>
 8006e2e:	e090      	b.n	8006f52 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e32:	005a      	lsls	r2, r3, #1
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	085b      	lsrs	r3, r3, #1
 8006e3a:	18d2      	adds	r2, r2, r3
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	0019      	movs	r1, r3
 8006e42:	0010      	movs	r0, r2
 8006e44:	f7f9 f968 	bl	8000118 <__udivsi3>
 8006e48:	0003      	movs	r3, r0
 8006e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e4e:	2b0f      	cmp	r3, #15
 8006e50:	d921      	bls.n	8006e96 <UART_SetConfig+0x44e>
 8006e52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e54:	2380      	movs	r3, #128	@ 0x80
 8006e56:	025b      	lsls	r3, r3, #9
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d21c      	bcs.n	8006e96 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e5e:	b29a      	uxth	r2, r3
 8006e60:	200e      	movs	r0, #14
 8006e62:	2418      	movs	r4, #24
 8006e64:	1903      	adds	r3, r0, r4
 8006e66:	19db      	adds	r3, r3, r7
 8006e68:	210f      	movs	r1, #15
 8006e6a:	438a      	bics	r2, r1
 8006e6c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e70:	085b      	lsrs	r3, r3, #1
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	2207      	movs	r2, #7
 8006e76:	4013      	ands	r3, r2
 8006e78:	b299      	uxth	r1, r3
 8006e7a:	1903      	adds	r3, r0, r4
 8006e7c:	19db      	adds	r3, r3, r7
 8006e7e:	1902      	adds	r2, r0, r4
 8006e80:	19d2      	adds	r2, r2, r7
 8006e82:	8812      	ldrh	r2, [r2, #0]
 8006e84:	430a      	orrs	r2, r1
 8006e86:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	1902      	adds	r2, r0, r4
 8006e8e:	19d2      	adds	r2, r2, r7
 8006e90:	8812      	ldrh	r2, [r2, #0]
 8006e92:	60da      	str	r2, [r3, #12]
 8006e94:	e05d      	b.n	8006f52 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006e96:	231a      	movs	r3, #26
 8006e98:	2218      	movs	r2, #24
 8006e9a:	189b      	adds	r3, r3, r2
 8006e9c:	19db      	adds	r3, r3, r7
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	701a      	strb	r2, [r3, #0]
 8006ea2:	e056      	b.n	8006f52 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ea4:	231b      	movs	r3, #27
 8006ea6:	2218      	movs	r2, #24
 8006ea8:	189b      	adds	r3, r3, r2
 8006eaa:	19db      	adds	r3, r3, r7
 8006eac:	781b      	ldrb	r3, [r3, #0]
 8006eae:	2b08      	cmp	r3, #8
 8006eb0:	d822      	bhi.n	8006ef8 <UART_SetConfig+0x4b0>
 8006eb2:	009a      	lsls	r2, r3, #2
 8006eb4:	4b32      	ldr	r3, [pc, #200]	@ (8006f80 <UART_SetConfig+0x538>)
 8006eb6:	18d3      	adds	r3, r2, r3
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ebc:	f7fe fa5c 	bl	8005378 <HAL_RCC_GetPCLK1Freq>
 8006ec0:	0003      	movs	r3, r0
 8006ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006ec4:	e021      	b.n	8006f0a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ec6:	f7fe fa6d 	bl	80053a4 <HAL_RCC_GetPCLK2Freq>
 8006eca:	0003      	movs	r3, r0
 8006ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006ece:	e01c      	b.n	8006f0a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ed0:	4b28      	ldr	r3, [pc, #160]	@ (8006f74 <UART_SetConfig+0x52c>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2210      	movs	r2, #16
 8006ed6:	4013      	ands	r3, r2
 8006ed8:	d002      	beq.n	8006ee0 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006eda:	4b27      	ldr	r3, [pc, #156]	@ (8006f78 <UART_SetConfig+0x530>)
 8006edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006ede:	e014      	b.n	8006f0a <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8006ee0:	4b26      	ldr	r3, [pc, #152]	@ (8006f7c <UART_SetConfig+0x534>)
 8006ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006ee4:	e011      	b.n	8006f0a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ee6:	f7fe f9b7 	bl	8005258 <HAL_RCC_GetSysClockFreq>
 8006eea:	0003      	movs	r3, r0
 8006eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006eee:	e00c      	b.n	8006f0a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ef0:	2380      	movs	r3, #128	@ 0x80
 8006ef2:	021b      	lsls	r3, r3, #8
 8006ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006ef6:	e008      	b.n	8006f0a <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006efc:	231a      	movs	r3, #26
 8006efe:	2218      	movs	r2, #24
 8006f00:	189b      	adds	r3, r3, r2
 8006f02:	19db      	adds	r3, r3, r7
 8006f04:	2201      	movs	r2, #1
 8006f06:	701a      	strb	r2, [r3, #0]
        break;
 8006f08:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d020      	beq.n	8006f52 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	085a      	lsrs	r2, r3, #1
 8006f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f18:	18d2      	adds	r2, r2, r3
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	0019      	movs	r1, r3
 8006f20:	0010      	movs	r0, r2
 8006f22:	f7f9 f8f9 	bl	8000118 <__udivsi3>
 8006f26:	0003      	movs	r3, r0
 8006f28:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2c:	2b0f      	cmp	r3, #15
 8006f2e:	d90a      	bls.n	8006f46 <UART_SetConfig+0x4fe>
 8006f30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f32:	2380      	movs	r3, #128	@ 0x80
 8006f34:	025b      	lsls	r3, r3, #9
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d205      	bcs.n	8006f46 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f3c:	b29a      	uxth	r2, r3
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	60da      	str	r2, [r3, #12]
 8006f44:	e005      	b.n	8006f52 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006f46:	231a      	movs	r3, #26
 8006f48:	2218      	movs	r2, #24
 8006f4a:	189b      	adds	r3, r3, r2
 8006f4c:	19db      	adds	r3, r3, r7
 8006f4e:	2201      	movs	r2, #1
 8006f50:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f52:	69fb      	ldr	r3, [r7, #28]
 8006f54:	2200      	movs	r2, #0
 8006f56:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006f5e:	231a      	movs	r3, #26
 8006f60:	2218      	movs	r2, #24
 8006f62:	189b      	adds	r3, r3, r2
 8006f64:	19db      	adds	r3, r3, r7
 8006f66:	781b      	ldrb	r3, [r3, #0]
}
 8006f68:	0018      	movs	r0, r3
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	b00e      	add	sp, #56	@ 0x38
 8006f6e:	bdb0      	pop	{r4, r5, r7, pc}
 8006f70:	08009210 	.word	0x08009210
 8006f74:	40021000 	.word	0x40021000
 8006f78:	003d0900 	.word	0x003d0900
 8006f7c:	00f42400 	.word	0x00f42400
 8006f80:	08009234 	.word	0x08009234

08006f84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b082      	sub	sp, #8
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f90:	2208      	movs	r2, #8
 8006f92:	4013      	ands	r3, r2
 8006f94:	d00b      	beq.n	8006fae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	4a4a      	ldr	r2, [pc, #296]	@ (80070c8 <UART_AdvFeatureConfig+0x144>)
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	0019      	movs	r1, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	430a      	orrs	r2, r1
 8006fac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	d00b      	beq.n	8006fd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	4a43      	ldr	r2, [pc, #268]	@ (80070cc <UART_AdvFeatureConfig+0x148>)
 8006fc0:	4013      	ands	r3, r2
 8006fc2:	0019      	movs	r1, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	430a      	orrs	r2, r1
 8006fce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd4:	2202      	movs	r2, #2
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	d00b      	beq.n	8006ff2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	4a3b      	ldr	r2, [pc, #236]	@ (80070d0 <UART_AdvFeatureConfig+0x14c>)
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	0019      	movs	r1, r3
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	430a      	orrs	r2, r1
 8006ff0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff6:	2204      	movs	r2, #4
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	d00b      	beq.n	8007014 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	4a34      	ldr	r2, [pc, #208]	@ (80070d4 <UART_AdvFeatureConfig+0x150>)
 8007004:	4013      	ands	r3, r2
 8007006:	0019      	movs	r1, r3
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	430a      	orrs	r2, r1
 8007012:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007018:	2210      	movs	r2, #16
 800701a:	4013      	ands	r3, r2
 800701c:	d00b      	beq.n	8007036 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	4a2c      	ldr	r2, [pc, #176]	@ (80070d8 <UART_AdvFeatureConfig+0x154>)
 8007026:	4013      	ands	r3, r2
 8007028:	0019      	movs	r1, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	430a      	orrs	r2, r1
 8007034:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800703a:	2220      	movs	r2, #32
 800703c:	4013      	ands	r3, r2
 800703e:	d00b      	beq.n	8007058 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	4a25      	ldr	r2, [pc, #148]	@ (80070dc <UART_AdvFeatureConfig+0x158>)
 8007048:	4013      	ands	r3, r2
 800704a:	0019      	movs	r1, r3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	430a      	orrs	r2, r1
 8007056:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705c:	2240      	movs	r2, #64	@ 0x40
 800705e:	4013      	ands	r3, r2
 8007060:	d01d      	beq.n	800709e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	4a1d      	ldr	r2, [pc, #116]	@ (80070e0 <UART_AdvFeatureConfig+0x15c>)
 800706a:	4013      	ands	r3, r2
 800706c:	0019      	movs	r1, r3
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	430a      	orrs	r2, r1
 8007078:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800707e:	2380      	movs	r3, #128	@ 0x80
 8007080:	035b      	lsls	r3, r3, #13
 8007082:	429a      	cmp	r2, r3
 8007084:	d10b      	bne.n	800709e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	4a15      	ldr	r2, [pc, #84]	@ (80070e4 <UART_AdvFeatureConfig+0x160>)
 800708e:	4013      	ands	r3, r2
 8007090:	0019      	movs	r1, r3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	430a      	orrs	r2, r1
 800709c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a2:	2280      	movs	r2, #128	@ 0x80
 80070a4:	4013      	ands	r3, r2
 80070a6:	d00b      	beq.n	80070c0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	4a0e      	ldr	r2, [pc, #56]	@ (80070e8 <UART_AdvFeatureConfig+0x164>)
 80070b0:	4013      	ands	r3, r2
 80070b2:	0019      	movs	r1, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	430a      	orrs	r2, r1
 80070be:	605a      	str	r2, [r3, #4]
  }
}
 80070c0:	46c0      	nop			@ (mov r8, r8)
 80070c2:	46bd      	mov	sp, r7
 80070c4:	b002      	add	sp, #8
 80070c6:	bd80      	pop	{r7, pc}
 80070c8:	ffff7fff 	.word	0xffff7fff
 80070cc:	fffdffff 	.word	0xfffdffff
 80070d0:	fffeffff 	.word	0xfffeffff
 80070d4:	fffbffff 	.word	0xfffbffff
 80070d8:	ffffefff 	.word	0xffffefff
 80070dc:	ffffdfff 	.word	0xffffdfff
 80070e0:	ffefffff 	.word	0xffefffff
 80070e4:	ff9fffff 	.word	0xff9fffff
 80070e8:	fff7ffff 	.word	0xfff7ffff

080070ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b092      	sub	sp, #72	@ 0x48
 80070f0:	af02      	add	r7, sp, #8
 80070f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2284      	movs	r2, #132	@ 0x84
 80070f8:	2100      	movs	r1, #0
 80070fa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80070fc:	f7fc f952 	bl	80033a4 <HAL_GetTick>
 8007100:	0003      	movs	r3, r0
 8007102:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2208      	movs	r2, #8
 800710c:	4013      	ands	r3, r2
 800710e:	2b08      	cmp	r3, #8
 8007110:	d12c      	bne.n	800716c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007114:	2280      	movs	r2, #128	@ 0x80
 8007116:	0391      	lsls	r1, r2, #14
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	4a46      	ldr	r2, [pc, #280]	@ (8007234 <UART_CheckIdleState+0x148>)
 800711c:	9200      	str	r2, [sp, #0]
 800711e:	2200      	movs	r2, #0
 8007120:	f000 f88c 	bl	800723c <UART_WaitOnFlagUntilTimeout>
 8007124:	1e03      	subs	r3, r0, #0
 8007126:	d021      	beq.n	800716c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007128:	f3ef 8310 	mrs	r3, PRIMASK
 800712c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007130:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007132:	2301      	movs	r3, #1
 8007134:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007138:	f383 8810 	msr	PRIMASK, r3
}
 800713c:	46c0      	nop			@ (mov r8, r8)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	2180      	movs	r1, #128	@ 0x80
 800714a:	438a      	bics	r2, r1
 800714c:	601a      	str	r2, [r3, #0]
 800714e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007150:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007154:	f383 8810 	msr	PRIMASK, r3
}
 8007158:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2220      	movs	r2, #32
 800715e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2278      	movs	r2, #120	@ 0x78
 8007164:	2100      	movs	r1, #0
 8007166:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e05f      	b.n	800722c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2204      	movs	r2, #4
 8007174:	4013      	ands	r3, r2
 8007176:	2b04      	cmp	r3, #4
 8007178:	d146      	bne.n	8007208 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800717a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800717c:	2280      	movs	r2, #128	@ 0x80
 800717e:	03d1      	lsls	r1, r2, #15
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	4a2c      	ldr	r2, [pc, #176]	@ (8007234 <UART_CheckIdleState+0x148>)
 8007184:	9200      	str	r2, [sp, #0]
 8007186:	2200      	movs	r2, #0
 8007188:	f000 f858 	bl	800723c <UART_WaitOnFlagUntilTimeout>
 800718c:	1e03      	subs	r3, r0, #0
 800718e:	d03b      	beq.n	8007208 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007190:	f3ef 8310 	mrs	r3, PRIMASK
 8007194:	60fb      	str	r3, [r7, #12]
  return(result);
 8007196:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007198:	637b      	str	r3, [r7, #52]	@ 0x34
 800719a:	2301      	movs	r3, #1
 800719c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	f383 8810 	msr	PRIMASK, r3
}
 80071a4:	46c0      	nop			@ (mov r8, r8)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4921      	ldr	r1, [pc, #132]	@ (8007238 <UART_CheckIdleState+0x14c>)
 80071b2:	400a      	ands	r2, r1
 80071b4:	601a      	str	r2, [r3, #0]
 80071b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	f383 8810 	msr	PRIMASK, r3
}
 80071c0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071c2:	f3ef 8310 	mrs	r3, PRIMASK
 80071c6:	61bb      	str	r3, [r7, #24]
  return(result);
 80071c8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80071cc:	2301      	movs	r3, #1
 80071ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	f383 8810 	msr	PRIMASK, r3
}
 80071d6:	46c0      	nop			@ (mov r8, r8)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	689a      	ldr	r2, [r3, #8]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2101      	movs	r1, #1
 80071e4:	438a      	bics	r2, r1
 80071e6:	609a      	str	r2, [r3, #8]
 80071e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071ec:	6a3b      	ldr	r3, [r7, #32]
 80071ee:	f383 8810 	msr	PRIMASK, r3
}
 80071f2:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2280      	movs	r2, #128	@ 0x80
 80071f8:	2120      	movs	r1, #32
 80071fa:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2278      	movs	r2, #120	@ 0x78
 8007200:	2100      	movs	r1, #0
 8007202:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007204:	2303      	movs	r3, #3
 8007206:	e011      	b.n	800722c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2220      	movs	r2, #32
 800720c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2280      	movs	r2, #128	@ 0x80
 8007212:	2120      	movs	r1, #32
 8007214:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2278      	movs	r2, #120	@ 0x78
 8007226:	2100      	movs	r1, #0
 8007228:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	0018      	movs	r0, r3
 800722e:	46bd      	mov	sp, r7
 8007230:	b010      	add	sp, #64	@ 0x40
 8007232:	bd80      	pop	{r7, pc}
 8007234:	01ffffff 	.word	0x01ffffff
 8007238:	fffffedf 	.word	0xfffffedf

0800723c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	603b      	str	r3, [r7, #0]
 8007248:	1dfb      	adds	r3, r7, #7
 800724a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800724c:	e051      	b.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	3301      	adds	r3, #1
 8007252:	d04e      	beq.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007254:	f7fc f8a6 	bl	80033a4 <HAL_GetTick>
 8007258:	0002      	movs	r2, r0
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	69ba      	ldr	r2, [r7, #24]
 8007260:	429a      	cmp	r2, r3
 8007262:	d302      	bcc.n	800726a <UART_WaitOnFlagUntilTimeout+0x2e>
 8007264:	69bb      	ldr	r3, [r7, #24]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d101      	bne.n	800726e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e051      	b.n	8007312 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	2204      	movs	r2, #4
 8007276:	4013      	ands	r3, r2
 8007278:	d03b      	beq.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	2b80      	cmp	r3, #128	@ 0x80
 800727e:	d038      	beq.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	2b40      	cmp	r3, #64	@ 0x40
 8007284:	d035      	beq.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	69db      	ldr	r3, [r3, #28]
 800728c:	2208      	movs	r2, #8
 800728e:	4013      	ands	r3, r2
 8007290:	2b08      	cmp	r3, #8
 8007292:	d111      	bne.n	80072b8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	2208      	movs	r2, #8
 800729a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	0018      	movs	r0, r3
 80072a0:	f000 f906 	bl	80074b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2284      	movs	r2, #132	@ 0x84
 80072a8:	2108      	movs	r1, #8
 80072aa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2278      	movs	r2, #120	@ 0x78
 80072b0:	2100      	movs	r1, #0
 80072b2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	e02c      	b.n	8007312 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	69da      	ldr	r2, [r3, #28]
 80072be:	2380      	movs	r3, #128	@ 0x80
 80072c0:	011b      	lsls	r3, r3, #4
 80072c2:	401a      	ands	r2, r3
 80072c4:	2380      	movs	r3, #128	@ 0x80
 80072c6:	011b      	lsls	r3, r3, #4
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d112      	bne.n	80072f2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2280      	movs	r2, #128	@ 0x80
 80072d2:	0112      	lsls	r2, r2, #4
 80072d4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	0018      	movs	r0, r3
 80072da:	f000 f8e9 	bl	80074b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2284      	movs	r2, #132	@ 0x84
 80072e2:	2120      	movs	r1, #32
 80072e4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2278      	movs	r2, #120	@ 0x78
 80072ea:	2100      	movs	r1, #0
 80072ec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80072ee:	2303      	movs	r3, #3
 80072f0:	e00f      	b.n	8007312 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	69db      	ldr	r3, [r3, #28]
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	4013      	ands	r3, r2
 80072fc:	68ba      	ldr	r2, [r7, #8]
 80072fe:	1ad3      	subs	r3, r2, r3
 8007300:	425a      	negs	r2, r3
 8007302:	4153      	adcs	r3, r2
 8007304:	b2db      	uxtb	r3, r3
 8007306:	001a      	movs	r2, r3
 8007308:	1dfb      	adds	r3, r7, #7
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	429a      	cmp	r2, r3
 800730e:	d09e      	beq.n	800724e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007310:	2300      	movs	r3, #0
}
 8007312:	0018      	movs	r0, r3
 8007314:	46bd      	mov	sp, r7
 8007316:	b004      	add	sp, #16
 8007318:	bd80      	pop	{r7, pc}
	...

0800731c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b090      	sub	sp, #64	@ 0x40
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	1dbb      	adds	r3, r7, #6
 8007328:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	1dba      	adds	r2, r7, #6
 8007334:	2158      	movs	r1, #88	@ 0x58
 8007336:	8812      	ldrh	r2, [r2, #0]
 8007338:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	1dba      	adds	r2, r7, #6
 800733e:	215a      	movs	r1, #90	@ 0x5a
 8007340:	8812      	ldrh	r2, [r2, #0]
 8007342:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2200      	movs	r2, #0
 8007348:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	689a      	ldr	r2, [r3, #8]
 800734e:	2380      	movs	r3, #128	@ 0x80
 8007350:	015b      	lsls	r3, r3, #5
 8007352:	429a      	cmp	r2, r3
 8007354:	d10d      	bne.n	8007372 <UART_Start_Receive_IT+0x56>
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	691b      	ldr	r3, [r3, #16]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d104      	bne.n	8007368 <UART_Start_Receive_IT+0x4c>
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	225c      	movs	r2, #92	@ 0x5c
 8007362:	4950      	ldr	r1, [pc, #320]	@ (80074a4 <UART_Start_Receive_IT+0x188>)
 8007364:	5299      	strh	r1, [r3, r2]
 8007366:	e02e      	b.n	80073c6 <UART_Start_Receive_IT+0xaa>
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	225c      	movs	r2, #92	@ 0x5c
 800736c:	21ff      	movs	r1, #255	@ 0xff
 800736e:	5299      	strh	r1, [r3, r2]
 8007370:	e029      	b.n	80073c6 <UART_Start_Receive_IT+0xaa>
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d10d      	bne.n	8007396 <UART_Start_Receive_IT+0x7a>
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d104      	bne.n	800738c <UART_Start_Receive_IT+0x70>
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	225c      	movs	r2, #92	@ 0x5c
 8007386:	21ff      	movs	r1, #255	@ 0xff
 8007388:	5299      	strh	r1, [r3, r2]
 800738a:	e01c      	b.n	80073c6 <UART_Start_Receive_IT+0xaa>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	225c      	movs	r2, #92	@ 0x5c
 8007390:	217f      	movs	r1, #127	@ 0x7f
 8007392:	5299      	strh	r1, [r3, r2]
 8007394:	e017      	b.n	80073c6 <UART_Start_Receive_IT+0xaa>
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	689a      	ldr	r2, [r3, #8]
 800739a:	2380      	movs	r3, #128	@ 0x80
 800739c:	055b      	lsls	r3, r3, #21
 800739e:	429a      	cmp	r2, r3
 80073a0:	d10d      	bne.n	80073be <UART_Start_Receive_IT+0xa2>
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d104      	bne.n	80073b4 <UART_Start_Receive_IT+0x98>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	225c      	movs	r2, #92	@ 0x5c
 80073ae:	217f      	movs	r1, #127	@ 0x7f
 80073b0:	5299      	strh	r1, [r3, r2]
 80073b2:	e008      	b.n	80073c6 <UART_Start_Receive_IT+0xaa>
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	225c      	movs	r2, #92	@ 0x5c
 80073b8:	213f      	movs	r1, #63	@ 0x3f
 80073ba:	5299      	strh	r1, [r3, r2]
 80073bc:	e003      	b.n	80073c6 <UART_Start_Receive_IT+0xaa>
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	225c      	movs	r2, #92	@ 0x5c
 80073c2:	2100      	movs	r1, #0
 80073c4:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2284      	movs	r2, #132	@ 0x84
 80073ca:	2100      	movs	r1, #0
 80073cc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2280      	movs	r2, #128	@ 0x80
 80073d2:	2122      	movs	r1, #34	@ 0x22
 80073d4:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073d6:	f3ef 8310 	mrs	r3, PRIMASK
 80073da:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80073dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073e0:	2301      	movs	r3, #1
 80073e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073e6:	f383 8810 	msr	PRIMASK, r3
}
 80073ea:	46c0      	nop			@ (mov r8, r8)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	689a      	ldr	r2, [r3, #8]
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2101      	movs	r1, #1
 80073f8:	430a      	orrs	r2, r1
 80073fa:	609a      	str	r2, [r3, #8]
 80073fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073fe:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007402:	f383 8810 	msr	PRIMASK, r3
}
 8007406:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	689a      	ldr	r2, [r3, #8]
 800740c:	2380      	movs	r3, #128	@ 0x80
 800740e:	015b      	lsls	r3, r3, #5
 8007410:	429a      	cmp	r2, r3
 8007412:	d107      	bne.n	8007424 <UART_Start_Receive_IT+0x108>
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	691b      	ldr	r3, [r3, #16]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d103      	bne.n	8007424 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	4a22      	ldr	r2, [pc, #136]	@ (80074a8 <UART_Start_Receive_IT+0x18c>)
 8007420:	669a      	str	r2, [r3, #104]	@ 0x68
 8007422:	e002      	b.n	800742a <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	4a21      	ldr	r2, [pc, #132]	@ (80074ac <UART_Start_Receive_IT+0x190>)
 8007428:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	691b      	ldr	r3, [r3, #16]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d019      	beq.n	8007466 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007432:	f3ef 8310 	mrs	r3, PRIMASK
 8007436:	61fb      	str	r3, [r7, #28]
  return(result);
 8007438:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800743a:	637b      	str	r3, [r7, #52]	@ 0x34
 800743c:	2301      	movs	r3, #1
 800743e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007440:	6a3b      	ldr	r3, [r7, #32]
 8007442:	f383 8810 	msr	PRIMASK, r3
}
 8007446:	46c0      	nop			@ (mov r8, r8)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	2190      	movs	r1, #144	@ 0x90
 8007454:	0049      	lsls	r1, r1, #1
 8007456:	430a      	orrs	r2, r1
 8007458:	601a      	str	r2, [r3, #0]
 800745a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800745c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800745e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007460:	f383 8810 	msr	PRIMASK, r3
}
 8007464:	e018      	b.n	8007498 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007466:	f3ef 8310 	mrs	r3, PRIMASK
 800746a:	613b      	str	r3, [r7, #16]
  return(result);
 800746c:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800746e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007470:	2301      	movs	r3, #1
 8007472:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f383 8810 	msr	PRIMASK, r3
}
 800747a:	46c0      	nop			@ (mov r8, r8)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	2120      	movs	r1, #32
 8007488:	430a      	orrs	r2, r1
 800748a:	601a      	str	r2, [r3, #0]
 800748c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800748e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	f383 8810 	msr	PRIMASK, r3
}
 8007496:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8007498:	2300      	movs	r3, #0
}
 800749a:	0018      	movs	r0, r3
 800749c:	46bd      	mov	sp, r7
 800749e:	b010      	add	sp, #64	@ 0x40
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	46c0      	nop			@ (mov r8, r8)
 80074a4:	000001ff 	.word	0x000001ff
 80074a8:	080077b9 	.word	0x080077b9
 80074ac:	080075f5 	.word	0x080075f5

080074b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b08e      	sub	sp, #56	@ 0x38
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074b8:	f3ef 8310 	mrs	r3, PRIMASK
 80074bc:	617b      	str	r3, [r7, #20]
  return(result);
 80074be:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074c2:	2301      	movs	r3, #1
 80074c4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	f383 8810 	msr	PRIMASK, r3
}
 80074cc:	46c0      	nop			@ (mov r8, r8)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4926      	ldr	r1, [pc, #152]	@ (8007574 <UART_EndRxTransfer+0xc4>)
 80074da:	400a      	ands	r2, r1
 80074dc:	601a      	str	r2, [r3, #0]
 80074de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074e2:	69fb      	ldr	r3, [r7, #28]
 80074e4:	f383 8810 	msr	PRIMASK, r3
}
 80074e8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074ea:	f3ef 8310 	mrs	r3, PRIMASK
 80074ee:	623b      	str	r3, [r7, #32]
  return(result);
 80074f0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80074f4:	2301      	movs	r3, #1
 80074f6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074fa:	f383 8810 	msr	PRIMASK, r3
}
 80074fe:	46c0      	nop			@ (mov r8, r8)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	689a      	ldr	r2, [r3, #8]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2101      	movs	r1, #1
 800750c:	438a      	bics	r2, r1
 800750e:	609a      	str	r2, [r3, #8]
 8007510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007512:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007516:	f383 8810 	msr	PRIMASK, r3
}
 800751a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007520:	2b01      	cmp	r3, #1
 8007522:	d118      	bne.n	8007556 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007524:	f3ef 8310 	mrs	r3, PRIMASK
 8007528:	60bb      	str	r3, [r7, #8]
  return(result);
 800752a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800752c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800752e:	2301      	movs	r3, #1
 8007530:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f383 8810 	msr	PRIMASK, r3
}
 8007538:	46c0      	nop			@ (mov r8, r8)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2110      	movs	r1, #16
 8007546:	438a      	bics	r2, r1
 8007548:	601a      	str	r2, [r3, #0]
 800754a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800754c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	f383 8810 	msr	PRIMASK, r3
}
 8007554:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2280      	movs	r2, #128	@ 0x80
 800755a:	2120      	movs	r1, #32
 800755c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800756a:	46c0      	nop			@ (mov r8, r8)
 800756c:	46bd      	mov	sp, r7
 800756e:	b00e      	add	sp, #56	@ 0x38
 8007570:	bd80      	pop	{r7, pc}
 8007572:	46c0      	nop			@ (mov r8, r8)
 8007574:	fffffedf 	.word	0xfffffedf

08007578 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007584:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	225a      	movs	r2, #90	@ 0x5a
 800758a:	2100      	movs	r1, #0
 800758c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	0018      	movs	r0, r3
 8007592:	f7ff fa51 	bl	8006a38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007596:	46c0      	nop			@ (mov r8, r8)
 8007598:	46bd      	mov	sp, r7
 800759a:	b004      	add	sp, #16
 800759c:	bd80      	pop	{r7, pc}

0800759e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800759e:	b580      	push	{r7, lr}
 80075a0:	b086      	sub	sp, #24
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075a6:	f3ef 8310 	mrs	r3, PRIMASK
 80075aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80075ac:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075ae:	617b      	str	r3, [r7, #20]
 80075b0:	2301      	movs	r3, #1
 80075b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f383 8810 	msr	PRIMASK, r3
}
 80075ba:	46c0      	nop			@ (mov r8, r8)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2140      	movs	r1, #64	@ 0x40
 80075c8:	438a      	bics	r2, r1
 80075ca:	601a      	str	r2, [r3, #0]
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	f383 8810 	msr	PRIMASK, r3
}
 80075d6:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2220      	movs	r2, #32
 80075dc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	0018      	movs	r0, r3
 80075e8:	f7ff fa16 	bl	8006a18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075ec:	46c0      	nop			@ (mov r8, r8)
 80075ee:	46bd      	mov	sp, r7
 80075f0:	b006      	add	sp, #24
 80075f2:	bd80      	pop	{r7, pc}

080075f4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b094      	sub	sp, #80	@ 0x50
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80075fc:	204e      	movs	r0, #78	@ 0x4e
 80075fe:	183b      	adds	r3, r7, r0
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	215c      	movs	r1, #92	@ 0x5c
 8007604:	5a52      	ldrh	r2, [r2, r1]
 8007606:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2280      	movs	r2, #128	@ 0x80
 800760c:	589b      	ldr	r3, [r3, r2]
 800760e:	2b22      	cmp	r3, #34	@ 0x22
 8007610:	d000      	beq.n	8007614 <UART_RxISR_8BIT+0x20>
 8007612:	e0bf      	b.n	8007794 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800761a:	214c      	movs	r1, #76	@ 0x4c
 800761c:	187b      	adds	r3, r7, r1
 800761e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007620:	187b      	adds	r3, r7, r1
 8007622:	881b      	ldrh	r3, [r3, #0]
 8007624:	b2da      	uxtb	r2, r3
 8007626:	183b      	adds	r3, r7, r0
 8007628:	881b      	ldrh	r3, [r3, #0]
 800762a:	b2d9      	uxtb	r1, r3
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007630:	400a      	ands	r2, r1
 8007632:	b2d2      	uxtb	r2, r2
 8007634:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800763a:	1c5a      	adds	r2, r3, #1
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	225a      	movs	r2, #90	@ 0x5a
 8007644:	5a9b      	ldrh	r3, [r3, r2]
 8007646:	b29b      	uxth	r3, r3
 8007648:	3b01      	subs	r3, #1
 800764a:	b299      	uxth	r1, r3
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	225a      	movs	r2, #90	@ 0x5a
 8007650:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	225a      	movs	r2, #90	@ 0x5a
 8007656:	5a9b      	ldrh	r3, [r3, r2]
 8007658:	b29b      	uxth	r3, r3
 800765a:	2b00      	cmp	r3, #0
 800765c:	d000      	beq.n	8007660 <UART_RxISR_8BIT+0x6c>
 800765e:	e0a1      	b.n	80077a4 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007660:	f3ef 8310 	mrs	r3, PRIMASK
 8007664:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007668:	64bb      	str	r3, [r7, #72]	@ 0x48
 800766a:	2301      	movs	r3, #1
 800766c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800766e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007670:	f383 8810 	msr	PRIMASK, r3
}
 8007674:	46c0      	nop			@ (mov r8, r8)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	494a      	ldr	r1, [pc, #296]	@ (80077ac <UART_RxISR_8BIT+0x1b8>)
 8007682:	400a      	ands	r2, r1
 8007684:	601a      	str	r2, [r3, #0]
 8007686:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007688:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800768a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800768c:	f383 8810 	msr	PRIMASK, r3
}
 8007690:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007692:	f3ef 8310 	mrs	r3, PRIMASK
 8007696:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8007698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800769a:	647b      	str	r3, [r7, #68]	@ 0x44
 800769c:	2301      	movs	r3, #1
 800769e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076a2:	f383 8810 	msr	PRIMASK, r3
}
 80076a6:	46c0      	nop			@ (mov r8, r8)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	689a      	ldr	r2, [r3, #8]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	2101      	movs	r1, #1
 80076b4:	438a      	bics	r2, r1
 80076b6:	609a      	str	r2, [r3, #8]
 80076b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076be:	f383 8810 	msr	PRIMASK, r3
}
 80076c2:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2280      	movs	r2, #128	@ 0x80
 80076c8:	2120      	movs	r1, #32
 80076ca:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a34      	ldr	r2, [pc, #208]	@ (80077b0 <UART_RxISR_8BIT+0x1bc>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d01f      	beq.n	8007722 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	685a      	ldr	r2, [r3, #4]
 80076e8:	2380      	movs	r3, #128	@ 0x80
 80076ea:	041b      	lsls	r3, r3, #16
 80076ec:	4013      	ands	r3, r2
 80076ee:	d018      	beq.n	8007722 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076f0:	f3ef 8310 	mrs	r3, PRIMASK
 80076f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80076f6:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80076f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80076fa:	2301      	movs	r3, #1
 80076fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	f383 8810 	msr	PRIMASK, r3
}
 8007704:	46c0      	nop			@ (mov r8, r8)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4928      	ldr	r1, [pc, #160]	@ (80077b4 <UART_RxISR_8BIT+0x1c0>)
 8007712:	400a      	ands	r2, r1
 8007714:	601a      	str	r2, [r3, #0]
 8007716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007718:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800771a:	6a3b      	ldr	r3, [r7, #32]
 800771c:	f383 8810 	msr	PRIMASK, r3
}
 8007720:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007726:	2b01      	cmp	r3, #1
 8007728:	d12f      	bne.n	800778a <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2200      	movs	r2, #0
 800772e:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007730:	f3ef 8310 	mrs	r3, PRIMASK
 8007734:	60fb      	str	r3, [r7, #12]
  return(result);
 8007736:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007738:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800773a:	2301      	movs	r3, #1
 800773c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	f383 8810 	msr	PRIMASK, r3
}
 8007744:	46c0      	nop			@ (mov r8, r8)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2110      	movs	r1, #16
 8007752:	438a      	bics	r2, r1
 8007754:	601a      	str	r2, [r3, #0]
 8007756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007758:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	f383 8810 	msr	PRIMASK, r3
}
 8007760:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	69db      	ldr	r3, [r3, #28]
 8007768:	2210      	movs	r2, #16
 800776a:	4013      	ands	r3, r2
 800776c:	2b10      	cmp	r3, #16
 800776e:	d103      	bne.n	8007778 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2210      	movs	r2, #16
 8007776:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2258      	movs	r2, #88	@ 0x58
 800777c:	5a9a      	ldrh	r2, [r3, r2]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	0011      	movs	r1, r2
 8007782:	0018      	movs	r0, r3
 8007784:	f7fa f996 	bl	8001ab4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007788:	e00c      	b.n	80077a4 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	0018      	movs	r0, r3
 800778e:	f7ff f94b 	bl	8006a28 <HAL_UART_RxCpltCallback>
}
 8007792:	e007      	b.n	80077a4 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	699a      	ldr	r2, [r3, #24]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	2108      	movs	r1, #8
 80077a0:	430a      	orrs	r2, r1
 80077a2:	619a      	str	r2, [r3, #24]
}
 80077a4:	46c0      	nop			@ (mov r8, r8)
 80077a6:	46bd      	mov	sp, r7
 80077a8:	b014      	add	sp, #80	@ 0x50
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	fffffedf 	.word	0xfffffedf
 80077b0:	40004800 	.word	0x40004800
 80077b4:	fbffffff 	.word	0xfbffffff

080077b8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b094      	sub	sp, #80	@ 0x50
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80077c0:	204e      	movs	r0, #78	@ 0x4e
 80077c2:	183b      	adds	r3, r7, r0
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	215c      	movs	r1, #92	@ 0x5c
 80077c8:	5a52      	ldrh	r2, [r2, r1]
 80077ca:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2280      	movs	r2, #128	@ 0x80
 80077d0:	589b      	ldr	r3, [r3, r2]
 80077d2:	2b22      	cmp	r3, #34	@ 0x22
 80077d4:	d000      	beq.n	80077d8 <UART_RxISR_16BIT+0x20>
 80077d6:	e0bf      	b.n	8007958 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077de:	214c      	movs	r1, #76	@ 0x4c
 80077e0:	187b      	adds	r3, r7, r1
 80077e2:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077e8:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80077ea:	187b      	adds	r3, r7, r1
 80077ec:	183a      	adds	r2, r7, r0
 80077ee:	881b      	ldrh	r3, [r3, #0]
 80077f0:	8812      	ldrh	r2, [r2, #0]
 80077f2:	4013      	ands	r3, r2
 80077f4:	b29a      	uxth	r2, r3
 80077f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077f8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077fe:	1c9a      	adds	r2, r3, #2
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	225a      	movs	r2, #90	@ 0x5a
 8007808:	5a9b      	ldrh	r3, [r3, r2]
 800780a:	b29b      	uxth	r3, r3
 800780c:	3b01      	subs	r3, #1
 800780e:	b299      	uxth	r1, r3
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	225a      	movs	r2, #90	@ 0x5a
 8007814:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	225a      	movs	r2, #90	@ 0x5a
 800781a:	5a9b      	ldrh	r3, [r3, r2]
 800781c:	b29b      	uxth	r3, r3
 800781e:	2b00      	cmp	r3, #0
 8007820:	d000      	beq.n	8007824 <UART_RxISR_16BIT+0x6c>
 8007822:	e0a1      	b.n	8007968 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007824:	f3ef 8310 	mrs	r3, PRIMASK
 8007828:	623b      	str	r3, [r7, #32]
  return(result);
 800782a:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800782c:	647b      	str	r3, [r7, #68]	@ 0x44
 800782e:	2301      	movs	r3, #1
 8007830:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007834:	f383 8810 	msr	PRIMASK, r3
}
 8007838:	46c0      	nop			@ (mov r8, r8)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	494a      	ldr	r1, [pc, #296]	@ (8007970 <UART_RxISR_16BIT+0x1b8>)
 8007846:	400a      	ands	r2, r1
 8007848:	601a      	str	r2, [r3, #0]
 800784a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800784c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800784e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007850:	f383 8810 	msr	PRIMASK, r3
}
 8007854:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007856:	f3ef 8310 	mrs	r3, PRIMASK
 800785a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800785c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007860:	2301      	movs	r3, #1
 8007862:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007866:	f383 8810 	msr	PRIMASK, r3
}
 800786a:	46c0      	nop			@ (mov r8, r8)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	689a      	ldr	r2, [r3, #8]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	2101      	movs	r1, #1
 8007878:	438a      	bics	r2, r1
 800787a:	609a      	str	r2, [r3, #8]
 800787c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800787e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007882:	f383 8810 	msr	PRIMASK, r3
}
 8007886:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2280      	movs	r2, #128	@ 0x80
 800788c:	2120      	movs	r1, #32
 800788e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a34      	ldr	r2, [pc, #208]	@ (8007974 <UART_RxISR_16BIT+0x1bc>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d01f      	beq.n	80078e6 <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	685a      	ldr	r2, [r3, #4]
 80078ac:	2380      	movs	r3, #128	@ 0x80
 80078ae:	041b      	lsls	r3, r3, #16
 80078b0:	4013      	ands	r3, r2
 80078b2:	d018      	beq.n	80078e6 <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078b4:	f3ef 8310 	mrs	r3, PRIMASK
 80078b8:	617b      	str	r3, [r7, #20]
  return(result);
 80078ba:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80078bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078be:	2301      	movs	r3, #1
 80078c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	f383 8810 	msr	PRIMASK, r3
}
 80078c8:	46c0      	nop			@ (mov r8, r8)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4928      	ldr	r1, [pc, #160]	@ (8007978 <UART_RxISR_16BIT+0x1c0>)
 80078d6:	400a      	ands	r2, r1
 80078d8:	601a      	str	r2, [r3, #0]
 80078da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078de:	69fb      	ldr	r3, [r7, #28]
 80078e0:	f383 8810 	msr	PRIMASK, r3
}
 80078e4:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078ea:	2b01      	cmp	r3, #1
 80078ec:	d12f      	bne.n	800794e <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078f4:	f3ef 8310 	mrs	r3, PRIMASK
 80078f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80078fa:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80078fe:	2301      	movs	r3, #1
 8007900:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f383 8810 	msr	PRIMASK, r3
}
 8007908:	46c0      	nop			@ (mov r8, r8)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2110      	movs	r1, #16
 8007916:	438a      	bics	r2, r1
 8007918:	601a      	str	r2, [r3, #0]
 800791a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800791c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	f383 8810 	msr	PRIMASK, r3
}
 8007924:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	69db      	ldr	r3, [r3, #28]
 800792c:	2210      	movs	r2, #16
 800792e:	4013      	ands	r3, r2
 8007930:	2b10      	cmp	r3, #16
 8007932:	d103      	bne.n	800793c <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	2210      	movs	r2, #16
 800793a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2258      	movs	r2, #88	@ 0x58
 8007940:	5a9a      	ldrh	r2, [r3, r2]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	0011      	movs	r1, r2
 8007946:	0018      	movs	r0, r3
 8007948:	f7fa f8b4 	bl	8001ab4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800794c:	e00c      	b.n	8007968 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	0018      	movs	r0, r3
 8007952:	f7ff f869 	bl	8006a28 <HAL_UART_RxCpltCallback>
}
 8007956:	e007      	b.n	8007968 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	699a      	ldr	r2, [r3, #24]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2108      	movs	r1, #8
 8007964:	430a      	orrs	r2, r1
 8007966:	619a      	str	r2, [r3, #24]
}
 8007968:	46c0      	nop			@ (mov r8, r8)
 800796a:	46bd      	mov	sp, r7
 800796c:	b014      	add	sp, #80	@ 0x50
 800796e:	bd80      	pop	{r7, pc}
 8007970:	fffffedf 	.word	0xfffffedf
 8007974:	40004800 	.word	0x40004800
 8007978:	fbffffff 	.word	0xfbffffff

0800797c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007984:	46c0      	nop			@ (mov r8, r8)
 8007986:	46bd      	mov	sp, r7
 8007988:	b002      	add	sp, #8
 800798a:	bd80      	pop	{r7, pc}

0800798c <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b08a      	sub	sp, #40	@ 0x28
 8007990:	af00      	add	r7, sp, #0
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	60b9      	str	r1, [r7, #8]
 8007996:	1dbb      	adds	r3, r7, #6
 8007998:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800799a:	2327      	movs	r3, #39	@ 0x27
 800799c:	18fb      	adds	r3, r7, r3
 800799e:	2200      	movs	r2, #0
 80079a0:	701a      	strb	r2, [r3, #0]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2280      	movs	r2, #128	@ 0x80
 80079a6:	589b      	ldr	r3, [r3, r2]
 80079a8:	2b20      	cmp	r3, #32
 80079aa:	d14e      	bne.n	8007a4a <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
  {
    if ((pData == NULL) || (Size == 0U))
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d003      	beq.n	80079ba <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
 80079b2:	1dbb      	adds	r3, r7, #6
 80079b4:	881b      	ldrh	r3, [r3, #0]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d101      	bne.n	80079be <HAL_UARTEx_ReceiveToIdle_IT+0x32>
    {
      return HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	e046      	b.n	8007a4c <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	689a      	ldr	r2, [r3, #8]
 80079c2:	2380      	movs	r3, #128	@ 0x80
 80079c4:	015b      	lsls	r3, r3, #5
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d109      	bne.n	80079de <HAL_UARTEx_ReceiveToIdle_IT+0x52>
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	691b      	ldr	r3, [r3, #16]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d105      	bne.n	80079de <HAL_UARTEx_ReceiveToIdle_IT+0x52>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	2201      	movs	r2, #1
 80079d6:	4013      	ands	r3, r2
 80079d8:	d001      	beq.n	80079de <HAL_UARTEx_ReceiveToIdle_IT+0x52>
      {
        return  HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e036      	b.n	8007a4c <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2201      	movs	r2, #1
 80079e2:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	665a      	str	r2, [r3, #100]	@ 0x64

    (void)UART_Start_Receive_IT(huart, pData, Size);
 80079ea:	1dbb      	adds	r3, r7, #6
 80079ec:	881a      	ldrh	r2, [r3, #0]
 80079ee:	68b9      	ldr	r1, [r7, #8]
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	0018      	movs	r0, r3
 80079f4:	f7ff fc92 	bl	800731c <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d11c      	bne.n	8007a3a <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	2210      	movs	r2, #16
 8007a06:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a08:	f3ef 8310 	mrs	r3, PRIMASK
 8007a0c:	617b      	str	r3, [r7, #20]
  return(result);
 8007a0e:	697b      	ldr	r3, [r7, #20]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a10:	623b      	str	r3, [r7, #32]
 8007a12:	2301      	movs	r3, #1
 8007a14:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a16:	69bb      	ldr	r3, [r7, #24]
 8007a18:	f383 8810 	msr	PRIMASK, r3
}
 8007a1c:	46c0      	nop			@ (mov r8, r8)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2110      	movs	r1, #16
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	6a3b      	ldr	r3, [r7, #32]
 8007a30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	f383 8810 	msr	PRIMASK, r3
}
 8007a38:	e003      	b.n	8007a42 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8007a3a:	2327      	movs	r3, #39	@ 0x27
 8007a3c:	18fb      	adds	r3, r7, r3
 8007a3e:	2201      	movs	r2, #1
 8007a40:	701a      	strb	r2, [r3, #0]
    }

    return status;
 8007a42:	2327      	movs	r3, #39	@ 0x27
 8007a44:	18fb      	adds	r3, r7, r3
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	e000      	b.n	8007a4c <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  }
  else
  {
    return HAL_BUSY;
 8007a4a:	2302      	movs	r3, #2
  }
}
 8007a4c:	0018      	movs	r0, r3
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	b00a      	add	sp, #40	@ 0x28
 8007a52:	bd80      	pop	{r7, pc}

08007a54 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b084      	sub	sp, #16
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	0002      	movs	r2, r0
 8007a5c:	1dbb      	adds	r3, r7, #6
 8007a5e:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007a60:	2300      	movs	r3, #0
 8007a62:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007a64:	1dbb      	adds	r3, r7, #6
 8007a66:	2200      	movs	r2, #0
 8007a68:	5e9b      	ldrsh	r3, [r3, r2]
 8007a6a:	2b84      	cmp	r3, #132	@ 0x84
 8007a6c:	d006      	beq.n	8007a7c <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8007a6e:	1dbb      	adds	r3, r7, #6
 8007a70:	2200      	movs	r2, #0
 8007a72:	5e9a      	ldrsh	r2, [r3, r2]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	18d3      	adds	r3, r2, r3
 8007a78:	3303      	adds	r3, #3
 8007a7a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
}
 8007a7e:	0018      	movs	r0, r3
 8007a80:	46bd      	mov	sp, r7
 8007a82:	b004      	add	sp, #16
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007a8a:	f000 faad 	bl	8007fe8 <vTaskStartScheduler>
  
  return osOK;
 8007a8e:	2300      	movs	r3, #0
}
 8007a90:	0018      	movs	r0, r3
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007a96:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a98:	b089      	sub	sp, #36	@ 0x24
 8007a9a:	af04      	add	r7, sp, #16
 8007a9c:	6078      	str	r0, [r7, #4]
 8007a9e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	695b      	ldr	r3, [r3, #20]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d020      	beq.n	8007aea <osThreadCreate+0x54>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	699b      	ldr	r3, [r3, #24]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d01c      	beq.n	8007aea <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	685c      	ldr	r4, [r3, #4]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	691e      	ldr	r6, [r3, #16]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2208      	movs	r2, #8
 8007ac0:	5e9b      	ldrsh	r3, [r3, r2]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007ac2:	0018      	movs	r0, r3
 8007ac4:	f7ff ffc6 	bl	8007a54 <makeFreeRtosPriority>
              thread_def->buffer, thread_def->controlblock);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	695a      	ldr	r2, [r3, #20]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007ad0:	6839      	ldr	r1, [r7, #0]
 8007ad2:	9302      	str	r3, [sp, #8]
 8007ad4:	9201      	str	r2, [sp, #4]
 8007ad6:	9000      	str	r0, [sp, #0]
 8007ad8:	000b      	movs	r3, r1
 8007ada:	0032      	movs	r2, r6
 8007adc:	0029      	movs	r1, r5
 8007ade:	0020      	movs	r0, r4
 8007ae0:	f000 f8e3 	bl	8007caa <xTaskCreateStatic>
 8007ae4:	0003      	movs	r3, r0
 8007ae6:	60fb      	str	r3, [r7, #12]
 8007ae8:	e01d      	b.n	8007b26 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	685c      	ldr	r4, [r3, #4]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007af6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2208      	movs	r2, #8
 8007afc:	5e9b      	ldrsh	r3, [r3, r2]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007afe:	0018      	movs	r0, r3
 8007b00:	f7ff ffa8 	bl	8007a54 <makeFreeRtosPriority>
 8007b04:	0001      	movs	r1, r0
 8007b06:	683a      	ldr	r2, [r7, #0]
 8007b08:	230c      	movs	r3, #12
 8007b0a:	18fb      	adds	r3, r7, r3
 8007b0c:	9301      	str	r3, [sp, #4]
 8007b0e:	9100      	str	r1, [sp, #0]
 8007b10:	0013      	movs	r3, r2
 8007b12:	0032      	movs	r2, r6
 8007b14:	0029      	movs	r1, r5
 8007b16:	0020      	movs	r0, r4
 8007b18:	f000 f90e 	bl	8007d38 <xTaskCreate>
 8007b1c:	0003      	movs	r3, r0
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d001      	beq.n	8007b26 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 8007b22:	2300      	movs	r3, #0
 8007b24:	e000      	b.n	8007b28 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007b26:	68fb      	ldr	r3, [r7, #12]
}
 8007b28:	0018      	movs	r0, r3
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	b005      	add	sp, #20
 8007b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007b30 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b084      	sub	sp, #16
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d001      	beq.n	8007b46 <osDelay+0x16>
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	e000      	b.n	8007b48 <osDelay+0x18>
 8007b46:	2301      	movs	r3, #1
 8007b48:	0018      	movs	r0, r3
 8007b4a:	f000 fa27 	bl	8007f9c <vTaskDelay>
  
  return osOK;
 8007b4e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007b50:	0018      	movs	r0, r3
 8007b52:	46bd      	mov	sp, r7
 8007b54:	b004      	add	sp, #16
 8007b56:	bd80      	pop	{r7, pc}

08007b58 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b082      	sub	sp, #8
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	3308      	adds	r3, #8
 8007b64:	001a      	movs	r2, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	4252      	negs	r2, r2
 8007b70:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	3308      	adds	r3, #8
 8007b76:	001a      	movs	r2, r3
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	3308      	adds	r3, #8
 8007b80:	001a      	movs	r2, r3
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007b8c:	46c0      	nop			@ (mov r8, r8)
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	b002      	add	sp, #8
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b082      	sub	sp, #8
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007ba2:	46c0      	nop			@ (mov r8, r8)
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	b002      	add	sp, #8
 8007ba8:	bd80      	pop	{r7, pc}

08007baa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007baa:	b580      	push	{r7, lr}
 8007bac:	b084      	sub	sp, #16
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	6078      	str	r0, [r7, #4]
 8007bb2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	68fa      	ldr	r2, [r7, #12]
 8007bbe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	689a      	ldr	r2, [r3, #8]
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	683a      	ldr	r2, [r7, #0]
 8007bce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	683a      	ldr	r2, [r7, #0]
 8007bd4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	1c5a      	adds	r2, r3, #1
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	601a      	str	r2, [r3, #0]
}
 8007be6:	46c0      	nop			@ (mov r8, r8)
 8007be8:	46bd      	mov	sp, r7
 8007bea:	b004      	add	sp, #16
 8007bec:	bd80      	pop	{r7, pc}

08007bee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b084      	sub	sp, #16
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
 8007bf6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	3301      	adds	r3, #1
 8007c02:	d103      	bne.n	8007c0c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	691b      	ldr	r3, [r3, #16]
 8007c08:	60fb      	str	r3, [r7, #12]
 8007c0a:	e00c      	b.n	8007c26 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	3308      	adds	r3, #8
 8007c10:	60fb      	str	r3, [r7, #12]
 8007c12:	e002      	b.n	8007c1a <vListInsert+0x2c>
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	60fb      	str	r3, [r7, #12]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68ba      	ldr	r2, [r7, #8]
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d2f6      	bcs.n	8007c14 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	685a      	ldr	r2, [r3, #4]
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	683a      	ldr	r2, [r7, #0]
 8007c34:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	683a      	ldr	r2, [r7, #0]
 8007c40:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	1c5a      	adds	r2, r3, #1
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	601a      	str	r2, [r3, #0]
}
 8007c52:	46c0      	nop			@ (mov r8, r8)
 8007c54:	46bd      	mov	sp, r7
 8007c56:	b004      	add	sp, #16
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007c5a:	b580      	push	{r7, lr}
 8007c5c:	b084      	sub	sp, #16
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	685b      	ldr	r3, [r3, #4]
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	6892      	ldr	r2, [r2, #8]
 8007c70:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	687a      	ldr	r2, [r7, #4]
 8007c78:	6852      	ldr	r2, [r2, #4]
 8007c7a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	429a      	cmp	r2, r3
 8007c84:	d103      	bne.n	8007c8e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	689a      	ldr	r2, [r3, #8]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	1e5a      	subs	r2, r3, #1
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
}
 8007ca2:	0018      	movs	r0, r3
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	b004      	add	sp, #16
 8007ca8:	bd80      	pop	{r7, pc}

08007caa <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007caa:	b590      	push	{r4, r7, lr}
 8007cac:	b08d      	sub	sp, #52	@ 0x34
 8007cae:	af04      	add	r7, sp, #16
 8007cb0:	60f8      	str	r0, [r7, #12]
 8007cb2:	60b9      	str	r1, [r7, #8]
 8007cb4:	607a      	str	r2, [r7, #4]
 8007cb6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d102      	bne.n	8007cc4 <xTaskCreateStatic+0x1a>
 8007cbe:	b672      	cpsid	i
 8007cc0:	46c0      	nop			@ (mov r8, r8)
 8007cc2:	e7fd      	b.n	8007cc0 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8007cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d102      	bne.n	8007cd0 <xTaskCreateStatic+0x26>
 8007cca:	b672      	cpsid	i
 8007ccc:	46c0      	nop			@ (mov r8, r8)
 8007cce:	e7fd      	b.n	8007ccc <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007cd0:	2354      	movs	r3, #84	@ 0x54
 8007cd2:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	2b54      	cmp	r3, #84	@ 0x54
 8007cd8:	d002      	beq.n	8007ce0 <xTaskCreateStatic+0x36>
 8007cda:	b672      	cpsid	i
 8007cdc:	46c0      	nop			@ (mov r8, r8)
 8007cde:	e7fd      	b.n	8007cdc <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007ce0:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d020      	beq.n	8007d2a <xTaskCreateStatic+0x80>
 8007ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d01d      	beq.n	8007d2a <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf0:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007cf6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	2251      	movs	r2, #81	@ 0x51
 8007cfc:	2102      	movs	r1, #2
 8007cfe:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007d00:	683c      	ldr	r4, [r7, #0]
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	68b9      	ldr	r1, [r7, #8]
 8007d06:	68f8      	ldr	r0, [r7, #12]
 8007d08:	2300      	movs	r3, #0
 8007d0a:	9303      	str	r3, [sp, #12]
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	9302      	str	r3, [sp, #8]
 8007d10:	2318      	movs	r3, #24
 8007d12:	18fb      	adds	r3, r7, r3
 8007d14:	9301      	str	r3, [sp, #4]
 8007d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d18:	9300      	str	r3, [sp, #0]
 8007d1a:	0023      	movs	r3, r4
 8007d1c:	f000 f858 	bl	8007dd0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	0018      	movs	r0, r3
 8007d24:	f000 f8d6 	bl	8007ed4 <prvAddNewTaskToReadyList>
 8007d28:	e001      	b.n	8007d2e <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007d2e:	69bb      	ldr	r3, [r7, #24]
	}
 8007d30:	0018      	movs	r0, r3
 8007d32:	46bd      	mov	sp, r7
 8007d34:	b009      	add	sp, #36	@ 0x24
 8007d36:	bd90      	pop	{r4, r7, pc}

08007d38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007d38:	b590      	push	{r4, r7, lr}
 8007d3a:	b08d      	sub	sp, #52	@ 0x34
 8007d3c:	af04      	add	r7, sp, #16
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	603b      	str	r3, [r7, #0]
 8007d44:	1dbb      	adds	r3, r7, #6
 8007d46:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007d48:	1dbb      	adds	r3, r7, #6
 8007d4a:	881b      	ldrh	r3, [r3, #0]
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	0018      	movs	r0, r3
 8007d50:	f000 fd9e 	bl	8008890 <pvPortMalloc>
 8007d54:	0003      	movs	r3, r0
 8007d56:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d010      	beq.n	8007d80 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007d5e:	2054      	movs	r0, #84	@ 0x54
 8007d60:	f000 fd96 	bl	8008890 <pvPortMalloc>
 8007d64:	0003      	movs	r3, r0
 8007d66:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8007d68:	69fb      	ldr	r3, [r7, #28]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d003      	beq.n	8007d76 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007d6e:	69fb      	ldr	r3, [r7, #28]
 8007d70:	697a      	ldr	r2, [r7, #20]
 8007d72:	631a      	str	r2, [r3, #48]	@ 0x30
 8007d74:	e006      	b.n	8007d84 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	0018      	movs	r0, r3
 8007d7a:	f000 fe31 	bl	80089e0 <vPortFree>
 8007d7e:	e001      	b.n	8007d84 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007d80:	2300      	movs	r3, #0
 8007d82:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d01a      	beq.n	8007dc0 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007d8a:	69fb      	ldr	r3, [r7, #28]
 8007d8c:	2251      	movs	r2, #81	@ 0x51
 8007d8e:	2100      	movs	r1, #0
 8007d90:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007d92:	1dbb      	adds	r3, r7, #6
 8007d94:	881a      	ldrh	r2, [r3, #0]
 8007d96:	683c      	ldr	r4, [r7, #0]
 8007d98:	68b9      	ldr	r1, [r7, #8]
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	9303      	str	r3, [sp, #12]
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	9302      	str	r3, [sp, #8]
 8007da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007da6:	9301      	str	r3, [sp, #4]
 8007da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	0023      	movs	r3, r4
 8007dae:	f000 f80f 	bl	8007dd0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007db2:	69fb      	ldr	r3, [r7, #28]
 8007db4:	0018      	movs	r0, r3
 8007db6:	f000 f88d 	bl	8007ed4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	61bb      	str	r3, [r7, #24]
 8007dbe:	e002      	b.n	8007dc6 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	425b      	negs	r3, r3
 8007dc4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007dc6:	69bb      	ldr	r3, [r7, #24]
	}
 8007dc8:	0018      	movs	r0, r3
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	b009      	add	sp, #36	@ 0x24
 8007dce:	bd90      	pop	{r4, r7, pc}

08007dd0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b086      	sub	sp, #24
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	607a      	str	r2, [r7, #4]
 8007ddc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	493a      	ldr	r1, [pc, #232]	@ (8007ed0 <prvInitialiseNewTask+0x100>)
 8007de6:	468c      	mov	ip, r1
 8007de8:	4463      	add	r3, ip
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	18d3      	adds	r3, r2, r3
 8007dee:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	2207      	movs	r2, #7
 8007df4:	4393      	bics	r3, r2
 8007df6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	2207      	movs	r2, #7
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	d002      	beq.n	8007e06 <prvInitialiseNewTask+0x36>
 8007e00:	b672      	cpsid	i
 8007e02:	46c0      	nop			@ (mov r8, r8)
 8007e04:	e7fd      	b.n	8007e02 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d020      	beq.n	8007e4e <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	617b      	str	r3, [r7, #20]
 8007e10:	e013      	b.n	8007e3a <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007e12:	68ba      	ldr	r2, [r7, #8]
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	18d3      	adds	r3, r2, r3
 8007e18:	7818      	ldrb	r0, [r3, #0]
 8007e1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e1c:	2134      	movs	r1, #52	@ 0x34
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	18d3      	adds	r3, r2, r3
 8007e22:	185b      	adds	r3, r3, r1
 8007e24:	1c02      	adds	r2, r0, #0
 8007e26:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007e28:	68ba      	ldr	r2, [r7, #8]
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	18d3      	adds	r3, r2, r3
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d006      	beq.n	8007e42 <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	3301      	adds	r3, #1
 8007e38:	617b      	str	r3, [r7, #20]
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	2b0f      	cmp	r3, #15
 8007e3e:	d9e8      	bls.n	8007e12 <prvInitialiseNewTask+0x42>
 8007e40:	e000      	b.n	8007e44 <prvInitialiseNewTask+0x74>
			{
				break;
 8007e42:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e46:	2243      	movs	r2, #67	@ 0x43
 8007e48:	2100      	movs	r1, #0
 8007e4a:	5499      	strb	r1, [r3, r2]
 8007e4c:	e003      	b.n	8007e56 <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e50:	2234      	movs	r2, #52	@ 0x34
 8007e52:	2100      	movs	r1, #0
 8007e54:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007e56:	6a3b      	ldr	r3, [r7, #32]
 8007e58:	2b06      	cmp	r3, #6
 8007e5a:	d901      	bls.n	8007e60 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007e5c:	2306      	movs	r3, #6
 8007e5e:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e62:	6a3a      	ldr	r2, [r7, #32]
 8007e64:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e68:	6a3a      	ldr	r2, [r7, #32]
 8007e6a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e6e:	2200      	movs	r2, #0
 8007e70:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e74:	3304      	adds	r3, #4
 8007e76:	0018      	movs	r0, r3
 8007e78:	f7ff fe8c 	bl	8007b94 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7e:	3318      	adds	r3, #24
 8007e80:	0018      	movs	r0, r3
 8007e82:	f7ff fe87 	bl	8007b94 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e8a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e8c:	6a3b      	ldr	r3, [r7, #32]
 8007e8e:	2207      	movs	r2, #7
 8007e90:	1ad2      	subs	r2, r2, r3
 8007e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e94:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e9a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea4:	2250      	movs	r2, #80	@ 0x50
 8007ea6:	2100      	movs	r1, #0
 8007ea8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007eaa:	683a      	ldr	r2, [r7, #0]
 8007eac:	68f9      	ldr	r1, [r7, #12]
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	0018      	movs	r0, r3
 8007eb2:	f000 fbbb 	bl	800862c <pxPortInitialiseStack>
 8007eb6:	0002      	movs	r2, r0
 8007eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d002      	beq.n	8007ec8 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ec6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ec8:	46c0      	nop			@ (mov r8, r8)
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	b006      	add	sp, #24
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	3fffffff 	.word	0x3fffffff

08007ed4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b082      	sub	sp, #8
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007edc:	f000 fc40 	bl	8008760 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007ee0:	4b28      	ldr	r3, [pc, #160]	@ (8007f84 <prvAddNewTaskToReadyList+0xb0>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	1c5a      	adds	r2, r3, #1
 8007ee6:	4b27      	ldr	r3, [pc, #156]	@ (8007f84 <prvAddNewTaskToReadyList+0xb0>)
 8007ee8:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8007eea:	4b27      	ldr	r3, [pc, #156]	@ (8007f88 <prvAddNewTaskToReadyList+0xb4>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d109      	bne.n	8007f06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007ef2:	4b25      	ldr	r3, [pc, #148]	@ (8007f88 <prvAddNewTaskToReadyList+0xb4>)
 8007ef4:	687a      	ldr	r2, [r7, #4]
 8007ef6:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ef8:	4b22      	ldr	r3, [pc, #136]	@ (8007f84 <prvAddNewTaskToReadyList+0xb0>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d110      	bne.n	8007f22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007f00:	f000 fa6a 	bl	80083d8 <prvInitialiseTaskLists>
 8007f04:	e00d      	b.n	8007f22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007f06:	4b21      	ldr	r3, [pc, #132]	@ (8007f8c <prvAddNewTaskToReadyList+0xb8>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d109      	bne.n	8007f22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8007f88 <prvAddNewTaskToReadyList+0xb4>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d802      	bhi.n	8007f22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8007f88 <prvAddNewTaskToReadyList+0xb4>)
 8007f1e:	687a      	ldr	r2, [r7, #4]
 8007f20:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007f22:	4b1b      	ldr	r3, [pc, #108]	@ (8007f90 <prvAddNewTaskToReadyList+0xbc>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	1c5a      	adds	r2, r3, #1
 8007f28:	4b19      	ldr	r3, [pc, #100]	@ (8007f90 <prvAddNewTaskToReadyList+0xbc>)
 8007f2a:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f30:	4b18      	ldr	r3, [pc, #96]	@ (8007f94 <prvAddNewTaskToReadyList+0xc0>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d903      	bls.n	8007f40 <prvAddNewTaskToReadyList+0x6c>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f3c:	4b15      	ldr	r3, [pc, #84]	@ (8007f94 <prvAddNewTaskToReadyList+0xc0>)
 8007f3e:	601a      	str	r2, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f44:	0013      	movs	r3, r2
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	189b      	adds	r3, r3, r2
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	4a12      	ldr	r2, [pc, #72]	@ (8007f98 <prvAddNewTaskToReadyList+0xc4>)
 8007f4e:	189a      	adds	r2, r3, r2
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	3304      	adds	r3, #4
 8007f54:	0019      	movs	r1, r3
 8007f56:	0010      	movs	r0, r2
 8007f58:	f7ff fe27 	bl	8007baa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007f5c:	f000 fc12 	bl	8008784 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007f60:	4b0a      	ldr	r3, [pc, #40]	@ (8007f8c <prvAddNewTaskToReadyList+0xb8>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d008      	beq.n	8007f7a <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007f68:	4b07      	ldr	r3, [pc, #28]	@ (8007f88 <prvAddNewTaskToReadyList+0xb4>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d201      	bcs.n	8007f7a <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007f76:	f000 fbe3 	bl	8008740 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f7a:	46c0      	nop			@ (mov r8, r8)
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	b002      	add	sp, #8
 8007f80:	bd80      	pop	{r7, pc}
 8007f82:	46c0      	nop			@ (mov r8, r8)
 8007f84:	200006fc 	.word	0x200006fc
 8007f88:	200005fc 	.word	0x200005fc
 8007f8c:	20000708 	.word	0x20000708
 8007f90:	20000718 	.word	0x20000718
 8007f94:	20000704 	.word	0x20000704
 8007f98:	20000600 	.word	0x20000600

08007f9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d011      	beq.n	8007fd2 <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007fae:	4b0d      	ldr	r3, [pc, #52]	@ (8007fe4 <vTaskDelay+0x48>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d002      	beq.n	8007fbc <vTaskDelay+0x20>
 8007fb6:	b672      	cpsid	i
 8007fb8:	46c0      	nop			@ (mov r8, r8)
 8007fba:	e7fd      	b.n	8007fb8 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8007fbc:	f000 f862 	bl	8008084 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2100      	movs	r1, #0
 8007fc4:	0018      	movs	r0, r3
 8007fc6:	f000 fadd 	bl	8008584 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007fca:	f000 f867 	bl	800809c <xTaskResumeAll>
 8007fce:	0003      	movs	r3, r0
 8007fd0:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d101      	bne.n	8007fdc <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8007fd8:	f000 fbb2 	bl	8008740 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007fdc:	46c0      	nop			@ (mov r8, r8)
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	b004      	add	sp, #16
 8007fe2:	bd80      	pop	{r7, pc}
 8007fe4:	20000724 	.word	0x20000724

08007fe8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007fe8:	b590      	push	{r4, r7, lr}
 8007fea:	b089      	sub	sp, #36	@ 0x24
 8007fec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ff6:	003a      	movs	r2, r7
 8007ff8:	1d39      	adds	r1, r7, #4
 8007ffa:	2308      	movs	r3, #8
 8007ffc:	18fb      	adds	r3, r7, r3
 8007ffe:	0018      	movs	r0, r3
 8008000:	f7f8 fb16 	bl	8000630 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008004:	683c      	ldr	r4, [r7, #0]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	68ba      	ldr	r2, [r7, #8]
 800800a:	4918      	ldr	r1, [pc, #96]	@ (800806c <vTaskStartScheduler+0x84>)
 800800c:	4818      	ldr	r0, [pc, #96]	@ (8008070 <vTaskStartScheduler+0x88>)
 800800e:	9202      	str	r2, [sp, #8]
 8008010:	9301      	str	r3, [sp, #4]
 8008012:	2300      	movs	r3, #0
 8008014:	9300      	str	r3, [sp, #0]
 8008016:	2300      	movs	r3, #0
 8008018:	0022      	movs	r2, r4
 800801a:	f7ff fe46 	bl	8007caa <xTaskCreateStatic>
 800801e:	0002      	movs	r2, r0
 8008020:	4b14      	ldr	r3, [pc, #80]	@ (8008074 <vTaskStartScheduler+0x8c>)
 8008022:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008024:	4b13      	ldr	r3, [pc, #76]	@ (8008074 <vTaskStartScheduler+0x8c>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d002      	beq.n	8008032 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800802c:	2301      	movs	r3, #1
 800802e:	60fb      	str	r3, [r7, #12]
 8008030:	e001      	b.n	8008036 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008032:	2300      	movs	r3, #0
 8008034:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2b01      	cmp	r3, #1
 800803a:	d10d      	bne.n	8008058 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800803c:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800803e:	4b0e      	ldr	r3, [pc, #56]	@ (8008078 <vTaskStartScheduler+0x90>)
 8008040:	2201      	movs	r2, #1
 8008042:	4252      	negs	r2, r2
 8008044:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008046:	4b0d      	ldr	r3, [pc, #52]	@ (800807c <vTaskStartScheduler+0x94>)
 8008048:	2201      	movs	r2, #1
 800804a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800804c:	4b0c      	ldr	r3, [pc, #48]	@ (8008080 <vTaskStartScheduler+0x98>)
 800804e:	2200      	movs	r2, #0
 8008050:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008052:	f000 fb51 	bl	80086f8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008056:	e005      	b.n	8008064 <vTaskStartScheduler+0x7c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	3301      	adds	r3, #1
 800805c:	d102      	bne.n	8008064 <vTaskStartScheduler+0x7c>
 800805e:	b672      	cpsid	i
 8008060:	46c0      	nop			@ (mov r8, r8)
 8008062:	e7fd      	b.n	8008060 <vTaskStartScheduler+0x78>
}
 8008064:	46c0      	nop			@ (mov r8, r8)
 8008066:	46bd      	mov	sp, r7
 8008068:	b005      	add	sp, #20
 800806a:	bd90      	pop	{r4, r7, pc}
 800806c:	080091cc 	.word	0x080091cc
 8008070:	080083b9 	.word	0x080083b9
 8008074:	20000720 	.word	0x20000720
 8008078:	2000071c 	.word	0x2000071c
 800807c:	20000708 	.word	0x20000708
 8008080:	20000700 	.word	0x20000700

08008084 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008084:	b580      	push	{r7, lr}
 8008086:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008088:	4b03      	ldr	r3, [pc, #12]	@ (8008098 <vTaskSuspendAll+0x14>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	1c5a      	adds	r2, r3, #1
 800808e:	4b02      	ldr	r3, [pc, #8]	@ (8008098 <vTaskSuspendAll+0x14>)
 8008090:	601a      	str	r2, [r3, #0]
	portMEMORY_BARRIER();
}
 8008092:	46c0      	nop			@ (mov r8, r8)
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}
 8008098:	20000724 	.word	0x20000724

0800809c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80080a2:	2300      	movs	r3, #0
 80080a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80080a6:	2300      	movs	r3, #0
 80080a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80080aa:	4b3a      	ldr	r3, [pc, #232]	@ (8008194 <xTaskResumeAll+0xf8>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d102      	bne.n	80080b8 <xTaskResumeAll+0x1c>
 80080b2:	b672      	cpsid	i
 80080b4:	46c0      	nop			@ (mov r8, r8)
 80080b6:	e7fd      	b.n	80080b4 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80080b8:	f000 fb52 	bl	8008760 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80080bc:	4b35      	ldr	r3, [pc, #212]	@ (8008194 <xTaskResumeAll+0xf8>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	1e5a      	subs	r2, r3, #1
 80080c2:	4b34      	ldr	r3, [pc, #208]	@ (8008194 <xTaskResumeAll+0xf8>)
 80080c4:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080c6:	4b33      	ldr	r3, [pc, #204]	@ (8008194 <xTaskResumeAll+0xf8>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d15b      	bne.n	8008186 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80080ce:	4b32      	ldr	r3, [pc, #200]	@ (8008198 <xTaskResumeAll+0xfc>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d057      	beq.n	8008186 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080d6:	e02f      	b.n	8008138 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080d8:	4b30      	ldr	r3, [pc, #192]	@ (800819c <xTaskResumeAll+0x100>)
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	3318      	adds	r3, #24
 80080e4:	0018      	movs	r0, r3
 80080e6:	f7ff fdb8 	bl	8007c5a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	3304      	adds	r3, #4
 80080ee:	0018      	movs	r0, r3
 80080f0:	f7ff fdb3 	bl	8007c5a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f8:	4b29      	ldr	r3, [pc, #164]	@ (80081a0 <xTaskResumeAll+0x104>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d903      	bls.n	8008108 <xTaskResumeAll+0x6c>
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008104:	4b26      	ldr	r3, [pc, #152]	@ (80081a0 <xTaskResumeAll+0x104>)
 8008106:	601a      	str	r2, [r3, #0]
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800810c:	0013      	movs	r3, r2
 800810e:	009b      	lsls	r3, r3, #2
 8008110:	189b      	adds	r3, r3, r2
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	4a23      	ldr	r2, [pc, #140]	@ (80081a4 <xTaskResumeAll+0x108>)
 8008116:	189a      	adds	r2, r3, r2
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	3304      	adds	r3, #4
 800811c:	0019      	movs	r1, r3
 800811e:	0010      	movs	r0, r2
 8008120:	f7ff fd43 	bl	8007baa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008128:	4b1f      	ldr	r3, [pc, #124]	@ (80081a8 <xTaskResumeAll+0x10c>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812e:	429a      	cmp	r2, r3
 8008130:	d302      	bcc.n	8008138 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8008132:	4b1e      	ldr	r3, [pc, #120]	@ (80081ac <xTaskResumeAll+0x110>)
 8008134:	2201      	movs	r2, #1
 8008136:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008138:	4b18      	ldr	r3, [pc, #96]	@ (800819c <xTaskResumeAll+0x100>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d1cb      	bne.n	80080d8 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d001      	beq.n	800814a <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008146:	f000 f9e3 	bl	8008510 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800814a:	4b19      	ldr	r3, [pc, #100]	@ (80081b0 <xTaskResumeAll+0x114>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00f      	beq.n	8008176 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008156:	f000 f82d 	bl	80081b4 <xTaskIncrementTick>
 800815a:	1e03      	subs	r3, r0, #0
 800815c:	d002      	beq.n	8008164 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 800815e:	4b13      	ldr	r3, [pc, #76]	@ (80081ac <xTaskResumeAll+0x110>)
 8008160:	2201      	movs	r2, #1
 8008162:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	3b01      	subs	r3, #1
 8008168:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1f2      	bne.n	8008156 <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 8008170:	4b0f      	ldr	r3, [pc, #60]	@ (80081b0 <xTaskResumeAll+0x114>)
 8008172:	2200      	movs	r2, #0
 8008174:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008176:	4b0d      	ldr	r3, [pc, #52]	@ (80081ac <xTaskResumeAll+0x110>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d003      	beq.n	8008186 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800817e:	2301      	movs	r3, #1
 8008180:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008182:	f000 fadd 	bl	8008740 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008186:	f000 fafd 	bl	8008784 <vPortExitCritical>

	return xAlreadyYielded;
 800818a:	68bb      	ldr	r3, [r7, #8]
}
 800818c:	0018      	movs	r0, r3
 800818e:	46bd      	mov	sp, r7
 8008190:	b004      	add	sp, #16
 8008192:	bd80      	pop	{r7, pc}
 8008194:	20000724 	.word	0x20000724
 8008198:	200006fc 	.word	0x200006fc
 800819c:	200006bc 	.word	0x200006bc
 80081a0:	20000704 	.word	0x20000704
 80081a4:	20000600 	.word	0x20000600
 80081a8:	200005fc 	.word	0x200005fc
 80081ac:	20000710 	.word	0x20000710
 80081b0:	2000070c 	.word	0x2000070c

080081b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b086      	sub	sp, #24
 80081b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80081ba:	2300      	movs	r3, #0
 80081bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081be:	4b4a      	ldr	r3, [pc, #296]	@ (80082e8 <xTaskIncrementTick+0x134>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d000      	beq.n	80081c8 <xTaskIncrementTick+0x14>
 80081c6:	e07f      	b.n	80082c8 <xTaskIncrementTick+0x114>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80081c8:	4b48      	ldr	r3, [pc, #288]	@ (80082ec <xTaskIncrementTick+0x138>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	3301      	adds	r3, #1
 80081ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80081d0:	4b46      	ldr	r3, [pc, #280]	@ (80082ec <xTaskIncrementTick+0x138>)
 80081d2:	693a      	ldr	r2, [r7, #16]
 80081d4:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d118      	bne.n	800820e <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 80081dc:	4b44      	ldr	r3, [pc, #272]	@ (80082f0 <xTaskIncrementTick+0x13c>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d002      	beq.n	80081ec <xTaskIncrementTick+0x38>
 80081e6:	b672      	cpsid	i
 80081e8:	46c0      	nop			@ (mov r8, r8)
 80081ea:	e7fd      	b.n	80081e8 <xTaskIncrementTick+0x34>
 80081ec:	4b40      	ldr	r3, [pc, #256]	@ (80082f0 <xTaskIncrementTick+0x13c>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	60fb      	str	r3, [r7, #12]
 80081f2:	4b40      	ldr	r3, [pc, #256]	@ (80082f4 <xTaskIncrementTick+0x140>)
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	4b3e      	ldr	r3, [pc, #248]	@ (80082f0 <xTaskIncrementTick+0x13c>)
 80081f8:	601a      	str	r2, [r3, #0]
 80081fa:	4b3e      	ldr	r3, [pc, #248]	@ (80082f4 <xTaskIncrementTick+0x140>)
 80081fc:	68fa      	ldr	r2, [r7, #12]
 80081fe:	601a      	str	r2, [r3, #0]
 8008200:	4b3d      	ldr	r3, [pc, #244]	@ (80082f8 <xTaskIncrementTick+0x144>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	1c5a      	adds	r2, r3, #1
 8008206:	4b3c      	ldr	r3, [pc, #240]	@ (80082f8 <xTaskIncrementTick+0x144>)
 8008208:	601a      	str	r2, [r3, #0]
 800820a:	f000 f981 	bl	8008510 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800820e:	4b3b      	ldr	r3, [pc, #236]	@ (80082fc <xTaskIncrementTick+0x148>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	693a      	ldr	r2, [r7, #16]
 8008214:	429a      	cmp	r2, r3
 8008216:	d349      	bcc.n	80082ac <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008218:	4b35      	ldr	r3, [pc, #212]	@ (80082f0 <xTaskIncrementTick+0x13c>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d104      	bne.n	800822c <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008222:	4b36      	ldr	r3, [pc, #216]	@ (80082fc <xTaskIncrementTick+0x148>)
 8008224:	2201      	movs	r2, #1
 8008226:	4252      	negs	r2, r2
 8008228:	601a      	str	r2, [r3, #0]
					break;
 800822a:	e03f      	b.n	80082ac <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800822c:	4b30      	ldr	r3, [pc, #192]	@ (80082f0 <xTaskIncrementTick+0x13c>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	68db      	ldr	r3, [r3, #12]
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800823c:	693a      	ldr	r2, [r7, #16]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	429a      	cmp	r2, r3
 8008242:	d203      	bcs.n	800824c <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008244:	4b2d      	ldr	r3, [pc, #180]	@ (80082fc <xTaskIncrementTick+0x148>)
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800824a:	e02f      	b.n	80082ac <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	3304      	adds	r3, #4
 8008250:	0018      	movs	r0, r3
 8008252:	f7ff fd02 	bl	8007c5a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800825a:	2b00      	cmp	r3, #0
 800825c:	d004      	beq.n	8008268 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	3318      	adds	r3, #24
 8008262:	0018      	movs	r0, r3
 8008264:	f7ff fcf9 	bl	8007c5a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800826c:	4b24      	ldr	r3, [pc, #144]	@ (8008300 <xTaskIncrementTick+0x14c>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	429a      	cmp	r2, r3
 8008272:	d903      	bls.n	800827c <xTaskIncrementTick+0xc8>
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008278:	4b21      	ldr	r3, [pc, #132]	@ (8008300 <xTaskIncrementTick+0x14c>)
 800827a:	601a      	str	r2, [r3, #0]
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008280:	0013      	movs	r3, r2
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	189b      	adds	r3, r3, r2
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	4a1e      	ldr	r2, [pc, #120]	@ (8008304 <xTaskIncrementTick+0x150>)
 800828a:	189a      	adds	r2, r3, r2
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	3304      	adds	r3, #4
 8008290:	0019      	movs	r1, r3
 8008292:	0010      	movs	r0, r2
 8008294:	f7ff fc89 	bl	8007baa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800829c:	4b1a      	ldr	r3, [pc, #104]	@ (8008308 <xTaskIncrementTick+0x154>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d3b8      	bcc.n	8008218 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 80082a6:	2301      	movs	r3, #1
 80082a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082aa:	e7b5      	b.n	8008218 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80082ac:	4b16      	ldr	r3, [pc, #88]	@ (8008308 <xTaskIncrementTick+0x154>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082b2:	4914      	ldr	r1, [pc, #80]	@ (8008304 <xTaskIncrementTick+0x150>)
 80082b4:	0013      	movs	r3, r2
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	189b      	adds	r3, r3, r2
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	585b      	ldr	r3, [r3, r1]
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d907      	bls.n	80082d2 <xTaskIncrementTick+0x11e>
			{
				xSwitchRequired = pdTRUE;
 80082c2:	2301      	movs	r3, #1
 80082c4:	617b      	str	r3, [r7, #20]
 80082c6:	e004      	b.n	80082d2 <xTaskIncrementTick+0x11e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80082c8:	4b10      	ldr	r3, [pc, #64]	@ (800830c <xTaskIncrementTick+0x158>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	1c5a      	adds	r2, r3, #1
 80082ce:	4b0f      	ldr	r3, [pc, #60]	@ (800830c <xTaskIncrementTick+0x158>)
 80082d0:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80082d2:	4b0f      	ldr	r3, [pc, #60]	@ (8008310 <xTaskIncrementTick+0x15c>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d001      	beq.n	80082de <xTaskIncrementTick+0x12a>
		{
			xSwitchRequired = pdTRUE;
 80082da:	2301      	movs	r3, #1
 80082dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80082de:	697b      	ldr	r3, [r7, #20]
}
 80082e0:	0018      	movs	r0, r3
 80082e2:	46bd      	mov	sp, r7
 80082e4:	b006      	add	sp, #24
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	20000724 	.word	0x20000724
 80082ec:	20000700 	.word	0x20000700
 80082f0:	200006b4 	.word	0x200006b4
 80082f4:	200006b8 	.word	0x200006b8
 80082f8:	20000714 	.word	0x20000714
 80082fc:	2000071c 	.word	0x2000071c
 8008300:	20000704 	.word	0x20000704
 8008304:	20000600 	.word	0x20000600
 8008308:	200005fc 	.word	0x200005fc
 800830c:	2000070c 	.word	0x2000070c
 8008310:	20000710 	.word	0x20000710

08008314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800831a:	4b22      	ldr	r3, [pc, #136]	@ (80083a4 <vTaskSwitchContext+0x90>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d003      	beq.n	800832a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008322:	4b21      	ldr	r3, [pc, #132]	@ (80083a8 <vTaskSwitchContext+0x94>)
 8008324:	2201      	movs	r2, #1
 8008326:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008328:	e038      	b.n	800839c <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 800832a:	4b1f      	ldr	r3, [pc, #124]	@ (80083a8 <vTaskSwitchContext+0x94>)
 800832c:	2200      	movs	r2, #0
 800832e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008330:	4b1e      	ldr	r3, [pc, #120]	@ (80083ac <vTaskSwitchContext+0x98>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	607b      	str	r3, [r7, #4]
 8008336:	e008      	b.n	800834a <vTaskSwitchContext+0x36>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d102      	bne.n	8008344 <vTaskSwitchContext+0x30>
 800833e:	b672      	cpsid	i
 8008340:	46c0      	nop			@ (mov r8, r8)
 8008342:	e7fd      	b.n	8008340 <vTaskSwitchContext+0x2c>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	3b01      	subs	r3, #1
 8008348:	607b      	str	r3, [r7, #4]
 800834a:	4919      	ldr	r1, [pc, #100]	@ (80083b0 <vTaskSwitchContext+0x9c>)
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	0013      	movs	r3, r2
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	189b      	adds	r3, r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	585b      	ldr	r3, [r3, r1]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d0ed      	beq.n	8008338 <vTaskSwitchContext+0x24>
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	0013      	movs	r3, r2
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	189b      	adds	r3, r3, r2
 8008364:	009b      	lsls	r3, r3, #2
 8008366:	4a12      	ldr	r2, [pc, #72]	@ (80083b0 <vTaskSwitchContext+0x9c>)
 8008368:	189b      	adds	r3, r3, r2
 800836a:	603b      	str	r3, [r7, #0]
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	685a      	ldr	r2, [r3, #4]
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	605a      	str	r2, [r3, #4]
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	685a      	ldr	r2, [r3, #4]
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	3308      	adds	r3, #8
 800837e:	429a      	cmp	r2, r3
 8008380:	d104      	bne.n	800838c <vTaskSwitchContext+0x78>
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	685b      	ldr	r3, [r3, #4]
 8008386:	685a      	ldr	r2, [r3, #4]
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	605a      	str	r2, [r3, #4]
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	68da      	ldr	r2, [r3, #12]
 8008392:	4b08      	ldr	r3, [pc, #32]	@ (80083b4 <vTaskSwitchContext+0xa0>)
 8008394:	601a      	str	r2, [r3, #0]
 8008396:	4b05      	ldr	r3, [pc, #20]	@ (80083ac <vTaskSwitchContext+0x98>)
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	601a      	str	r2, [r3, #0]
}
 800839c:	46c0      	nop			@ (mov r8, r8)
 800839e:	46bd      	mov	sp, r7
 80083a0:	b002      	add	sp, #8
 80083a2:	bd80      	pop	{r7, pc}
 80083a4:	20000724 	.word	0x20000724
 80083a8:	20000710 	.word	0x20000710
 80083ac:	20000704 	.word	0x20000704
 80083b0:	20000600 	.word	0x20000600
 80083b4:	200005fc 	.word	0x200005fc

080083b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80083c0:	f000 f84e 	bl	8008460 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80083c4:	4b03      	ldr	r3, [pc, #12]	@ (80083d4 <prvIdleTask+0x1c>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d9f9      	bls.n	80083c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80083cc:	f000 f9b8 	bl	8008740 <vPortYield>
		prvCheckTasksWaitingTermination();
 80083d0:	e7f6      	b.n	80083c0 <prvIdleTask+0x8>
 80083d2:	46c0      	nop			@ (mov r8, r8)
 80083d4:	20000600 	.word	0x20000600

080083d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b082      	sub	sp, #8
 80083dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80083de:	2300      	movs	r3, #0
 80083e0:	607b      	str	r3, [r7, #4]
 80083e2:	e00c      	b.n	80083fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	0013      	movs	r3, r2
 80083e8:	009b      	lsls	r3, r3, #2
 80083ea:	189b      	adds	r3, r3, r2
 80083ec:	009b      	lsls	r3, r3, #2
 80083ee:	4a14      	ldr	r2, [pc, #80]	@ (8008440 <prvInitialiseTaskLists+0x68>)
 80083f0:	189b      	adds	r3, r3, r2
 80083f2:	0018      	movs	r0, r3
 80083f4:	f7ff fbb0 	bl	8007b58 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	3301      	adds	r3, #1
 80083fc:	607b      	str	r3, [r7, #4]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2b06      	cmp	r3, #6
 8008402:	d9ef      	bls.n	80083e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008404:	4b0f      	ldr	r3, [pc, #60]	@ (8008444 <prvInitialiseTaskLists+0x6c>)
 8008406:	0018      	movs	r0, r3
 8008408:	f7ff fba6 	bl	8007b58 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800840c:	4b0e      	ldr	r3, [pc, #56]	@ (8008448 <prvInitialiseTaskLists+0x70>)
 800840e:	0018      	movs	r0, r3
 8008410:	f7ff fba2 	bl	8007b58 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008414:	4b0d      	ldr	r3, [pc, #52]	@ (800844c <prvInitialiseTaskLists+0x74>)
 8008416:	0018      	movs	r0, r3
 8008418:	f7ff fb9e 	bl	8007b58 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800841c:	4b0c      	ldr	r3, [pc, #48]	@ (8008450 <prvInitialiseTaskLists+0x78>)
 800841e:	0018      	movs	r0, r3
 8008420:	f7ff fb9a 	bl	8007b58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008424:	4b0b      	ldr	r3, [pc, #44]	@ (8008454 <prvInitialiseTaskLists+0x7c>)
 8008426:	0018      	movs	r0, r3
 8008428:	f7ff fb96 	bl	8007b58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800842c:	4b0a      	ldr	r3, [pc, #40]	@ (8008458 <prvInitialiseTaskLists+0x80>)
 800842e:	4a05      	ldr	r2, [pc, #20]	@ (8008444 <prvInitialiseTaskLists+0x6c>)
 8008430:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008432:	4b0a      	ldr	r3, [pc, #40]	@ (800845c <prvInitialiseTaskLists+0x84>)
 8008434:	4a04      	ldr	r2, [pc, #16]	@ (8008448 <prvInitialiseTaskLists+0x70>)
 8008436:	601a      	str	r2, [r3, #0]
}
 8008438:	46c0      	nop			@ (mov r8, r8)
 800843a:	46bd      	mov	sp, r7
 800843c:	b002      	add	sp, #8
 800843e:	bd80      	pop	{r7, pc}
 8008440:	20000600 	.word	0x20000600
 8008444:	2000068c 	.word	0x2000068c
 8008448:	200006a0 	.word	0x200006a0
 800844c:	200006bc 	.word	0x200006bc
 8008450:	200006d0 	.word	0x200006d0
 8008454:	200006e8 	.word	0x200006e8
 8008458:	200006b4 	.word	0x200006b4
 800845c:	200006b8 	.word	0x200006b8

08008460 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b082      	sub	sp, #8
 8008464:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008466:	e01a      	b.n	800849e <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8008468:	f000 f97a 	bl	8008760 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800846c:	4b10      	ldr	r3, [pc, #64]	@ (80084b0 <prvCheckTasksWaitingTermination+0x50>)
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	68db      	ldr	r3, [r3, #12]
 8008472:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	3304      	adds	r3, #4
 8008478:	0018      	movs	r0, r3
 800847a:	f7ff fbee 	bl	8007c5a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800847e:	4b0d      	ldr	r3, [pc, #52]	@ (80084b4 <prvCheckTasksWaitingTermination+0x54>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	1e5a      	subs	r2, r3, #1
 8008484:	4b0b      	ldr	r3, [pc, #44]	@ (80084b4 <prvCheckTasksWaitingTermination+0x54>)
 8008486:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008488:	4b0b      	ldr	r3, [pc, #44]	@ (80084b8 <prvCheckTasksWaitingTermination+0x58>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	1e5a      	subs	r2, r3, #1
 800848e:	4b0a      	ldr	r3, [pc, #40]	@ (80084b8 <prvCheckTasksWaitingTermination+0x58>)
 8008490:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8008492:	f000 f977 	bl	8008784 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	0018      	movs	r0, r3
 800849a:	f000 f80f 	bl	80084bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800849e:	4b06      	ldr	r3, [pc, #24]	@ (80084b8 <prvCheckTasksWaitingTermination+0x58>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d1e0      	bne.n	8008468 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80084a6:	46c0      	nop			@ (mov r8, r8)
 80084a8:	46c0      	nop			@ (mov r8, r8)
 80084aa:	46bd      	mov	sp, r7
 80084ac:	b002      	add	sp, #8
 80084ae:	bd80      	pop	{r7, pc}
 80084b0:	200006d0 	.word	0x200006d0
 80084b4:	200006fc 	.word	0x200006fc
 80084b8:	200006e4 	.word	0x200006e4

080084bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b082      	sub	sp, #8
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2251      	movs	r2, #81	@ 0x51
 80084c8:	5c9b      	ldrb	r3, [r3, r2]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d109      	bne.n	80084e2 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084d2:	0018      	movs	r0, r3
 80084d4:	f000 fa84 	bl	80089e0 <vPortFree>
				vPortFree( pxTCB );
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	0018      	movs	r0, r3
 80084dc:	f000 fa80 	bl	80089e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80084e0:	e011      	b.n	8008506 <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2251      	movs	r2, #81	@ 0x51
 80084e6:	5c9b      	ldrb	r3, [r3, r2]
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d104      	bne.n	80084f6 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	0018      	movs	r0, r3
 80084f0:	f000 fa76 	bl	80089e0 <vPortFree>
	}
 80084f4:	e007      	b.n	8008506 <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2251      	movs	r2, #81	@ 0x51
 80084fa:	5c9b      	ldrb	r3, [r3, r2]
 80084fc:	2b02      	cmp	r3, #2
 80084fe:	d002      	beq.n	8008506 <prvDeleteTCB+0x4a>
 8008500:	b672      	cpsid	i
 8008502:	46c0      	nop			@ (mov r8, r8)
 8008504:	e7fd      	b.n	8008502 <prvDeleteTCB+0x46>
	}
 8008506:	46c0      	nop			@ (mov r8, r8)
 8008508:	46bd      	mov	sp, r7
 800850a:	b002      	add	sp, #8
 800850c:	bd80      	pop	{r7, pc}
	...

08008510 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b082      	sub	sp, #8
 8008514:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008516:	4b0b      	ldr	r3, [pc, #44]	@ (8008544 <prvResetNextTaskUnblockTime+0x34>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d104      	bne.n	800852a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008520:	4b09      	ldr	r3, [pc, #36]	@ (8008548 <prvResetNextTaskUnblockTime+0x38>)
 8008522:	2201      	movs	r2, #1
 8008524:	4252      	negs	r2, r2
 8008526:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008528:	e008      	b.n	800853c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800852a:	4b06      	ldr	r3, [pc, #24]	@ (8008544 <prvResetNextTaskUnblockTime+0x34>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	68db      	ldr	r3, [r3, #12]
 8008532:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	685a      	ldr	r2, [r3, #4]
 8008538:	4b03      	ldr	r3, [pc, #12]	@ (8008548 <prvResetNextTaskUnblockTime+0x38>)
 800853a:	601a      	str	r2, [r3, #0]
}
 800853c:	46c0      	nop			@ (mov r8, r8)
 800853e:	46bd      	mov	sp, r7
 8008540:	b002      	add	sp, #8
 8008542:	bd80      	pop	{r7, pc}
 8008544:	200006b4 	.word	0x200006b4
 8008548:	2000071c 	.word	0x2000071c

0800854c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008552:	4b0a      	ldr	r3, [pc, #40]	@ (800857c <xTaskGetSchedulerState+0x30>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d102      	bne.n	8008560 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800855a:	2301      	movs	r3, #1
 800855c:	607b      	str	r3, [r7, #4]
 800855e:	e008      	b.n	8008572 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008560:	4b07      	ldr	r3, [pc, #28]	@ (8008580 <xTaskGetSchedulerState+0x34>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d102      	bne.n	800856e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008568:	2302      	movs	r3, #2
 800856a:	607b      	str	r3, [r7, #4]
 800856c:	e001      	b.n	8008572 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800856e:	2300      	movs	r3, #0
 8008570:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008572:	687b      	ldr	r3, [r7, #4]
	}
 8008574:	0018      	movs	r0, r3
 8008576:	46bd      	mov	sp, r7
 8008578:	b002      	add	sp, #8
 800857a:	bd80      	pop	{r7, pc}
 800857c:	20000708 	.word	0x20000708
 8008580:	20000724 	.word	0x20000724

08008584 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
 800858c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800858e:	4b21      	ldr	r3, [pc, #132]	@ (8008614 <prvAddCurrentTaskToDelayedList+0x90>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008594:	4b20      	ldr	r3, [pc, #128]	@ (8008618 <prvAddCurrentTaskToDelayedList+0x94>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	3304      	adds	r3, #4
 800859a:	0018      	movs	r0, r3
 800859c:	f7ff fb5d 	bl	8007c5a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	3301      	adds	r3, #1
 80085a4:	d10b      	bne.n	80085be <prvAddCurrentTaskToDelayedList+0x3a>
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d008      	beq.n	80085be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008618 <prvAddCurrentTaskToDelayedList+0x94>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	1d1a      	adds	r2, r3, #4
 80085b2:	4b1a      	ldr	r3, [pc, #104]	@ (800861c <prvAddCurrentTaskToDelayedList+0x98>)
 80085b4:	0011      	movs	r1, r2
 80085b6:	0018      	movs	r0, r3
 80085b8:	f7ff faf7 	bl	8007baa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80085bc:	e026      	b.n	800860c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80085be:	68fa      	ldr	r2, [r7, #12]
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	18d3      	adds	r3, r2, r3
 80085c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80085c6:	4b14      	ldr	r3, [pc, #80]	@ (8008618 <prvAddCurrentTaskToDelayedList+0x94>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	68ba      	ldr	r2, [r7, #8]
 80085cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80085ce:	68ba      	ldr	r2, [r7, #8]
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d209      	bcs.n	80085ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085d6:	4b12      	ldr	r3, [pc, #72]	@ (8008620 <prvAddCurrentTaskToDelayedList+0x9c>)
 80085d8:	681a      	ldr	r2, [r3, #0]
 80085da:	4b0f      	ldr	r3, [pc, #60]	@ (8008618 <prvAddCurrentTaskToDelayedList+0x94>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	3304      	adds	r3, #4
 80085e0:	0019      	movs	r1, r3
 80085e2:	0010      	movs	r0, r2
 80085e4:	f7ff fb03 	bl	8007bee <vListInsert>
}
 80085e8:	e010      	b.n	800860c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085ea:	4b0e      	ldr	r3, [pc, #56]	@ (8008624 <prvAddCurrentTaskToDelayedList+0xa0>)
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	4b0a      	ldr	r3, [pc, #40]	@ (8008618 <prvAddCurrentTaskToDelayedList+0x94>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	3304      	adds	r3, #4
 80085f4:	0019      	movs	r1, r3
 80085f6:	0010      	movs	r0, r2
 80085f8:	f7ff faf9 	bl	8007bee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80085fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008628 <prvAddCurrentTaskToDelayedList+0xa4>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	68ba      	ldr	r2, [r7, #8]
 8008602:	429a      	cmp	r2, r3
 8008604:	d202      	bcs.n	800860c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008606:	4b08      	ldr	r3, [pc, #32]	@ (8008628 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008608:	68ba      	ldr	r2, [r7, #8]
 800860a:	601a      	str	r2, [r3, #0]
}
 800860c:	46c0      	nop			@ (mov r8, r8)
 800860e:	46bd      	mov	sp, r7
 8008610:	b004      	add	sp, #16
 8008612:	bd80      	pop	{r7, pc}
 8008614:	20000700 	.word	0x20000700
 8008618:	200005fc 	.word	0x200005fc
 800861c:	200006e8 	.word	0x200006e8
 8008620:	200006b8 	.word	0x200006b8
 8008624:	200006b4 	.word	0x200006b4
 8008628:	2000071c 	.word	0x2000071c

0800862c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	3b04      	subs	r3, #4
 800863c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2280      	movs	r2, #128	@ 0x80
 8008642:	0452      	lsls	r2, r2, #17
 8008644:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	3b04      	subs	r3, #4
 800864a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800864c:	68ba      	ldr	r2, [r7, #8]
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	3b04      	subs	r3, #4
 8008656:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008658:	4a08      	ldr	r2, [pc, #32]	@ (800867c <pxPortInitialiseStack+0x50>)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	3b14      	subs	r3, #20
 8008662:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	3b20      	subs	r3, #32
 800866e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008670:	68fb      	ldr	r3, [r7, #12]
}
 8008672:	0018      	movs	r0, r3
 8008674:	46bd      	mov	sp, r7
 8008676:	b004      	add	sp, #16
 8008678:	bd80      	pop	{r7, pc}
 800867a:	46c0      	nop			@ (mov r8, r8)
 800867c:	08008681 	.word	0x08008681

08008680 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b082      	sub	sp, #8
 8008684:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008686:	2300      	movs	r3, #0
 8008688:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800868a:	4b08      	ldr	r3, [pc, #32]	@ (80086ac <prvTaskExitError+0x2c>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	3301      	adds	r3, #1
 8008690:	d002      	beq.n	8008698 <prvTaskExitError+0x18>
 8008692:	b672      	cpsid	i
 8008694:	46c0      	nop			@ (mov r8, r8)
 8008696:	e7fd      	b.n	8008694 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8008698:	b672      	cpsid	i
	while( ulDummy == 0 )
 800869a:	46c0      	nop			@ (mov r8, r8)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d0fc      	beq.n	800869c <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80086a2:	46c0      	nop			@ (mov r8, r8)
 80086a4:	46c0      	nop			@ (mov r8, r8)
 80086a6:	46bd      	mov	sp, r7
 80086a8:	b002      	add	sp, #8
 80086aa:	bd80      	pop	{r7, pc}
 80086ac:	20000090 	.word	0x20000090

080086b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 80086b4:	46c0      	nop			@ (mov r8, r8)
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}
 80086ba:	0000      	movs	r0, r0
 80086bc:	0000      	movs	r0, r0
	...

080086c0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80086c0:	4a0b      	ldr	r2, [pc, #44]	@ (80086f0 <pxCurrentTCBConst2>)
 80086c2:	6813      	ldr	r3, [r2, #0]
 80086c4:	6818      	ldr	r0, [r3, #0]
 80086c6:	3020      	adds	r0, #32
 80086c8:	f380 8809 	msr	PSP, r0
 80086cc:	2002      	movs	r0, #2
 80086ce:	f380 8814 	msr	CONTROL, r0
 80086d2:	f3bf 8f6f 	isb	sy
 80086d6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80086d8:	46ae      	mov	lr, r5
 80086da:	bc08      	pop	{r3}
 80086dc:	bc04      	pop	{r2}
 80086de:	b662      	cpsie	i
 80086e0:	4718      	bx	r3
 80086e2:	46c0      	nop			@ (mov r8, r8)
 80086e4:	46c0      	nop			@ (mov r8, r8)
 80086e6:	46c0      	nop			@ (mov r8, r8)
 80086e8:	46c0      	nop			@ (mov r8, r8)
 80086ea:	46c0      	nop			@ (mov r8, r8)
 80086ec:	46c0      	nop			@ (mov r8, r8)
 80086ee:	46c0      	nop			@ (mov r8, r8)

080086f0 <pxCurrentTCBConst2>:
 80086f0:	200005fc 	.word	0x200005fc
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80086f4:	46c0      	nop			@ (mov r8, r8)
 80086f6:	46c0      	nop			@ (mov r8, r8)

080086f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80086fc:	4b0e      	ldr	r3, [pc, #56]	@ (8008738 <xPortStartScheduler+0x40>)
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	4b0d      	ldr	r3, [pc, #52]	@ (8008738 <xPortStartScheduler+0x40>)
 8008702:	21ff      	movs	r1, #255	@ 0xff
 8008704:	0409      	lsls	r1, r1, #16
 8008706:	430a      	orrs	r2, r1
 8008708:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800870a:	4b0b      	ldr	r3, [pc, #44]	@ (8008738 <xPortStartScheduler+0x40>)
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	4b0a      	ldr	r3, [pc, #40]	@ (8008738 <xPortStartScheduler+0x40>)
 8008710:	21ff      	movs	r1, #255	@ 0xff
 8008712:	0609      	lsls	r1, r1, #24
 8008714:	430a      	orrs	r2, r1
 8008716:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8008718:	f000 f898 	bl	800884c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800871c:	4b07      	ldr	r3, [pc, #28]	@ (800873c <xPortStartScheduler+0x44>)
 800871e:	2200      	movs	r2, #0
 8008720:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8008722:	f7ff ffcd 	bl	80086c0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008726:	f7ff fdf5 	bl	8008314 <vTaskSwitchContext>
	prvTaskExitError();
 800872a:	f7ff ffa9 	bl	8008680 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800872e:	2300      	movs	r3, #0
}
 8008730:	0018      	movs	r0, r3
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}
 8008736:	46c0      	nop			@ (mov r8, r8)
 8008738:	e000ed20 	.word	0xe000ed20
 800873c:	20000090 	.word	0x20000090

08008740 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8008740:	b580      	push	{r7, lr}
 8008742:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8008744:	4b05      	ldr	r3, [pc, #20]	@ (800875c <vPortYield+0x1c>)
 8008746:	2280      	movs	r2, #128	@ 0x80
 8008748:	0552      	lsls	r2, r2, #21
 800874a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800874c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008750:	f3bf 8f6f 	isb	sy
}
 8008754:	46c0      	nop			@ (mov r8, r8)
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	46c0      	nop			@ (mov r8, r8)
 800875c:	e000ed04 	.word	0xe000ed04

08008760 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008760:	b580      	push	{r7, lr}
 8008762:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8008764:	b672      	cpsid	i
    uxCriticalNesting++;
 8008766:	4b06      	ldr	r3, [pc, #24]	@ (8008780 <vPortEnterCritical+0x20>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	1c5a      	adds	r2, r3, #1
 800876c:	4b04      	ldr	r3, [pc, #16]	@ (8008780 <vPortEnterCritical+0x20>)
 800876e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8008770:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008774:	f3bf 8f6f 	isb	sy
}
 8008778:	46c0      	nop			@ (mov r8, r8)
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	46c0      	nop			@ (mov r8, r8)
 8008780:	20000090 	.word	0x20000090

08008784 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008788:	4b09      	ldr	r3, [pc, #36]	@ (80087b0 <vPortExitCritical+0x2c>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d102      	bne.n	8008796 <vPortExitCritical+0x12>
 8008790:	b672      	cpsid	i
 8008792:	46c0      	nop			@ (mov r8, r8)
 8008794:	e7fd      	b.n	8008792 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8008796:	4b06      	ldr	r3, [pc, #24]	@ (80087b0 <vPortExitCritical+0x2c>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	1e5a      	subs	r2, r3, #1
 800879c:	4b04      	ldr	r3, [pc, #16]	@ (80087b0 <vPortExitCritical+0x2c>)
 800879e:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 80087a0:	4b03      	ldr	r3, [pc, #12]	@ (80087b0 <vPortExitCritical+0x2c>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d100      	bne.n	80087aa <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 80087a8:	b662      	cpsie	i
    }
}
 80087aa:	46c0      	nop			@ (mov r8, r8)
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	20000090 	.word	0x20000090

080087b4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80087b4:	f3ef 8010 	mrs	r0, PRIMASK
 80087b8:	b672      	cpsid	i
 80087ba:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 80087bc:	46c0      	nop			@ (mov r8, r8)
 80087be:	0018      	movs	r0, r3

080087c0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 80087c0:	f380 8810 	msr	PRIMASK, r0
 80087c4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 80087c6:	46c0      	nop			@ (mov r8, r8)
	...

080087d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80087d0:	f3ef 8009 	mrs	r0, PSP
 80087d4:	4b0e      	ldr	r3, [pc, #56]	@ (8008810 <pxCurrentTCBConst>)
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	3820      	subs	r0, #32
 80087da:	6010      	str	r0, [r2, #0]
 80087dc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80087de:	4644      	mov	r4, r8
 80087e0:	464d      	mov	r5, r9
 80087e2:	4656      	mov	r6, sl
 80087e4:	465f      	mov	r7, fp
 80087e6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80087e8:	b508      	push	{r3, lr}
 80087ea:	b672      	cpsid	i
 80087ec:	f7ff fd92 	bl	8008314 <vTaskSwitchContext>
 80087f0:	b662      	cpsie	i
 80087f2:	bc0c      	pop	{r2, r3}
 80087f4:	6811      	ldr	r1, [r2, #0]
 80087f6:	6808      	ldr	r0, [r1, #0]
 80087f8:	3010      	adds	r0, #16
 80087fa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80087fc:	46a0      	mov	r8, r4
 80087fe:	46a9      	mov	r9, r5
 8008800:	46b2      	mov	sl, r6
 8008802:	46bb      	mov	fp, r7
 8008804:	f380 8809 	msr	PSP, r0
 8008808:	3820      	subs	r0, #32
 800880a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800880c:	4718      	bx	r3
 800880e:	46c0      	nop			@ (mov r8, r8)

08008810 <pxCurrentTCBConst>:
 8008810:	200005fc 	.word	0x200005fc
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8008814:	46c0      	nop			@ (mov r8, r8)
 8008816:	46c0      	nop			@ (mov r8, r8)

08008818 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800881e:	f7ff ffc9 	bl	80087b4 <ulSetInterruptMaskFromISR>
 8008822:	0003      	movs	r3, r0
 8008824:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008826:	f7ff fcc5 	bl	80081b4 <xTaskIncrementTick>
 800882a:	1e03      	subs	r3, r0, #0
 800882c:	d003      	beq.n	8008836 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800882e:	4b06      	ldr	r3, [pc, #24]	@ (8008848 <xPortSysTickHandler+0x30>)
 8008830:	2280      	movs	r2, #128	@ 0x80
 8008832:	0552      	lsls	r2, r2, #21
 8008834:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	0018      	movs	r0, r3
 800883a:	f7ff ffc1 	bl	80087c0 <vClearInterruptMaskFromISR>
}
 800883e:	46c0      	nop			@ (mov r8, r8)
 8008840:	46bd      	mov	sp, r7
 8008842:	b002      	add	sp, #8
 8008844:	bd80      	pop	{r7, pc}
 8008846:	46c0      	nop			@ (mov r8, r8)
 8008848:	e000ed04 	.word	0xe000ed04

0800884c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800884c:	b580      	push	{r7, lr}
 800884e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8008850:	4b0b      	ldr	r3, [pc, #44]	@ (8008880 <prvSetupTimerInterrupt+0x34>)
 8008852:	2200      	movs	r2, #0
 8008854:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8008856:	4b0b      	ldr	r3, [pc, #44]	@ (8008884 <prvSetupTimerInterrupt+0x38>)
 8008858:	2200      	movs	r2, #0
 800885a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800885c:	4b0a      	ldr	r3, [pc, #40]	@ (8008888 <prvSetupTimerInterrupt+0x3c>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	22fa      	movs	r2, #250	@ 0xfa
 8008862:	0091      	lsls	r1, r2, #2
 8008864:	0018      	movs	r0, r3
 8008866:	f7f7 fc57 	bl	8000118 <__udivsi3>
 800886a:	0003      	movs	r3, r0
 800886c:	001a      	movs	r2, r3
 800886e:	4b07      	ldr	r3, [pc, #28]	@ (800888c <prvSetupTimerInterrupt+0x40>)
 8008870:	3a01      	subs	r2, #1
 8008872:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8008874:	4b02      	ldr	r3, [pc, #8]	@ (8008880 <prvSetupTimerInterrupt+0x34>)
 8008876:	2207      	movs	r2, #7
 8008878:	601a      	str	r2, [r3, #0]
}
 800887a:	46c0      	nop			@ (mov r8, r8)
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}
 8008880:	e000e010 	.word	0xe000e010
 8008884:	e000e018 	.word	0xe000e018
 8008888:	20000084 	.word	0x20000084
 800888c:	e000e014 	.word	0xe000e014

08008890 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b086      	sub	sp, #24
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008898:	2300      	movs	r3, #0
 800889a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800889c:	f7ff fbf2 	bl	8008084 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80088a0:	4b4a      	ldr	r3, [pc, #296]	@ (80089cc <pvPortMalloc+0x13c>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d101      	bne.n	80088ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80088a8:	f000 f8e4 	bl	8008a74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80088ac:	4b48      	ldr	r3, [pc, #288]	@ (80089d0 <pvPortMalloc+0x140>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	4013      	ands	r3, r2
 80088b4:	d000      	beq.n	80088b8 <pvPortMalloc+0x28>
 80088b6:	e07b      	b.n	80089b0 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d013      	beq.n	80088e6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 80088be:	2208      	movs	r2, #8
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	189b      	adds	r3, r3, r2
 80088c4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2207      	movs	r2, #7
 80088ca:	4013      	ands	r3, r2
 80088cc:	d00b      	beq.n	80088e6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2207      	movs	r2, #7
 80088d2:	4393      	bics	r3, r2
 80088d4:	3308      	adds	r3, #8
 80088d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2207      	movs	r2, #7
 80088dc:	4013      	ands	r3, r2
 80088de:	d002      	beq.n	80088e6 <pvPortMalloc+0x56>
 80088e0:	b672      	cpsid	i
 80088e2:	46c0      	nop			@ (mov r8, r8)
 80088e4:	e7fd      	b.n	80088e2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d061      	beq.n	80089b0 <pvPortMalloc+0x120>
 80088ec:	4b39      	ldr	r3, [pc, #228]	@ (80089d4 <pvPortMalloc+0x144>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d85c      	bhi.n	80089b0 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80088f6:	4b38      	ldr	r3, [pc, #224]	@ (80089d8 <pvPortMalloc+0x148>)
 80088f8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80088fa:	4b37      	ldr	r3, [pc, #220]	@ (80089d8 <pvPortMalloc+0x148>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008900:	e004      	b.n	800890c <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	687a      	ldr	r2, [r7, #4]
 8008912:	429a      	cmp	r2, r3
 8008914:	d903      	bls.n	800891e <pvPortMalloc+0x8e>
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1f1      	bne.n	8008902 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800891e:	4b2b      	ldr	r3, [pc, #172]	@ (80089cc <pvPortMalloc+0x13c>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	697a      	ldr	r2, [r7, #20]
 8008924:	429a      	cmp	r2, r3
 8008926:	d043      	beq.n	80089b0 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	2208      	movs	r2, #8
 800892e:	189b      	adds	r3, r3, r2
 8008930:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	685a      	ldr	r2, [r3, #4]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	1ad2      	subs	r2, r2, r3
 8008942:	2308      	movs	r3, #8
 8008944:	005b      	lsls	r3, r3, #1
 8008946:	429a      	cmp	r2, r3
 8008948:	d917      	bls.n	800897a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800894a:	697a      	ldr	r2, [r7, #20]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	18d3      	adds	r3, r2, r3
 8008950:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	2207      	movs	r2, #7
 8008956:	4013      	ands	r3, r2
 8008958:	d002      	beq.n	8008960 <pvPortMalloc+0xd0>
 800895a:	b672      	cpsid	i
 800895c:	46c0      	nop			@ (mov r8, r8)
 800895e:	e7fd      	b.n	800895c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	685a      	ldr	r2, [r3, #4]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	1ad2      	subs	r2, r2, r3
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	0018      	movs	r0, r3
 8008976:	f000 f8dd 	bl	8008b34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800897a:	4b16      	ldr	r3, [pc, #88]	@ (80089d4 <pvPortMalloc+0x144>)
 800897c:	681a      	ldr	r2, [r3, #0]
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	685b      	ldr	r3, [r3, #4]
 8008982:	1ad2      	subs	r2, r2, r3
 8008984:	4b13      	ldr	r3, [pc, #76]	@ (80089d4 <pvPortMalloc+0x144>)
 8008986:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008988:	4b12      	ldr	r3, [pc, #72]	@ (80089d4 <pvPortMalloc+0x144>)
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	4b13      	ldr	r3, [pc, #76]	@ (80089dc <pvPortMalloc+0x14c>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	429a      	cmp	r2, r3
 8008992:	d203      	bcs.n	800899c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008994:	4b0f      	ldr	r3, [pc, #60]	@ (80089d4 <pvPortMalloc+0x144>)
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	4b10      	ldr	r3, [pc, #64]	@ (80089dc <pvPortMalloc+0x14c>)
 800899a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	685a      	ldr	r2, [r3, #4]
 80089a0:	4b0b      	ldr	r3, [pc, #44]	@ (80089d0 <pvPortMalloc+0x140>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	431a      	orrs	r2, r3
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	2200      	movs	r2, #0
 80089ae:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80089b0:	f7ff fb74 	bl	800809c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2207      	movs	r2, #7
 80089b8:	4013      	ands	r3, r2
 80089ba:	d002      	beq.n	80089c2 <pvPortMalloc+0x132>
 80089bc:	b672      	cpsid	i
 80089be:	46c0      	nop			@ (mov r8, r8)
 80089c0:	e7fd      	b.n	80089be <pvPortMalloc+0x12e>
	return pvReturn;
 80089c2:	68fb      	ldr	r3, [r7, #12]
}
 80089c4:	0018      	movs	r0, r3
 80089c6:	46bd      	mov	sp, r7
 80089c8:	b006      	add	sp, #24
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	20001330 	.word	0x20001330
 80089d0:	2000133c 	.word	0x2000133c
 80089d4:	20001334 	.word	0x20001334
 80089d8:	20001328 	.word	0x20001328
 80089dc:	20001338 	.word	0x20001338

080089e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d037      	beq.n	8008a62 <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80089f2:	2308      	movs	r3, #8
 80089f4:	425b      	negs	r3, r3
 80089f6:	68fa      	ldr	r2, [r7, #12]
 80089f8:	18d3      	adds	r3, r2, r3
 80089fa:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	685a      	ldr	r2, [r3, #4]
 8008a04:	4b19      	ldr	r3, [pc, #100]	@ (8008a6c <vPortFree+0x8c>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4013      	ands	r3, r2
 8008a0a:	d102      	bne.n	8008a12 <vPortFree+0x32>
 8008a0c:	b672      	cpsid	i
 8008a0e:	46c0      	nop			@ (mov r8, r8)
 8008a10:	e7fd      	b.n	8008a0e <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d002      	beq.n	8008a20 <vPortFree+0x40>
 8008a1a:	b672      	cpsid	i
 8008a1c:	46c0      	nop			@ (mov r8, r8)
 8008a1e:	e7fd      	b.n	8008a1c <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	4b11      	ldr	r3, [pc, #68]	@ (8008a6c <vPortFree+0x8c>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4013      	ands	r3, r2
 8008a2a:	d01a      	beq.n	8008a62 <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d116      	bne.n	8008a62 <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	685a      	ldr	r2, [r3, #4]
 8008a38:	4b0c      	ldr	r3, [pc, #48]	@ (8008a6c <vPortFree+0x8c>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	43db      	mvns	r3, r3
 8008a3e:	401a      	ands	r2, r3
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008a44:	f7ff fb1e 	bl	8008084 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	685a      	ldr	r2, [r3, #4]
 8008a4c:	4b08      	ldr	r3, [pc, #32]	@ (8008a70 <vPortFree+0x90>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	18d2      	adds	r2, r2, r3
 8008a52:	4b07      	ldr	r3, [pc, #28]	@ (8008a70 <vPortFree+0x90>)
 8008a54:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	0018      	movs	r0, r3
 8008a5a:	f000 f86b 	bl	8008b34 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008a5e:	f7ff fb1d 	bl	800809c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008a62:	46c0      	nop			@ (mov r8, r8)
 8008a64:	46bd      	mov	sp, r7
 8008a66:	b004      	add	sp, #16
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	46c0      	nop			@ (mov r8, r8)
 8008a6c:	2000133c 	.word	0x2000133c
 8008a70:	20001334 	.word	0x20001334

08008a74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b084      	sub	sp, #16
 8008a78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a7a:	23c0      	movs	r3, #192	@ 0xc0
 8008a7c:	011b      	lsls	r3, r3, #4
 8008a7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a80:	4b26      	ldr	r3, [pc, #152]	@ (8008b1c <prvHeapInit+0xa8>)
 8008a82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2207      	movs	r2, #7
 8008a88:	4013      	ands	r3, r2
 8008a8a:	d00c      	beq.n	8008aa6 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	3307      	adds	r3, #7
 8008a90:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2207      	movs	r2, #7
 8008a96:	4393      	bics	r3, r2
 8008a98:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a9a:	68ba      	ldr	r2, [r7, #8]
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	1ad2      	subs	r2, r2, r3
 8008aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8008b1c <prvHeapInit+0xa8>)
 8008aa2:	18d3      	adds	r3, r2, r3
 8008aa4:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8008b20 <prvHeapInit+0xac>)
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8008b20 <prvHeapInit+0xac>)
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	68ba      	ldr	r2, [r7, #8]
 8008aba:	18d3      	adds	r3, r2, r3
 8008abc:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008abe:	2208      	movs	r2, #8
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	1a9b      	subs	r3, r3, r2
 8008ac4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2207      	movs	r2, #7
 8008aca:	4393      	bics	r3, r2
 8008acc:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008ace:	68fa      	ldr	r2, [r7, #12]
 8008ad0:	4b14      	ldr	r3, [pc, #80]	@ (8008b24 <prvHeapInit+0xb0>)
 8008ad2:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8008ad4:	4b13      	ldr	r3, [pc, #76]	@ (8008b24 <prvHeapInit+0xb0>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008adc:	4b11      	ldr	r3, [pc, #68]	@ (8008b24 <prvHeapInit+0xb0>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	68fa      	ldr	r2, [r7, #12]
 8008aec:	1ad2      	subs	r2, r2, r3
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008af2:	4b0c      	ldr	r3, [pc, #48]	@ (8008b24 <prvHeapInit+0xb0>)
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	685a      	ldr	r2, [r3, #4]
 8008afe:	4b0a      	ldr	r3, [pc, #40]	@ (8008b28 <prvHeapInit+0xb4>)
 8008b00:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	685a      	ldr	r2, [r3, #4]
 8008b06:	4b09      	ldr	r3, [pc, #36]	@ (8008b2c <prvHeapInit+0xb8>)
 8008b08:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008b0a:	4b09      	ldr	r3, [pc, #36]	@ (8008b30 <prvHeapInit+0xbc>)
 8008b0c:	2280      	movs	r2, #128	@ 0x80
 8008b0e:	0612      	lsls	r2, r2, #24
 8008b10:	601a      	str	r2, [r3, #0]
}
 8008b12:	46c0      	nop			@ (mov r8, r8)
 8008b14:	46bd      	mov	sp, r7
 8008b16:	b004      	add	sp, #16
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	46c0      	nop			@ (mov r8, r8)
 8008b1c:	20000728 	.word	0x20000728
 8008b20:	20001328 	.word	0x20001328
 8008b24:	20001330 	.word	0x20001330
 8008b28:	20001338 	.word	0x20001338
 8008b2c:	20001334 	.word	0x20001334
 8008b30:	2000133c 	.word	0x2000133c

08008b34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b3c:	4b27      	ldr	r3, [pc, #156]	@ (8008bdc <prvInsertBlockIntoFreeList+0xa8>)
 8008b3e:	60fb      	str	r3, [r7, #12]
 8008b40:	e002      	b.n	8008b48 <prvInsertBlockIntoFreeList+0x14>
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	60fb      	str	r3, [r7, #12]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	687a      	ldr	r2, [r7, #4]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d8f7      	bhi.n	8008b42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	68ba      	ldr	r2, [r7, #8]
 8008b5c:	18d3      	adds	r3, r2, r3
 8008b5e:	687a      	ldr	r2, [r7, #4]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d108      	bne.n	8008b76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	685a      	ldr	r2, [r3, #4]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	18d2      	adds	r2, r2, r3
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	68ba      	ldr	r2, [r7, #8]
 8008b80:	18d2      	adds	r2, r2, r3
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d118      	bne.n	8008bbc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	4b14      	ldr	r3, [pc, #80]	@ (8008be0 <prvInsertBlockIntoFreeList+0xac>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	429a      	cmp	r2, r3
 8008b94:	d00d      	beq.n	8008bb2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	685a      	ldr	r2, [r3, #4]
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	18d2      	adds	r2, r2, r3
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	601a      	str	r2, [r3, #0]
 8008bb0:	e008      	b.n	8008bc4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8008be0 <prvInsertBlockIntoFreeList+0xac>)
 8008bb4:	681a      	ldr	r2, [r3, #0]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	601a      	str	r2, [r3, #0]
 8008bba:	e003      	b.n	8008bc4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008bc4:	68fa      	ldr	r2, [r7, #12]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d002      	beq.n	8008bd2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bd2:	46c0      	nop			@ (mov r8, r8)
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	b004      	add	sp, #16
 8008bd8:	bd80      	pop	{r7, pc}
 8008bda:	46c0      	nop			@ (mov r8, r8)
 8008bdc:	20001328 	.word	0x20001328
 8008be0:	20001330 	.word	0x20001330

08008be4 <free>:
 8008be4:	b510      	push	{r4, lr}
 8008be6:	4b03      	ldr	r3, [pc, #12]	@ (8008bf4 <free+0x10>)
 8008be8:	0001      	movs	r1, r0
 8008bea:	6818      	ldr	r0, [r3, #0]
 8008bec:	f000 f940 	bl	8008e70 <_free_r>
 8008bf0:	bd10      	pop	{r4, pc}
 8008bf2:	46c0      	nop			@ (mov r8, r8)
 8008bf4:	20000094 	.word	0x20000094

08008bf8 <sbrk_aligned>:
 8008bf8:	b570      	push	{r4, r5, r6, lr}
 8008bfa:	4e0f      	ldr	r6, [pc, #60]	@ (8008c38 <sbrk_aligned+0x40>)
 8008bfc:	000d      	movs	r5, r1
 8008bfe:	6831      	ldr	r1, [r6, #0]
 8008c00:	0004      	movs	r4, r0
 8008c02:	2900      	cmp	r1, #0
 8008c04:	d102      	bne.n	8008c0c <sbrk_aligned+0x14>
 8008c06:	f000 f8eb 	bl	8008de0 <_sbrk_r>
 8008c0a:	6030      	str	r0, [r6, #0]
 8008c0c:	0029      	movs	r1, r5
 8008c0e:	0020      	movs	r0, r4
 8008c10:	f000 f8e6 	bl	8008de0 <_sbrk_r>
 8008c14:	1c43      	adds	r3, r0, #1
 8008c16:	d103      	bne.n	8008c20 <sbrk_aligned+0x28>
 8008c18:	2501      	movs	r5, #1
 8008c1a:	426d      	negs	r5, r5
 8008c1c:	0028      	movs	r0, r5
 8008c1e:	bd70      	pop	{r4, r5, r6, pc}
 8008c20:	2303      	movs	r3, #3
 8008c22:	1cc5      	adds	r5, r0, #3
 8008c24:	439d      	bics	r5, r3
 8008c26:	42a8      	cmp	r0, r5
 8008c28:	d0f8      	beq.n	8008c1c <sbrk_aligned+0x24>
 8008c2a:	1a29      	subs	r1, r5, r0
 8008c2c:	0020      	movs	r0, r4
 8008c2e:	f000 f8d7 	bl	8008de0 <_sbrk_r>
 8008c32:	3001      	adds	r0, #1
 8008c34:	d1f2      	bne.n	8008c1c <sbrk_aligned+0x24>
 8008c36:	e7ef      	b.n	8008c18 <sbrk_aligned+0x20>
 8008c38:	20001340 	.word	0x20001340

08008c3c <_malloc_r>:
 8008c3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c3e:	2203      	movs	r2, #3
 8008c40:	1ccb      	adds	r3, r1, #3
 8008c42:	4393      	bics	r3, r2
 8008c44:	3308      	adds	r3, #8
 8008c46:	0005      	movs	r5, r0
 8008c48:	001f      	movs	r7, r3
 8008c4a:	2b0c      	cmp	r3, #12
 8008c4c:	d234      	bcs.n	8008cb8 <_malloc_r+0x7c>
 8008c4e:	270c      	movs	r7, #12
 8008c50:	42b9      	cmp	r1, r7
 8008c52:	d833      	bhi.n	8008cbc <_malloc_r+0x80>
 8008c54:	0028      	movs	r0, r5
 8008c56:	f000 f871 	bl	8008d3c <__malloc_lock>
 8008c5a:	4e37      	ldr	r6, [pc, #220]	@ (8008d38 <_malloc_r+0xfc>)
 8008c5c:	6833      	ldr	r3, [r6, #0]
 8008c5e:	001c      	movs	r4, r3
 8008c60:	2c00      	cmp	r4, #0
 8008c62:	d12f      	bne.n	8008cc4 <_malloc_r+0x88>
 8008c64:	0039      	movs	r1, r7
 8008c66:	0028      	movs	r0, r5
 8008c68:	f7ff ffc6 	bl	8008bf8 <sbrk_aligned>
 8008c6c:	0004      	movs	r4, r0
 8008c6e:	1c43      	adds	r3, r0, #1
 8008c70:	d15f      	bne.n	8008d32 <_malloc_r+0xf6>
 8008c72:	6834      	ldr	r4, [r6, #0]
 8008c74:	9400      	str	r4, [sp, #0]
 8008c76:	9b00      	ldr	r3, [sp, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d14a      	bne.n	8008d12 <_malloc_r+0xd6>
 8008c7c:	2c00      	cmp	r4, #0
 8008c7e:	d052      	beq.n	8008d26 <_malloc_r+0xea>
 8008c80:	6823      	ldr	r3, [r4, #0]
 8008c82:	0028      	movs	r0, r5
 8008c84:	18e3      	adds	r3, r4, r3
 8008c86:	9900      	ldr	r1, [sp, #0]
 8008c88:	9301      	str	r3, [sp, #4]
 8008c8a:	f000 f8a9 	bl	8008de0 <_sbrk_r>
 8008c8e:	9b01      	ldr	r3, [sp, #4]
 8008c90:	4283      	cmp	r3, r0
 8008c92:	d148      	bne.n	8008d26 <_malloc_r+0xea>
 8008c94:	6823      	ldr	r3, [r4, #0]
 8008c96:	0028      	movs	r0, r5
 8008c98:	1aff      	subs	r7, r7, r3
 8008c9a:	0039      	movs	r1, r7
 8008c9c:	f7ff ffac 	bl	8008bf8 <sbrk_aligned>
 8008ca0:	3001      	adds	r0, #1
 8008ca2:	d040      	beq.n	8008d26 <_malloc_r+0xea>
 8008ca4:	6823      	ldr	r3, [r4, #0]
 8008ca6:	19db      	adds	r3, r3, r7
 8008ca8:	6023      	str	r3, [r4, #0]
 8008caa:	6833      	ldr	r3, [r6, #0]
 8008cac:	685a      	ldr	r2, [r3, #4]
 8008cae:	2a00      	cmp	r2, #0
 8008cb0:	d133      	bne.n	8008d1a <_malloc_r+0xde>
 8008cb2:	9b00      	ldr	r3, [sp, #0]
 8008cb4:	6033      	str	r3, [r6, #0]
 8008cb6:	e019      	b.n	8008cec <_malloc_r+0xb0>
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	dac9      	bge.n	8008c50 <_malloc_r+0x14>
 8008cbc:	230c      	movs	r3, #12
 8008cbe:	602b      	str	r3, [r5, #0]
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008cc4:	6821      	ldr	r1, [r4, #0]
 8008cc6:	1bc9      	subs	r1, r1, r7
 8008cc8:	d420      	bmi.n	8008d0c <_malloc_r+0xd0>
 8008cca:	290b      	cmp	r1, #11
 8008ccc:	d90a      	bls.n	8008ce4 <_malloc_r+0xa8>
 8008cce:	19e2      	adds	r2, r4, r7
 8008cd0:	6027      	str	r7, [r4, #0]
 8008cd2:	42a3      	cmp	r3, r4
 8008cd4:	d104      	bne.n	8008ce0 <_malloc_r+0xa4>
 8008cd6:	6032      	str	r2, [r6, #0]
 8008cd8:	6863      	ldr	r3, [r4, #4]
 8008cda:	6011      	str	r1, [r2, #0]
 8008cdc:	6053      	str	r3, [r2, #4]
 8008cde:	e005      	b.n	8008cec <_malloc_r+0xb0>
 8008ce0:	605a      	str	r2, [r3, #4]
 8008ce2:	e7f9      	b.n	8008cd8 <_malloc_r+0x9c>
 8008ce4:	6862      	ldr	r2, [r4, #4]
 8008ce6:	42a3      	cmp	r3, r4
 8008ce8:	d10e      	bne.n	8008d08 <_malloc_r+0xcc>
 8008cea:	6032      	str	r2, [r6, #0]
 8008cec:	0028      	movs	r0, r5
 8008cee:	f000 f82d 	bl	8008d4c <__malloc_unlock>
 8008cf2:	0020      	movs	r0, r4
 8008cf4:	2207      	movs	r2, #7
 8008cf6:	300b      	adds	r0, #11
 8008cf8:	1d23      	adds	r3, r4, #4
 8008cfa:	4390      	bics	r0, r2
 8008cfc:	1ac2      	subs	r2, r0, r3
 8008cfe:	4298      	cmp	r0, r3
 8008d00:	d0df      	beq.n	8008cc2 <_malloc_r+0x86>
 8008d02:	1a1b      	subs	r3, r3, r0
 8008d04:	50a3      	str	r3, [r4, r2]
 8008d06:	e7dc      	b.n	8008cc2 <_malloc_r+0x86>
 8008d08:	605a      	str	r2, [r3, #4]
 8008d0a:	e7ef      	b.n	8008cec <_malloc_r+0xb0>
 8008d0c:	0023      	movs	r3, r4
 8008d0e:	6864      	ldr	r4, [r4, #4]
 8008d10:	e7a6      	b.n	8008c60 <_malloc_r+0x24>
 8008d12:	9c00      	ldr	r4, [sp, #0]
 8008d14:	6863      	ldr	r3, [r4, #4]
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	e7ad      	b.n	8008c76 <_malloc_r+0x3a>
 8008d1a:	001a      	movs	r2, r3
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	42a3      	cmp	r3, r4
 8008d20:	d1fb      	bne.n	8008d1a <_malloc_r+0xde>
 8008d22:	2300      	movs	r3, #0
 8008d24:	e7da      	b.n	8008cdc <_malloc_r+0xa0>
 8008d26:	230c      	movs	r3, #12
 8008d28:	0028      	movs	r0, r5
 8008d2a:	602b      	str	r3, [r5, #0]
 8008d2c:	f000 f80e 	bl	8008d4c <__malloc_unlock>
 8008d30:	e7c6      	b.n	8008cc0 <_malloc_r+0x84>
 8008d32:	6007      	str	r7, [r0, #0]
 8008d34:	e7da      	b.n	8008cec <_malloc_r+0xb0>
 8008d36:	46c0      	nop			@ (mov r8, r8)
 8008d38:	20001344 	.word	0x20001344

08008d3c <__malloc_lock>:
 8008d3c:	b510      	push	{r4, lr}
 8008d3e:	4802      	ldr	r0, [pc, #8]	@ (8008d48 <__malloc_lock+0xc>)
 8008d40:	f000 f88a 	bl	8008e58 <__retarget_lock_acquire_recursive>
 8008d44:	bd10      	pop	{r4, pc}
 8008d46:	46c0      	nop			@ (mov r8, r8)
 8008d48:	20001484 	.word	0x20001484

08008d4c <__malloc_unlock>:
 8008d4c:	b510      	push	{r4, lr}
 8008d4e:	4802      	ldr	r0, [pc, #8]	@ (8008d58 <__malloc_unlock+0xc>)
 8008d50:	f000 f883 	bl	8008e5a <__retarget_lock_release_recursive>
 8008d54:	bd10      	pop	{r4, pc}
 8008d56:	46c0      	nop			@ (mov r8, r8)
 8008d58:	20001484 	.word	0x20001484

08008d5c <realloc>:
 8008d5c:	b510      	push	{r4, lr}
 8008d5e:	4b03      	ldr	r3, [pc, #12]	@ (8008d6c <realloc+0x10>)
 8008d60:	000a      	movs	r2, r1
 8008d62:	0001      	movs	r1, r0
 8008d64:	6818      	ldr	r0, [r3, #0]
 8008d66:	f000 f803 	bl	8008d70 <_realloc_r>
 8008d6a:	bd10      	pop	{r4, pc}
 8008d6c:	20000094 	.word	0x20000094

08008d70 <_realloc_r>:
 8008d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d72:	0006      	movs	r6, r0
 8008d74:	000c      	movs	r4, r1
 8008d76:	0015      	movs	r5, r2
 8008d78:	2900      	cmp	r1, #0
 8008d7a:	d105      	bne.n	8008d88 <_realloc_r+0x18>
 8008d7c:	0011      	movs	r1, r2
 8008d7e:	f7ff ff5d 	bl	8008c3c <_malloc_r>
 8008d82:	0004      	movs	r4, r0
 8008d84:	0020      	movs	r0, r4
 8008d86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008d88:	2a00      	cmp	r2, #0
 8008d8a:	d103      	bne.n	8008d94 <_realloc_r+0x24>
 8008d8c:	f000 f870 	bl	8008e70 <_free_r>
 8008d90:	2400      	movs	r4, #0
 8008d92:	e7f7      	b.n	8008d84 <_realloc_r+0x14>
 8008d94:	f000 f8b6 	bl	8008f04 <_malloc_usable_size_r>
 8008d98:	0007      	movs	r7, r0
 8008d9a:	4285      	cmp	r5, r0
 8008d9c:	d802      	bhi.n	8008da4 <_realloc_r+0x34>
 8008d9e:	0843      	lsrs	r3, r0, #1
 8008da0:	42ab      	cmp	r3, r5
 8008da2:	d3ef      	bcc.n	8008d84 <_realloc_r+0x14>
 8008da4:	0029      	movs	r1, r5
 8008da6:	0030      	movs	r0, r6
 8008da8:	f7ff ff48 	bl	8008c3c <_malloc_r>
 8008dac:	9001      	str	r0, [sp, #4]
 8008dae:	2800      	cmp	r0, #0
 8008db0:	d0ee      	beq.n	8008d90 <_realloc_r+0x20>
 8008db2:	002a      	movs	r2, r5
 8008db4:	42bd      	cmp	r5, r7
 8008db6:	d900      	bls.n	8008dba <_realloc_r+0x4a>
 8008db8:	003a      	movs	r2, r7
 8008dba:	0021      	movs	r1, r4
 8008dbc:	9801      	ldr	r0, [sp, #4]
 8008dbe:	f000 f84d 	bl	8008e5c <memcpy>
 8008dc2:	0021      	movs	r1, r4
 8008dc4:	0030      	movs	r0, r6
 8008dc6:	f000 f853 	bl	8008e70 <_free_r>
 8008dca:	9c01      	ldr	r4, [sp, #4]
 8008dcc:	e7da      	b.n	8008d84 <_realloc_r+0x14>

08008dce <memset>:
 8008dce:	0003      	movs	r3, r0
 8008dd0:	1882      	adds	r2, r0, r2
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d100      	bne.n	8008dd8 <memset+0xa>
 8008dd6:	4770      	bx	lr
 8008dd8:	7019      	strb	r1, [r3, #0]
 8008dda:	3301      	adds	r3, #1
 8008ddc:	e7f9      	b.n	8008dd2 <memset+0x4>
	...

08008de0 <_sbrk_r>:
 8008de0:	2300      	movs	r3, #0
 8008de2:	b570      	push	{r4, r5, r6, lr}
 8008de4:	4d06      	ldr	r5, [pc, #24]	@ (8008e00 <_sbrk_r+0x20>)
 8008de6:	0004      	movs	r4, r0
 8008de8:	0008      	movs	r0, r1
 8008dea:	602b      	str	r3, [r5, #0]
 8008dec:	f7fa fa0e 	bl	800320c <_sbrk>
 8008df0:	1c43      	adds	r3, r0, #1
 8008df2:	d103      	bne.n	8008dfc <_sbrk_r+0x1c>
 8008df4:	682b      	ldr	r3, [r5, #0]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d000      	beq.n	8008dfc <_sbrk_r+0x1c>
 8008dfa:	6023      	str	r3, [r4, #0]
 8008dfc:	bd70      	pop	{r4, r5, r6, pc}
 8008dfe:	46c0      	nop			@ (mov r8, r8)
 8008e00:	20001480 	.word	0x20001480

08008e04 <__errno>:
 8008e04:	4b01      	ldr	r3, [pc, #4]	@ (8008e0c <__errno+0x8>)
 8008e06:	6818      	ldr	r0, [r3, #0]
 8008e08:	4770      	bx	lr
 8008e0a:	46c0      	nop			@ (mov r8, r8)
 8008e0c:	20000094 	.word	0x20000094

08008e10 <__libc_init_array>:
 8008e10:	b570      	push	{r4, r5, r6, lr}
 8008e12:	2600      	movs	r6, #0
 8008e14:	4c0c      	ldr	r4, [pc, #48]	@ (8008e48 <__libc_init_array+0x38>)
 8008e16:	4d0d      	ldr	r5, [pc, #52]	@ (8008e4c <__libc_init_array+0x3c>)
 8008e18:	1b64      	subs	r4, r4, r5
 8008e1a:	10a4      	asrs	r4, r4, #2
 8008e1c:	42a6      	cmp	r6, r4
 8008e1e:	d109      	bne.n	8008e34 <__libc_init_array+0x24>
 8008e20:	2600      	movs	r6, #0
 8008e22:	f000 f877 	bl	8008f14 <_init>
 8008e26:	4c0a      	ldr	r4, [pc, #40]	@ (8008e50 <__libc_init_array+0x40>)
 8008e28:	4d0a      	ldr	r5, [pc, #40]	@ (8008e54 <__libc_init_array+0x44>)
 8008e2a:	1b64      	subs	r4, r4, r5
 8008e2c:	10a4      	asrs	r4, r4, #2
 8008e2e:	42a6      	cmp	r6, r4
 8008e30:	d105      	bne.n	8008e3e <__libc_init_array+0x2e>
 8008e32:	bd70      	pop	{r4, r5, r6, pc}
 8008e34:	00b3      	lsls	r3, r6, #2
 8008e36:	58eb      	ldr	r3, [r5, r3]
 8008e38:	4798      	blx	r3
 8008e3a:	3601      	adds	r6, #1
 8008e3c:	e7ee      	b.n	8008e1c <__libc_init_array+0xc>
 8008e3e:	00b3      	lsls	r3, r6, #2
 8008e40:	58eb      	ldr	r3, [r5, r3]
 8008e42:	4798      	blx	r3
 8008e44:	3601      	adds	r6, #1
 8008e46:	e7f2      	b.n	8008e2e <__libc_init_array+0x1e>
 8008e48:	08009260 	.word	0x08009260
 8008e4c:	08009260 	.word	0x08009260
 8008e50:	08009264 	.word	0x08009264
 8008e54:	08009260 	.word	0x08009260

08008e58 <__retarget_lock_acquire_recursive>:
 8008e58:	4770      	bx	lr

08008e5a <__retarget_lock_release_recursive>:
 8008e5a:	4770      	bx	lr

08008e5c <memcpy>:
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	b510      	push	{r4, lr}
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d100      	bne.n	8008e66 <memcpy+0xa>
 8008e64:	bd10      	pop	{r4, pc}
 8008e66:	5ccc      	ldrb	r4, [r1, r3]
 8008e68:	54c4      	strb	r4, [r0, r3]
 8008e6a:	3301      	adds	r3, #1
 8008e6c:	e7f8      	b.n	8008e60 <memcpy+0x4>
	...

08008e70 <_free_r>:
 8008e70:	b570      	push	{r4, r5, r6, lr}
 8008e72:	0005      	movs	r5, r0
 8008e74:	1e0c      	subs	r4, r1, #0
 8008e76:	d010      	beq.n	8008e9a <_free_r+0x2a>
 8008e78:	3c04      	subs	r4, #4
 8008e7a:	6823      	ldr	r3, [r4, #0]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	da00      	bge.n	8008e82 <_free_r+0x12>
 8008e80:	18e4      	adds	r4, r4, r3
 8008e82:	0028      	movs	r0, r5
 8008e84:	f7ff ff5a 	bl	8008d3c <__malloc_lock>
 8008e88:	4a1d      	ldr	r2, [pc, #116]	@ (8008f00 <_free_r+0x90>)
 8008e8a:	6813      	ldr	r3, [r2, #0]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d105      	bne.n	8008e9c <_free_r+0x2c>
 8008e90:	6063      	str	r3, [r4, #4]
 8008e92:	6014      	str	r4, [r2, #0]
 8008e94:	0028      	movs	r0, r5
 8008e96:	f7ff ff59 	bl	8008d4c <__malloc_unlock>
 8008e9a:	bd70      	pop	{r4, r5, r6, pc}
 8008e9c:	42a3      	cmp	r3, r4
 8008e9e:	d908      	bls.n	8008eb2 <_free_r+0x42>
 8008ea0:	6820      	ldr	r0, [r4, #0]
 8008ea2:	1821      	adds	r1, r4, r0
 8008ea4:	428b      	cmp	r3, r1
 8008ea6:	d1f3      	bne.n	8008e90 <_free_r+0x20>
 8008ea8:	6819      	ldr	r1, [r3, #0]
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	1809      	adds	r1, r1, r0
 8008eae:	6021      	str	r1, [r4, #0]
 8008eb0:	e7ee      	b.n	8008e90 <_free_r+0x20>
 8008eb2:	001a      	movs	r2, r3
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d001      	beq.n	8008ebe <_free_r+0x4e>
 8008eba:	42a3      	cmp	r3, r4
 8008ebc:	d9f9      	bls.n	8008eb2 <_free_r+0x42>
 8008ebe:	6811      	ldr	r1, [r2, #0]
 8008ec0:	1850      	adds	r0, r2, r1
 8008ec2:	42a0      	cmp	r0, r4
 8008ec4:	d10b      	bne.n	8008ede <_free_r+0x6e>
 8008ec6:	6820      	ldr	r0, [r4, #0]
 8008ec8:	1809      	adds	r1, r1, r0
 8008eca:	1850      	adds	r0, r2, r1
 8008ecc:	6011      	str	r1, [r2, #0]
 8008ece:	4283      	cmp	r3, r0
 8008ed0:	d1e0      	bne.n	8008e94 <_free_r+0x24>
 8008ed2:	6818      	ldr	r0, [r3, #0]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	1841      	adds	r1, r0, r1
 8008ed8:	6011      	str	r1, [r2, #0]
 8008eda:	6053      	str	r3, [r2, #4]
 8008edc:	e7da      	b.n	8008e94 <_free_r+0x24>
 8008ede:	42a0      	cmp	r0, r4
 8008ee0:	d902      	bls.n	8008ee8 <_free_r+0x78>
 8008ee2:	230c      	movs	r3, #12
 8008ee4:	602b      	str	r3, [r5, #0]
 8008ee6:	e7d5      	b.n	8008e94 <_free_r+0x24>
 8008ee8:	6820      	ldr	r0, [r4, #0]
 8008eea:	1821      	adds	r1, r4, r0
 8008eec:	428b      	cmp	r3, r1
 8008eee:	d103      	bne.n	8008ef8 <_free_r+0x88>
 8008ef0:	6819      	ldr	r1, [r3, #0]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	1809      	adds	r1, r1, r0
 8008ef6:	6021      	str	r1, [r4, #0]
 8008ef8:	6063      	str	r3, [r4, #4]
 8008efa:	6054      	str	r4, [r2, #4]
 8008efc:	e7ca      	b.n	8008e94 <_free_r+0x24>
 8008efe:	46c0      	nop			@ (mov r8, r8)
 8008f00:	20001344 	.word	0x20001344

08008f04 <_malloc_usable_size_r>:
 8008f04:	1f0b      	subs	r3, r1, #4
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	1f18      	subs	r0, r3, #4
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	da01      	bge.n	8008f12 <_malloc_usable_size_r+0xe>
 8008f0e:	580b      	ldr	r3, [r1, r0]
 8008f10:	18c0      	adds	r0, r0, r3
 8008f12:	4770      	bx	lr

08008f14 <_init>:
 8008f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f16:	46c0      	nop			@ (mov r8, r8)
 8008f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f1a:	bc08      	pop	{r3}
 8008f1c:	469e      	mov	lr, r3
 8008f1e:	4770      	bx	lr

08008f20 <_fini>:
 8008f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f22:	46c0      	nop			@ (mov r8, r8)
 8008f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f26:	bc08      	pop	{r3}
 8008f28:	469e      	mov	lr, r3
 8008f2a:	4770      	bx	lr
