

================================================================
== Vitis HLS Report for 'decision_function_7'
================================================================
* Date:           Wed Jun 29 02:58:35 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.083 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  14.000 ns|  14.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read1010 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10"   --->   Operation 4 'read' 'p_read1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read99 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9"   --->   Operation 5 'read' 'p_read99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read88 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8"   --->   Operation 6 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read77 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7"   --->   Operation 7 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read66 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6"   --->   Operation 8 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read55 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 9 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 10 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 11 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 12 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 13 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read22, i32 73288"   --->   Operation 14 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.11ns)   --->   "%comparison_31 = icmp_slt  i32 %p_read22, i32 4294877387"   --->   Operation 15 'icmp' 'comparison_31' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.11ns)   --->   "%comparison_2 = icmp_slt  i32 %p_read22, i32 100196"   --->   Operation 16 'icmp' 'comparison_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.11ns)   --->   "%comparison_32 = icmp_slt  i32 %p_read22, i32 4294829075"   --->   Operation 17 'icmp' 'comparison_32' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.11ns)   --->   "%comparison_4 = icmp_slt  i32 %p_read66, i32 81380"   --->   Operation 18 'icmp' 'comparison_4' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.11ns)   --->   "%comparison_5 = icmp_slt  i32 %p_read33, i32 61805"   --->   Operation 19 'icmp' 'comparison_5' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.11ns)   --->   "%comparison_6 = icmp_slt  i32 %p_read11, i32 36090"   --->   Operation 20 'icmp' 'comparison_6' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.11ns)   --->   "%comparison_7 = icmp_slt  i32 %p_read66, i32 4294878493"   --->   Operation 21 'icmp' 'comparison_7' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.11ns)   --->   "%comparison_8 = icmp_slt  i32 %p_read66, i32 115803"   --->   Operation 22 'icmp' 'comparison_8' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.11ns)   --->   "%comparison_9 = icmp_slt  i32 %p_read55, i32 4294962891"   --->   Operation 23 'icmp' 'comparison_9' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.11ns)   --->   "%comparison_10 = icmp_slt  i32 %p_read77, i32 4294906421"   --->   Operation 24 'icmp' 'comparison_10' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.11ns)   --->   "%comparison_11 = icmp_slt  i32 %p_read11, i32 4294909024"   --->   Operation 25 'icmp' 'comparison_11' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.11ns)   --->   "%comparison_12 = icmp_slt  i32 %p_read33, i32 111956"   --->   Operation 26 'icmp' 'comparison_12' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.11ns)   --->   "%comparison_13 = icmp_slt  i32 %p_read11, i32 11840"   --->   Operation 27 'icmp' 'comparison_13' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.11ns)   --->   "%comparison_14 = icmp_slt  i32 %p_read33, i32 4294888414"   --->   Operation 28 'icmp' 'comparison_14' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.11ns)   --->   "%comparison_15 = icmp_slt  i32 %p_read88, i32 31947"   --->   Operation 29 'icmp' 'comparison_15' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.11ns)   --->   "%comparison_16 = icmp_slt  i32 %p_read55, i32 4294864416"   --->   Operation 30 'icmp' 'comparison_16' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.11ns)   --->   "%comparison_17 = icmp_slt  i32 %p_read33, i32 4294844699"   --->   Operation 31 'icmp' 'comparison_17' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.11ns)   --->   "%comparison_18 = icmp_slt  i32 %p_read77, i32 116507"   --->   Operation 32 'icmp' 'comparison_18' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.11ns)   --->   "%comparison_19 = icmp_slt  i32 %p_read11, i32 4294862846"   --->   Operation 33 'icmp' 'comparison_19' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.11ns)   --->   "%comparison_20 = icmp_slt  i32 %p_read11, i32 98287"   --->   Operation 34 'icmp' 'comparison_20' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.11ns)   --->   "%comparison_21 = icmp_slt  i32 %p_read1010, i32 130776"   --->   Operation 35 'icmp' 'comparison_21' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.11ns)   --->   "%comparison_22 = icmp_slt  i32 %p_read44, i32 4294825111"   --->   Operation 36 'icmp' 'comparison_22' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.11ns)   --->   "%comparison_23 = icmp_slt  i32 %p_read88, i32 4294857612"   --->   Operation 37 'icmp' 'comparison_23' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.11ns)   --->   "%comparison_24 = icmp_slt  i32 %p_read44, i32 110593"   --->   Operation 38 'icmp' 'comparison_24' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.11ns)   --->   "%comparison_25 = icmp_slt  i32 %p_read99, i32 128589"   --->   Operation 39 'icmp' 'comparison_25' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.11ns)   --->   "%comparison_26 = icmp_slt  i32 %p_read1010, i32 4294835364"   --->   Operation 40 'icmp' 'comparison_26' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.11ns)   --->   "%comparison_27 = icmp_slt  i32 %p_read55, i32 112096"   --->   Operation 41 'icmp' 'comparison_27' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.11ns)   --->   "%comparison_28 = icmp_slt  i32 %p_read77, i32 4294842991"   --->   Operation 42 'icmp' 'comparison_28' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.11ns)   --->   "%comparison_29 = icmp_slt  i32 %p_read99, i32 4294826745"   --->   Operation 43 'icmp' 'comparison_29' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.11ns)   --->   "%comparison_30 = icmp_slt  i32 %p_read88, i32 146889"   --->   Operation 44 'icmp' 'comparison_30' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.33ns)   --->   "%activation_2 = xor i1 %comparison, i1 1" [firmware/BDT.h:135]   --->   Operation 45 'xor' 'activation_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node activation_4)   --->   "%xor_ln135 = xor i1 %comparison_31, i1 1" [firmware/BDT.h:135]   --->   Operation 46 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_4 = and i1 %comparison, i1 %xor_ln135" [firmware/BDT.h:135]   --->   Operation 47 'and' 'activation_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.33ns)   --->   "%activation_5 = and i1 %comparison_2, i1 %activation_2" [firmware/BDT.h:133]   --->   Operation 48 'and' 'activation_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%xor_ln135_2 = xor i1 %comparison_2, i1 1" [firmware/BDT.h:135]   --->   Operation 49 'xor' 'xor_ln135_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%activation_55 = and i1 %activation_2, i1 %xor_ln135_2" [firmware/BDT.h:135]   --->   Operation 50 'and' 'activation_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node activation)   --->   "%xor_ln135_3 = xor i1 %comparison_32, i1 1" [firmware/BDT.h:135]   --->   Operation 51 'xor' 'xor_ln135_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation = and i1 %comparison_31, i1 %xor_ln135_3" [firmware/BDT.h:135]   --->   Operation 52 'and' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.33ns)   --->   "%activation_8 = and i1 %comparison_4, i1 %activation_4" [firmware/BDT.h:133]   --->   Operation 53 'and' 'activation_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node activation_9)   --->   "%xor_ln135_4 = xor i1 %comparison_4, i1 1" [firmware/BDT.h:135]   --->   Operation 54 'xor' 'xor_ln135_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_9 = and i1 %activation_4, i1 %xor_ln135_4" [firmware/BDT.h:135]   --->   Operation 55 'and' 'activation_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.33ns)   --->   "%activation_10 = and i1 %comparison_5, i1 %activation_5" [firmware/BDT.h:133]   --->   Operation 56 'and' 'activation_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_1)   --->   "%xor_ln135_5 = xor i1 %comparison_5, i1 1" [firmware/BDT.h:135]   --->   Operation 57 'xor' 'xor_ln135_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_1)   --->   "%activation_56 = and i1 %activation_5, i1 %xor_ln135_5" [firmware/BDT.h:135]   --->   Operation 58 'and' 'activation_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.33ns)   --->   "%activation_12 = and i1 %comparison_6, i1 %activation" [firmware/BDT.h:133]   --->   Operation 59 'and' 'activation_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_2)   --->   "%xor_ln135_6 = xor i1 %comparison_6, i1 1" [firmware/BDT.h:135]   --->   Operation 60 'xor' 'xor_ln135_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_2)   --->   "%activation_57 = and i1 %activation, i1 %xor_ln135_6" [firmware/BDT.h:135]   --->   Operation 61 'and' 'activation_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.33ns)   --->   "%activation_14 = and i1 %comparison_7, i1 %activation_8" [firmware/BDT.h:133]   --->   Operation 62 'and' 'activation_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node activation_15)   --->   "%xor_ln135_7 = xor i1 %comparison_7, i1 1" [firmware/BDT.h:135]   --->   Operation 63 'xor' 'xor_ln135_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_15 = and i1 %activation_8, i1 %xor_ln135_7" [firmware/BDT.h:135]   --->   Operation 64 'and' 'activation_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_4)   --->   "%activation_58 = and i1 %comparison_8, i1 %activation_9" [firmware/BDT.h:133]   --->   Operation 65 'and' 'activation_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_6)   --->   "%activation_59 = and i1 %comparison_9, i1 %activation_10" [firmware/BDT.h:133]   --->   Operation 66 'and' 'activation_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_9)   --->   "%activation_60 = and i1 %comparison_10, i1 %activation_12" [firmware/BDT.h:133]   --->   Operation 67 'and' 'activation_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_9)   --->   "%activation_61 = and i1 %comparison_11, i1 %activation_14" [firmware/BDT.h:133]   --->   Operation 68 'and' 'activation_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node activation_20)   --->   "%xor_ln135_8 = xor i1 %comparison_11, i1 1" [firmware/BDT.h:135]   --->   Operation 69 'xor' 'xor_ln135_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_20 = and i1 %activation_14, i1 %xor_ln135_8" [firmware/BDT.h:135]   --->   Operation 70 'and' 'activation_20' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.33ns)   --->   "%activation_21 = and i1 %comparison_12, i1 %activation_15" [firmware/BDT.h:133]   --->   Operation 71 'and' 'activation_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_10)   --->   "%xor_ln135_9 = xor i1 %comparison_12, i1 1" [firmware/BDT.h:135]   --->   Operation 72 'xor' 'xor_ln135_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_10)   --->   "%activation_62 = and i1 %activation_15, i1 %xor_ln135_9" [firmware/BDT.h:135]   --->   Operation 73 'and' 'activation_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_12)   --->   "%activation_63 = and i1 %comparison_13, i1 %activation_20" [firmware/BDT.h:133]   --->   Operation 74 'and' 'activation_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.33ns)   --->   "%activation_24 = and i1 %comparison_14, i1 %activation_21" [firmware/BDT.h:133]   --->   Operation 75 'and' 'activation_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node activation_25)   --->   "%xor_ln135_10 = xor i1 %comparison_14, i1 1" [firmware/BDT.h:135]   --->   Operation 76 'xor' 'xor_ln135_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_25 = and i1 %activation_21, i1 %xor_ln135_10" [firmware/BDT.h:135]   --->   Operation 77 'and' 'activation_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.33ns)   --->   "%activation_26 = and i1 %comparison_15, i1 %activation_24" [firmware/BDT.h:133]   --->   Operation 78 'and' 'activation_26' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_13)   --->   "%xor_ln135_11 = xor i1 %comparison_15, i1 1" [firmware/BDT.h:135]   --->   Operation 79 'xor' 'xor_ln135_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_13)   --->   "%activation_64 = and i1 %activation_24, i1 %xor_ln135_11" [firmware/BDT.h:135]   --->   Operation 80 'and' 'activation_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_14)   --->   "%activation_65 = and i1 %comparison_16, i1 %activation_25" [firmware/BDT.h:133]   --->   Operation 81 'and' 'activation_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node activation_29)   --->   "%xor_ln135_12 = xor i1 %comparison_16, i1 1" [firmware/BDT.h:135]   --->   Operation 82 'xor' 'xor_ln135_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_29 = and i1 %activation_25, i1 %xor_ln135_12" [firmware/BDT.h:135]   --->   Operation 83 'and' 'activation_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %activation_55, i1 %comparison_32" [firmware/BDT.h:148]   --->   Operation 84 'or' 'or_ln148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_2)   --->   "%zext_ln148 = zext i1 %comparison_2" [firmware/BDT.h:148]   --->   Operation 85 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_1 = or i1 %or_ln148, i1 %activation_56" [firmware/BDT.h:148]   --->   Operation 86 'or' 'or_ln148_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_2)   --->   "%select_ln148 = select i1 %or_ln148, i2 %zext_ln148, i2 2" [firmware/BDT.h:148]   --->   Operation 87 'select' 'select_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_2 = or i1 %or_ln148_1, i1 %activation_57" [firmware/BDT.h:148]   --->   Operation 88 'or' 'or_ln148_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_2)   --->   "%select_ln148_1 = select i1 %or_ln148_1, i2 %select_ln148, i2 3" [firmware/BDT.h:148]   --->   Operation 89 'select' 'select_ln148_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_2)   --->   "%zext_ln148_1 = zext i2 %select_ln148_1" [firmware/BDT.h:148]   --->   Operation 90 'zext' 'zext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_4)   --->   "%or_ln148_3 = or i1 %or_ln148_2, i1 %activation_58" [firmware/BDT.h:148]   --->   Operation 91 'or' 'or_ln148_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln148_2 = select i1 %or_ln148_2, i3 %zext_ln148_1, i3 4" [firmware/BDT.h:148]   --->   Operation 92 'select' 'select_ln148_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.33ns)   --->   "%or_ln148_4 = or i1 %or_ln148_2, i1 %activation_9" [firmware/BDT.h:148]   --->   Operation 93 'or' 'or_ln148_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_4)   --->   "%select_ln148_3 = select i1 %or_ln148_3, i3 %select_ln148_2, i3 5" [firmware/BDT.h:148]   --->   Operation 94 'select' 'select_ln148_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_6)   --->   "%or_ln148_5 = or i1 %or_ln148_4, i1 %activation_59" [firmware/BDT.h:148]   --->   Operation 95 'or' 'or_ln148_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln148_4 = select i1 %or_ln148_4, i3 %select_ln148_3, i3 6" [firmware/BDT.h:148]   --->   Operation 96 'select' 'select_ln148_4' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.33ns)   --->   "%or_ln148_6 = or i1 %or_ln148_4, i1 %activation_10" [firmware/BDT.h:148]   --->   Operation 97 'or' 'or_ln148_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_6)   --->   "%select_ln148_5 = select i1 %or_ln148_5, i3 %select_ln148_4, i3 7" [firmware/BDT.h:148]   --->   Operation 98 'select' 'select_ln148_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_6)   --->   "%zext_ln148_2 = zext i3 %select_ln148_5" [firmware/BDT.h:148]   --->   Operation 99 'zext' 'zext_ln148_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_9)   --->   "%or_ln148_7 = or i1 %or_ln148_6, i1 %activation_60" [firmware/BDT.h:148]   --->   Operation 100 'or' 'or_ln148_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln148_6 = select i1 %or_ln148_6, i4 %zext_ln148_2, i4 8" [firmware/BDT.h:148]   --->   Operation 101 'select' 'select_ln148_6' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.33ns)   --->   "%or_ln148_8 = or i1 %or_ln148_6, i1 %activation_12" [firmware/BDT.h:148]   --->   Operation 102 'or' 'or_ln148_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_9)   --->   "%select_ln148_7 = select i1 %or_ln148_7, i4 %select_ln148_6, i4 9" [firmware/BDT.h:148]   --->   Operation 103 'select' 'select_ln148_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_9 = or i1 %or_ln148_8, i1 %activation_61" [firmware/BDT.h:148]   --->   Operation 104 'or' 'or_ln148_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_9)   --->   "%select_ln148_8 = select i1 %or_ln148_8, i4 %select_ln148_7, i4 10" [firmware/BDT.h:148]   --->   Operation 105 'select' 'select_ln148_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_10 = or i1 %or_ln148_9, i1 %activation_62" [firmware/BDT.h:148]   --->   Operation 106 'or' 'or_ln148_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln148_9 = select i1 %or_ln148_9, i4 %select_ln148_8, i4 11" [firmware/BDT.h:148]   --->   Operation 107 'select' 'select_ln148_9' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_12)   --->   "%or_ln148_11 = or i1 %or_ln148_10, i1 %activation_63" [firmware/BDT.h:148]   --->   Operation 108 'or' 'or_ln148_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_12)   --->   "%select_ln148_10 = select i1 %or_ln148_10, i4 %select_ln148_9, i4 12" [firmware/BDT.h:148]   --->   Operation 109 'select' 'select_ln148_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.33ns)   --->   "%or_ln148_12 = or i1 %or_ln148_10, i1 %activation_20" [firmware/BDT.h:148]   --->   Operation 110 'or' 'or_ln148_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_12)   --->   "%select_ln148_11 = select i1 %or_ln148_11, i4 %select_ln148_10, i4 13" [firmware/BDT.h:148]   --->   Operation 111 'select' 'select_ln148_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_13 = or i1 %or_ln148_12, i1 %activation_64" [firmware/BDT.h:148]   --->   Operation 112 'or' 'or_ln148_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln148_12 = select i1 %or_ln148_12, i4 %select_ln148_11, i4 14" [firmware/BDT.h:148]   --->   Operation 113 'select' 'select_ln148_12' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_14 = or i1 %or_ln148_13, i1 %activation_65" [firmware/BDT.h:148]   --->   Operation 114 'or' 'or_ln148_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.78>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_15)   --->   "%activation_66 = and i1 %comparison_17, i1 %activation_26" [firmware/BDT.h:133]   --->   Operation 115 'and' 'activation_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.33ns)   --->   "%activation_31 = and i1 %comparison_18, i1 %activation_29" [firmware/BDT.h:133]   --->   Operation 116 'and' 'activation_31' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_17)   --->   "%xor_ln135_13 = xor i1 %comparison_18, i1 1" [firmware/BDT.h:135]   --->   Operation 117 'xor' 'xor_ln135_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_17)   --->   "%activation_67 = and i1 %activation_29, i1 %xor_ln135_13" [firmware/BDT.h:135]   --->   Operation 118 'and' 'activation_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_18)   --->   "%activation_68 = and i1 %comparison_19, i1 %activation_31" [firmware/BDT.h:133]   --->   Operation 119 'and' 'activation_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node activation_34)   --->   "%xor_ln135_14 = xor i1 %comparison_19, i1 1" [firmware/BDT.h:135]   --->   Operation 120 'xor' 'xor_ln135_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_34 = and i1 %activation_31, i1 %xor_ln135_14" [firmware/BDT.h:135]   --->   Operation 121 'and' 'activation_34' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.33ns)   --->   "%activation_35 = and i1 %comparison_20, i1 %activation_34" [firmware/BDT.h:133]   --->   Operation 122 'and' 'activation_35' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_19)   --->   "%xor_ln135_15 = xor i1 %comparison_20, i1 1" [firmware/BDT.h:135]   --->   Operation 123 'xor' 'xor_ln135_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_19)   --->   "%activation_69 = and i1 %activation_34, i1 %xor_ln135_15" [firmware/BDT.h:135]   --->   Operation 124 'and' 'activation_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.33ns)   --->   "%activation_37 = and i1 %comparison_21, i1 %activation_35" [firmware/BDT.h:133]   --->   Operation 125 'and' 'activation_37' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_20)   --->   "%xor_ln135_16 = xor i1 %comparison_21, i1 1" [firmware/BDT.h:135]   --->   Operation 126 'xor' 'xor_ln135_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_20)   --->   "%activation_70 = and i1 %activation_35, i1 %xor_ln135_16" [firmware/BDT.h:135]   --->   Operation 127 'and' 'activation_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_21)   --->   "%activation_71 = and i1 %comparison_22, i1 %activation_37" [firmware/BDT.h:133]   --->   Operation 128 'and' 'activation_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node activation_40)   --->   "%xor_ln135_17 = xor i1 %comparison_22, i1 1" [firmware/BDT.h:135]   --->   Operation 129 'xor' 'xor_ln135_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_40 = and i1 %activation_37, i1 %xor_ln135_17" [firmware/BDT.h:135]   --->   Operation 130 'and' 'activation_40' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_22)   --->   "%activation_72 = and i1 %comparison_23, i1 %activation_40" [firmware/BDT.h:133]   --->   Operation 131 'and' 'activation_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node activation_42)   --->   "%xor_ln135_18 = xor i1 %comparison_23, i1 1" [firmware/BDT.h:135]   --->   Operation 132 'xor' 'xor_ln135_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_42 = and i1 %activation_40, i1 %xor_ln135_18" [firmware/BDT.h:135]   --->   Operation 133 'and' 'activation_42' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.33ns)   --->   "%activation_43 = and i1 %comparison_24, i1 %activation_42" [firmware/BDT.h:133]   --->   Operation 134 'and' 'activation_43' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_23)   --->   "%xor_ln135_19 = xor i1 %comparison_24, i1 1" [firmware/BDT.h:135]   --->   Operation 135 'xor' 'xor_ln135_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_23)   --->   "%activation_73 = and i1 %activation_42, i1 %xor_ln135_19" [firmware/BDT.h:135]   --->   Operation 136 'and' 'activation_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.33ns)   --->   "%activation_45 = and i1 %comparison_25, i1 %activation_43" [firmware/BDT.h:133]   --->   Operation 137 'and' 'activation_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_24)   --->   "%xor_ln135_20 = xor i1 %comparison_25, i1 1" [firmware/BDT.h:135]   --->   Operation 138 'xor' 'xor_ln135_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_24)   --->   "%activation_74 = and i1 %activation_43, i1 %xor_ln135_20" [firmware/BDT.h:135]   --->   Operation 139 'and' 'activation_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_25)   --->   "%activation_75 = and i1 %comparison_26, i1 %activation_45" [firmware/BDT.h:133]   --->   Operation 140 'and' 'activation_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node activation_48)   --->   "%xor_ln135_21 = xor i1 %comparison_26, i1 1" [firmware/BDT.h:135]   --->   Operation 141 'xor' 'xor_ln135_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_48 = and i1 %activation_45, i1 %xor_ln135_21" [firmware/BDT.h:135]   --->   Operation 142 'and' 'activation_48' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.33ns)   --->   "%activation_49 = and i1 %comparison_27, i1 %activation_48" [firmware/BDT.h:133]   --->   Operation 143 'and' 'activation_49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_26)   --->   "%xor_ln135_22 = xor i1 %comparison_27, i1 1" [firmware/BDT.h:135]   --->   Operation 144 'xor' 'xor_ln135_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_26)   --->   "%activation_76 = and i1 %activation_48, i1 %xor_ln135_22" [firmware/BDT.h:135]   --->   Operation 145 'and' 'activation_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_27)   --->   "%activation_77 = and i1 %comparison_28, i1 %activation_49" [firmware/BDT.h:133]   --->   Operation 146 'and' 'activation_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node activation_52)   --->   "%xor_ln135_23 = xor i1 %comparison_28, i1 1" [firmware/BDT.h:135]   --->   Operation 147 'xor' 'xor_ln135_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_52 = and i1 %activation_49, i1 %xor_ln135_23" [firmware/BDT.h:135]   --->   Operation 148 'and' 'activation_52' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_28)   --->   "%activation_78 = and i1 %comparison_29, i1 %activation_52" [firmware/BDT.h:133]   --->   Operation 149 'and' 'activation_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_15)   --->   "%select_ln148_13 = select i1 %or_ln148_13, i4 %select_ln148_12, i4 15" [firmware/BDT.h:148]   --->   Operation 150 'select' 'select_ln148_13' <Predicate = (or_ln148_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_15)   --->   "%zext_ln148_3 = zext i4 %select_ln148_13" [firmware/BDT.h:148]   --->   Operation 151 'zext' 'zext_ln148_3' <Predicate = (or_ln148_14)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_15)   --->   "%or_ln148_15 = or i1 %or_ln148_14, i1 %activation_66" [firmware/BDT.h:148]   --->   Operation 152 'or' 'or_ln148_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_15)   --->   "%select_ln148_14 = select i1 %or_ln148_14, i5 %zext_ln148_3, i5 16" [firmware/BDT.h:148]   --->   Operation 153 'select' 'select_ln148_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.33ns)   --->   "%or_ln148_16 = or i1 %or_ln148_14, i1 %activation_26" [firmware/BDT.h:148]   --->   Operation 154 'or' 'or_ln148_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln148_15 = select i1 %or_ln148_15, i5 %select_ln148_14, i5 17" [firmware/BDT.h:148]   --->   Operation 155 'select' 'select_ln148_15' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_17 = or i1 %or_ln148_16, i1 %activation_67" [firmware/BDT.h:148]   --->   Operation 156 'or' 'or_ln148_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_20)   --->   "%select_ln148_16 = select i1 %or_ln148_16, i5 %select_ln148_15, i5 18" [firmware/BDT.h:148]   --->   Operation 157 'select' 'select_ln148_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_18 = or i1 %or_ln148_17, i1 %activation_68" [firmware/BDT.h:148]   --->   Operation 158 'or' 'or_ln148_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_20)   --->   "%select_ln148_17 = select i1 %or_ln148_17, i5 %select_ln148_16, i5 19" [firmware/BDT.h:148]   --->   Operation 159 'select' 'select_ln148_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_19 = or i1 %or_ln148_18, i1 %activation_69" [firmware/BDT.h:148]   --->   Operation 160 'or' 'or_ln148_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_20)   --->   "%select_ln148_18 = select i1 %or_ln148_18, i5 %select_ln148_17, i5 20" [firmware/BDT.h:148]   --->   Operation 161 'select' 'select_ln148_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_20 = or i1 %or_ln148_19, i1 %activation_70" [firmware/BDT.h:148]   --->   Operation 162 'or' 'or_ln148_20' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_20)   --->   "%select_ln148_19 = select i1 %or_ln148_19, i5 %select_ln148_18, i5 21" [firmware/BDT.h:148]   --->   Operation 163 'select' 'select_ln148_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_21 = or i1 %or_ln148_20, i1 %activation_71" [firmware/BDT.h:148]   --->   Operation 164 'or' 'or_ln148_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln148_20 = select i1 %or_ln148_20, i5 %select_ln148_19, i5 22" [firmware/BDT.h:148]   --->   Operation 165 'select' 'select_ln148_20' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_22 = or i1 %or_ln148_21, i1 %activation_72" [firmware/BDT.h:148]   --->   Operation 166 'or' 'or_ln148_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148_21 = select i1 %or_ln148_21, i5 %select_ln148_20, i5 23" [firmware/BDT.h:148]   --->   Operation 167 'select' 'select_ln148_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_23 = or i1 %or_ln148_22, i1 %activation_73" [firmware/BDT.h:148]   --->   Operation 168 'or' 'or_ln148_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148_22 = select i1 %or_ln148_22, i5 %select_ln148_21, i5 24" [firmware/BDT.h:148]   --->   Operation 169 'select' 'select_ln148_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_24 = or i1 %or_ln148_23, i1 %activation_74" [firmware/BDT.h:148]   --->   Operation 170 'or' 'or_ln148_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148_23 = select i1 %or_ln148_23, i5 %select_ln148_22, i5 25" [firmware/BDT.h:148]   --->   Operation 171 'select' 'select_ln148_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_25 = or i1 %or_ln148_24, i1 %activation_75" [firmware/BDT.h:148]   --->   Operation 172 'or' 'or_ln148_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_25)   --->   "%select_ln148_24 = select i1 %or_ln148_24, i5 %select_ln148_23, i5 26" [firmware/BDT.h:148]   --->   Operation 173 'select' 'select_ln148_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_26 = or i1 %or_ln148_25, i1 %activation_76" [firmware/BDT.h:148]   --->   Operation 174 'or' 'or_ln148_26' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln148_25 = select i1 %or_ln148_25, i5 %select_ln148_24, i5 27" [firmware/BDT.h:148]   --->   Operation 175 'select' 'select_ln148_25' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_27 = or i1 %or_ln148_26, i1 %activation_77" [firmware/BDT.h:148]   --->   Operation 176 'or' 'or_ln148_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_28)   --->   "%select_ln148_26 = select i1 %or_ln148_26, i5 %select_ln148_25, i5 28" [firmware/BDT.h:148]   --->   Operation 177 'select' 'select_ln148_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_28 = or i1 %or_ln148_27, i1 %activation_78" [firmware/BDT.h:148]   --->   Operation 178 'or' 'or_ln148_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_28)   --->   "%select_ln148_27 = select i1 %or_ln148_27, i5 %select_ln148_26, i5 29" [firmware/BDT.h:148]   --->   Operation 179 'select' 'select_ln148_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln148_28 = select i1 %or_ln148_28, i5 %select_ln148_27, i5 30" [firmware/BDT.h:148]   --->   Operation 180 'select' 'select_ln148_28' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 181 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln135_24 = xor i1 %comparison_29, i1 1" [firmware/BDT.h:135]   --->   Operation 182 'xor' 'xor_ln135_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln133 = and i1 %comparison_30, i1 %xor_ln135_24" [firmware/BDT.h:133]   --->   Operation 183 'and' 'and_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%activation_79 = and i1 %and_ln133, i1 %activation_52" [firmware/BDT.h:133]   --->   Operation 184 'and' 'activation_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln148_29 = or i1 %or_ln148_28, i1 %activation_79" [firmware/BDT.h:148]   --->   Operation 185 'or' 'or_ln148_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_30)   --->   "%or_ln148_30 = or i1 %or_ln148_16, i1 %activation_29" [firmware/BDT.h:148]   --->   Operation 186 'or' 'or_ln148_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln148_29 = select i1 %or_ln148_29, i5 %select_ln148_28, i5 31" [firmware/BDT.h:148]   --->   Operation 187 'select' 'select_ln148_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 80585, i32 108276, i32 100824, i32 95325, i32 22090, i32 93622, i32 56173, i32 4294954727, i32 93622, i32 0, i32 94663, i32 72817, i32 0, i32 72223, i32 90294, i32 48683, i32 53137, i32 4294944358, i32 65536, i32 26214, i32 17096, i32 63108, i32 81920, i32 20695, i32 19859, i32 32768, i32 53970, i32 0, i32 38550, i32 37449, i32 4294849938, i32 43690, i5 %select_ln148_29" [firmware/BDT.h:149]   --->   Operation 188 'mux' 'tmp' <Predicate = true> <Delay = 0.93> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln148_30 = select i1 %or_ln148_30, i32 %tmp, i32 0" [firmware/BDT.h:148]   --->   Operation 189 'select' 'select_ln148_30' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln153 = ret i32 %select_ln148_30" [firmware/BDT.h:153]   --->   Operation 190 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	wire read operation ('p_read22') on port 'p_read2' [20]  (0 ns)
	'icmp' operation ('comparison') [22]  (1.11 ns)
	'xor' operation ('activation', firmware/BDT.h:135) [53]  (0.331 ns)
	'and' operation ('activation', firmware/BDT.h:133) [56]  (0.331 ns)
	'and' operation ('activation', firmware/BDT.h:135) [66]  (0 ns)
	'or' operation ('or_ln148_1', firmware/BDT.h:148) [132]  (0.331 ns)
	'or' operation ('or_ln148_2', firmware/BDT.h:148) [134]  (0.331 ns)
	'or' operation ('or_ln148_4', firmware/BDT.h:148) [139]  (0.331 ns)
	'or' operation ('or_ln148_6', firmware/BDT.h:148) [143]  (0.331 ns)
	'or' operation ('or_ln148_8', firmware/BDT.h:148) [148]  (0.331 ns)
	'or' operation ('or_ln148_9', firmware/BDT.h:148) [150]  (0.331 ns)
	'or' operation ('or_ln148_10', firmware/BDT.h:148) [152]  (0.331 ns)
	'or' operation ('or_ln148_12', firmware/BDT.h:148) [156]  (0.331 ns)
	'or' operation ('or_ln148_13', firmware/BDT.h:148) [158]  (0.331 ns)
	'or' operation ('or_ln148_14', firmware/BDT.h:148) [160]  (0.331 ns)

 <State 2>: 4.78ns
The critical path consists of the following:
	'or' operation ('or_ln148_16', firmware/BDT.h:148) [165]  (0.331 ns)
	'or' operation ('or_ln148_17', firmware/BDT.h:148) [167]  (0.331 ns)
	'or' operation ('or_ln148_18', firmware/BDT.h:148) [169]  (0.331 ns)
	'or' operation ('or_ln148_19', firmware/BDT.h:148) [171]  (0.331 ns)
	'or' operation ('or_ln148_20', firmware/BDT.h:148) [173]  (0.331 ns)
	'or' operation ('or_ln148_21', firmware/BDT.h:148) [175]  (0.331 ns)
	'or' operation ('or_ln148_22', firmware/BDT.h:148) [177]  (0.331 ns)
	'or' operation ('or_ln148_23', firmware/BDT.h:148) [179]  (0.331 ns)
	'or' operation ('or_ln148_24', firmware/BDT.h:148) [181]  (0.331 ns)
	'or' operation ('or_ln148_25', firmware/BDT.h:148) [183]  (0.331 ns)
	'or' operation ('or_ln148_26', firmware/BDT.h:148) [185]  (0.331 ns)
	'or' operation ('or_ln148_27', firmware/BDT.h:148) [187]  (0.331 ns)
	'or' operation ('or_ln148_28', firmware/BDT.h:148) [189]  (0.331 ns)
	'select' operation ('select_ln148_28', firmware/BDT.h:148) [192]  (0.48 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	'xor' operation ('xor_ln135_24', firmware/BDT.h:135) [127]  (0 ns)
	'and' operation ('and_ln133', firmware/BDT.h:133) [128]  (0 ns)
	'and' operation ('activation', firmware/BDT.h:133) [129]  (0 ns)
	'or' operation ('or_ln148_29', firmware/BDT.h:148) [191]  (0 ns)
	'select' operation ('select_ln148_29', firmware/BDT.h:148) [194]  (0 ns)
	'mux' operation ('tmp', firmware/BDT.h:149) [195]  (0.933 ns)
	'select' operation ('select_ln148_30', firmware/BDT.h:148) [196]  (0.525 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
