{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702711474508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702711474508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 14:24:34 2023 " "Processing started: Sat Dec 16 14:24:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702711474508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711474508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711474508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702711475028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702711475028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cccv_controller_v4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cccv_controller_v4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cccv_controller_v4-arch " "Found design unit 1: cccv_controller_v4-arch" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711481297 ""} { "Info" "ISGN_ENTITY_NAME" "1 cccv_controller_v4 " "Found entity 1: cccv_controller_v4" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711481297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_rand_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_rand_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_rand_gen-arch " "Found design unit 1: lfsr_rand_gen-arch" {  } { { "lfsr_rand_gen.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/lfsr_rand_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711481297 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_rand_gen " "Found entity 1: lfsr_rand_gen" {  } { { "lfsr_rand_gen.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/lfsr_rand_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711481297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changing_page.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changing_page.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 changing_page-arch " "Found design unit 1: changing_page-arch" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711481297 ""} { "Info" "ISGN_ENTITY_NAME" "1 changing_page " "Found entity 1: changing_page" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711481297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cccv_controller_v4 " "Elaborating entity \"cccv_controller_v4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "init_bat_volt cccv_controller_v4.vhd(37) " "VHDL Signal Declaration warning at cccv_controller_v4.vhd(37): used explicit default value for signal \"init_bat_volt\" because signal was never assigned a value" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_bat_volt cccv_controller_v4.vhd(143) " "VHDL Process Statement warning at cccv_controller_v4.vhd(143): signal \"init_bat_volt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bat_volt cccv_controller_v4.vhd(140) " "VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable \"bat_volt\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Start_LED cccv_controller_v4.vhd(140) " "VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable \"Start_LED\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gen_start cccv_controller_v4.vhd(140) " "VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable \"gen_start\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "curr_inc cccv_controller_v4.vhd(140) " "VHDL Process Statement warning at cccv_controller_v4.vhd(140): inferring latch(es) for signal or variable \"curr_inc\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "soc_val cccv_controller_v4.vhd(206) " "VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable \"soc_val\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "curr_hold cccv_controller_v4.vhd(206) " "VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable \"curr_hold\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_soc1 cccv_controller_v4.vhd(206) " "VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable \"prev_soc1\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "volt_hold cccv_controller_v4.vhd(206) " "VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable \"volt_hold\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_soc2 cccv_controller_v4.vhd(206) " "VHDL Process Statement warning at cccv_controller_v4.vhd(206): inferring latch(es) for signal or variable \"prev_soc2\", which holds its previous value in one or more paths through the process" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_indc cccv_controller_v4.vhd(278) " "VHDL Process Statement warning at cccv_controller_v4.vhd(278): signal \"stage_indc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_indc cccv_controller_v4.vhd(291) " "VHDL Process Statement warning at cccv_controller_v4.vhd(291): signal \"stage_indc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_indc cccv_controller_v4.vhd(304) " "VHDL Process Statement warning at cccv_controller_v4.vhd(304): signal \"stage_indc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_indc cccv_controller_v4.vhd(317) " "VHDL Process Statement warning at cccv_controller_v4.vhd(317): signal \"stage_indc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_indc cccv_controller_v4.vhd(330) " "VHDL Process Statement warning at cccv_controller_v4.vhd(330): signal \"stage_indc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702711481357 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[0\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[0\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[1\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[1\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[2\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[2\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[3\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[3\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[4\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[4\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[5\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[5\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[6\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[6\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[7\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[7\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[8\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[8\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[9\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[9\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[10\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[10\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[11\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[11\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[12\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[12\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[13\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[13\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[14\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[14\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[15\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[15\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[16\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[16\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[17\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[17\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[18\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[18\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[19\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[19\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[20\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[20\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[21\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[21\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[22\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[22\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[23\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[23\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[24\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[24\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[25\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[25\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[26\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[26\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[27\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[27\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[28\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[28\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[29\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[29\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[30\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[30\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc2\[31\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc2\[31\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[0\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[0\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[1\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[1\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[2\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[2\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[3\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[3\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[4\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[4\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[5\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[5\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[6\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[6\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[7\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[7\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[8\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[8\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[9\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[9\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[10\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[10\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[11\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[11\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[12\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[12\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[13\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[13\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[14\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[14\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[15\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[15\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[16\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[16\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[17\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[17\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[18\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[18\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[19\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[19\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481367 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[20\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[20\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[21\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[21\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[22\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[22\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[23\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[23\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[24\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[24\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[25\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[25\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[26\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[26\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[27\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[27\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[28\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[28\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[29\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[29\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[30\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[30\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:volt_hold\[31\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:volt_hold\[31\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[0\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[0\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[1\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[1\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[2\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[2\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[3\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[3\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[4\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[4\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[5\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[5\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[6\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[6\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[7\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[7\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[8\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[8\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[9\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[9\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[10\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[10\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[11\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[11\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[12\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[12\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[13\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[13\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[14\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[14\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[15\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[15\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[16\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[16\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[17\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[17\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[18\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[18\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[19\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[19\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[20\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[20\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[21\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[21\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[22\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[22\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[23\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[23\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[24\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[24\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[25\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[25\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[26\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[26\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[27\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[27\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[28\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[28\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[29\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[29\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[30\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[30\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:prev_soc1\[31\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:prev_soc1\[31\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[0\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[0\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[1\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[1\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[2\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[2\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[3\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[3\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[4\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[4\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[5\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[5\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[6\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[6\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[7\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[7\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[8\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[8\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[9\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[9\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[10\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[10\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[11\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[11\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[12\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[12\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[13\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[13\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[14\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[14\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[15\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[15\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[16\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[16\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[17\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[17\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[18\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[18\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[19\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[19\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[20\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[20\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[21\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[21\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[22\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[22\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[23\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[23\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[24\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[24\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[25\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[25\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[26\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[26\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[27\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[27\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[28\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[28\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[29\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[29\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[30\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[30\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calculate_soc:curr_hold\[31\] cccv_controller_v4.vhd(206) " "Inferred latch for \"calculate_soc:curr_hold\[31\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[0\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[0\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[1\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[1\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[2\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[2\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[3\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[3\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[4\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[4\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[5\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[5\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[6\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[6\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[7\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[7\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[8\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[8\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[9\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[9\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[10\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[10\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[11\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[11\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[12\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[12\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[13\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[13\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[14\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[14\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[15\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[15\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[16\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[16\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[17\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[17\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[18\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[18\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[19\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[19\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[20\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[20\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[21\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[21\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[22\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[22\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[23\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[23\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[24\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[24\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[25\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[25\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[26\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[26\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[27\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[27\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[28\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[28\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[29\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[29\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[30\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[30\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soc_val\[31\] cccv_controller_v4.vhd(206) " "Inferred latch for \"soc_val\[31\]\" at cccv_controller_v4.vhd(206)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[0\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[0\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[1\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[1\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[2\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[2\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[3\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[3\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[4\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[4\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[5\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[5\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[6\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[6\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[7\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[7\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[8\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[8\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[9\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[9\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[10\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[10\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[11\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[11\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[12\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[12\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[13\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[13\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[14\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[14\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[15\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[15\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[16\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[16\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[17\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[17\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[18\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[18\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[19\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[19\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[20\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[20\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[21\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[21\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[22\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[22\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[23\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[23\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[24\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[24\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[25\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[25\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[26\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[26\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[27\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[27\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[28\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[28\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[29\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[29\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[30\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[30\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_inc\[31\] cccv_controller_v4.vhd(140) " "Inferred latch for \"curr_inc\[31\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_start cccv_controller_v4.vhd(140) " "Inferred latch for \"gen_start\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Start_LED cccv_controller_v4.vhd(140) " "Inferred latch for \"Start_LED\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bat_volt\[0\] cccv_controller_v4.vhd(140) " "Inferred latch for \"bat_volt\[0\]\" at cccv_controller_v4.vhd(140)" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481377 "|cccv_controller_v4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_rand_gen lfsr_rand_gen:rand_gen " "Elaborating entity \"lfsr_rand_gen\" for hierarchy \"lfsr_rand_gen:rand_gen\"" {  } { { "cccv_controller_v4.vhd" "rand_gen" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711481428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changing_page changing_page:page_nav " "Elaborating entity \"changing_page\" for hierarchy \"changing_page:page_nav\"" {  } { { "cccv_controller_v4.vhd" "page_nav" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711481428 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CLK_FREQ changing_page.vhd(15) " "VHDL Signal Declaration warning at changing_page.vhd(15): used explicit default value for signal \"CLK_FREQ\" because signal was never assigned a value" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702711481428 "|cccv_controller_v4|changing_page:page_nav"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_page changing_page.vhd(17) " "VHDL Signal Declaration warning at changing_page.vhd(17): used explicit default value for signal \"max_page\" because signal was never assigned a value" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702711481428 "|cccv_controller_v4|changing_page:page_nav"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst_PB changing_page.vhd(26) " "VHDL Process Statement warning at changing_page.vhd(26): signal \"Rst_PB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702711481428 "|cccv_controller_v4|changing_page:page_nav"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state changing_page.vhd(23) " "VHDL Process Statement warning at changing_page.vhd(23): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481428 "|cccv_controller_v4|changing_page:page_nav"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_state changing_page.vhd(23) " "VHDL Process Statement warning at changing_page.vhd(23): inferring latch(es) for signal or variable \"prev_state\", which holds its previous value in one or more paths through the process" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702711481428 "|cccv_controller_v4|changing_page:page_nav"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state changing_page.vhd(23) " "Inferred latch for \"prev_state\" at changing_page.vhd(23)" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481428 "|cccv_controller_v4|changing_page:page_nav"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state changing_page.vhd(23) " "Inferred latch for \"next_state\" at changing_page.vhd(23)" {  } { { "changing_page.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/changing_page.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711481428 "|cccv_controller_v4|changing_page:page_nav"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "39 " "Inferred 39 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod15\"" {  } { { "cccv_controller_v4.vhd" "Mod15" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div18\"" {  } { { "cccv_controller_v4.vhd" "Div18" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 265 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod11\"" {  } { { "cccv_controller_v4.vhd" "Mod11" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 265 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div14\"" {  } { { "cccv_controller_v4.vhd" "Div14" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 260 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "cccv_controller_v4.vhd" "Mod8" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 260 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "cccv_controller_v4.vhd" "Div10" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "cccv_controller_v4.vhd" "Mod5" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "cccv_controller_v4.vhd" "Div6" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 250 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "cccv_controller_v4.vhd" "Mod2" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 250 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div22\"" {  } { { "cccv_controller_v4.vhd" "Div22" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 270 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod14\"" {  } { { "cccv_controller_v4.vhd" "Mod14" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 270 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div17\"" {  } { { "cccv_controller_v4.vhd" "Div17" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod10\"" {  } { { "cccv_controller_v4.vhd" "Mod10" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div13\"" {  } { { "cccv_controller_v4.vhd" "Div13" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 259 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "cccv_controller_v4.vhd" "Mod7" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 259 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "cccv_controller_v4.vhd" "Div9" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "cccv_controller_v4.vhd" "Mod4" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "cccv_controller_v4.vhd" "Div5" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "cccv_controller_v4.vhd" "Mod1" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div21\"" {  } { { "cccv_controller_v4.vhd" "Div21" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 269 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod13\"" {  } { { "cccv_controller_v4.vhd" "Mod13" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 269 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div16\"" {  } { { "cccv_controller_v4.vhd" "Div16" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "cccv_controller_v4.vhd" "Mod9" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "cccv_controller_v4.vhd" "Div12" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 258 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "cccv_controller_v4.vhd" "Mod6" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 258 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "cccv_controller_v4.vhd" "Div8" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 253 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "cccv_controller_v4.vhd" "Mod3" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 253 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "cccv_controller_v4.vhd" "Div4" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "cccv_controller_v4.vhd" "Mod0" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div19\"" {  } { { "cccv_controller_v4.vhd" "Div19" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 267 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div20\"" {  } { { "cccv_controller_v4.vhd" "Div20" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod12\"" {  } { { "cccv_controller_v4.vhd" "Mod12" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "cccv_controller_v4.vhd" "Div3" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "cccv_controller_v4.vhd" "Div7" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 252 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "cccv_controller_v4.vhd" "Div11" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 257 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div15\"" {  } { { "cccv_controller_v4.vhd" "Div15" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 262 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "cccv_controller_v4.vhd" "Div0" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "cccv_controller_v4.vhd" "Div1" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 219 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "cccv_controller_v4.vhd" "Div2" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 224 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702711481997 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702711481997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod15 " "Elaborated megafunction instantiation \"lpm_divide:Mod15\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 271 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod15 " "Instantiated megafunction \"lpm_divide:Mod15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482027 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 271 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div18 " "Elaborated megafunction instantiation \"lpm_divide:Div18\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 265 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div18 " "Instantiated megafunction \"lpm_divide:Div18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482137 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 265 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_bpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div14 " "Elaborated megafunction instantiation \"lpm_divide:Div14\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 260 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div14 " "Instantiated megafunction \"lpm_divide:Div14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482217 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 260 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div10 " "Elaborated megafunction instantiation \"lpm_divide:Div10\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 255 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div10 " "Instantiated megafunction \"lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482227 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 255 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div17 " "Elaborated megafunction instantiation \"lpm_divide:Div17\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 264 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div17 " "Instantiated megafunction \"lpm_divide:Div17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482277 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 264 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_epo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_nn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div13 " "Elaborated megafunction instantiation \"lpm_divide:Div13\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 259 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div13 " "Instantiated megafunction \"lpm_divide:Div13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482377 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 259 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div9 " "Elaborated megafunction instantiation \"lpm_divide:Div9\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 254 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div9 " "Instantiated megafunction \"lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482387 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 254 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div16 " "Elaborated megafunction instantiation \"lpm_divide:Div16\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 263 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div16 " "Instantiated megafunction \"lpm_divide:Div16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482437 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 263 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_oqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_1p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div12 " "Elaborated megafunction instantiation \"lpm_divide:Div12\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 258 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div12 " "Instantiated megafunction \"lpm_divide:Div12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482537 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 258 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div8 " "Elaborated megafunction instantiation \"lpm_divide:Div8\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 253 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div8 " "Instantiated megafunction \"lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482547 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 253 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div19 " "Elaborated megafunction instantiation \"lpm_divide:Div19\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 267 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div19 " "Instantiated megafunction \"lpm_divide:Div19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482577 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 267 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sqo " "Found entity 1: lpm_divide_sqo" {  } { { "db/lpm_divide_sqo.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_sqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/abs_divider_5dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5p9 " "Found entity 1: lpm_abs_5p9" {  } { { "db/lpm_abs_5p9.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_abs_5p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod12 " "Elaborated megafunction instantiation \"lpm_divide:Mod12\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 268 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod12 " "Instantiated megafunction \"lpm_divide:Mod12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482677 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 268 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482687 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div11 " "Elaborated megafunction instantiation \"lpm_divide:Div11\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 257 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div11 " "Instantiated megafunction \"lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482707 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 257 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482727 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702711482747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711482747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 219 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482767 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 219 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711482777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711482777 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702711482777 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gen_start Start_LED\$latch " "Duplicate LATCH primitive \"gen_start\" merged with LATCH primitive \"Start_LED\$latch\"" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702711485777 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1702711485777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[31\] " "Latch soc_val\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[0\] " "Latch soc_val\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[30\] " "Latch soc_val\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[29\] " "Latch soc_val\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[28\] " "Latch soc_val\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[27\] " "Latch soc_val\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[26\] " "Latch soc_val\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[25\] " "Latch soc_val\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[24\] " "Latch soc_val\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[23\] " "Latch soc_val\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[22\] " "Latch soc_val\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[21\] " "Latch soc_val\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[20\] " "Latch soc_val\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[19\] " "Latch soc_val\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[18\] " "Latch soc_val\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[17\] " "Latch soc_val\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[16\] " "Latch soc_val\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[15\] " "Latch soc_val\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[14\] " "Latch soc_val\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[13\] " "Latch soc_val\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[12\] " "Latch soc_val\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[11\] " "Latch soc_val\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[10\] " "Latch soc_val\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[9\] " "Latch soc_val\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[8\] " "Latch soc_val\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[7\] " "Latch soc_val\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[6\] " "Latch soc_val\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[5\] " "Latch soc_val\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[4\] " "Latch soc_val\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[1\] " "Latch soc_val\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[2\] " "Latch soc_val\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_val\[3\] " "Latch soc_val\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal stage\[1\]\[2\]" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702711485828 ""}  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702711485828 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG0\[7\] VCC " "Pin \"SSEG0\[7\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG1\[7\] VCC " "Pin \"SSEG1\[7\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG2\[7\] GND " "Pin \"SSEG2\[7\]\" is stuck at GND" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG3\[7\] VCC " "Pin \"SSEG3\[7\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[0\] VCC " "Pin \"SSEG4\[0\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[3\] VCC " "Pin \"SSEG4\[3\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[4\] VCC " "Pin \"SSEG4\[4\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[5\] VCC " "Pin \"SSEG4\[5\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[6\] VCC " "Pin \"SSEG4\[6\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG4\[7\] VCC " "Pin \"SSEG4\[7\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG5\[1\] VCC " "Pin \"SSEG5\[1\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG5\[2\] VCC " "Pin \"SSEG5\[2\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG5\[4\] VCC " "Pin \"SSEG5\[4\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG5\[5\] VCC " "Pin \"SSEG5\[5\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSEG5\[7\] VCC " "Pin \"SSEG5\[7\]\" is stuck at VCC" {  } { { "cccv_controller_v4.vhd" "" { Text "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/cccv_controller_v4.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702711501788 "|cccv_controller_v4|SSEG5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702711501788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702711502428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702711511088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702711511088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40807 " "Implemented 40807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702711512168 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702711512168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40736 " "Implemented 40736 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702711512168 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1702711512168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702711512168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5203 " "Peak virtual memory: 5203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702711512208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 14:25:12 2023 " "Processing ended: Sat Dec 16 14:25:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702711512208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702711512208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702711512208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702711512208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702711513238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702711513248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 14:25:13 2023 " "Processing started: Sat Dec 16 14:25:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702711513248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702711513248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702711513248 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702711513318 ""}
{ "Info" "0" "" "Project  = cccv_controller_v4" {  } {  } 0 0 "Project  = cccv_controller_v4" 0 0 "Fitter" 0 0 1702711513328 ""}
{ "Info" "0" "" "Revision = cccv_controller_v4" {  } {  } 0 0 "Revision = cccv_controller_v4" 0 0 "Fitter" 0 0 1702711513328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702711513702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702711513702 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cccv_controller_v4 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"cccv_controller_v4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702711513842 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1702711513862 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1702711513862 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702711514402 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702711514422 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702711515053 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 65 " "No exact pin location assignment(s) for 6 pins of 65 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702711515783 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702711523103 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock~inputCLKENA0 172 global CLKCTRL_G6 " "Clock~inputCLKENA0 with 172 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702711523433 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Set_Button~inputCLKENA0 60 global CLKCTRL_G7 " "Set_Button~inputCLKENA0 with 60 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1702711523433 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702711523433 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702711523433 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver Set_Button~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver Set_Button~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad Set_Button PIN_AA15 " "Refclk input I/O pad Set_Button is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1702711523433 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1702711523433 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1702711523433 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702711523443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702711523633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702711523643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702711523643 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702711523643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702711523643 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702711523653 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "168 " "The Timing Analyzer is analyzing 168 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702711524763 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cccv_controller_v4.sdc " "Synopsys Design Constraints File file not found: 'cccv_controller_v4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702711524773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702711524773 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0  from: datae  to: combout " "Cell: WideNor0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702711524893 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1702711524893 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702711524983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702711524983 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702711524983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702711525823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 DSP block " "Packed 14 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1702711525833 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "14 " "Created 14 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1702711525833 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702711525833 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702711526263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702711529763 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702711531243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:10 " "Fitter placement preparation operations ending: elapsed time is 00:01:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702711600145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702711650645 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702711671495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702711671495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702711673915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X45_Y23 X55_Y34 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34" {  } { { "loc" "" { Generic "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34"} { { 12 { 0 ""} 45 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702711686125 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702711686125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702711713277 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702711713277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702711713287 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.02 " "Total time spent on timing analysis during the Fitter is 12.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702711740747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702711740897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702711746646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702711746656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702711752146 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:37 " "Fitter post-fit operations ending: elapsed time is 00:00:37" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702711777788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/output_files/cccv_controller_v4.fit.smsg " "Generated suppressed messages file D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/output_files/cccv_controller_v4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702711779728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7541 " "Peak virtual memory: 7541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702711784458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 14:29:44 2023 " "Processing ended: Sat Dec 16 14:29:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702711784458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:31 " "Elapsed time: 00:04:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702711784458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:07 " "Total CPU time (on all processors): 00:08:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702711784458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702711784458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702711785458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702711785458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 14:29:45 2023 " "Processing started: Sat Dec 16 14:29:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702711785458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702711785458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702711785458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702711787330 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702711796293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5082 " "Peak virtual memory: 5082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702711796793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 14:29:56 2023 " "Processing ended: Sat Dec 16 14:29:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702711796793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702711796793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702711796793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702711796793 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702711797493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702711797843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702711797843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 14:29:57 2023 " "Processing started: Sat Dec 16 14:29:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702711797843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702711797843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cccv_controller_v4 -c cccv_controller_v4 " "Command: quartus_sta cccv_controller_v4 -c cccv_controller_v4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702711797843 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1702711797923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702711799695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702711799695 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1702711799725 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1702711799725 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "168 " "The Timing Analyzer is analyzing 168 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702711800845 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cccv_controller_v4.sdc " "Synopsys Design Constraints File file not found: 'cccv_controller_v4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702711801325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711801325 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name changing_page:page_nav\|changing_state changing_page:page_nav\|changing_state " "create_clock -period 1.000 -name changing_page:page_nav\|changing_state changing_page:page_nav\|changing_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702711801395 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702711801395 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stage\[1\]\[0\] stage\[1\]\[0\] " "create_clock -period 1.000 -name stage\[1\]\[0\] stage\[1\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702711801395 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Set_Button Set_Button " "create_clock -period 1.000 -name Set_Button Set_Button" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702711801395 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reset Reset " "create_clock -period 1.000 -name Reset Reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702711801395 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702711801395 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0  from: datad  to: combout " "Cell: WideNor0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702711801445 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702711801445 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702711801505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702711801505 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702711801515 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702711801515 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702711801825 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702711801825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -90.505 " "Worst-case setup slack is -90.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -90.505           -3241.986 stage\[1\]\[0\]  " "  -90.505           -3241.986 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.712           -1612.683 Clock  " "  -14.712           -1612.683 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.205             -23.176 Reset  " "   -4.205             -23.176 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.473            -165.020 changing_page:page_nav\|changing_state  " "   -3.473            -165.020 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.259            -114.466 Set_Button  " "   -3.259            -114.466 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711801825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.227 " "Worst-case hold slack is 0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 Clock  " "    0.227               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 Set_Button  " "    0.365               0.000 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 changing_page:page_nav\|changing_state  " "    0.635               0.000 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953               0.000 stage\[1\]\[0\]  " "    0.953               0.000 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.324               0.000 Reset  " "    1.324               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711801865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.671 " "Worst-case recovery slack is -2.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.671            -115.861 Clock  " "   -2.671            -115.861 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711801865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.671 " "Worst-case removal slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 Clock  " "    0.671               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711801865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -136.784 Clock  " "   -2.225            -136.784 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -32.664 Set_Button  " "   -0.394             -32.664 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -26.434 changing_page:page_nav\|changing_state  " "   -0.394             -26.434 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 stage\[1\]\[0\]  " "    0.147               0.000 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 Reset  " "    0.223               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711801875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711801875 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702711802215 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702711802265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702711807975 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0  from: datad  to: combout " "Cell: WideNor0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702711809075 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702711809075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702711809075 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702711809155 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702711809155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -92.726 " "Worst-case setup slack is -92.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -92.726           -3314.029 stage\[1\]\[0\]  " "  -92.726           -3314.029 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.068           -1534.866 Clock  " "  -14.068           -1534.866 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.175             -23.124 Reset  " "   -4.175             -23.124 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.347            -159.546 changing_page:page_nav\|changing_state  " "   -3.347            -159.546 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.267            -114.748 Set_Button  " "   -3.267            -114.748 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711809155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.075 " "Worst-case hold slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 Clock  " "    0.075               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 Set_Button  " "    0.422               0.000 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 changing_page:page_nav\|changing_state  " "    0.629               0.000 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958               0.000 stage\[1\]\[0\]  " "    0.958               0.000 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.261               0.000 Reset  " "    1.261               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711809195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.343 " "Worst-case recovery slack is -2.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.343            -101.168 Clock  " "   -2.343            -101.168 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711809195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.266 " "Worst-case removal slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 Clock  " "    0.266               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711809195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -142.310 Clock  " "   -2.225            -142.310 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -33.052 Set_Button  " "   -0.394             -33.052 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -26.090 changing_page:page_nav\|changing_state  " "   -0.394             -26.090 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 stage\[1\]\[0\]  " "    0.107               0.000 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Reset  " "    0.151               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711809205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711809205 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702711809415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702711809565 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702711815705 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0  from: datad  to: combout " "Cell: WideNor0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702711816795 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702711816795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702711816795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702711816835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702711816835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -50.316 " "Worst-case setup slack is -50.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -50.316           -1766.785 stage\[1\]\[0\]  " "  -50.316           -1766.785 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.207            -985.321 Clock  " "   -9.207            -985.321 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.443             -13.388 Reset  " "   -2.443             -13.388 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761             -79.787 changing_page:page_nav\|changing_state  " "   -1.761             -79.787 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.548             -38.113 Set_Button  " "   -1.548             -38.113 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711816835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 Clock  " "    0.132               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 Set_Button  " "    0.223               0.000 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 changing_page:page_nav\|changing_state  " "    0.289               0.000 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 stage\[1\]\[0\]  " "    0.380               0.000 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 Reset  " "    0.813               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711816875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.890 " "Worst-case recovery slack is -1.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890             -85.239 Clock  " "   -1.890             -85.239 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711816885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.326 " "Worst-case removal slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 Clock  " "    0.326               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711816885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -50.758 Clock  " "   -1.702             -50.758 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304             -18.263 Set_Button  " "   -0.304             -18.263 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.809 Reset  " "   -0.112              -0.809 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 changing_page:page_nav\|changing_state  " "    0.053               0.000 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 stage\[1\]\[0\]  " "    0.199               0.000 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711816885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711816885 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702711817095 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideNor0  from: datad  to: combout " "Cell: WideNor0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702711817895 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702711817895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702711817905 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702711817945 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702711817945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.681 " "Worst-case setup slack is -47.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.681           -1668.305 stage\[1\]\[0\]  " "  -47.681           -1668.305 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.301            -878.061 Clock  " "   -8.301            -878.061 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.148             -11.739 Reset  " "   -2.148             -11.739 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533             -69.845 changing_page:page_nav\|changing_state  " "   -1.533             -69.845 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.304             -32.119 Set_Button  " "   -1.304             -32.119 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711817945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 Clock  " "    0.107               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 Set_Button  " "    0.225               0.000 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 changing_page:page_nav\|changing_state  " "    0.260               0.000 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 stage\[1\]\[0\]  " "    0.456               0.000 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 Reset  " "    0.687               0.000 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711817985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.618 " "Worst-case recovery slack is -1.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.618             -73.117 Clock  " "   -1.618             -73.117 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711817985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.046 " "Worst-case removal slack is 0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 Clock  " "    0.046               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711817995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -50.205 Clock  " "   -1.702             -50.205 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300             -18.069 Set_Button  " "   -0.300             -18.069 Set_Button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151              -1.124 Reset  " "   -0.151              -1.124 Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 changing_page:page_nav\|changing_state  " "    0.079               0.000 changing_page:page_nav\|changing_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 stage\[1\]\[0\]  " "    0.241               0.000 stage\[1\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702711817995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702711817995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702711819615 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702711820025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5597 " "Peak virtual memory: 5597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702711820356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 14:30:20 2023 " "Processing ended: Sat Dec 16 14:30:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702711820356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702711820356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702711820356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702711820356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702711821326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702711821336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 14:30:21 2023 " "Processing started: Sat Dec 16 14:30:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702711821336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702711821336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cccv_controller_v4 -c cccv_controller_v4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702711821336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702711823428 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1702711823658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cccv_controller_v4.vho D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/simulation/modelsim/ simulation " "Generated file cccv_controller_v4.vho in folder \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702711827520 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_6_h6_1100mv_85c_board_slow.mod D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_6_h6_1100mv_85c_board_slow.data " "Generated files \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_6_h6_1100mv_85c_board_slow.mod\" and \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_6_h6_1100mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1702711827590 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_6_h6_1100mv_0c_board_slow.mod D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_6_h6_1100mv_0c_board_slow.data " "Generated files \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_6_h6_1100mv_0c_board_slow.mod\" and \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_6_h6_1100mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1702711827590 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_min_1100mv_0c_board_fast.mod D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_min_1100mv_0c_board_fast.data " "Generated files \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_min_1100mv_0c_board_fast.mod\" and \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_min_1100mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1702711827600 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_min_1100mv_85c_board_fast.mod D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_min_1100mv_85c_board_fast.data " "Generated files \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_min_1100mv_85c_board_fast.mod\" and \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_min_1100mv_85c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1702711827600 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_board.mod D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_board.data " "Generated files \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_board.mod\" and \"D:/Computer Engineering/Mesin Sekuensial (EL202)/code/cccv_controller_v4/timing/stamp//cccv_controller_v4_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1702711827600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5149 " "Peak virtual memory: 5149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702711827890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 14:30:27 2023 " "Processing ended: Sat Dec 16 14:30:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702711827890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702711827890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702711827890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702711827890 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702711828600 ""}
