{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695060812082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695060812082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 15:13:32 2023 " "Processing started: Mon Sep 18 15:13:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695060812082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060812082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pblsd -c pblsd " "Command: quartus_map --read_settings_files=on --write_settings_files=off pblsd -c pblsd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060812082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695060812214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695060812214 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht_dos_caras.v(57) " "Verilog HDL information at dht_dos_caras.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "dht_dos_caras.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht_dos_caras.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695060817250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht_dos_caras.v 1 1 " "Found 1 design units, including 1 entities, in source file dht_dos_caras.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht_dos_caras " "Found entity 1: dht_dos_caras" {  } { { "dht_dos_caras.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht_dos_caras.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817251 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface0_modificada.v(64) " "Verilog HDL information at interface0_modificada.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "interface0_modificada.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/interface0_modificada.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695060817251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface0_modificada.v 1 1 " "Found 1 design units, including 1 entities, in source file interface0_modificada.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface0_modificada " "Found entity 1: interface0_modificada" {  } { { "interface0_modificada.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/interface0_modificada.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainV3.v 1 1 " "Found 1 design units, including 1 entities, in source file mainV3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainV3 " "Found entity 1: mainV3" {  } { { "mainV3.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/mainV3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate_gen " "Found entity 1: baudrate_gen" {  } { { "baudrate_gen.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/baudrate_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817252 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "uart2b.v(17) " "Verilog HDL syntax warning at uart2b.v(17): extra block comment delimiter characters /* within block comment" {  } { { "uart2b.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/uart2b.v" 17 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1695060817252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart2b.v 1 1 " "Found 1 design units, including 1 entities, in source file uart2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart2b " "Found entity 1: uart2b" {  } { { "uart2b.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/uart2b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817253 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "receiver2b.v(20) " "Verilog HDL information at receiver2b.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "receiver2b.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/receiver2b.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695060817253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA receiver2b.v(4) " "Verilog HDL Declaration information at receiver2b.v(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "receiver2b.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/receiver2b.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695060817253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver2b.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver2b " "Found entity 1: receiver2b" {  } { { "receiver2b.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/receiver2b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DHT11.v 1 1 " "Found 1 design units, including 1 entities, in source file DHT11.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "DHT11.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/DHT11.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817254 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmitter3b.v(23) " "Verilog HDL information at transmitter3b.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "transmitter3b.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/transmitter3b.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695060817254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START transmitter3b.v(3) " "Verilog HDL Declaration information at transmitter3b.v(3): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "transmitter3b.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/transmitter3b.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695060817254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA transmitter3b.v(4) " "Verilog HDL Declaration information at transmitter3b.v(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "transmitter3b.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/transmitter3b.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695060817254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter3b.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter3b " "Found entity 1: transmitter3b" {  } { { "transmitter3b.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/transmitter3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817254 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decodificador.v(63) " "Verilog HDL information at decodificador.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "decodificador.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/decodificador.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695060817255 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "decodificador decodificador.v(12) " "Verilog Module Declaration warning at decodificador.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"decodificador\"" {  } { { "decodificador.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/decodificador.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "command COMMAND escalonador.v(35) " "Verilog HDL Declaration information at escalonador.v(35): object \"command\" differs only in case from object \"COMMAND\" in the same scope" {  } { { "escalonador.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/escalonador.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695060817256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escalonador.v 1 1 " "Found 1 design units, including 1 entities, in source file escalonador.v" { { "Info" "ISGN_ENTITY_NAME" "1 escalonador " "Found entity 1: escalonador" {  } { { "escalonador.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/escalonador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface0.v(62) " "Verilog HDL information at interface0.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "interface0.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/interface0.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695060817257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface0.v 1 1 " "Found 1 design units, including 1 entities, in source file interface0.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface0 " "Found entity 1: interface0" {  } { { "interface0.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/interface0.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRIS.v 1 1 " "Found 1 design units, including 1 entities, in source file TRIS.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRIS " "Found entity 1: TRIS" {  } { { "TRIS.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/TRIS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817258 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "main.v(53) " "Verilog HDL Module Instantiation warning at main.v(53): ignored dangling comma in List of Port Connections" {  } { { "main.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/main.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695060817258 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(6) " "Verilog Module Declaration warning at main.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/main.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817258 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "testDeco.v(69) " "Verilog HDL Module Instantiation warning at testDeco.v(69): ignored dangling comma in List of Port Connections" {  } { { "testDeco.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/testDeco.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695060817258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testDeco.v 1 1 " "Found 1 design units, including 1 entities, in source file testDeco.v" { { "Info" "ISGN_ENTITY_NAME" "1 testDeco " "Found entity 1: testDeco" {  } { { "testDeco.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/testDeco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817259 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(57) " "Verilog HDL information at dht.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695060817259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht.v 1 1 " "Found 1 design units, including 1 entities, in source file dht.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht " "Found entity 1: dht" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorMicrossegundo.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorMicrossegundo.v" { { "Info" "ISGN_ENTITY_NAME" "1 geradorMicrossegundo " "Found entity 1: geradorMicrossegundo" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/geradorMicrossegundo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triState.v 1 1 " "Found 1 design units, including 1 entities, in source file triState.v" { { "Info" "ISGN_ENTITY_NAME" "1 triState " "Found entity 1: triState" {  } { { "triState.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/triState.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695060817260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060817260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_endereco decodificador.v(43) " "Verilog HDL Implicit Net warning at decodificador.v(43): created implicit net for \"reg_endereco\"" {  } { { "decodificador.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/decodificador.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainV3 " "Elaborating entity \"mainV3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695060817309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_gen baudrate_gen:baudrate_gen_0 " "Elaborating entity \"baudrate_gen\" for hierarchy \"baudrate_gen:baudrate_gen_0\"" {  } { { "mainV3.v" "baudrate_gen_0" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/mainV3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver2b receiver2b:receiver2b_0 " "Elaborating entity \"receiver2b\" for hierarchy \"receiver2b:receiver2b_0\"" {  } { { "mainV3.v" "receiver2b_0" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/mainV3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "escalonador escalonador:escalonador_0 " "Elaborating entity \"escalonador\" for hierarchy \"escalonador:escalonador_0\"" {  } { { "mainV3.v" "escalonador_0" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/mainV3.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817313 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "escalonador.v(225) " "Verilog HDL Case Statement information at escalonador.v(225): all case item expressions in this case statement are onehot" {  } { { "escalonador.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/escalonador.v" 225 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1695060817317 "|mainV3|escalonador:escalonador_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface0_modificada escalonador:escalonador_0\|interface0_modificada:interface_1 " "Elaborating entity \"interface0_modificada\" for hierarchy \"escalonador:escalonador_0\|interface0_modificada:interface_1\"" {  } { { "escalonador.v" "interface_1" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/escalonador.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817457 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_Rst interface0_modificada.v(25) " "Verilog HDL or VHDL warning at interface0_modificada.v(25): object \"r_Rst\" assigned a value but never read" {  } { { "interface0_modificada.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/interface0_modificada.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695060817457 "|testDeco|interface0_modificada:interface_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorMicrossegundo escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0 " "Elaborating entity \"geradorMicrossegundo\" for hierarchy \"escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\"" {  } { { "interface0_modificada.v" "geradorMicrossegundo_0" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/interface0_modificada.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 geradorMicrossegundo.v(20) " "Verilog HDL assignment warning at geradorMicrossegundo.v(20): truncated value with size 32 to match size of target (6)" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/geradorMicrossegundo.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817458 "|testDeco|interface0_modificada:interface_1|geradorMicrossegundo:geradorMicrossegundo_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0 " "Elaborating entity \"dht\" for hierarchy \"escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0\"" {  } { { "interface0_modificada.v" "dht_0" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/interface0_modificada.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(73) " "Verilog HDL assignment warning at dht.v(73): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817459 "|testDeco|interface0_modificada:interface_1|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(82) " "Verilog HDL assignment warning at dht.v(82): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817460 "|testDeco|interface0_modificada:interface_1|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(91) " "Verilog HDL assignment warning at dht.v(91): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817460 "|testDeco|interface0_modificada:interface_1|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(100) " "Verilog HDL assignment warning at dht.v(100): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817460 "|testDeco|interface0_modificada:interface_1|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(113) " "Verilog HDL assignment warning at dht.v(113): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817460 "|testDeco|interface0_modificada:interface_1|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(128) " "Verilog HDL assignment warning at dht.v(128): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817460 "|testDeco|interface0_modificada:interface_1|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(145) " "Verilog HDL assignment warning at dht.v(145): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817460 "|testDeco|interface0_modificada:interface_1|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht.v(153) " "Verilog HDL assignment warning at dht.v(153): truncated value with size 32 to match size of target (6)" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817460 "|testDeco|interface0_modificada:interface_1|dht:dht_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dht.v(158) " "Verilog HDL assignment warning at dht.v(158): truncated value with size 32 to match size of target (15)" {  } { { "dht.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817460 "|testDeco|interface0_modificada:interface_1|dht:dht_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triState escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0\|triState:tris0 " "Elaborating entity \"triState\" for hierarchy \"escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0\|triState:tris0\"" {  } { { "dht.v" "tris0" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/dht.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface0 escalonador:escalonador_0\|interface0:interface_2 " "Elaborating entity \"interface0\" for hierarchy \"escalonador:escalonador_0\|interface0:interface_2\"" {  } { { "escalonador.v" "interface_2" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/escalonador.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 escalonador:escalonador_0\|interface0:interface_2\|DHT11:ints_dht11 " "Elaborating entity \"DHT11\" for hierarchy \"escalonador:escalonador_0\|interface0:interface_2\|DHT11:ints_dht11\"" {  } { { "interface0.v" "ints_dht11" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/interface0.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRIS escalonador:escalonador_0\|interface0:interface_2\|DHT11:ints_dht11\|TRIS:TRIS_DATA " "Elaborating entity \"TRIS\" for hierarchy \"escalonador:escalonador_0\|interface0:interface_2\|DHT11:ints_dht11\|TRIS:TRIS_DATA\"" {  } { { "DHT11.v" "TRIS_DATA" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/DHT11.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:decodificador_0 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:decodificador_0\"" {  } { { "mainV3.v" "decodificador_0" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/mainV3.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_endereco decodificador.v(43) " "Verilog HDL or VHDL warning at decodificador.v(43): object \"reg_endereco\" assigned a value but never read" {  } { { "decodificador.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/decodificador.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695060817473 "|mainV3|decodificador:decodificador_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 decodificador.v(43) " "Verilog HDL assignment warning at decodificador.v(43): truncated value with size 8 to match size of target (1)" {  } { { "decodificador.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/decodificador.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695060817473 "|mainV3|decodificador:decodificador_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter3b transmitter3b:transmitter3b_0 " "Elaborating entity \"transmitter3b\" for hierarchy \"transmitter3b:transmitter3b_0\"" {  } { { "mainV3.v" "transmitter3b_0" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/mainV3.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060817473 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "READ TRIS_DATA 40 1 " "Port \"READ\" on the entity instantiation of \"TRIS_DATA\" is connected to a signal of width 40. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "DHT11.v" "TRIS_DATA" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/DHT11.v" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695060817531 "|mainV3|escalonador:escalonador_0|interface0:interface_2|DHT11:ints_dht11|TRIS:TRIS_DATA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "READ TRIS_DATA 40 1 " "Port \"READ\" on the entity instantiation of \"TRIS_DATA\" is connected to a signal of width 40. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "DHT11.v" "TRIS_DATA" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/DHT11.v" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695060817531 "|mainV3|escalonador:escalonador_0|interface0:interface_2|DHT11:ints_dht11|TRIS:TRIS_DATA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "READ TRIS_DATA 40 1 " "Port \"READ\" on the entity instantiation of \"TRIS_DATA\" is connected to a signal of width 40. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "DHT11.v" "TRIS_DATA" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/DHT11.v" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695060817532 "|mainV3|escalonador:escalonador_0|interface0:interface_2|DHT11:ints_dht11|TRIS:TRIS_DATA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "READ TRIS_DATA 40 1 " "Port \"READ\" on the entity instantiation of \"TRIS_DATA\" is connected to a signal of width 40. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "DHT11.v" "TRIS_DATA" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/DHT11.v" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695060817532 "|mainV3|escalonador:escalonador_0|interface0:interface_2|DHT11:ints_dht11|TRIS:TRIS_DATA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "READ TRIS_DATA 40 1 " "Port \"READ\" on the entity instantiation of \"TRIS_DATA\" is connected to a signal of width 40. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "DHT11.v" "TRIS_DATA" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/DHT11.v" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695060817533 "|mainV3|escalonador:escalonador_0|interface0:interface_2|DHT11:ints_dht11|TRIS:TRIS_DATA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "READ TRIS_DATA 40 1 " "Port \"READ\" on the entity instantiation of \"TRIS_DATA\" is connected to a signal of width 40. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "DHT11.v" "TRIS_DATA" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/DHT11.v" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1695060817534 "|mainV3|escalonador:escalonador_0|interface0:interface_2|DHT11:ints_dht11|TRIS:TRIS_DATA"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695060819032 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0\|triState:tris0\|read escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0\|always0 " "Converted the fan-out from the tri-state buffer \"escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0\|triState:tris0\|read\" to the node \"escalonador:escalonador_0\|interface0_modificada:interface_1\|dht:dht_0\|always0\" into an OR gate" {  } { { "triState.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/triState.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695060819049 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "escalonador:escalonador_0\|interface0:interface_2\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ escalonador:escalonador_0\|interface0:interface_2\|DHT11:ints_dht11\|always0 " "Converted the fan-out from the tri-state buffer \"escalonador:escalonador_0\|interface0:interface_2\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ\" to the node \"escalonador:escalonador_0\|interface0:interface_2\|DHT11:ints_dht11\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/TRIS.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695060819049 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "escalonador:escalonador_0\|interface0:interface_3\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ escalonador:escalonador_0\|interface0:interface_3\|DHT11:ints_dht11\|always0 " "Converted the fan-out from the tri-state buffer \"escalonador:escalonador_0\|interface0:interface_3\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ\" to the node \"escalonador:escalonador_0\|interface0:interface_3\|DHT11:ints_dht11\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/TRIS.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695060819049 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "escalonador:escalonador_0\|interface0:interface_4\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ escalonador:escalonador_0\|interface0:interface_4\|DHT11:ints_dht11\|always0 " "Converted the fan-out from the tri-state buffer \"escalonador:escalonador_0\|interface0:interface_4\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ\" to the node \"escalonador:escalonador_0\|interface0:interface_4\|DHT11:ints_dht11\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/TRIS.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695060819049 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "escalonador:escalonador_0\|interface0:interface_5\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ escalonador:escalonador_0\|interface0:interface_5\|DHT11:ints_dht11\|always0 " "Converted the fan-out from the tri-state buffer \"escalonador:escalonador_0\|interface0:interface_5\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ\" to the node \"escalonador:escalonador_0\|interface0:interface_5\|DHT11:ints_dht11\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/TRIS.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695060819049 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "escalonador:escalonador_0\|interface0:interface_6\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ escalonador:escalonador_0\|interface0:interface_6\|DHT11:ints_dht11\|always0 " "Converted the fan-out from the tri-state buffer \"escalonador:escalonador_0\|interface0:interface_6\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ\" to the node \"escalonador:escalonador_0\|interface0:interface_6\|DHT11:ints_dht11\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/TRIS.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695060819049 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "escalonador:escalonador_0\|interface0:interface_7\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ escalonador:escalonador_0\|interface0:interface_7\|DHT11:ints_dht11\|always0 " "Converted the fan-out from the tri-state buffer \"escalonador:escalonador_0\|interface0:interface_7\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ\" to the node \"escalonador:escalonador_0\|interface0:interface_7\|DHT11:ints_dht11\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/TRIS.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695060819049 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "escalonador:escalonador_0\|interface0:interface_8\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ escalonador:escalonador_0\|interface0:interface_8\|DHT11:ints_dht11\|always0 " "Converted the fan-out from the tri-state buffer \"escalonador:escalonador_0\|interface0:interface_8\|DHT11:ints_dht11\|TRIS:TRIS_DATA\|READ\" to the node \"escalonador:escalonador_0\|interface0:interface_8\|DHT11:ints_dht11\|always0\" into an OR gate" {  } { { "TRIS.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/TRIS.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695060819049 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1695060819049 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "coluna GND " "Pin \"coluna\" is stuck at GND" {  } { { "mainV3.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/mainV3.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695060819862 "|mainV3|coluna"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695060819862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695060819988 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695060821700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/pblfinalv2/pblfinalv1/output_files/pblsd.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/pblfinalv2/pblfinalv1/output_files/pblsd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060821748 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695060821877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695060821877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2491 " "Implemented 2491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695060822022 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695060822022 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1695060822022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2475 " "Implemented 2475 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695060822022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695060822022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695060822033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 15:13:42 2023 " "Processing ended: Mon Sep 18 15:13:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695060822033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695060822033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695060822033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695060822033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695060822633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695060822633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 15:13:42 2023 " "Processing started: Mon Sep 18 15:13:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695060822633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695060822633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pblsd -c pblsd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pblsd -c pblsd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695060822633 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695060822660 ""}
{ "Info" "0" "" "Project  = pblsd" {  } {  } 0 0 "Project  = pblsd" 0 0 "Fitter" 0 0 1695060822661 ""}
{ "Info" "0" "" "Revision = pblsd" {  } {  } 0 0 "Revision = pblsd" 0 0 "Fitter" 0 0 1695060822661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695060822729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695060822729 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pblsd EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"pblsd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695060822738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695060822801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695060822801 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695060822963 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695060822967 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695060823017 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695060823017 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/pblfinalv2/pblfinalv1/" { { 0 { 0 ""} 0 4689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695060823024 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/pblfinalv2/pblfinalv1/" { { 0 { 0 ""} 0 4691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695060823024 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/pblfinalv2/pblfinalv1/" { { 0 { 0 ""} 0 4693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695060823024 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/pblfinalv2/pblfinalv1/" { { 0 { 0 ""} 0 4695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695060823024 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/pblfinalv2/pblfinalv1/" { { 0 { 0 ""} 0 4697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695060823024 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695060823024 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695060823026 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 16 " "No exact pin location assignment(s) for 7 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695060823577 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pblsd.sdc " "Synopsys Design Constraints File file not found: 'pblsd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695060823931 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695060823931 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695060823951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695060823951 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695060823952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695060824243 ""}  } { { "mainV3.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/mainV3.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/pblfinalv2/pblfinalv1/" { { 0 { 0 ""} 0 4683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695060824243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baudrate_gen:baudrate_gen_0\|tick  " "Automatically promoted node baudrate_gen:baudrate_gen_0\|tick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695060824243 ""}  } { { "baudrate_gen.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/baudrate_gen.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/pblfinalv2/pblfinalv1/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695060824243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal  " "Automatically promoted node escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695060824243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal~0 " "Destination node escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/geradorMicrossegundo.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/pblfinalv2/pblfinalv1/" { { 0 { 0 ""} 0 2952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695060824243 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695060824243 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Downloads/pblfinalv2/pblfinalv1/geradorMicrossegundo.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/pblfinalv2/pblfinalv1/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695060824243 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695060824530 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695060824533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695060824533 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695060824537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695060824541 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695060824546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695060824546 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695060824548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695060824639 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695060824642 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695060824642 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 0 0 7 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 7 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1695060824644 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1695060824644 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1695060824644 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 5 30 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695060824645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 44 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695060824645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695060824645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 42 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695060824645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695060824645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695060824645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695060824645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 6 37 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695060824645 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1695060824645 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1695060824645 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695060824845 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695060824849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695060825601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695060826000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695060826026 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695060829107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695060829108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695060829524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y22 X21_Y32 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y22 to location X21_Y32" {  } { { "loc" "" { Generic "/home/aluno/Downloads/pblfinalv2/pblfinalv1/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y22 to location X21_Y32"} { { 12 { 0 ""} 11 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695060831196 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695060831196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695060833113 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695060833113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695060833115 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.99 " "Total time spent on timing analysis during the Fitter is 0.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695060833235 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695060833252 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695060833531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695060833533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695060833896 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695060834465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/pblfinalv2/pblfinalv1/output_files/pblsd.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/pblfinalv2/pblfinalv1/output_files/pblsd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695060835044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1171 " "Peak virtual memory: 1171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695060835464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 15:13:55 2023 " "Processing ended: Mon Sep 18 15:13:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695060835464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695060835464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695060835464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695060835464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695060836107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695060836107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 15:13:56 2023 " "Processing started: Mon Sep 18 15:13:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695060836107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695060836107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pblsd -c pblsd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pblsd -c pblsd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695060836107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695060836279 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695060836997 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695060837026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695060837125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 15:13:57 2023 " "Processing ended: Mon Sep 18 15:13:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695060837125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695060837125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695060837125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695060837125 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695060837221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695060837697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695060837697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 15:13:57 2023 " "Processing started: Mon Sep 18 15:13:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695060837697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695060837697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pblsd -c pblsd " "Command: quartus_sta pblsd -c pblsd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695060837697 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695060837725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695060837804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695060837805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060837867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060837867 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pblsd.sdc " "Synopsys Design Constraints File file not found: 'pblsd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695060838173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060838173 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695060838182 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrate_gen:baudrate_gen_0\|tick baudrate_gen:baudrate_gen_0\|tick " "create_clock -period 1.000 -name baudrate_gen:baudrate_gen_0\|tick baudrate_gen:baudrate_gen_0\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695060838182 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " "create_clock -period 1.000 -name escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695060838182 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695060838182 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695060838190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695060838190 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695060838191 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695060838194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695060838255 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695060838255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.053 " "Worst-case setup slack is -6.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.053            -438.618 baudrate_gen:baudrate_gen_0\|tick  " "   -6.053            -438.618 baudrate_gen:baudrate_gen_0\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.488           -2881.111 clk  " "   -5.488           -2881.111 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.890            -160.566 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal  " "   -3.890            -160.566 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060838255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 baudrate_gen:baudrate_gen_0\|tick  " "    0.391               0.000 baudrate_gen:baudrate_gen_0\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk  " "    0.393               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal  " "    0.410               0.000 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060838262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695060838263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695060838264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1011.725 clk  " "   -3.000           -1011.725 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -137.495 baudrate_gen:baudrate_gen_0\|tick  " "   -1.285            -137.495 baudrate_gen:baudrate_gen_0\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -66.820 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal  " "   -1.285             -66.820 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060838265 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695060838317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695060838338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695060838749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695060838881 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695060838897 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695060838897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.476 " "Worst-case setup slack is -5.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.476            -396.719 baudrate_gen:baudrate_gen_0\|tick  " "   -5.476            -396.719 baudrate_gen:baudrate_gen_0\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.964           -2583.484 clk  " "   -4.964           -2583.484 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.496            -143.088 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal  " "   -3.496            -143.088 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060838899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 baudrate_gen:baudrate_gen_0\|tick  " "    0.344               0.000 baudrate_gen:baudrate_gen_0\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clk  " "    0.345               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal  " "    0.360               0.000 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060838905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695060838907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695060838908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1011.725 clk  " "   -3.000           -1011.725 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -137.495 baudrate_gen:baudrate_gen_0\|tick  " "   -1.285            -137.495 baudrate_gen:baudrate_gen_0\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -66.820 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal  " "   -1.285             -66.820 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060838910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060838910 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695060838968 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695060839087 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695060839093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695060839093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.474 " "Worst-case setup slack is -2.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.474            -156.854 baudrate_gen:baudrate_gen_0\|tick  " "   -2.474            -156.854 baudrate_gen:baudrate_gen_0\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173           -1027.970 clk  " "   -2.173           -1027.970 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302             -51.589 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal  " "   -1.302             -51.589 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060839095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk  " "    0.177               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 baudrate_gen:baudrate_gen_0\|tick  " "    0.178               0.000 baudrate_gen:baudrate_gen_0\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal  " "    0.185               0.000 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060839103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695060839106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695060839108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -833.731 clk  " "   -3.000            -833.731 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -107.000 baudrate_gen:baudrate_gen_0\|tick  " "   -1.000            -107.000 baudrate_gen:baudrate_gen_0\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal  " "   -1.000             -52.000 escalonador:escalonador_0\|interface0_modificada:interface_1\|geradorMicrossegundo:geradorMicrossegundo_0\|invertedSignal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695060839111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695060839111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695060839433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695060839434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695060839482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 15:13:59 2023 " "Processing ended: Mon Sep 18 15:13:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695060839482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695060839482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695060839482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695060839482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1695060840124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695060840124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 15:14:00 2023 " "Processing started: Mon Sep 18 15:14:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695060840124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695060840124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pblsd -c pblsd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pblsd -c pblsd" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695060840124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1695060840335 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pblsd.vo /home/aluno/Downloads/pblfinalv2/pblfinalv1/simulation/modelsim/ simulation " "Generated file pblsd.vo in folder \"/home/aluno/Downloads/pblfinalv2/pblfinalv1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695060840630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695060840650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 15:14:00 2023 " "Processing ended: Mon Sep 18 15:14:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695060840650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695060840650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695060840650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695060840650 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695060840767 ""}
