#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec 29 13:27:51 2024
# Process ID: 7672
# Current directory: C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.runs/synth_1
# Command line: vivado.exe -log OURCPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OURCPU.tcl
# Log file: C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.runs/synth_1/OURCPU.vds
# Journal file: C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.runs/synth_1\vivado.jou
# Running On        :StevenKlaus
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :42660 MB
# Swap memory       :2684 MB
# Total Virtual     :45345 MB
# Available Virtual :17154 MB
#-----------------------------------------------------------
source OURCPU.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 503.223 ; gain = 198.949
Command: synth_design -top OURCPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Device 21-9227] Part: xc7a35tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34336
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1353.531 ; gain = 445.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OURCPU' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.srcs/sources_1/new/OURCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/openmips_min_sopc.v:40]
INFO: [Synth 8-6157] synthesizing module 'openmips' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/openmips.v:35]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/pc_reg.v:35]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/pc_reg.v:35]
INFO: [Synth 8-6157] synthesizing module 'if_id' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/if_id.v:35]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/if_id.v:35]
INFO: [Synth 8-6157] synthesizing module 'id' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/id.v:35]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/id.v:35]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/regfile.v:35]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/regfile.v:35]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/id_ex.v:35]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/id_ex.v:35]
INFO: [Synth 8-6157] synthesizing module 'ex' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/ex.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/ex.v:35]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/ex_mem.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/ex_mem.v:35]
INFO: [Synth 8-6157] synthesizing module 'mem' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/mem.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/mem.v:35]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/mem_wb.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/mem_wb.v:35]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/hilo_reg.v:35]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/hilo_reg.v:35]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/ctrl.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/ctrl.v:35]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/div.v:35]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/div.v:35]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/openmips.v:35]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/inst_rom.v:35]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/inst_rom.data' is read successfully [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/inst_rom.v:46]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/inst_rom.v:35]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/openmips_min_sopc.v:40]
INFO: [Synth 8-6157] synthesizing module 'ban' [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.srcs/sources_1/new/ben.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.srcs/sources_1/new/ben.v:44]
INFO: [Synth 8-226] default block is never used [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.srcs/sources_1/new/ben.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ban' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.srcs/sources_1/new/ben.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OURCPU' (0#1) [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.srcs/sources_1/new/OURCPU.v:23]
WARNING: [Synth 8-3848] Net hilo_temp_o in module/entity ex does not have driver. [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/ex.v:76]
WARNING: [Synth 8-3848] Net cnt_o in module/entity ex does not have driver. [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/ex.v:77]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/div.v:75]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.sim/div.v:80]
WARNING: [Synth 8-7129] Port rst in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[223] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[222] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[221] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[220] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[219] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[218] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[217] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[216] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[215] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[214] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[213] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[212] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[211] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[210] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[209] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[208] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port rf_data[191] in module ban is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[31] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[3] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[2] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[1] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[0] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[5] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[2] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[1] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[0] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[63] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[62] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[61] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[60] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[59] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[58] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[57] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[56] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[55] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[54] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[53] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[52] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[51] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[50] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[49] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[48] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[47] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[46] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[45] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[44] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[43] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[42] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[41] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[40] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[39] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[38] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[37] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[36] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[35] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[34] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[33] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[32] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[31] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[30] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[29] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[28] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[27] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[26] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[25] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[24] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[23] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[22] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[21] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[20] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[19] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[18] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[17] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[16] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[15] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[14] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[13] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[12] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[11] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[10] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[9] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[8] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[7] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[6] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port hilo_temp_o[5] in module ex is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1484.562 ; gain = 576.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1484.562 ; gain = 576.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1484.562 ; gain = 576.207
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1484.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.srcs/constrs_1/new/lianjie.xdc]
Finished Parsing XDC File [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.srcs/constrs_1/new/lianjie.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.srcs/constrs_1/new/lianjie.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OURCPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OURCPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1587.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1587.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 45    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 5     
	   4 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 5     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 48    
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	 634 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 52    
	   4 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module div.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
 Sort Area is  hilo_temp_0 : 0 0 : 2701 5044 : Used 1 time 0
 Sort Area is  hilo_temp_0 : 0 1 : 2343 5044 : Used 1 time 0
 Sort Area is  hilo_temp_3 : 0 0 : 2339 4365 : Used 1 time 0
 Sort Area is  hilo_temp_3 : 0 1 : 2026 4365 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A'*B'          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ex          | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A'*B' | 17     | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    31|
|3     |DSP48E1 |     3|
|4     |LUT1    |     7|
|5     |LUT2    |    90|
|6     |LUT3    |    21|
|7     |LUT4    |    56|
|8     |LUT5    |   162|
|9     |LUT6    |   311|
|10    |MUXF7   |    28|
|11    |MUXF8   |     8|
|12    |FDRE    |   468|
|13    |IBUF    |     5|
|14    |OBUF    |    24|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1587.047 ; gain = 678.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1587.047 ; gain = 576.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1587.047 ; gain = 678.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1587.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 91e24ed8
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:57 . Memory (MB): peak = 1587.047 ; gain = 1083.824
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1587.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/12074/Desktop/Vivado_Project/project_end/project_end.runs/synth_1/OURCPU.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file OURCPU_utilization_synth.rpt -pb OURCPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 13:29:02 2024...
