{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 23:59:59 2020 " "Info: Processing started: Mon Sep 07 23:59:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 74190Test -c 74190Test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 74190Test -c 74190Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "74190Test EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"74190Test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "Warning: No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QA " "Info: Pin QA not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { QA } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 120 560 736 136 "QA" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { QA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QB " "Info: Pin QB not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { QB } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 136 560 736 152 "QB" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { QB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QC " "Info: Pin QC not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { QC } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 152 560 736 168 "QC" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { QC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QD " "Info: Pin QD not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { QD } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 168 560 736 184 "QD" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { QD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MXMN " "Info: Pin MXMN not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { MXMN } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 184 560 736 200 "MXMN" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MXMN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RCON " "Info: Pin RCON not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { RCON } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 200 560 736 216 "RCON" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RCON } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DNUP " "Info: Pin DNUP not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { DNUP } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 200 272 440 216 "DNUP" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DNUP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { CLK } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GN " "Info: Pin GN not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { GN } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 184 272 440 200 "GN" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A " "Info: Pin A not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { A } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 120 272 440 136 "A" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDN " "Info: Pin LDN not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { LDN } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 104 272 440 120 "LDN" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B " "Info: Pin B not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { B } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 136 272 440 152 "B" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Info: Pin C not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { C } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 152 272 440 168 "C" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Info: Pin D not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { D } } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 168 272 440 184 "D" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK Global clock in PIN 29 " "Info: Automatically promoted some destinations of signal \"CLK\" to use Global clock in PIN 29" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "74190:inst\|58 " "Info: Destination \"74190:inst\|58\" may be non-global or may not use global clock" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "LDN Global clock in PIN 28 " "Info: Automatically promoted signal \"LDN\" to use Global clock in PIN 28" {  } { { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 104 272 440 120 "LDN" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 6 6 0 " "Info: Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 6 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register 74190:inst\|51 register 74190:inst\|49 -1.545 ns " "Info: Slack time is -1.545 ns between source register \"74190:inst\|51\" and destination register \"74190:inst\|49\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.199 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns 74190:inst\|49 2 REG Unassigned 7 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74190:inst\|49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { CLK 74190:inst|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.199 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns 74190:inst\|49 2 REG Unassigned 7 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74190:inst\|49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { CLK 74190:inst|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.199 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns 74190:inst\|51 2 REG Unassigned 6 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74190:inst\|51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { CLK 74190:inst|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.199 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns 74190:inst\|51 2 REG Unassigned 6 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74190:inst\|51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { CLK 74190:inst|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "74190Test.bdf" "" { Schematic "F:/VHDL/74190/74190Test.bdf" { { 216 272 440 232 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.284 ns - Longest register register " "Info: - Longest register to register delay is 2.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst\|51 1 REG Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74190:inst\|51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 0.729 ns 74190:inst\|57 2 COMB Unassigned 2 " "Info: 2: + IC(0.615 ns) + CELL(0.114 ns) = 0.729 ns; Loc. = Unassigned; Fanout = 2; COMB Node = '74190:inst\|57'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { 74190:inst|51 74190:inst|57 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 1.382 ns 74190:inst\|63~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.539 ns) + CELL(0.114 ns) = 1.382 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74190:inst\|63~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { 74190:inst|57 74190:inst|63~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 552 688 752 592 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.309 ns) 2.284 ns 74190:inst\|49 4 REG Unassigned 7 " "Info: 4: + IC(0.593 ns) + CELL(0.309 ns) = 2.284 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74190:inst\|49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { 74190:inst|63~0 74190:inst|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.51 % ) " "Info: Total cell delay = 0.537 ns ( 23.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.747 ns ( 76.49 % ) " "Info: Total interconnect delay = 1.747 ns ( 76.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { 74190:inst|51 74190:inst|57 74190:inst|63~0 74190:inst|49 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { 74190:inst|51 74190:inst|57 74190:inst|63~0 74190:inst|49 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.284 ns register register " "Info: Estimated most critical path is register to register delay of 2.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst\|51 1 REG LAB_X8_Y22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y22; Fanout = 6; REG Node = '74190:inst\|51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 0.729 ns 74190:inst\|57 2 COMB LAB_X8_Y22 2 " "Info: 2: + IC(0.615 ns) + CELL(0.114 ns) = 0.729 ns; Loc. = LAB_X8_Y22; Fanout = 2; COMB Node = '74190:inst\|57'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { 74190:inst|51 74190:inst|57 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 1.382 ns 74190:inst\|63~0 3 COMB LAB_X8_Y22 1 " "Info: 3: + IC(0.539 ns) + CELL(0.114 ns) = 1.382 ns; Loc. = LAB_X8_Y22; Fanout = 1; COMB Node = '74190:inst\|63~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { 74190:inst|57 74190:inst|63~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 552 688 752 592 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.309 ns) 2.284 ns 74190:inst\|49 4 REG LAB_X8_Y22 7 " "Info: 4: + IC(0.593 ns) + CELL(0.309 ns) = 2.284 ns; Loc. = LAB_X8_Y22; Fanout = 7; REG Node = '74190:inst\|49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { 74190:inst|63~0 74190:inst|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.51 % ) " "Info: Total cell delay = 0.537 ns ( 23.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.747 ns ( 76.49 % ) " "Info: Total interconnect delay = 1.747 ns ( 76.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { 74190:inst|51 74190:inst|57 74190:inst|63~0 74190:inst|49 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X9_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X9_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/VHDL/74190/74190Test.fit.smsg " "Info: Generated suppressed messages file F:/VHDL/74190/74190Test.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 00:00:00 2020 " "Info: Processing ended: Tue Sep 08 00:00:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
