This is just a demonstration of what
[sleigh-rs](https://github.com/rbran/sleigh-rs) and
[sleigh2rust](https://github.com/rbran/sleigh2rust) are able to accomplish.

The code in each folder was generated by parsing the sleigh files from
[ghidra](https://github.com/NationalSecurityAgency/ghidra) using
[sleigh-rs](https://github.com/rbran/sleigh-rs), then generating the rust code
with [sleigh2rust](https://github.com/rbran/sleigh2rust).
The [sleigh3test](https://github.com/rbran/sleigh3test) uses this crate to
execute basic disassembly tests.

This project still in an early PoC (Proof-of-Concept) stage.

Each CPU is located in its own crate, they are compiled as dylib.

The create dyn-test includes multiple tests that will load and test
each cpu architecture.

The objective of this project is to implement an MVP disassembler/emulator.
Currently the code generated is unecessarelly verbose and slow, because this is
not the goal at this stage of the project.

List of CPUs and variants:

âœ…: Implemented
ðŸš§: Under Construction

|Family|Variant|Disassembler|
|------|-------|------------|
|68000|68020|âœ…|
|68000|68030|âœ…|
|68000|68040|âœ…|
|68000|coldfire|âœ…|
|HCS12|HCS12|âœ…|
|Atmel|avr8|âœ…|
|Atmel|avr8e|âœ…|
|Atmel|avr32a|ðŸš§|
|Atmel|avr8xmega|ðŸš§|
|Atmel|avr8eind|ðŸš§|
|8048|8048|ðŸš§|
|PA-RISC|pa-risc32be|âœ…|
|RISCV|riscv.ilp32d|âœ…|
|RISCV|riscv.lp64d|âœ…|
|V850|V850|âœ…|
|6502|6502|âœ…|
|6502|65c02|âœ…|
|CR16|CR16B|âœ…|
|CR16|CR16C|âœ…|
|Z80|z80|âœ…|
|Z80|z180|âœ…|
|HCS08|HC05|âœ…|
|HCS08|HC08|âœ…|
|HCS08|HCS08|âœ…|
|tricore|tricore|âœ…|
|MC6800|6805|âœ…|
|MC6800|6809|âœ…|
|MC6800|H6309|âœ…|
|MCS96|MCS96|âœ…|
|TI_MSP430|TI_MSP430|ðŸš§|
|TI_MSP430|TI_MSP430X|ðŸš§|
|CP1600|CP1600|âœ…|
|M8C|m8c|âœ…|
|8051|8051|âœ…|
|8051|80251|âœ…|
|8051|80390|âœ…|
|8051|mx51|âœ…|
|8085|8085|âœ…|
|MIPS|mips32be|âœ…|
|MIPS|mips32le|âœ…|
|MIPS|mips32R6be|âœ…|
|MIPS|mips32R6le|âœ…|
|MIPS|mips64be|âœ…|
|MIPS|mips64le|âœ…|
|AARCH64|AARCH64|âœ…|
|AARCH64|AARCH64BE|âœ…|
|AARCH64|AARCH64_AppleSilicon|âœ…|
|JVM|JVM|âœ…|
|Dalvik|Dalvik_Base|âœ…|
|Dalvik|Dalvik_ODEX_KitKat|âœ…|
|Dalvik|Dalvik_DEX_KitKat|âœ…|
|Dalvik|Dalvik_DEX_Lollipop|âœ…|
|Dalvik|Dalvik_DEX_Marshmallow|âœ…|
|Dalvik|Dalvik_DEX_Nougat|âœ…|
|Dalvik|Dalvik_DEX_Oreo|âœ…|
|Dalvik|Dalvik_DEX_Pie|âœ…|
|Dalvik|Dalvik_DEX_Android10|âœ…|
|Dalvik|Dalvik_DEX_Android11|âœ…|
|Dalvik|Dalvik_DEX_Android12|âœ…|
|PowerPC|ppc_32_be|âœ…|
|PowerPC|ppc_32_le|âœ…|
|PowerPC|ppc_32_quicciii_be|âœ…|
|PowerPC|ppc_32_quicciii_le|âœ…|
|PowerPC|ppc_32_4xx_be|âœ…|
|PowerPC|ppc_32_4xx_le|âœ…|
|PowerPC|ppc_64_be|âœ…|
|PowerPC|ppc_64_le|âœ…|
|PowerPC|ppc_64_isa_be|âœ…|
|PowerPC|ppc_64_isa_le|âœ…|
|PowerPC|ppc_64_isa_altivec_be|âœ…|
|PowerPC|ppc_64_isa_altivec_le|âœ…|
|PowerPC|ppc_64_isa_altivec_vle_be|âœ…|
|PowerPC|ppc_64_isa_vle_be|âœ…|
|x86|x86|âœ…|
|x86|x86_64|âœ…|
|Sparc|SparcV9_32|âœ…|
|Sparc|SparcV9_64|âœ…|
|ARM|ARM4_be|âœ…|
|ARM|ARM4_le|âœ…|
|ARM|ARM4t_be|âœ…|
|ARM|ARM4t_le|âœ…|
|ARM|ARM5_be|âœ…|
|ARM|ARM5_le|âœ…|
|ARM|ARM5t_be|âœ…|
|ARM|ARM5t_le|âœ…|
|ARM|ARM6_be|âœ…|
|ARM|ARM6_le|âœ…|
|ARM|ARM7_be|âœ…|
|ARM|ARM7_le|âœ…|
|ARM|ARM8_be|âœ…|
|ARM|ARM8_le|âœ…|
|SuperH4|SuperH4_be|âœ…|
|SuperH4|SuperH4_le|âœ…|
|SuperH|sh-1|âœ…|
|SuperH|sh-2|âœ…|
|SuperH|sh-2a|âœ…|
|Toy|toy_builder_be_align2|âœ…|
|Toy|toy_builder_le_align2|âœ…|
|Toy|toy_builder_le|âœ…|
|Toy|toy_be_posStack|âœ…|
|Toy|toy_builder_be|âœ…|
|Toy|toy_wsz_be|âœ…|
|Toy|toy_wsz_le|âœ…|
|Toy|toy_be|âœ…|
|Toy|toy_le|âœ…|
|Toy|toy64_be|âœ…|
|Toy|toy64_le|âœ…|
|Toy|toy64_be_harvard|âœ…|
|PIC|pic12c5xx|âœ…|
|PIC|pic16c5x|âœ…|
|PIC|pic16|âœ…|
|PIC|pic16f|âœ…|
|PIC|pic17c7xx|âœ…|
|PIC|pic18|âœ…|
|PIC|PIC24E|âœ…|
|PIC|PIC24F|âœ…|
|PIC|PIC24H|âœ…|
|PIC|dsPIC30F|âœ…|
|PIC|dsPIC33C|âœ…|
|PIC|dsPIC33E|âœ…|
|PIC|dsPIC33F|âœ…|
