
---------- Begin Simulation Statistics ----------
simSeconds                                  10.838275                       # Number of seconds simulated (Second)
simTicks                                 10838275061249                       # Number of ticks simulated (Tick)
finalTick                                10838275061249                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  81019.87                       # Real time elapsed on the host (Second)
hostTickRate                                133773046                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   11825672                       # Number of bytes of host memory used (Byte)
simInsts                                  17410026598                       # Number of instructions simulated (Count)
simOps                                    28975755788                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   214886                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     357638                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                      34627076874                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.988916                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.502786                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                     29014853559                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     9834                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                    29004489288                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  28321                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             39107599                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          47966218                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                4335                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples         34601601717                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.838241                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.609250                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0               24423353876     70.58%     70.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                3059544908      8.84%     79.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                2088454638      6.04%     85.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                1689020987      4.88%     90.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                1426482569      4.12%     94.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                 919805604      2.66%     97.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                 631484297      1.83%     98.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                 300530639      0.87%     99.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  62924199      0.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total           34601601717                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 7830318      3.93%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     63      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      6      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      3.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              142347855     71.38%     75.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite              49237325     24.69%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             15284      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              672      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       510339      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu   16979037231     58.54%     58.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     97982380      0.34%     58.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          4737      0.00%     58.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd    572625019      1.97%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1118      0.00%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          116      0.00%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu    192458142      0.66%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1586      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc    190963712      0.66%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     95906801      0.33%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt    285612792      0.98%     63.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      1250033      0.00%     63.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     94657874      0.33%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead   5921779941     20.42%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite   3711464123     12.80%     97.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead    667462873      2.30%     99.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite    192770471      0.66%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total    29004489288                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.837625                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           199431523                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006876                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads              88222601596                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites             26758743680                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses     26707980937                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                4587438541                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites               2295857332                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses       2293564579                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                 26909683207                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                   2293727265                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   2406582                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           10188                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        25475157                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads     6591754785                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores    3905422496                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads   3221157688                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores    934846544                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return     875626408     40.33%     40.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect    875384516     40.32%     80.65% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         4105      0.00%     80.65% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    412816318     19.01%     99.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      5218155      0.24%     99.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      2194578      0.10%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total     2171244080                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      2021739     41.10%     41.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      1782425     36.24%     77.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect         1523      0.03%     77.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       943128     19.17%     96.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       162241      3.30%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         7599      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       4918655                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          855      0.22%      0.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        16203      4.23%      4.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          312      0.08%      4.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       362817     94.80%     99.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         2044      0.53%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          468      0.12%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       382699                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return    873604669     40.33%     40.33% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect    873602091     40.33%     80.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         2582      0.00%     80.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    411873189     19.01%     99.67% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      5055914      0.23%     99.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      2186979      0.10%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total   2166325424                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return          760      0.21%      0.21% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        10790      2.95%      3.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          265      0.07%      3.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       352776     96.35%     99.57% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1134      0.31%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          427      0.12%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       366152                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     22452602      1.03%      1.03% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB   1270970146     58.54%     59.57% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS    875626403     40.33%     99.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      2194929      0.10%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total   2171244080                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        83524     21.85%     21.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       297925     77.92%     99.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          855      0.22%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           21      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       382325                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         412816318                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken    390405647                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            382699                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          24239                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        85362                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        297337                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups           2171244080                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                83727                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits              1279704354                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.589388                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           25762                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         2198683                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            2194929                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3754                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return    875626408     40.33%     40.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect    875384516     40.32%     80.65% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         4105      0.00%     80.65% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    412816318     19.01%     99.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      5218155      0.24%     99.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      2194578      0.10%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total   2171244080                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return    875626334     98.22%     98.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        24218      0.00%     98.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         3958      0.00%     98.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     13688137      1.54%     99.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         2501      0.00%     99.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      2194578      0.25%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total     891539726                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        16203     19.35%     19.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     19.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        65480     78.21%     97.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         2044      2.44%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        83727                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        16203     19.35%     19.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     19.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        65480     78.21%     97.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         2044      2.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        83727                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      2198683                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      2194929                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3754                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          780                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      2199463                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes            877410360                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops              877410356                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            3805687                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used              873604669                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct           873603909                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect               760                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        39020811                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            5499                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            366154                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples  34596117635                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.837544                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.152284                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0     27804848059     80.37%     80.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1      2189031722      6.33%     86.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2       596834177      1.73%     88.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3       814612751      2.35%     90.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4       157790676      0.46%     91.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5       288177695      0.83%     92.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6       222263524      0.64%     92.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7       436887112      1.26%     93.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8      2085671919      6.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total  34596117635                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        3510                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls             873604673                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       505397      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu  16960489580     58.53%     58.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     97975255      0.34%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         4053      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd    572290348      1.98%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          416      0.00%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          116      0.00%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu    192346678      0.66%     61.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     61.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         1480      0.00%     61.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc    190886593      0.66%     62.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     95897856      0.33%     62.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt    285469440      0.99%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      1248000      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     94648320      0.33%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     63.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead   5915905999     20.42%     84.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite   3708320237     12.80%     97.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead    667034013      2.30%     99.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite    192732007      0.67%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total  28975755788                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples    2085671919                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts          17410026598                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps            28975755788                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP    17410026598                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP      28975755788                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.988916                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.502786                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs        10483992256                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts         2292555966                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts       27727579313                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts       6582940012                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts      3901052244                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       505397      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu  16960489580     58.53%     58.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     97975255      0.34%     58.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         4053      0.00%     58.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd    572290348      1.98%     60.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     60.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     60.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     60.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     60.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     60.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          116      0.00%     60.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu    192346678      0.66%     61.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1480      0.00%     61.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc    190886593      0.66%     62.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     95897856      0.33%     62.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt    285469440      0.99%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      1248000      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     94648320      0.33%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     63.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead   5915905999     20.42%     84.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite   3708320237     12.80%     97.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead    667034013      2.30%     99.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite    192732007      0.67%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total  28975755788                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl   2166325424                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl   1290531194                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl    875794230                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    411873189                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl   1754452235                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall    873604673                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn    873604669                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data     6017446951                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        6017446951                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data    6017446951                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       6017446951                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    147970531                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       147970531                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    147970531                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      147970531                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 8315316223905                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 8315316223905                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 8315316223905                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 8315316223905                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data   6165417482                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total    6165417482                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data   6165417482                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total   6165417482                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.024000                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.024000                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.024000                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.024000                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 56195.758491                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 56195.758491                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 56195.758491                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 56195.758491                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2451481                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        31387                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         7732                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           39                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     317.056518                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   804.794872                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     16721448                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          16721448                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       387183                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        387183                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       387183                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       387183                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    147583348                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    147583348                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    147583348                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    147583348                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 8204521980672                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 8204521980672                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 8204521980672                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 8204521980672                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.023937                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.023937                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.023937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.023937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 55592.464135                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 55592.464135                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 55592.464135                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55592.464135                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              147582833                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         1752                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         1752                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      1368749                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      1368749                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         1755                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         1755                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.001709                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.001709                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 456249.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 456249.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrHits::cpu.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      5269668                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      5269668                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.000570                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.000570                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      5269668                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      5269668                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         1755                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         1755                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         1755                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         1755                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data   2120077997                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      2120077997                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    144288974                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     144288974                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 6859244298638                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 6859244298638                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data   2264366971                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   2264366971                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.063722                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.063722                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 47538.242934                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 47538.242934                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       377417                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       377417                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data    143911557                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total    143911557                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 6750883596913                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 6750883596913                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.063555                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.063555                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 46909.947593                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 46909.947593                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data   3897368954                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total     3897368954                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      3681557                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      3681557                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 1456071925267                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 1456071925267                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data   3901050511                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total   3901050511                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000944                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000944                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 395504.381778                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 395504.381778                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         9766                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         9766                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3671791                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3671791                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 1453638383759                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 1453638383759                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000941                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000941                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 395893.552699                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 395893.552699                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.987445                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           6165033807                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          147583345                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              41.773235                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             1619149                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.987445                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          118                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          358                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        12478425329                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       12478425329                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles               1356422826                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles           29314030467                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                2076470569                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles            1853785457                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 892398                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved           1270480876                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 19176                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts            29025209603                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 93363                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts         29002082706                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches       2168658750                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts      6588790405                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts     3903705191                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.837555                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     2966749220                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites    5585255192                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads     1915265014                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites    1816671892                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads   33847629396                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites  20695339532                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs       10492495596                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads  14252354026                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches         2148791478                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                   31765798447                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1822512                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2389                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         21531                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          243                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                2831326965                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                231554                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples        34601601717                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.839199                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.208114                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0              29187170662     84.35%     84.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                419988908      1.21%     85.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                675433377      1.95%     87.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                673144725      1.95%     89.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                569024253      1.64%     91.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                378990573      1.10%     92.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                126915245      0.37%     92.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                252677962      0.73%     93.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8               2318256012      6.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total          34601601717                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts           17447797474                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.503877                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches         2171244080                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.062704                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles   2834867851                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     2831300192                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        2831300192                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    2831300192                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       2831300192                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        26773                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           26773                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        26773                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          26773                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  17621928794                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  17621928794                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  17621928794                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  17621928794                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   2831326965                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    2831326965                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   2831326965                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   2831326965                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 658197.766182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 658197.766182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 658197.766182                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 658197.766182                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        29283                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           66                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     443.681818                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        22388                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             22388                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         3869                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          3869                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         3869                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         3869                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        22904                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        22904                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        22904                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        22904                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst  13438705391                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  13438705391                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst  13438705391                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  13438705391                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 586740.542744                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 586740.542744                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 586740.542744                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 586740.542744                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  22388                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   2831300192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      2831300192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        26773                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         26773                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  17621928794                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  17621928794                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   2831326965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   2831326965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 658197.766182                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 658197.766182                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         3869                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         3869                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        22904                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        22904                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst  13438705391                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  13438705391                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 586740.542744                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 586740.542744                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.984178                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           2831323095                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              22903                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           123622.368030                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              436635                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.984178                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999969                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999969                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          111                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          217                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         5662676833                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        5662676833                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    892398                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                 4264921383                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                659784045                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts            29014863393                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                14494                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts               6591754785                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts              3905422496                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  3443                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  94648751                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                540142768                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         639364                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         299771                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        81352                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               381123                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit              29001757656                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount             29001545516                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst               19098117503                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst               27882538505                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.837540                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.684949                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                  4324376584                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 8814773                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               101579                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              639364                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                4370252                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                11404                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   6578                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples         6582940012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.661799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           398.106513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9             6438794216     97.81%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                43170      0.00%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29            130586997      1.98%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 4999      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1180      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 7785      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1825      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  130      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 9256      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    9      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 10      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 28      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                318      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                128      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                230      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 95      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                150      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                106      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                316      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                347      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 98      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                116      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                434      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                464      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                164      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 90      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 53      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                187      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                210      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 59      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         13486842      0.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value          2042198                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total           6582940012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses              6588772686                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses              3903705256                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                  10098941                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    114163                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              2831329361                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      6994                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 892398                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles               2072238937                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              7037676360                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        1117934                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                3115650236                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles           22374025852                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts            29020643471                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               3754680                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents             2714504428                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents            13819724609                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents             5577359285                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands         36209369310                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                 83900183098                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups              33872936681                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                1916227209                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps           36150412145                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 58957156                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     286                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 274                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts               11469736064                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                      61524847824                       # The number of ROB reads (Count)
system.cpu.rob.writes                     58035052702                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts              17410026598                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                28975755788                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  2740                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  15779                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data              130852049                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                 130867828                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 15779                       # number of overall hits (Count)
system.l2.overallHits::cpu.data             130852049                       # number of overall hits (Count)
system.l2.overallHits::total                130867828                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 7094                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             16731296                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                16738390                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                7094                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            16731296                       # number of overall misses (Count)
system.l2.overallMisses::total               16738390                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst     13312434620                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    7205478457411                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       7218790892031                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst    13312434620                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   7205478457411                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      7218790892031                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              22873                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data          147583345                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total             147606218                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             22873                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data         147583345                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total            147606218                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.310147                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.113368                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.113399                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.310147                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.113368                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.113399                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 1876576.630956                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 430658.716301                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    431271.519664                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 1876576.630956                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 430658.716301                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   431271.519664                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              3583811                       # number of writebacks (Count)
system.l2.writebacks::total                   3583811                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             7093                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         16731296                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            16738389                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            7093                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        16731296                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           16738389                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst  13265225263                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 7098139567658                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   7111404792921                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst  13265225263                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 7098139567658                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  7111404792921                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.310104                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.113368                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.113399                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.310104                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.113368                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.113399                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 1870185.431129                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 424243.260514                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 424855.987809                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 1870185.431129                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 424243.260514                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 424855.987809                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       16713368                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          191                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            191                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst           15779                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              15779                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          7094                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             7094                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst  13312434620                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  13312434620                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        22873                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          22873                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.310147                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.310147                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 1876576.630956                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 1876576.630956                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         7093                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         7093                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst  13265225263                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  13265225263                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.310104                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.310104                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 1870185.431129                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 1870185.431129                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             418748                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                418748                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          3253041                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             3253041                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 1447154163177                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   1447154163177                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        3671789                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           3671789                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.885955                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.885955                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 444861.950150                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 444861.950150                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      3253041                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         3253041                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 1426285330255                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 1426285330255                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.885955                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.885955                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 438446.773421                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 438446.773421                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data      130433301                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total         130433301                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     13478255                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        13478255                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 5758324294234                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 5758324294234                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data    143911556                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total     143911556                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.093657                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.093657                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 427230.698205                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 427230.698205                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     13478255                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     13478255                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 5671854237403                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 5671854237403                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.093657                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.093657                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 420815.175066                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 420815.175066                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        41316                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         41316                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data             4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data        41316                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        41316                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        34755                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        34755                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.250000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        34755                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        34755                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        22380                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            22380                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        22380                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        22380                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     16721448                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         16721448                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     16721448                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     16721448                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32749.717309                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    295211132                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   16746136                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      17.628612                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      15.978456                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        10.847679                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32722.891175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.998623                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999442                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   39                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  295                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  855                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 5984                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                25595                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                 2378436736                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                2378436736                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           453888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data       1070802944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total          1071256832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       453888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          453888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks    229363904                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total        229363904                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              7092                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data          16731296                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total             16738388                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks        3583811                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total             3583811                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst               41878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            98798281                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               98840159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst           41878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total              41878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         21162399                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              21162399                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         21162399                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst              41878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           98798281                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             120002558                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            13485347                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       3583811                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13121537                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3253041                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3253041                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       13485347                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     50182125                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     50182125                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                50182125                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   1300620736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total   1300620736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1300620736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           16738389                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 16738389    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             16738389                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        149112573952                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       220495133959                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       33443737                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     16705423                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp          143934459                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     20305259                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        22388                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict        143990942                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                4                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           3671789                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          3671789                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          22904                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq     143911556                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        68164                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    442749531                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              442817695                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2896640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  10515506752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total             10518403392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        16713399                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 229365888                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         164319621                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000051                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.007149                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               164311223     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    8398      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           164319621                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 10838275061249                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       102882832698                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          21577677                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy      138580762831                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     295211474                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests    147605224                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            8235                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         8235                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
