// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/27/2024 15:42:47"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	KEY,
	SW,
	LEDR,
	CLOCK_50M,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	[1:0] KEY;
input 	[1:0] SW;
output 	[10:0] LEDR;
input 	CLOCK_50M;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	[7:0] HEX6;
output 	[7:0] HEX7;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[7]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[7]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[7]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[7]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50M	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CPU_v.sdo");
// synopsys translate_on

wire \U3|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \U3|Mult0|auto_generated|mac_out2~0 ;
wire \U3|Mult0|auto_generated|mac_out2~1 ;
wire \U3|Mult0|auto_generated|mac_out2~2 ;
wire \U3|Mult0|auto_generated|mac_out2~3 ;
wire \U3|Mult0|auto_generated|mac_out2~4 ;
wire \U3|Mult0|auto_generated|mac_out2~5 ;
wire \U3|Mult0|auto_generated|mac_out2~6 ;
wire \U3|Mult0|auto_generated|mac_out2~7 ;
wire \U3|Mult0|auto_generated|mac_out2~8 ;
wire \U3|Mult0|auto_generated|mac_out2~9 ;
wire \U3|Mult0|auto_generated|mac_out2~10 ;
wire \U3|Mult0|auto_generated|mac_out2~11 ;
wire \U3|Mult0|auto_generated|mac_out2~12 ;
wire \U3|Mult0|auto_generated|mac_out2~13 ;
wire \U3|Mult0|auto_generated|mac_out2~14 ;
wire \U3|Mult0|auto_generated|mac_out2~15 ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX6[7]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \HEX7[7]~output_o ;
wire \CLOCK_50M~input_o ;
wire \CLOCK_50M~inputclkctrl_outclk ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \U1|Q~0_combout ;
wire \U1|Q~q ;
wire \U1|Q~clkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \U2|Q~0_combout ;
wire \U2|Q~feeder_combout ;
wire \U2|Q~q ;
wire \U2|Q~clkctrl_outclk ;
wire \U5|Q[0]~12_combout ;
wire \U5|Q[1]~4_combout ;
wire \U5|Q[1]~5 ;
wire \U5|Q[2]~6_combout ;
wire \U5|Q[2]~7 ;
wire \U5|Q[3]~8_combout ;
wire \U5|Q[3]~9 ;
wire \U5|Q[4]~10_combout ;
wire \SW[1]~input_o ;
wire \U3|Tstep_D.T1~0_combout ;
wire \U3|Tstep_Q.T1~q ;
wire \U3|DINout~0_combout ;
wire \U3|Tstep_D.T2~0_combout ;
wire \U3|Tstep_Q.T2~q ;
wire \U3|Tstep_Q.T3~q ;
wire \U3|Selector25~0_combout ;
wire \U3|Selector0~0_combout ;
wire \U3|Selector0~1_combout ;
wire \U3|Tstep_Q.T0~q ;
wire \U3|WideOr2~0_combout ;
wire \U3|Selector18~0_combout ;
wire \U3|Selector21~0_combout ;
wire \U3|Selector13~2_combout ;
wire \U3|Selector9~6_combout ;
wire \U3|Selector9~2_combout ;
wire \U3|Selector13~3_combout ;
wire \U3|Selector9~3_combout ;
wire \U3|Selector13~5_combout ;
wire \U3|Selector13~4_combout ;
wire \U3|Selector11~0_combout ;
wire \U3|Selector9~5_combout ;
wire \U3|Selector9~4_combout ;
wire \U3|Selector11~1_combout ;
wire \U3|Selector11~2_combout ;
wire \U3|Selector11~3_combout ;
wire \U3|Selector12~1_combout ;
wire \U3|Selector9~9_combout ;
wire \U3|Selector12~0_combout ;
wire \U3|Selector12~2_combout ;
wire \U3|Selector10~0_combout ;
wire \U3|Selector14~0_combout ;
wire \U3|Selector14~1_combout ;
wire \U3|Equal4~0_combout ;
wire \U3|Selector10~3_combout ;
wire \U3|BusWires[0]~0_combout ;
wire \U3|Equal0~1_combout ;
wire \U3|Selector10~2_combout ;
wire \U3|Selector10~1_combout ;
wire \U3|Equal0~2_combout ;
wire \U3|Selector16~0_combout ;
wire \U3|Selector16~1_combout ;
wire \U3|Selector9~7_combout ;
wire \U3|Selector9~8_combout ;
wire \U3|Selector15~1_combout ;
wire \U3|Selector15~0_combout ;
wire \U3|Selector15~2_combout ;
wire \U3|Equal2~0_combout ;
wire \U3|Equal4~1_combout ;
wire \U3|Selector23~0_combout ;
wire \U3|Equal0~0_combout ;
wire \U3|Equal6~0_combout ;
wire \U3|Equal6~1_combout ;
wire \U3|BusWires[0]~7_combout ;
wire \U3|Selector24~0_combout ;
wire \U3|Equal5~0_combout ;
wire \U3|Equal5~1_combout ;
wire \U3|Selector22~0_combout ;
wire \U3|Equal7~0_combout ;
wire \U3|Equal7~1_combout ;
wire \U3|BusWires[0]~6_combout ;
wire \U3|Jout~0_combout ;
wire \U3|Din~0_combout ;
wire \U3|BusWires[1]~16_combout ;
wire \U3|BusWires[1]~17_combout ;
wire \U3|Hout~0_combout ;
wire \U3|Decoder15~0_combout ;
wire \U3|Add0~1_combout ;
wire \U3|reg_A|Q[1]~feeder_combout ;
wire \U3|Ain~0_combout ;
wire \U3|reg_A|Q[0]~feeder_combout ;
wire \U3|Add0~0_combout ;
wire \U3|reg_G|Q[0]~11_cout ;
wire \U3|reg_G|Q[0]~13 ;
wire \U3|reg_G|Q[1]~14_combout ;
wire \U3|Gin~0_combout ;
wire \U3|Bin~0_combout ;
wire \U3|XorXnor~0_combout ;
wire \U3|AndOr~0_combout ;
wire \U3|result[1]~1_combout ;
wire \U3|Hin~0_combout ;
wire \U3|Gout~0_combout ;
wire \U3|BusWires[1]~19_combout ;
wire \U3|Lout~0_combout ;
wire \U3|XorXnor~1_combout ;
wire \U3|Ein~0_combout ;
wire \U3|result4[1]~1_combout ;
wire \U3|Lin~0_combout ;
wire \U3|Kout~0_combout ;
wire \U3|MulDiv~0_combout ;
wire \U3|BusWires[9]~97_combout ;
wire \U3|result[9]~9_combout ;
wire \U3|Add0~9_combout ;
wire \U3|reg_A|Q[9]~feeder_combout ;
wire \U3|reg_7|Q[8]~feeder_combout ;
wire \U3|BusWires[8]~86_combout ;
wire \U3|BusWires[8]~87_combout ;
wire \U3|result[8]~8_combout ;
wire \U3|Add0~8_combout ;
wire \U3|BusWires[7]~76_combout ;
wire \U3|Selector19~0_combout ;
wire \U3|Equal2~1_combout ;
wire \U3|BusWires[2]~26_combout ;
wire \U3|BusWires[2]~27_combout ;
wire \U3|reg_2|Q[2]~feeder_combout ;
wire \U3|reg_A|Q[2]~feeder_combout ;
wire \U3|Add0~2_combout ;
wire \U3|reg_G|Q[1]~15 ;
wire \U3|reg_G|Q[2]~16_combout ;
wire \U3|result[2]~2_combout ;
wire \U3|BusWires[2]~29_combout ;
wire \U3|result4[2]~2_combout ;
wire \U3|BusWires[3]~36_combout ;
wire \U3|BusWires[3]~37_combout ;
wire \U3|reg_A|Q[3]~feeder_combout ;
wire \U3|Add0~3_combout ;
wire \U3|reg_G|Q[2]~17 ;
wire \U3|reg_G|Q[3]~18_combout ;
wire \U3|result[3]~3_combout ;
wire \U3|BusWires[3]~39_combout ;
wire \U3|result4[3]~3_combout ;
wire \U3|reg_4|Q[4]~feeder_combout ;
wire \U3|BusWires[4]~47_combout ;
wire \U3|BusWires[4]~46_combout ;
wire \U3|BusWires[5]~57_combout ;
wire \U3|BusWires[6]~67_combout ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \U3|Mult0|auto_generated|mac_mult1~0 ;
wire \U3|Mult0|auto_generated|mac_mult1~1 ;
wire \U3|Mult0|auto_generated|mac_mult1~2 ;
wire \U3|Mult0|auto_generated|mac_mult1~3 ;
wire \U3|Mult0|auto_generated|mac_mult1~4 ;
wire \U3|Mult0|auto_generated|mac_mult1~5 ;
wire \U3|Mult0|auto_generated|mac_mult1~6 ;
wire \U3|Mult0|auto_generated|mac_mult1~7 ;
wire \U3|Mult0|auto_generated|mac_mult1~8 ;
wire \U3|Mult0|auto_generated|mac_mult1~9 ;
wire \U3|Mult0|auto_generated|mac_mult1~10 ;
wire \U3|Mult0|auto_generated|mac_mult1~11 ;
wire \U3|Mult0|auto_generated|mac_mult1~12 ;
wire \U3|Mult0|auto_generated|mac_mult1~13 ;
wire \U3|Mult0|auto_generated|mac_mult1~14 ;
wire \U3|Mult0|auto_generated|mac_mult1~15 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \U3|result3[6]~6_combout ;
wire \U3|Kin~0_combout ;
wire \U3|Cin~0_combout ;
wire \U3|ShiftLeft0~13_combout ;
wire \U3|ShiftLeft0~7_combout ;
wire \U3|ShiftRight0~4_combout ;
wire \U3|reg_C|Q[7]~feeder_combout ;
wire \U3|ShiftRight0~1_combout ;
wire \U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ;
wire \U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ;
wire \U3|reg_J|Q[2]~0_combout ;
wire \U3|result2[6]~22_combout ;
wire \U3|Shift~0_combout ;
wire \U3|reg_J|Q[6]~8_combout ;
wire \U3|reg_J|Q[6]~9_combout ;
wire \U3|ShiftLeft0~3_combout ;
wire \U3|ShiftLeft0~15_combout ;
wire \U3|result2[6]~23_combout ;
wire \U3|reg_J|Q[6]~7_combout ;
wire \U3|Jin~0_combout ;
wire \U3|BusWires[6]~70_combout ;
wire \U3|result4[6]~6_combout ;
wire \U3|result[6]~6_combout ;
wire \U3|reg_A|Q[6]~feeder_combout ;
wire \U3|Add0~6_combout ;
wire \U3|Add0~5_combout ;
wire \U3|reg_A|Q[5]~feeder_combout ;
wire \U3|Add0~4_combout ;
wire \U3|reg_G|Q[3]~19 ;
wire \U3|reg_G|Q[4]~21 ;
wire \U3|reg_G|Q[5]~23 ;
wire \U3|reg_G|Q[6]~24_combout ;
wire \U3|BusWires[6]~69_combout ;
wire \U3|BusWires[6]~71_combout ;
wire \U3|Selector17~0_combout ;
wire \U3|Equal0~3_combout ;
wire \U3|BusWires[6]~68_combout ;
wire \U3|BusWires[6]~72_combout ;
wire \U3|BusWires[6]~66_combout ;
wire \U3|Selector18~1_combout ;
wire \U3|Equal1~0_combout ;
wire \U3|Equal1~1_combout ;
wire \U3|Equal1~2_combout ;
wire \U3|Selector20~0_combout ;
wire \U3|Equal3~0_combout ;
wire \U3|Equal3~1_combout ;
wire \U3|BusWires[6]~64_combout ;
wire \U3|BusWires[0]~2_combout ;
wire \U3|BusWires[0]~3_combout ;
wire \U3|BusWires[0]~4_combout ;
wire \U3|BusWires[6]~65_combout ;
wire \U3|BusWires[6]~73_combout ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout ;
wire \U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_9~1_cout ;
wire \U3|Div0|auto_generated|divider|divider|op_9~3 ;
wire \U3|Div0|auto_generated|divider|divider|op_9~5 ;
wire \U3|Div0|auto_generated|divider|divider|op_9~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_9~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_9~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[23]~15_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_10~1_cout ;
wire \U3|Div0|auto_generated|divider|divider|op_10~3 ;
wire \U3|Div0|auto_generated|divider|divider|op_10~5 ;
wire \U3|Div0|auto_generated|divider|divider|op_10~7 ;
wire \U3|Div0|auto_generated|divider|divider|op_10~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_10~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[34]~19_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_11~1_cout ;
wire \U3|Div0|auto_generated|divider|divider|op_11~3 ;
wire \U3|Div0|auto_generated|divider|divider|op_11~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_10~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_10~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_11~5 ;
wire \U3|Div0|auto_generated|divider|divider|op_11~7 ;
wire \U3|Div0|auto_generated|divider|divider|op_11~9 ;
wire \U3|Div0|auto_generated|divider|divider|op_11~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_11~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[45]~24_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_12~1_cout ;
wire \U3|Div0|auto_generated|divider|divider|op_12~3 ;
wire \U3|Div0|auto_generated|divider|divider|op_12~5 ;
wire \U3|Div0|auto_generated|divider|divider|op_12~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_11~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[47]~22_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_12~7 ;
wire \U3|Div0|auto_generated|divider|divider|op_12~9 ;
wire \U3|Div0|auto_generated|divider|divider|op_12~11 ;
wire \U3|Div0|auto_generated|divider|divider|op_12~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[58]~28_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_12~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_12~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[56]~30_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_13~1_cout ;
wire \U3|Div0|auto_generated|divider|divider|op_13~3 ;
wire \U3|Div0|auto_generated|divider|divider|op_13~5 ;
wire \U3|Div0|auto_generated|divider|divider|op_13~7 ;
wire \U3|Div0|auto_generated|divider|divider|op_13~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_12~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_13~9 ;
wire \U3|Div0|auto_generated|divider|divider|op_13~11 ;
wire \U3|Div0|auto_generated|divider|divider|op_13~13 ;
wire \U3|Div0|auto_generated|divider|divider|op_13~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout ;
wire \U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_13~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[69]~35_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_13~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_13~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[67]~37_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_14~1_cout ;
wire \U3|Div0|auto_generated|divider|divider|op_14~3 ;
wire \U3|Div0|auto_generated|divider|divider|op_14~5 ;
wire \U3|Div0|auto_generated|divider|divider|op_14~7 ;
wire \U3|Div0|auto_generated|divider|divider|op_14~9 ;
wire \U3|Div0|auto_generated|divider|divider|op_14~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_13~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[71]~33_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_14~11 ;
wire \U3|Div0|auto_generated|divider|divider|op_14~13 ;
wire \U3|Div0|auto_generated|divider|divider|op_14~15 ;
wire \U3|Div0|auto_generated|divider|divider|op_14~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[82]~42_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_14~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_14~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[80]~44_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_14~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_14~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[78]~46_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout ;
wire \U3|reg_D|Q[9]~_Duplicate_1_q ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_14~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[94]~51_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[93]~52_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[92]~53_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[91]~54_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[90]~55_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[89]~47_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout ;
wire \U3|reg_D|Q[8]~_Duplicate_1_q ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[108]~60_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[108]~59_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[107]~61_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[104]~64_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[102]~66_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[100]~57_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[99]~58_combout ;
wire \U3|reg_D|Q[7]~_Duplicate_1_q ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[118]~72_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[115]~75_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[114]~76_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[113]~67_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[112]~68_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[111]~69_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[110]~70_combout ;
wire \U3|reg_D|Q[6]~_Duplicate_1_q ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~82_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~138_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[129]~83_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[127]~85_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[126]~86_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[125]~77_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[124]~78_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[123]~79_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[122]~80_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[121]~81_combout ;
wire \U3|reg_D|Q[5]~_Duplicate_1_q ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ;
wire \U3|result3[5]~5_combout ;
wire \U3|ShiftLeft0~4_combout ;
wire \U3|ShiftLeft0~10_combout ;
wire \U3|ShiftLeft0~11_combout ;
wire \U3|ShiftRight0~8_combout ;
wire \U3|ShiftRight0~7_combout ;
wire \U3|ShiftRight0~9_combout ;
wire \U3|ShiftRight0~12_combout ;
wire \U3|result2[5]~19_combout ;
wire \U3|ShiftLeft0~12_combout ;
wire \U3|result2[5]~20_combout ;
wire \U3|result2[5]~21_combout ;
wire \U3|BusWires[5]~60_combout ;
wire \U3|result4[5]~5_combout ;
wire \U3|result[5]~5_combout ;
wire \U3|reg_G|Q[5]~22_combout ;
wire \U3|BusWires[5]~59_combout ;
wire \U3|BusWires[5]~61_combout ;
wire \U3|BusWires[5]~58_combout ;
wire \U3|BusWires[5]~62_combout ;
wire \U3|BusWires[5]~56_combout ;
wire \U3|BusWires[5]~54_combout ;
wire \U3|BusWires[5]~55_combout ;
wire \U3|BusWires[5]~63_combout ;
wire \U3|ShiftRight0~5_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_11~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_12~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[60]~26_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_13~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout ;
wire \U3|Div0|auto_generated|divider|divider|op_14~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[84]~40_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[96]~49_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~137_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~71_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~139_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~93_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[140]~94_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[137]~87_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[135]~89_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[134]~90_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[133]~91_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[132]~92_combout ;
wire \U3|reg_D|Q[4]~_Duplicate_1_q ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \U3|result3[4]~4_combout ;
wire \U3|ShiftRight0~11_combout ;
wire \U3|ShiftRight0~2_combout ;
wire \U3|ShiftRight0~3_combout ;
wire \U3|result2[4]~16_combout ;
wire \U3|ShiftLeft0~9_combout ;
wire \U3|ShiftLeft0~6_combout ;
wire \U3|ShiftLeft0~8_combout ;
wire \U3|result2[4]~17_combout ;
wire \U3|result2[4]~18_combout ;
wire \U3|BusWires[4]~50_combout ;
wire \U3|result4[4]~4_combout ;
wire \U3|reg_G|Q[4]~20_combout ;
wire \U3|result[4]~4_combout ;
wire \U3|BusWires[4]~49_combout ;
wire \U3|BusWires[4]~51_combout ;
wire \U3|BusWires[4]~48_combout ;
wire \U3|BusWires[4]~52_combout ;
wire \U3|BusWires[4]~44_combout ;
wire \U3|BusWires[4]~45_combout ;
wire \U3|BusWires[4]~53_combout ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~140_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~104_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[151]~105_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[148]~98_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[147]~99_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[146]~100_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[145]~101_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[144]~102_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout ;
wire \U3|reg_D|Q[3]~_Duplicate_1_q ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ;
wire \U3|result3[3]~3_combout ;
wire \U3|reg_J|Q[2]~3_combout ;
wire \U3|ShiftRight0~6_combout ;
wire \U3|ShiftRight0~10_combout ;
wire \U3|reg_J|Q[0]~4_combout ;
wire \U3|result2[3]~14_combout ;
wire \U3|ShiftLeft0~2_combout ;
wire \U3|ShiftLeft0~5_combout ;
wire \U3|reg_J|Q[2]~6_combout ;
wire \U3|reg_J|Q[2]~5_combout ;
wire \U3|result2[3]~15_combout ;
wire \U3|BusWires[3]~40_combout ;
wire \U3|BusWires[3]~41_combout ;
wire \U3|BusWires[3]~38_combout ;
wire \U3|BusWires[3]~42_combout ;
wire \U3|BusWires[3]~34_combout ;
wire \U3|BusWires[3]~35_combout ;
wire \U3|BusWires[3]~43_combout ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~115_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~141_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[162]~116_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[159]~109_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[158]~110_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[157]~111_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[156]~112_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[155]~113_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout ;
wire \U3|reg_D|Q[2]~_Duplicate_1_q ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ;
wire \U3|result3[2]~2_combout ;
wire \U3|ShiftRight0~0_combout ;
wire \U3|result2[2]~12_combout ;
wire \U3|result2[2]~13_combout ;
wire \U3|BusWires[2]~30_combout ;
wire \U3|BusWires[2]~31_combout ;
wire \U3|BusWires[2]~28_combout ;
wire \U3|BusWires[2]~32_combout ;
wire \U3|BusWires[2]~24_combout ;
wire \U3|BusWires[2]~25_combout ;
wire \U3|BusWires[2]~33_combout ;
wire \U3|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \U3|result3[7]~7_combout ;
wire \U3|ShiftLeft0~14_combout ;
wire \U3|result2[7]~24_combout ;
wire \U3|result2[7]~25_combout ;
wire \U3|BusWires[7]~80_combout ;
wire \U3|result4[7]~7_combout ;
wire \U3|Add0~7_combout ;
wire \U3|reg_G|Q[6]~25 ;
wire \U3|reg_G|Q[7]~26_combout ;
wire \U3|result[7]~7_combout ;
wire \U3|BusWires[7]~79_combout ;
wire \U3|BusWires[7]~81_combout ;
wire \U3|reg_0|Q[7]~feeder_combout ;
wire \U3|BusWires[7]~78_combout ;
wire \U3|BusWires[7]~82_combout ;
wire \U3|BusWires[7]~77_combout ;
wire \U3|reg_1|Q[7]~feeder_combout ;
wire \U3|BusWires[7]~74_combout ;
wire \U3|BusWires[7]~75_combout ;
wire \U3|BusWires[7]~83_combout ;
wire \U3|reg_A|Q[7]~feeder_combout ;
wire \U3|reg_G|Q[7]~27 ;
wire \U3|reg_G|Q[8]~28_combout ;
wire \U3|BusWires[8]~89_combout ;
wire \U3|result4[8]~8_combout ;
wire \U3|reg_J|Q[0]~1_combout ;
wire \U3|reg_J|Q[0]~2_combout ;
wire \U3|result2[8]~27_combout ;
wire \U3|result2[8]~28_combout ;
wire \U3|result2[1]~7_combout ;
wire \U3|result2[8]~29_combout ;
wire \U3|result2[8]~26_combout ;
wire \U3|result2[8]~30_combout ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \U3|result3[8]~8_combout ;
wire \U3|BusWires[8]~90_combout ;
wire \U3|BusWires[8]~91_combout ;
wire \U3|BusWires[8]~88_combout ;
wire \U3|BusWires[8]~92_combout ;
wire \U3|BusWires[8]~84_combout ;
wire \U3|BusWires[8]~85_combout ;
wire \U3|BusWires[8]~93_combout ;
wire \U3|reg_A|Q[8]~feeder_combout ;
wire \U3|reg_G|Q[8]~29 ;
wire \U3|reg_G|Q[9]~30_combout ;
wire \U3|BusWires[9]~99_combout ;
wire \U3|result4[9]~9_combout ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \U3|result3[9]~9_combout ;
wire \U3|result2[9]~32_combout ;
wire \U3|result2[9]~33_combout ;
wire \U3|result2[9]~34_combout ;
wire \U3|result2[0]~0_combout ;
wire \U3|result2[9]~31_combout ;
wire \U3|result2[9]~35_combout ;
wire \U3|BusWires[9]~100_combout ;
wire \U3|BusWires[9]~101_combout ;
wire \U3|BusWires[9]~98_combout ;
wire \U3|BusWires[9]~102_combout ;
wire \U3|BusWires[9]~96_combout ;
wire \U3|BusWires[9]~94_combout ;
wire \U3|BusWires[9]~95_combout ;
wire \U3|BusWires[9]~103_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~118_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~142_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[173]~117_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[172]~119_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[171]~120_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[170]~121_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[168]~123_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[167]~124_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[166]~125_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[165]~126_combout ;
wire \U3|reg_D|Q[1]~_Duplicate_1_q ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ;
wire \U3|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \U3|result3[1]~1_combout ;
wire \U3|result2[1]~6_combout ;
wire \U3|result2[1]~8_combout ;
wire \U3|result2[1]~9_combout ;
wire \U3|result2[1]~10_combout ;
wire \U3|result2[1]~11_combout ;
wire \U3|BusWires[1]~20_combout ;
wire \U3|BusWires[1]~21_combout ;
wire \U3|BusWires[1]~18_combout ;
wire \U3|BusWires[1]~22_combout ;
wire \U3|BusWires[1]~14_combout ;
wire \U3|BusWires[1]~15_combout ;
wire \U3|BusWires[1]~23_combout ;
wire \U3|Mult0|auto_generated|mac_mult1~dataout ;
wire \U3|Mult0|auto_generated|mac_out2~dataout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~127_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~143_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[184]~128_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[183]~129_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[182]~130_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[181]~131_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[180]~132_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[179]~133_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[178]~134_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[177]~135_combout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[176]~136_combout ;
wire \U3|reg_D|Q[0]~_Duplicate_1_q ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_cout ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ;
wire \U3|result3[0]~0_combout ;
wire \U3|result2[0]~2_combout ;
wire \U3|result2[0]~3_combout ;
wire \U3|result2[0]~4_combout ;
wire \U3|result2[0]~1_combout ;
wire \U3|result2[0]~5_combout ;
wire \U3|BusWires[0]~10_combout ;
wire \U3|result4[0]~0_combout ;
wire \U3|reg_G|Q[0]~12_combout ;
wire \U3|result[0]~0_combout ;
wire \U3|BusWires[0]~9_combout ;
wire \U3|BusWires[0]~11_combout ;
wire \U3|BusWires[0]~8_combout ;
wire \U3|BusWires[0]~12_combout ;
wire \U3|BusWires[0]~1_combout ;
wire \U3|BusWires[0]~5_combout ;
wire \U3|BusWires[0]~13_combout ;
wire \U3|Selector25~1_combout ;
wire \U6|HEX_0|WideOr6~0_combout ;
wire \U6|HEX_0|WideOr5~0_combout ;
wire \U6|HEX_0|WideOr4~0_combout ;
wire \U6|HEX_0|WideOr3~0_combout ;
wire \U6|HEX_0|WideOr2~0_combout ;
wire \U6|HEX_0|WideOr1~0_combout ;
wire \U6|HEX_0|WideOr0~0_combout ;
wire \U6|HEX_1|WideOr6~0_combout ;
wire \U6|HEX_1|WideOr5~0_combout ;
wire \U6|HEX_1|WideOr4~0_combout ;
wire \U6|HEX_1|WideOr3~0_combout ;
wire \U6|HEX_1|WideOr2~0_combout ;
wire \U6|HEX_1|WideOr1~0_combout ;
wire \U6|HEX_1|WideOr0~0_combout ;
wire \U6|HEX_2|Decoder0~0_combout ;
wire \U6|HEX_2|Decoder0~1_combout ;
wire \U6|HEX_2|Decoder0~2_combout ;
wire \U6|HEX_3|WideOr6~0_combout ;
wire \U6|HEX_3|WideOr5~0_combout ;
wire \U6|HEX_3|WideOr4~0_combout ;
wire \U6|HEX_3|WideOr3~0_combout ;
wire \U6|HEX_3|WideOr2~0_combout ;
wire \U6|HEX_3|WideOr1~0_combout ;
wire \U6|HEX_3|WideOr0~0_combout ;
wire \U6|HEX_4|WideOr6~0_combout ;
wire \U6|HEX_4|WideOr5~0_combout ;
wire \U6|HEX_4|WideOr4~0_combout ;
wire \U6|HEX_4|WideOr3~0_combout ;
wire \U6|HEX_4|WideOr2~0_combout ;
wire \U6|HEX_4|WideOr1~0_combout ;
wire \U6|HEX_4|WideOr0~0_combout ;
wire \U6|HEX_5|WideOr6~0_combout ;
wire \U6|HEX_5|WideOr5~0_combout ;
wire \U6|HEX_5|WideOr4~0_combout ;
wire \U6|HEX_5|WideOr3~0_combout ;
wire \U6|HEX_5|WideOr2~0_combout ;
wire \U6|HEX_5|WideOr1~0_combout ;
wire \U6|HEX_5|WideOr0~0_combout ;
wire \U6|HEX_6|WideOr6~0_combout ;
wire \U6|HEX_6|WideOr5~0_combout ;
wire \U6|HEX_6|WideOr4~0_combout ;
wire \U6|HEX_6|WideOr3~0_combout ;
wire \U6|HEX_6|WideOr2~0_combout ;
wire \U6|HEX_6|WideOr1~0_combout ;
wire \U6|HEX_6|WideOr0~0_combout ;
wire \U6|HEX_7|WideOr6~0_combout ;
wire \U6|HEX_7|WideOr5~0_combout ;
wire \U6|HEX_7|WideOr4~0_combout ;
wire \U6|HEX_7|WideOr3~0_combout ;
wire \U6|HEX_7|WideOr2~0_combout ;
wire \U6|HEX_7|WideOr1~0_combout ;
wire \U6|HEX_7|WideOr0~0_combout ;
wire [9:0] \U3|reg_4|Q ;
wire [9:0] \U3|reg_E|Q ;
wire [9:0] \U4|altsyncram_component|auto_generated|q_a ;
wire [4:0] \U5|Q ;
wire [9:0] \U3|reg_G|Q ;
wire [9:0] \U3|reg_5|Q ;
wire [9:0] \U3|reg_IR|Q ;
wire [9:0] \U3|result2 ;
wire [9:0] \U3|reg_3|Q ;
wire [9:0] \U3|reg_1|Q ;
wire [9:0] \U3|reg_7|Q ;
wire [9:0] \U3|reg_6|Q ;
wire [9:0] \U3|reg_C|Q ;
wire [9:0] \U3|reg_0|Q ;
wire [9:0] \U3|reg_H|Q ;
wire [9:0] \U3|reg_J|Q ;
wire [9:0] \U3|reg_K|Q ;
wire [9:0] \U3|reg_L|Q ;
wire [9:0] \U3|reg_2|Q ;
wire [9:0] \U3|reg_A|Q ;
wire [9:0] \U3|reg_B|Q ;

wire \LEDR[0]~output_I_driver ;
wire \LEDR[1]~output_I_driver ;
wire \LEDR[2]~output_I_driver ;
wire \LEDR[3]~output_I_driver ;
wire \LEDR[4]~output_I_driver ;
wire \LEDR[5]~output_I_driver ;
wire \LEDR[6]~output_I_driver ;
wire \LEDR[7]~output_I_driver ;
wire \LEDR[8]~output_I_driver ;
wire \LEDR[9]~output_I_driver ;
wire \LEDR[10]~output_I_driver ;
wire \HEX0[0]~output_I_driver ;
wire \HEX0[1]~output_I_driver ;
wire \HEX0[2]~output_I_driver ;
wire \HEX0[3]~output_I_driver ;
wire \HEX0[4]~output_I_driver ;
wire \HEX0[5]~output_I_driver ;
wire \HEX0[6]~output_I_driver ;
wire \HEX1[0]~output_I_driver ;
wire \HEX1[1]~output_I_driver ;
wire \HEX1[2]~output_I_driver ;
wire \HEX1[3]~output_I_driver ;
wire \HEX1[4]~output_I_driver ;
wire \HEX1[5]~output_I_driver ;
wire \HEX1[6]~output_I_driver ;
wire \HEX2[0]~output_I_driver ;
wire \HEX2[2]~output_I_driver ;
wire \HEX2[3]~output_I_driver ;
wire \HEX2[4]~output_I_driver ;
wire \HEX2[5]~output_I_driver ;
wire \HEX2[6]~output_I_driver ;
wire \HEX3[0]~output_I_driver ;
wire \HEX3[1]~output_I_driver ;
wire \HEX3[2]~output_I_driver ;
wire \HEX3[3]~output_I_driver ;
wire \HEX3[4]~output_I_driver ;
wire \HEX3[5]~output_I_driver ;
wire \HEX3[6]~output_I_driver ;
wire \HEX4[0]~output_I_driver ;
wire \HEX4[1]~output_I_driver ;
wire \HEX4[2]~output_I_driver ;
wire \HEX4[3]~output_I_driver ;
wire \HEX4[4]~output_I_driver ;
wire \HEX4[5]~output_I_driver ;
wire \HEX4[6]~output_I_driver ;
wire \HEX5[0]~output_I_driver ;
wire \HEX5[1]~output_I_driver ;
wire \HEX5[2]~output_I_driver ;
wire \HEX5[3]~output_I_driver ;
wire \HEX5[4]~output_I_driver ;
wire \HEX5[5]~output_I_driver ;
wire \HEX5[6]~output_I_driver ;
wire \HEX6[0]~output_I_driver ;
wire \HEX6[1]~output_I_driver ;
wire \HEX6[2]~output_I_driver ;
wire \HEX6[3]~output_I_driver ;
wire \HEX6[4]~output_I_driver ;
wire \HEX6[5]~output_I_driver ;
wire \HEX6[6]~output_I_driver ;
wire \HEX7[0]~output_I_driver ;
wire \HEX7[1]~output_I_driver ;
wire \HEX7[2]~output_I_driver ;
wire \HEX7[3]~output_I_driver ;
wire \HEX7[4]~output_I_driver ;
wire \HEX7[5]~output_I_driver ;
wire \HEX7[6]~output_I_driver ;
wire \CLOCK_50M~input_I_driver ;
wire \KEY[1]~input_I_driver ;
wire \SW[0]~input_I_driver ;
wire \U1|Q~0_DATAB_driver ;
wire \U1|Q~0_DATAC_driver ;
wire \U1|Q_CLK_driver ;
wire \U1|Q_D_driver ;
wire \KEY[0]~input_I_driver ;
wire \U2|Q~0_DATAB_driver ;
wire \U2|Q~0_DATAD_driver ;
wire \U2|Q~feeder_DATAD_driver ;
wire \U2|Q_CLK_driver ;
wire \U2|Q_D_driver ;
wire \U5|Q[0]~12_DATAC_driver ;
wire \U5|Q[0]_CLK_driver ;
wire \U5|Q[0]_D_driver ;
wire \U5|Q[0]_CLRN_driver ;
wire \U5|Q[1]~4_DATAA_driver ;
wire \U5|Q[1]~4_DATAB_driver ;
wire \U5|Q[1]_CLK_driver ;
wire \U5|Q[1]_D_driver ;
wire \U5|Q[1]_CLRN_driver ;
wire \U5|Q[2]~6_DATAB_driver ;
wire \U5|Q[2]~6_CIN_driver ;
wire \U5|Q[2]_CLK_driver ;
wire \U5|Q[2]_D_driver ;
wire \U5|Q[2]_CLRN_driver ;
wire \U5|Q[3]~8_DATAB_driver ;
wire \U5|Q[3]~8_CIN_driver ;
wire \U5|Q[3]_CLK_driver ;
wire \U5|Q[3]_D_driver ;
wire \U5|Q[3]_CLRN_driver ;
wire \U5|Q[4]~10_DATAD_driver ;
wire \U5|Q[4]~10_CIN_driver ;
wire \U5|Q[4]_CLK_driver ;
wire \U5|Q[4]_D_driver ;
wire \U5|Q[4]_CLRN_driver ;
wire \U4|altsyncram_component|auto_generated|ram_block1a0_CLK0_driver ;
wire \SW[1]~input_I_driver ;
wire \U3|Tstep_D.T1~0_DATAB_driver ;
wire \U3|Tstep_D.T1~0_DATAD_driver ;
wire \U3|Tstep_Q.T1_CLK_driver ;
wire \U3|Tstep_Q.T1_ASDATA_driver ;
wire \U3|Tstep_Q.T1_CLRN_driver ;
wire \U3|reg_IR|Q[9]_CLK_driver ;
wire \U3|reg_IR|Q[9]_ASDATA_driver ;
wire \U3|reg_IR|Q[9]_ENA_driver ;
wire \U3|reg_IR|Q[8]_CLK_driver ;
wire \U3|reg_IR|Q[8]_ASDATA_driver ;
wire \U3|reg_IR|Q[8]_ENA_driver ;
wire \U3|reg_IR|Q[7]_CLK_driver ;
wire \U3|reg_IR|Q[7]_ASDATA_driver ;
wire \U3|reg_IR|Q[7]_ENA_driver ;
wire \U3|DINout~0_DATAA_driver ;
wire \U3|DINout~0_DATAB_driver ;
wire \U3|DINout~0_DATAC_driver ;
wire \U3|DINout~0_DATAD_driver ;
wire \U3|Tstep_D.T2~0_DATAA_driver ;
wire \U3|Tstep_D.T2~0_DATAC_driver ;
wire \U3|Tstep_D.T2~0_DATAD_driver ;
wire \U3|Tstep_Q.T2_CLK_driver ;
wire \U3|Tstep_Q.T2_ASDATA_driver ;
wire \U3|Tstep_Q.T2_CLRN_driver ;
wire \U3|Tstep_Q.T3_CLK_driver ;
wire \U3|Tstep_Q.T3_ASDATA_driver ;
wire \U3|Tstep_Q.T3_CLRN_driver ;
wire \U3|Selector25~0_DATAA_driver ;
wire \U3|Selector25~0_DATAB_driver ;
wire \U3|Selector25~0_DATAC_driver ;
wire \U3|Selector25~0_DATAD_driver ;
wire \U3|Selector0~0_DATAA_driver ;
wire \U3|Selector0~0_DATAB_driver ;
wire \U3|Selector0~0_DATAD_driver ;
wire \U3|Selector0~1_DATAA_driver ;
wire \U3|Selector0~1_DATAB_driver ;
wire \U3|Selector0~1_DATAC_driver ;
wire \U3|Selector0~1_DATAD_driver ;
wire \U3|Tstep_Q.T0_CLK_driver ;
wire \U3|Tstep_Q.T0_D_driver ;
wire \U3|Tstep_Q.T0_CLRN_driver ;
wire \U3|reg_IR|Q[5]_CLK_driver ;
wire \U3|reg_IR|Q[5]_ASDATA_driver ;
wire \U3|reg_IR|Q[5]_ENA_driver ;
wire \U3|reg_IR|Q[3]_CLK_driver ;
wire \U3|reg_IR|Q[3]_ASDATA_driver ;
wire \U3|reg_IR|Q[3]_ENA_driver ;
wire \U3|reg_IR|Q[4]_CLK_driver ;
wire \U3|reg_IR|Q[4]_ASDATA_driver ;
wire \U3|reg_IR|Q[4]_ENA_driver ;
wire \U3|WideOr2~0_DATAB_driver ;
wire \U3|WideOr2~0_DATAC_driver ;
wire \U3|WideOr2~0_DATAD_driver ;
wire \U3|Selector18~0_DATAA_driver ;
wire \U3|Selector18~0_DATAB_driver ;
wire \U3|Selector18~0_DATAD_driver ;
wire \U3|Selector21~0_DATAA_driver ;
wire \U3|Selector21~0_DATAB_driver ;
wire \U3|Selector21~0_DATAC_driver ;
wire \U3|Selector21~0_DATAD_driver ;
wire \U3|reg_4|Q[0]_CLK_driver ;
wire \U3|reg_4|Q[0]_ASDATA_driver ;
wire \U3|reg_4|Q[0]_ENA_driver ;
wire \U3|reg_IR|Q[2]_CLK_driver ;
wire \U3|reg_IR|Q[2]_ASDATA_driver ;
wire \U3|reg_IR|Q[2]_ENA_driver ;
wire \U3|Selector13~2_DATAB_driver ;
wire \U3|Selector13~2_DATAC_driver ;
wire \U3|Selector13~2_DATAD_driver ;
wire \U3|reg_IR|Q[0]_CLK_driver ;
wire \U3|reg_IR|Q[0]_ASDATA_driver ;
wire \U3|reg_IR|Q[0]_ENA_driver ;
wire \U3|reg_IR|Q[1]_CLK_driver ;
wire \U3|reg_IR|Q[1]_ASDATA_driver ;
wire \U3|reg_IR|Q[1]_ENA_driver ;
wire \U3|Selector9~6_DATAC_driver ;
wire \U3|Selector9~6_DATAD_driver ;
wire \U3|Selector9~2_DATAA_driver ;
wire \U3|Selector9~2_DATAB_driver ;
wire \U3|Selector9~2_DATAC_driver ;
wire \U3|Selector9~2_DATAD_driver ;
wire \U3|Selector13~3_DATAA_driver ;
wire \U3|Selector13~3_DATAB_driver ;
wire \U3|Selector13~3_DATAC_driver ;
wire \U3|Selector13~3_DATAD_driver ;
wire \U3|reg_IR|Q[6]_CLK_driver ;
wire \U3|reg_IR|Q[6]_ASDATA_driver ;
wire \U3|reg_IR|Q[6]_ENA_driver ;
wire \U3|Selector9~3_DATAA_driver ;
wire \U3|Selector9~3_DATAB_driver ;
wire \U3|Selector9~3_DATAC_driver ;
wire \U3|Selector9~3_DATAD_driver ;
wire \U3|Selector13~5_DATAA_driver ;
wire \U3|Selector13~5_DATAB_driver ;
wire \U3|Selector13~5_DATAC_driver ;
wire \U3|Selector13~5_DATAD_driver ;
wire \U3|Selector13~4_DATAA_driver ;
wire \U3|Selector13~4_DATAB_driver ;
wire \U3|Selector13~4_DATAC_driver ;
wire \U3|Selector13~4_DATAD_driver ;
wire \U3|Selector11~0_DATAC_driver ;
wire \U3|Selector11~0_DATAD_driver ;
wire \U3|Selector9~5_DATAA_driver ;
wire \U3|Selector9~5_DATAC_driver ;
wire \U3|Selector9~5_DATAD_driver ;
wire \U3|Selector9~4_DATAB_driver ;
wire \U3|Selector9~4_DATAD_driver ;
wire \U3|Selector11~1_DATAA_driver ;
wire \U3|Selector11~1_DATAB_driver ;
wire \U3|Selector11~1_DATAC_driver ;
wire \U3|Selector11~1_DATAD_driver ;
wire \U3|Selector11~2_DATAA_driver ;
wire \U3|Selector11~2_DATAB_driver ;
wire \U3|Selector11~2_DATAC_driver ;
wire \U3|Selector11~2_DATAD_driver ;
wire \U3|Selector11~3_DATAA_driver ;
wire \U3|Selector11~3_DATAB_driver ;
wire \U3|Selector11~3_DATAC_driver ;
wire \U3|Selector11~3_DATAD_driver ;
wire \U3|Selector12~1_DATAC_driver ;
wire \U3|Selector12~1_DATAD_driver ;
wire \U3|Selector9~9_DATAA_driver ;
wire \U3|Selector9~9_DATAB_driver ;
wire \U3|Selector9~9_DATAC_driver ;
wire \U3|Selector9~9_DATAD_driver ;
wire \U3|Selector12~0_DATAA_driver ;
wire \U3|Selector12~0_DATAB_driver ;
wire \U3|Selector12~0_DATAC_driver ;
wire \U3|Selector12~0_DATAD_driver ;
wire \U3|Selector12~2_DATAA_driver ;
wire \U3|Selector12~2_DATAB_driver ;
wire \U3|Selector12~2_DATAC_driver ;
wire \U3|Selector12~2_DATAD_driver ;
wire \U3|Selector10~0_DATAC_driver ;
wire \U3|Selector10~0_DATAD_driver ;
wire \U3|Selector14~0_DATAA_driver ;
wire \U3|Selector14~0_DATAB_driver ;
wire \U3|Selector14~0_DATAC_driver ;
wire \U3|Selector14~0_DATAD_driver ;
wire \U3|Selector14~1_DATAA_driver ;
wire \U3|Selector14~1_DATAB_driver ;
wire \U3|Selector14~1_DATAC_driver ;
wire \U3|Selector14~1_DATAD_driver ;
wire \U3|Equal4~0_DATAB_driver ;
wire \U3|Equal4~0_DATAD_driver ;
wire \U3|Selector10~3_DATAA_driver ;
wire \U3|Selector10~3_DATAB_driver ;
wire \U3|Selector10~3_DATAC_driver ;
wire \U3|Selector10~3_DATAD_driver ;
wire \U3|BusWires[0]~0_DATAA_driver ;
wire \U3|BusWires[0]~0_DATAB_driver ;
wire \U3|BusWires[0]~0_DATAC_driver ;
wire \U3|BusWires[0]~0_DATAD_driver ;
wire \U3|Equal0~1_DATAA_driver ;
wire \U3|Equal0~1_DATAC_driver ;
wire \U3|Equal0~1_DATAD_driver ;
wire \U3|Selector10~2_DATAA_driver ;
wire \U3|Selector10~2_DATAB_driver ;
wire \U3|Selector10~2_DATAC_driver ;
wire \U3|Selector10~2_DATAD_driver ;
wire \U3|Selector10~1_DATAA_driver ;
wire \U3|Selector10~1_DATAB_driver ;
wire \U3|Selector10~1_DATAC_driver ;
wire \U3|Selector10~1_DATAD_driver ;
wire \U3|Equal0~2_DATAA_driver ;
wire \U3|Equal0~2_DATAB_driver ;
wire \U3|Equal0~2_DATAC_driver ;
wire \U3|Equal0~2_DATAD_driver ;
wire \U3|Selector16~0_DATAA_driver ;
wire \U3|Selector16~0_DATAB_driver ;
wire \U3|Selector16~0_DATAC_driver ;
wire \U3|Selector16~0_DATAD_driver ;
wire \U3|Selector16~1_DATAA_driver ;
wire \U3|Selector16~1_DATAB_driver ;
wire \U3|Selector16~1_DATAC_driver ;
wire \U3|Selector16~1_DATAD_driver ;
wire \U3|Selector9~7_DATAA_driver ;
wire \U3|Selector9~7_DATAB_driver ;
wire \U3|Selector9~7_DATAC_driver ;
wire \U3|Selector9~7_DATAD_driver ;
wire \U3|Selector9~8_DATAA_driver ;
wire \U3|Selector9~8_DATAB_driver ;
wire \U3|Selector9~8_DATAC_driver ;
wire \U3|Selector9~8_DATAD_driver ;
wire \U3|Selector15~1_DATAA_driver ;
wire \U3|Selector15~1_DATAB_driver ;
wire \U3|Selector15~1_DATAC_driver ;
wire \U3|Selector15~1_DATAD_driver ;
wire \U3|Selector15~0_DATAA_driver ;
wire \U3|Selector15~0_DATAB_driver ;
wire \U3|Selector15~0_DATAC_driver ;
wire \U3|Selector15~0_DATAD_driver ;
wire \U3|Selector15~2_DATAA_driver ;
wire \U3|Selector15~2_DATAB_driver ;
wire \U3|Selector15~2_DATAC_driver ;
wire \U3|Selector15~2_DATAD_driver ;
wire \U3|Equal2~0_DATAA_driver ;
wire \U3|Equal2~0_DATAB_driver ;
wire \U3|Equal2~0_DATAC_driver ;
wire \U3|Equal2~0_DATAD_driver ;
wire \U3|Equal4~1_DATAA_driver ;
wire \U3|Equal4~1_DATAB_driver ;
wire \U3|Equal4~1_DATAC_driver ;
wire \U3|Equal4~1_DATAD_driver ;
wire \U3|Selector23~0_DATAA_driver ;
wire \U3|Selector23~0_DATAB_driver ;
wire \U3|Selector23~0_DATAC_driver ;
wire \U3|Selector23~0_DATAD_driver ;
wire \U3|reg_6|Q[0]_CLK_driver ;
wire \U3|reg_6|Q[0]_ASDATA_driver ;
wire \U3|reg_6|Q[0]_ENA_driver ;
wire \U3|Equal0~0_DATAA_driver ;
wire \U3|Equal0~0_DATAB_driver ;
wire \U3|Equal0~0_DATAC_driver ;
wire \U3|Equal0~0_DATAD_driver ;
wire \U3|Equal6~0_DATAB_driver ;
wire \U3|Equal6~0_DATAC_driver ;
wire \U3|Equal6~0_DATAD_driver ;
wire \U3|Equal6~1_DATAA_driver ;
wire \U3|Equal6~1_DATAB_driver ;
wire \U3|Equal6~1_DATAD_driver ;
wire \U3|BusWires[0]~7_DATAA_driver ;
wire \U3|BusWires[0]~7_DATAB_driver ;
wire \U3|BusWires[0]~7_DATAC_driver ;
wire \U3|BusWires[0]~7_DATAD_driver ;
wire \U3|Selector24~0_DATAA_driver ;
wire \U3|Selector24~0_DATAB_driver ;
wire \U3|Selector24~0_DATAC_driver ;
wire \U3|Selector24~0_DATAD_driver ;
wire \U3|reg_7|Q[0]_CLK_driver ;
wire \U3|reg_7|Q[0]_ASDATA_driver ;
wire \U3|reg_7|Q[0]_ENA_driver ;
wire \U3|Equal5~0_DATAB_driver ;
wire \U3|Equal5~0_DATAD_driver ;
wire \U3|Equal5~1_DATAA_driver ;
wire \U3|Equal5~1_DATAB_driver ;
wire \U3|Equal5~1_DATAC_driver ;
wire \U3|Equal5~1_DATAD_driver ;
wire \U3|Selector22~0_DATAA_driver ;
wire \U3|Selector22~0_DATAB_driver ;
wire \U3|Selector22~0_DATAC_driver ;
wire \U3|Selector22~0_DATAD_driver ;
wire \U3|reg_5|Q[0]_CLK_driver ;
wire \U3|reg_5|Q[0]_ASDATA_driver ;
wire \U3|reg_5|Q[0]_ENA_driver ;
wire \U3|Equal7~0_DATAC_driver ;
wire \U3|Equal7~0_DATAD_driver ;
wire \U3|Equal7~1_DATAA_driver ;
wire \U3|Equal7~1_DATAB_driver ;
wire \U3|Equal7~1_DATAC_driver ;
wire \U3|Equal7~1_DATAD_driver ;
wire \U3|BusWires[0]~6_DATAA_driver ;
wire \U3|BusWires[0]~6_DATAB_driver ;
wire \U3|BusWires[0]~6_DATAC_driver ;
wire \U3|BusWires[0]~6_DATAD_driver ;
wire \U3|Jout~0_DATAA_driver ;
wire \U3|Jout~0_DATAB_driver ;
wire \U3|Jout~0_DATAC_driver ;
wire \U3|Jout~0_DATAD_driver ;
wire \U3|Din~0_DATAA_driver ;
wire \U3|Din~0_DATAB_driver ;
wire \U3|Din~0_DATAC_driver ;
wire \U3|Din~0_DATAD_driver ;
wire \U3|reg_7|Q[1]_CLK_driver ;
wire \U3|reg_7|Q[1]_ASDATA_driver ;
wire \U3|reg_7|Q[1]_ENA_driver ;
wire \U3|reg_5|Q[1]_CLK_driver ;
wire \U3|reg_5|Q[1]_ASDATA_driver ;
wire \U3|reg_5|Q[1]_ENA_driver ;
wire \U3|BusWires[1]~16_DATAA_driver ;
wire \U3|BusWires[1]~16_DATAB_driver ;
wire \U3|BusWires[1]~16_DATAC_driver ;
wire \U3|BusWires[1]~16_DATAD_driver ;
wire \U3|reg_4|Q[1]_CLK_driver ;
wire \U3|reg_4|Q[1]_ASDATA_driver ;
wire \U3|reg_4|Q[1]_ENA_driver ;
wire \U3|reg_6|Q[1]_CLK_driver ;
wire \U3|reg_6|Q[1]_ASDATA_driver ;
wire \U3|reg_6|Q[1]_ENA_driver ;
wire \U3|BusWires[1]~17_DATAA_driver ;
wire \U3|BusWires[1]~17_DATAB_driver ;
wire \U3|BusWires[1]~17_DATAC_driver ;
wire \U3|BusWires[1]~17_DATAD_driver ;
wire \U3|Hout~0_DATAA_driver ;
wire \U3|Hout~0_DATAB_driver ;
wire \U3|Hout~0_DATAC_driver ;
wire \U3|Hout~0_DATAD_driver ;
wire \U3|Decoder15~0_DATAA_driver ;
wire \U3|Decoder15~0_DATAB_driver ;
wire \U3|Decoder15~0_DATAC_driver ;
wire \U3|Decoder15~0_DATAD_driver ;
wire \U3|Add0~1_DATAA_driver ;
wire \U3|Add0~1_DATAC_driver ;
wire \U3|Add0~1_DATAD_driver ;
wire \U3|reg_A|Q[1]~feeder_DATAD_driver ;
wire \U3|Ain~0_DATAA_driver ;
wire \U3|Ain~0_DATAB_driver ;
wire \U3|Ain~0_DATAC_driver ;
wire \U3|Ain~0_DATAD_driver ;
wire \U3|reg_A|Q[1]_CLK_driver ;
wire \U3|reg_A|Q[1]_D_driver ;
wire \U3|reg_A|Q[1]_ENA_driver ;
wire \U3|reg_A|Q[0]~feeder_DATAD_driver ;
wire \U3|reg_A|Q[0]_CLK_driver ;
wire \U3|reg_A|Q[0]_D_driver ;
wire \U3|reg_A|Q[0]_ENA_driver ;
wire \U3|Add0~0_DATAB_driver ;
wire \U3|Add0~0_DATAC_driver ;
wire \U3|Add0~0_DATAD_driver ;
wire \U3|reg_G|Q[0]~11_DATAA_driver ;
wire \U3|reg_G|Q[0]~11_DATAB_driver ;
wire \U3|reg_G|Q[0]~12_DATAA_driver ;
wire \U3|reg_G|Q[0]~12_DATAB_driver ;
wire \U3|reg_G|Q[0]~12_CIN_driver ;
wire \U3|reg_G|Q[1]~14_DATAA_driver ;
wire \U3|reg_G|Q[1]~14_DATAB_driver ;
wire \U3|reg_G|Q[1]~14_CIN_driver ;
wire \U3|Gin~0_DATAA_driver ;
wire \U3|Gin~0_DATAB_driver ;
wire \U3|Gin~0_DATAC_driver ;
wire \U3|Gin~0_DATAD_driver ;
wire \U3|reg_G|Q[1]_CLK_driver ;
wire \U3|reg_G|Q[1]_D_driver ;
wire \U3|reg_G|Q[1]_ENA_driver ;
wire \U3|Bin~0_DATAA_driver ;
wire \U3|Bin~0_DATAB_driver ;
wire \U3|Bin~0_DATAC_driver ;
wire \U3|Bin~0_DATAD_driver ;
wire \U3|reg_B|Q[1]_CLK_driver ;
wire \U3|reg_B|Q[1]_ASDATA_driver ;
wire \U3|reg_B|Q[1]_ENA_driver ;
wire \U3|XorXnor~0_DATAA_driver ;
wire \U3|XorXnor~0_DATAD_driver ;
wire \U3|AndOr~0_DATAA_driver ;
wire \U3|AndOr~0_DATAB_driver ;
wire \U3|AndOr~0_DATAC_driver ;
wire \U3|AndOr~0_DATAD_driver ;
wire \U3|result[1]~1_DATAB_driver ;
wire \U3|result[1]~1_DATAC_driver ;
wire \U3|result[1]~1_DATAD_driver ;
wire \U3|Hin~0_DATAA_driver ;
wire \U3|Hin~0_DATAB_driver ;
wire \U3|Hin~0_DATAC_driver ;
wire \U3|Hin~0_DATAD_driver ;
wire \U3|reg_H|Q[1]_CLK_driver ;
wire \U3|reg_H|Q[1]_ASDATA_driver ;
wire \U3|reg_H|Q[1]_ENA_driver ;
wire \U3|Gout~0_DATAA_driver ;
wire \U3|Gout~0_DATAB_driver ;
wire \U3|Gout~0_DATAC_driver ;
wire \U3|Gout~0_DATAD_driver ;
wire \U3|BusWires[1]~19_DATAA_driver ;
wire \U3|BusWires[1]~19_DATAB_driver ;
wire \U3|BusWires[1]~19_DATAC_driver ;
wire \U3|BusWires[1]~19_DATAD_driver ;
wire \U3|Lout~0_DATAA_driver ;
wire \U3|Lout~0_DATAB_driver ;
wire \U3|Lout~0_DATAC_driver ;
wire \U3|Lout~0_DATAD_driver ;
wire \U3|XorXnor~1_DATAA_driver ;
wire \U3|XorXnor~1_DATAB_driver ;
wire \U3|XorXnor~1_DATAC_driver ;
wire \U3|XorXnor~1_DATAD_driver ;
wire \U3|Ein~0_DATAA_driver ;
wire \U3|Ein~0_DATAB_driver ;
wire \U3|Ein~0_DATAC_driver ;
wire \U3|Ein~0_DATAD_driver ;
wire \U3|reg_E|Q[1]_CLK_driver ;
wire \U3|reg_E|Q[1]_ASDATA_driver ;
wire \U3|reg_E|Q[1]_ENA_driver ;
wire \U3|result4[1]~1_DATAB_driver ;
wire \U3|result4[1]~1_DATAC_driver ;
wire \U3|result4[1]~1_DATAD_driver ;
wire \U3|Lin~0_DATAA_driver ;
wire \U3|Lin~0_DATAB_driver ;
wire \U3|Lin~0_DATAC_driver ;
wire \U3|Lin~0_DATAD_driver ;
wire \U3|reg_L|Q[1]_CLK_driver ;
wire \U3|reg_L|Q[1]_ASDATA_driver ;
wire \U3|reg_L|Q[1]_ENA_driver ;
wire \U3|Kout~0_DATAA_driver ;
wire \U3|Kout~0_DATAB_driver ;
wire \U3|Kout~0_DATAC_driver ;
wire \U3|Kout~0_DATAD_driver ;
wire \U3|MulDiv~0_DATAA_driver ;
wire \U3|MulDiv~0_DATAB_driver ;
wire \U3|MulDiv~0_DATAC_driver ;
wire \U3|MulDiv~0_DATAD_driver ;
wire \U3|reg_4|Q[9]_CLK_driver ;
wire \U3|reg_4|Q[9]_ASDATA_driver ;
wire \U3|reg_4|Q[9]_ENA_driver ;
wire \U3|reg_6|Q[9]_CLK_driver ;
wire \U3|reg_6|Q[9]_ASDATA_driver ;
wire \U3|reg_6|Q[9]_ENA_driver ;
wire \U3|BusWires[9]~97_DATAA_driver ;
wire \U3|BusWires[9]~97_DATAB_driver ;
wire \U3|BusWires[9]~97_DATAC_driver ;
wire \U3|BusWires[9]~97_DATAD_driver ;
wire \U3|reg_B|Q[9]_CLK_driver ;
wire \U3|reg_B|Q[9]_ASDATA_driver ;
wire \U3|reg_B|Q[9]_ENA_driver ;
wire \U3|result[9]~9_DATAB_driver ;
wire \U3|result[9]~9_DATAC_driver ;
wire \U3|result[9]~9_DATAD_driver ;
wire \U3|reg_H|Q[9]_CLK_driver ;
wire \U3|reg_H|Q[9]_ASDATA_driver ;
wire \U3|reg_H|Q[9]_ENA_driver ;
wire \U3|Add0~9_DATAB_driver ;
wire \U3|Add0~9_DATAC_driver ;
wire \U3|Add0~9_DATAD_driver ;
wire \U3|reg_A|Q[9]~feeder_DATAD_driver ;
wire \U3|reg_A|Q[9]_CLK_driver ;
wire \U3|reg_A|Q[9]_D_driver ;
wire \U3|reg_A|Q[9]_ENA_driver ;
wire \U3|reg_7|Q[8]~feeder_DATAD_driver ;
wire \U3|reg_7|Q[8]_CLK_driver ;
wire \U3|reg_7|Q[8]_D_driver ;
wire \U3|reg_7|Q[8]_ENA_driver ;
wire \U3|reg_5|Q[8]_CLK_driver ;
wire \U3|reg_5|Q[8]_ASDATA_driver ;
wire \U3|reg_5|Q[8]_ENA_driver ;
wire \U3|BusWires[8]~86_DATAA_driver ;
wire \U3|BusWires[8]~86_DATAB_driver ;
wire \U3|BusWires[8]~86_DATAC_driver ;
wire \U3|BusWires[8]~86_DATAD_driver ;
wire \U3|reg_4|Q[8]_CLK_driver ;
wire \U3|reg_4|Q[8]_ASDATA_driver ;
wire \U3|reg_4|Q[8]_ENA_driver ;
wire \U3|reg_6|Q[8]_CLK_driver ;
wire \U3|reg_6|Q[8]_ASDATA_driver ;
wire \U3|reg_6|Q[8]_ENA_driver ;
wire \U3|BusWires[8]~87_DATAA_driver ;
wire \U3|BusWires[8]~87_DATAB_driver ;
wire \U3|BusWires[8]~87_DATAC_driver ;
wire \U3|BusWires[8]~87_DATAD_driver ;
wire \U3|reg_B|Q[8]_CLK_driver ;
wire \U3|reg_B|Q[8]_ASDATA_driver ;
wire \U3|reg_B|Q[8]_ENA_driver ;
wire \U3|result[8]~8_DATAA_driver ;
wire \U3|result[8]~8_DATAC_driver ;
wire \U3|result[8]~8_DATAD_driver ;
wire \U3|reg_H|Q[8]_CLK_driver ;
wire \U3|reg_H|Q[8]_ASDATA_driver ;
wire \U3|reg_H|Q[8]_ENA_driver ;
wire \U3|Add0~8_DATAB_driver ;
wire \U3|Add0~8_DATAC_driver ;
wire \U3|Add0~8_DATAD_driver ;
wire \U3|reg_7|Q[7]_CLK_driver ;
wire \U3|reg_7|Q[7]_ASDATA_driver ;
wire \U3|reg_7|Q[7]_ENA_driver ;
wire \U3|reg_5|Q[7]_CLK_driver ;
wire \U3|reg_5|Q[7]_ASDATA_driver ;
wire \U3|reg_5|Q[7]_ENA_driver ;
wire \U3|BusWires[7]~76_DATAA_driver ;
wire \U3|BusWires[7]~76_DATAB_driver ;
wire \U3|BusWires[7]~76_DATAC_driver ;
wire \U3|BusWires[7]~76_DATAD_driver ;
wire \U3|Selector19~0_DATAA_driver ;
wire \U3|Selector19~0_DATAB_driver ;
wire \U3|Selector19~0_DATAC_driver ;
wire \U3|Selector19~0_DATAD_driver ;
wire \U3|reg_2|Q[7]_CLK_driver ;
wire \U3|reg_2|Q[7]_ASDATA_driver ;
wire \U3|reg_2|Q[7]_ENA_driver ;
wire \U3|Equal2~1_DATAA_driver ;
wire \U3|Equal2~1_DATAB_driver ;
wire \U3|Equal2~1_DATAC_driver ;
wire \U3|Equal2~1_DATAD_driver ;
wire \U3|reg_7|Q[2]_CLK_driver ;
wire \U3|reg_7|Q[2]_ASDATA_driver ;
wire \U3|reg_7|Q[2]_ENA_driver ;
wire \U3|reg_5|Q[2]_CLK_driver ;
wire \U3|reg_5|Q[2]_ASDATA_driver ;
wire \U3|reg_5|Q[2]_ENA_driver ;
wire \U3|BusWires[2]~26_DATAA_driver ;
wire \U3|BusWires[2]~26_DATAB_driver ;
wire \U3|BusWires[2]~26_DATAC_driver ;
wire \U3|BusWires[2]~26_DATAD_driver ;
wire \U3|reg_4|Q[2]_CLK_driver ;
wire \U3|reg_4|Q[2]_ASDATA_driver ;
wire \U3|reg_4|Q[2]_ENA_driver ;
wire \U3|reg_6|Q[2]_CLK_driver ;
wire \U3|reg_6|Q[2]_ASDATA_driver ;
wire \U3|reg_6|Q[2]_ENA_driver ;
wire \U3|BusWires[2]~27_DATAA_driver ;
wire \U3|BusWires[2]~27_DATAB_driver ;
wire \U3|BusWires[2]~27_DATAC_driver ;
wire \U3|BusWires[2]~27_DATAD_driver ;
wire \U3|reg_2|Q[2]~feeder_DATAD_driver ;
wire \U3|reg_2|Q[2]_CLK_driver ;
wire \U3|reg_2|Q[2]_D_driver ;
wire \U3|reg_2|Q[2]_ENA_driver ;
wire \U3|reg_A|Q[2]~feeder_DATAD_driver ;
wire \U3|reg_A|Q[2]_CLK_driver ;
wire \U3|reg_A|Q[2]_D_driver ;
wire \U3|reg_A|Q[2]_ENA_driver ;
wire \U3|Add0~2_DATAB_driver ;
wire \U3|Add0~2_DATAC_driver ;
wire \U3|Add0~2_DATAD_driver ;
wire \U3|reg_G|Q[2]~16_DATAA_driver ;
wire \U3|reg_G|Q[2]~16_DATAB_driver ;
wire \U3|reg_G|Q[2]~16_CIN_driver ;
wire \U3|reg_G|Q[2]_CLK_driver ;
wire \U3|reg_G|Q[2]_D_driver ;
wire \U3|reg_G|Q[2]_ENA_driver ;
wire \U3|reg_B|Q[2]_CLK_driver ;
wire \U3|reg_B|Q[2]_ASDATA_driver ;
wire \U3|reg_B|Q[2]_ENA_driver ;
wire \U3|result[2]~2_DATAB_driver ;
wire \U3|result[2]~2_DATAC_driver ;
wire \U3|result[2]~2_DATAD_driver ;
wire \U3|reg_H|Q[2]_CLK_driver ;
wire \U3|reg_H|Q[2]_ASDATA_driver ;
wire \U3|reg_H|Q[2]_ENA_driver ;
wire \U3|BusWires[2]~29_DATAA_driver ;
wire \U3|BusWires[2]~29_DATAB_driver ;
wire \U3|BusWires[2]~29_DATAC_driver ;
wire \U3|BusWires[2]~29_DATAD_driver ;
wire \U3|reg_E|Q[2]_CLK_driver ;
wire \U3|reg_E|Q[2]_ASDATA_driver ;
wire \U3|reg_E|Q[2]_ENA_driver ;
wire \U3|result4[2]~2_DATAB_driver ;
wire \U3|result4[2]~2_DATAC_driver ;
wire \U3|result4[2]~2_DATAD_driver ;
wire \U3|reg_L|Q[2]_CLK_driver ;
wire \U3|reg_L|Q[2]_ASDATA_driver ;
wire \U3|reg_L|Q[2]_ENA_driver ;
wire \U3|reg_7|Q[3]_CLK_driver ;
wire \U3|reg_7|Q[3]_ASDATA_driver ;
wire \U3|reg_7|Q[3]_ENA_driver ;
wire \U3|reg_5|Q[3]_CLK_driver ;
wire \U3|reg_5|Q[3]_ASDATA_driver ;
wire \U3|reg_5|Q[3]_ENA_driver ;
wire \U3|BusWires[3]~36_DATAA_driver ;
wire \U3|BusWires[3]~36_DATAB_driver ;
wire \U3|BusWires[3]~36_DATAC_driver ;
wire \U3|BusWires[3]~36_DATAD_driver ;
wire \U3|reg_4|Q[3]_CLK_driver ;
wire \U3|reg_4|Q[3]_ASDATA_driver ;
wire \U3|reg_4|Q[3]_ENA_driver ;
wire \U3|reg_6|Q[3]_CLK_driver ;
wire \U3|reg_6|Q[3]_ASDATA_driver ;
wire \U3|reg_6|Q[3]_ENA_driver ;
wire \U3|BusWires[3]~37_DATAA_driver ;
wire \U3|BusWires[3]~37_DATAB_driver ;
wire \U3|BusWires[3]~37_DATAC_driver ;
wire \U3|BusWires[3]~37_DATAD_driver ;
wire \U3|reg_A|Q[3]~feeder_DATAD_driver ;
wire \U3|reg_A|Q[3]_CLK_driver ;
wire \U3|reg_A|Q[3]_D_driver ;
wire \U3|reg_A|Q[3]_ENA_driver ;
wire \U3|Add0~3_DATAA_driver ;
wire \U3|Add0~3_DATAC_driver ;
wire \U3|Add0~3_DATAD_driver ;
wire \U3|reg_G|Q[3]~18_DATAA_driver ;
wire \U3|reg_G|Q[3]~18_DATAB_driver ;
wire \U3|reg_G|Q[3]~18_CIN_driver ;
wire \U3|reg_G|Q[3]_CLK_driver ;
wire \U3|reg_G|Q[3]_D_driver ;
wire \U3|reg_G|Q[3]_ENA_driver ;
wire \U3|reg_B|Q[3]_CLK_driver ;
wire \U3|reg_B|Q[3]_ASDATA_driver ;
wire \U3|reg_B|Q[3]_ENA_driver ;
wire \U3|result[3]~3_DATAA_driver ;
wire \U3|result[3]~3_DATAC_driver ;
wire \U3|result[3]~3_DATAD_driver ;
wire \U3|reg_H|Q[3]_CLK_driver ;
wire \U3|reg_H|Q[3]_ASDATA_driver ;
wire \U3|reg_H|Q[3]_ENA_driver ;
wire \U3|BusWires[3]~39_DATAA_driver ;
wire \U3|BusWires[3]~39_DATAB_driver ;
wire \U3|BusWires[3]~39_DATAC_driver ;
wire \U3|BusWires[3]~39_DATAD_driver ;
wire \U3|reg_E|Q[3]_CLK_driver ;
wire \U3|reg_E|Q[3]_ASDATA_driver ;
wire \U3|reg_E|Q[3]_ENA_driver ;
wire \U3|result4[3]~3_DATAA_driver ;
wire \U3|result4[3]~3_DATAC_driver ;
wire \U3|result4[3]~3_DATAD_driver ;
wire \U3|reg_L|Q[3]_CLK_driver ;
wire \U3|reg_L|Q[3]_ASDATA_driver ;
wire \U3|reg_L|Q[3]_ENA_driver ;
wire \U3|reg_4|Q[4]~feeder_DATAD_driver ;
wire \U3|reg_4|Q[4]_CLK_driver ;
wire \U3|reg_4|Q[4]_D_driver ;
wire \U3|reg_4|Q[4]_ENA_driver ;
wire \U3|reg_6|Q[4]_CLK_driver ;
wire \U3|reg_6|Q[4]_ASDATA_driver ;
wire \U3|reg_6|Q[4]_ENA_driver ;
wire \U3|BusWires[4]~47_DATAA_driver ;
wire \U3|BusWires[4]~47_DATAB_driver ;
wire \U3|BusWires[4]~47_DATAC_driver ;
wire \U3|BusWires[4]~47_DATAD_driver ;
wire \U3|reg_7|Q[4]_CLK_driver ;
wire \U3|reg_7|Q[4]_ASDATA_driver ;
wire \U3|reg_7|Q[4]_ENA_driver ;
wire \U3|reg_5|Q[4]_CLK_driver ;
wire \U3|reg_5|Q[4]_ASDATA_driver ;
wire \U3|reg_5|Q[4]_ENA_driver ;
wire \U3|BusWires[4]~46_DATAA_driver ;
wire \U3|BusWires[4]~46_DATAB_driver ;
wire \U3|BusWires[4]~46_DATAC_driver ;
wire \U3|BusWires[4]~46_DATAD_driver ;
wire \U3|reg_2|Q[4]_CLK_driver ;
wire \U3|reg_2|Q[4]_ASDATA_driver ;
wire \U3|reg_2|Q[4]_ENA_driver ;
wire \U3|reg_4|Q[5]_CLK_driver ;
wire \U3|reg_4|Q[5]_ASDATA_driver ;
wire \U3|reg_4|Q[5]_ENA_driver ;
wire \U3|reg_6|Q[5]_CLK_driver ;
wire \U3|reg_6|Q[5]_ASDATA_driver ;
wire \U3|reg_6|Q[5]_ENA_driver ;
wire \U3|BusWires[5]~57_DATAA_driver ;
wire \U3|BusWires[5]~57_DATAB_driver ;
wire \U3|BusWires[5]~57_DATAC_driver ;
wire \U3|BusWires[5]~57_DATAD_driver ;
wire \U3|reg_2|Q[5]_CLK_driver ;
wire \U3|reg_2|Q[5]_ASDATA_driver ;
wire \U3|reg_2|Q[5]_ENA_driver ;
wire \U3|reg_4|Q[6]_CLK_driver ;
wire \U3|reg_4|Q[6]_ASDATA_driver ;
wire \U3|reg_4|Q[6]_ENA_driver ;
wire \U3|reg_6|Q[6]_CLK_driver ;
wire \U3|reg_6|Q[6]_ASDATA_driver ;
wire \U3|reg_6|Q[6]_ENA_driver ;
wire \U3|BusWires[6]~67_DATAA_driver ;
wire \U3|BusWires[6]~67_DATAB_driver ;
wire \U3|BusWires[6]~67_DATAC_driver ;
wire \U3|BusWires[6]~67_DATAD_driver ;
wire \U3|Mult0|auto_generated|mac_mult1_CLK_driver ;
wire \U3|Mult0|auto_generated|mac_mult1_ENA_driver ;
wire \U3|result3[6]~6_DATAA_driver ;
wire \U3|result3[6]~6_DATAB_driver ;
wire \U3|result3[6]~6_DATAC_driver ;
wire \U3|Kin~0_DATAA_driver ;
wire \U3|Kin~0_DATAB_driver ;
wire \U3|Kin~0_DATAC_driver ;
wire \U3|Kin~0_DATAD_driver ;
wire \U3|reg_K|Q[6]_CLK_driver ;
wire \U3|reg_K|Q[6]_D_driver ;
wire \U3|reg_K|Q[6]_ENA_driver ;
wire \U3|Cin~0_DATAA_driver ;
wire \U3|Cin~0_DATAB_driver ;
wire \U3|Cin~0_DATAC_driver ;
wire \U3|Cin~0_DATAD_driver ;
wire \U3|reg_C|Q[5]_CLK_driver ;
wire \U3|reg_C|Q[5]_ASDATA_driver ;
wire \U3|reg_C|Q[5]_ENA_driver ;
wire \U3|reg_C|Q[6]_CLK_driver ;
wire \U3|reg_C|Q[6]_ASDATA_driver ;
wire \U3|reg_C|Q[6]_ENA_driver ;
wire \U3|ShiftLeft0~13_DATAA_driver ;
wire \U3|ShiftLeft0~13_DATAB_driver ;
wire \U3|ShiftLeft0~13_DATAD_driver ;
wire \U3|reg_C|Q[3]_CLK_driver ;
wire \U3|reg_C|Q[3]_ASDATA_driver ;
wire \U3|reg_C|Q[3]_ENA_driver ;
wire \U3|reg_C|Q[4]_CLK_driver ;
wire \U3|reg_C|Q[4]_ASDATA_driver ;
wire \U3|reg_C|Q[4]_ENA_driver ;
wire \U3|ShiftLeft0~7_DATAA_driver ;
wire \U3|ShiftLeft0~7_DATAC_driver ;
wire \U3|ShiftLeft0~7_DATAD_driver ;
wire \U3|reg_C|Q[8]_CLK_driver ;
wire \U3|reg_C|Q[8]_ASDATA_driver ;
wire \U3|reg_C|Q[8]_ENA_driver ;
wire \U3|reg_C|Q[9]_CLK_driver ;
wire \U3|reg_C|Q[9]_ASDATA_driver ;
wire \U3|reg_C|Q[9]_ENA_driver ;
wire \U3|ShiftRight0~4_DATAA_driver ;
wire \U3|ShiftRight0~4_DATAB_driver ;
wire \U3|ShiftRight0~4_DATAD_driver ;
wire \U3|reg_C|Q[7]~feeder_DATAD_driver ;
wire \U3|reg_C|Q[7]_CLK_driver ;
wire \U3|reg_C|Q[7]_D_driver ;
wire \U3|reg_C|Q[7]_ENA_driver ;
wire \U3|ShiftRight0~1_DATAA_driver ;
wire \U3|ShiftRight0~1_DATAB_driver ;
wire \U3|ShiftRight0~1_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAD_driver ;
wire \U3|reg_J|Q[2]~0_DATAB_driver ;
wire \U3|reg_J|Q[2]~0_DATAD_driver ;
wire \U3|result2[6]~22_DATAA_driver ;
wire \U3|result2[6]~22_DATAB_driver ;
wire \U3|result2[6]~22_DATAC_driver ;
wire \U3|result2[6]~22_DATAD_driver ;
wire \U3|Shift~0_DATAA_driver ;
wire \U3|Shift~0_DATAB_driver ;
wire \U3|Shift~0_DATAC_driver ;
wire \U3|Shift~0_DATAD_driver ;
wire \U3|reg_J|Q[6]~8_DATAA_driver ;
wire \U3|reg_J|Q[6]~8_DATAB_driver ;
wire \U3|reg_J|Q[6]~8_DATAD_driver ;
wire \U3|reg_J|Q[6]~9_DATAA_driver ;
wire \U3|reg_J|Q[6]~9_DATAB_driver ;
wire \U3|reg_J|Q[6]~9_DATAC_driver ;
wire \U3|reg_J|Q[6]~9_DATAD_driver ;
wire \U3|reg_C|Q[1]_CLK_driver ;
wire \U3|reg_C|Q[1]_ASDATA_driver ;
wire \U3|reg_C|Q[1]_ENA_driver ;
wire \U3|reg_C|Q[2]_CLK_driver ;
wire \U3|reg_C|Q[2]_ASDATA_driver ;
wire \U3|reg_C|Q[2]_ENA_driver ;
wire \U3|reg_C|Q[0]_CLK_driver ;
wire \U3|reg_C|Q[0]_ASDATA_driver ;
wire \U3|reg_C|Q[0]_ENA_driver ;
wire \U3|ShiftLeft0~3_DATAA_driver ;
wire \U3|ShiftLeft0~3_DATAB_driver ;
wire \U3|ShiftLeft0~3_DATAC_driver ;
wire \U3|ShiftLeft0~3_DATAD_driver ;
wire \U3|ShiftLeft0~15_DATAA_driver ;
wire \U3|ShiftLeft0~15_DATAB_driver ;
wire \U3|ShiftLeft0~15_DATAC_driver ;
wire \U3|ShiftLeft0~15_DATAD_driver ;
wire \U3|result2[6]~23_DATAA_driver ;
wire \U3|result2[6]~23_DATAB_driver ;
wire \U3|result2[6]~23_DATAC_driver ;
wire \U3|result2[6]~23_DATAD_driver ;
wire \U3|reg_J|Q[6]~7_DATAA_driver ;
wire \U3|reg_J|Q[6]~7_DATAB_driver ;
wire \U3|reg_J|Q[6]~7_DATAD_driver ;
wire \U3|result2[6]_DATAA_driver ;
wire \U3|result2[6]_DATAB_driver ;
wire \U3|result2[6]_DATAC_driver ;
wire \U3|result2[6]_DATAD_driver ;
wire \U3|Jin~0_DATAA_driver ;
wire \U3|Jin~0_DATAB_driver ;
wire \U3|Jin~0_DATAC_driver ;
wire \U3|Jin~0_DATAD_driver ;
wire \U3|reg_J|Q[6]_CLK_driver ;
wire \U3|reg_J|Q[6]_ASDATA_driver ;
wire \U3|reg_J|Q[6]_ENA_driver ;
wire \U3|BusWires[6]~70_DATAA_driver ;
wire \U3|BusWires[6]~70_DATAB_driver ;
wire \U3|BusWires[6]~70_DATAC_driver ;
wire \U3|BusWires[6]~70_DATAD_driver ;
wire \U3|reg_E|Q[6]_CLK_driver ;
wire \U3|reg_E|Q[6]_ASDATA_driver ;
wire \U3|reg_E|Q[6]_ENA_driver ;
wire \U3|result4[6]~6_DATAB_driver ;
wire \U3|result4[6]~6_DATAC_driver ;
wire \U3|result4[6]~6_DATAD_driver ;
wire \U3|reg_L|Q[6]_CLK_driver ;
wire \U3|reg_L|Q[6]_ASDATA_driver ;
wire \U3|reg_L|Q[6]_ENA_driver ;
wire \U3|reg_B|Q[6]_CLK_driver ;
wire \U3|reg_B|Q[6]_ASDATA_driver ;
wire \U3|reg_B|Q[6]_ENA_driver ;
wire \U3|result[6]~6_DATAB_driver ;
wire \U3|result[6]~6_DATAC_driver ;
wire \U3|result[6]~6_DATAD_driver ;
wire \U3|reg_H|Q[6]_CLK_driver ;
wire \U3|reg_H|Q[6]_ASDATA_driver ;
wire \U3|reg_H|Q[6]_ENA_driver ;
wire \U3|reg_A|Q[6]~feeder_DATAD_driver ;
wire \U3|reg_A|Q[6]_CLK_driver ;
wire \U3|reg_A|Q[6]_D_driver ;
wire \U3|reg_A|Q[6]_ENA_driver ;
wire \U3|Add0~6_DATAA_driver ;
wire \U3|Add0~6_DATAC_driver ;
wire \U3|Add0~6_DATAD_driver ;
wire \U3|Add0~5_DATAA_driver ;
wire \U3|Add0~5_DATAC_driver ;
wire \U3|Add0~5_DATAD_driver ;
wire \U3|reg_A|Q[5]~feeder_DATAD_driver ;
wire \U3|reg_A|Q[5]_CLK_driver ;
wire \U3|reg_A|Q[5]_D_driver ;
wire \U3|reg_A|Q[5]_ENA_driver ;
wire \U3|Add0~4_DATAA_driver ;
wire \U3|Add0~4_DATAC_driver ;
wire \U3|Add0~4_DATAD_driver ;
wire \U3|reg_A|Q[4]_CLK_driver ;
wire \U3|reg_A|Q[4]_ASDATA_driver ;
wire \U3|reg_A|Q[4]_ENA_driver ;
wire \U3|reg_G|Q[4]~20_DATAA_driver ;
wire \U3|reg_G|Q[4]~20_DATAB_driver ;
wire \U3|reg_G|Q[4]~20_CIN_driver ;
wire \U3|reg_G|Q[5]~22_DATAA_driver ;
wire \U3|reg_G|Q[5]~22_DATAB_driver ;
wire \U3|reg_G|Q[5]~22_CIN_driver ;
wire \U3|reg_G|Q[6]~24_DATAA_driver ;
wire \U3|reg_G|Q[6]~24_DATAB_driver ;
wire \U3|reg_G|Q[6]~24_CIN_driver ;
wire \U3|reg_G|Q[6]_CLK_driver ;
wire \U3|reg_G|Q[6]_D_driver ;
wire \U3|reg_G|Q[6]_ENA_driver ;
wire \U3|BusWires[6]~69_DATAA_driver ;
wire \U3|BusWires[6]~69_DATAB_driver ;
wire \U3|BusWires[6]~69_DATAC_driver ;
wire \U3|BusWires[6]~69_DATAD_driver ;
wire \U3|BusWires[6]~71_DATAA_driver ;
wire \U3|BusWires[6]~71_DATAB_driver ;
wire \U3|BusWires[6]~71_DATAC_driver ;
wire \U3|BusWires[6]~71_DATAD_driver ;
wire \U3|reg_2|Q[6]_CLK_driver ;
wire \U3|reg_2|Q[6]_ASDATA_driver ;
wire \U3|reg_2|Q[6]_ENA_driver ;
wire \U3|Selector17~0_DATAA_driver ;
wire \U3|Selector17~0_DATAB_driver ;
wire \U3|Selector17~0_DATAC_driver ;
wire \U3|Selector17~0_DATAD_driver ;
wire \U3|reg_0|Q[6]_CLK_driver ;
wire \U3|reg_0|Q[6]_ASDATA_driver ;
wire \U3|reg_0|Q[6]_ENA_driver ;
wire \U3|Equal0~3_DATAA_driver ;
wire \U3|Equal0~3_DATAB_driver ;
wire \U3|Equal0~3_DATAD_driver ;
wire \U3|BusWires[6]~68_DATAA_driver ;
wire \U3|BusWires[6]~68_DATAB_driver ;
wire \U3|BusWires[6]~68_DATAC_driver ;
wire \U3|BusWires[6]~68_DATAD_driver ;
wire \U3|BusWires[6]~72_DATAA_driver ;
wire \U3|BusWires[6]~72_DATAB_driver ;
wire \U3|BusWires[6]~72_DATAC_driver ;
wire \U3|BusWires[6]~72_DATAD_driver ;
wire \U3|reg_7|Q[6]_CLK_driver ;
wire \U3|reg_7|Q[6]_ASDATA_driver ;
wire \U3|reg_7|Q[6]_ENA_driver ;
wire \U3|reg_5|Q[6]_CLK_driver ;
wire \U3|reg_5|Q[6]_ASDATA_driver ;
wire \U3|reg_5|Q[6]_ENA_driver ;
wire \U3|BusWires[6]~66_DATAA_driver ;
wire \U3|BusWires[6]~66_DATAB_driver ;
wire \U3|BusWires[6]~66_DATAC_driver ;
wire \U3|BusWires[6]~66_DATAD_driver ;
wire \U3|Selector18~1_DATAA_driver ;
wire \U3|Selector18~1_DATAB_driver ;
wire \U3|Selector18~1_DATAC_driver ;
wire \U3|Selector18~1_DATAD_driver ;
wire \U3|reg_1|Q[6]_CLK_driver ;
wire \U3|reg_1|Q[6]_ASDATA_driver ;
wire \U3|reg_1|Q[6]_ENA_driver ;
wire \U3|Equal1~0_DATAA_driver ;
wire \U3|Equal1~0_DATAB_driver ;
wire \U3|Equal1~0_DATAC_driver ;
wire \U3|Equal1~0_DATAD_driver ;
wire \U3|Equal1~1_DATAC_driver ;
wire \U3|Equal1~1_DATAD_driver ;
wire \U3|Equal1~2_DATAA_driver ;
wire \U3|Equal1~2_DATAB_driver ;
wire \U3|Equal1~2_DATAC_driver ;
wire \U3|Equal1~2_DATAD_driver ;
wire \U3|Selector20~0_DATAA_driver ;
wire \U3|Selector20~0_DATAB_driver ;
wire \U3|Selector20~0_DATAC_driver ;
wire \U3|Selector20~0_DATAD_driver ;
wire \U3|reg_3|Q[6]_CLK_driver ;
wire \U3|reg_3|Q[6]_ASDATA_driver ;
wire \U3|reg_3|Q[6]_ENA_driver ;
wire \U3|Equal3~0_DATAB_driver ;
wire \U3|Equal3~0_DATAD_driver ;
wire \U3|Equal3~1_DATAA_driver ;
wire \U3|Equal3~1_DATAB_driver ;
wire \U3|Equal3~1_DATAC_driver ;
wire \U3|Equal3~1_DATAD_driver ;
wire \U3|BusWires[6]~64_DATAA_driver ;
wire \U3|BusWires[6]~64_DATAB_driver ;
wire \U3|BusWires[6]~64_DATAC_driver ;
wire \U3|BusWires[6]~64_DATAD_driver ;
wire \U3|BusWires[0]~2_DATAA_driver ;
wire \U3|BusWires[0]~2_DATAB_driver ;
wire \U3|BusWires[0]~2_DATAC_driver ;
wire \U3|BusWires[0]~2_DATAD_driver ;
wire \U3|BusWires[0]~3_DATAA_driver ;
wire \U3|BusWires[0]~3_DATAB_driver ;
wire \U3|BusWires[0]~3_DATAC_driver ;
wire \U3|BusWires[0]~3_DATAD_driver ;
wire \U3|BusWires[0]~4_DATAA_driver ;
wire \U3|BusWires[0]~4_DATAB_driver ;
wire \U3|BusWires[0]~4_DATAC_driver ;
wire \U3|BusWires[0]~4_DATAD_driver ;
wire \U3|BusWires[6]~65_DATAA_driver ;
wire \U3|BusWires[6]~65_DATAB_driver ;
wire \U3|BusWires[6]~65_DATAC_driver ;
wire \U3|BusWires[6]~65_DATAD_driver ;
wire \U3|BusWires[6]~73_DATAA_driver ;
wire \U3|BusWires[6]~73_DATAB_driver ;
wire \U3|BusWires[6]~73_DATAC_driver ;
wire \U3|BusWires[6]~73_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_9~1_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_9~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_9~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_9~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_9~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_9~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~1_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_10~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~1_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_11~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~1_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_12~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~1_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_13~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[133]~4_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|selnose[133]~4_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~1_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~14_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|op_14~16_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAD_driver ;
wire \U3|reg_D|Q[9]~_Duplicate_1_CLK_driver ;
wire \U3|reg_D|Q[9]~_Duplicate_1_ASDATA_driver ;
wire \U3|reg_D|Q[9]~_Duplicate_1_ENA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAD_driver ;
wire \U3|reg_D|Q[8]~_Duplicate_1_CLK_driver ;
wire \U3|reg_D|Q[8]~_Duplicate_1_ASDATA_driver ;
wire \U3|reg_D|Q[8]~_Duplicate_1_ENA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[108]~60_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[108]~60_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[108]~59_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[108]~59_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAD_driver ;
wire \U3|reg_D|Q[7]~_Duplicate_1_CLK_driver ;
wire \U3|reg_D|Q[7]~_Duplicate_1_ASDATA_driver ;
wire \U3|reg_D|Q[7]~_Duplicate_1_ENA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAD_driver ;
wire \U3|reg_D|Q[6]~_Duplicate_1_CLK_driver ;
wire \U3|reg_D|Q[6]~_Duplicate_1_ASDATA_driver ;
wire \U3|reg_D|Q[6]~_Duplicate_1_ENA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~82_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~82_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAD_driver ;
wire \U3|reg_D|Q[5]~_Duplicate_1_CLK_driver ;
wire \U3|reg_D|Q[5]~_Duplicate_1_ASDATA_driver ;
wire \U3|reg_D|Q[5]~_Duplicate_1_ENA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_CIN_driver ;
wire \U3|result3[5]~5_DATAA_driver ;
wire \U3|result3[5]~5_DATAC_driver ;
wire \U3|result3[5]~5_DATAD_driver ;
wire \U3|reg_K|Q[5]_CLK_driver ;
wire \U3|reg_K|Q[5]_D_driver ;
wire \U3|reg_K|Q[5]_ENA_driver ;
wire \U3|ShiftLeft0~4_DATAB_driver ;
wire \U3|ShiftLeft0~4_DATAC_driver ;
wire \U3|ShiftLeft0~4_DATAD_driver ;
wire \U3|ShiftLeft0~10_DATAB_driver ;
wire \U3|ShiftLeft0~10_DATAC_driver ;
wire \U3|ShiftLeft0~10_DATAD_driver ;
wire \U3|ShiftLeft0~11_DATAB_driver ;
wire \U3|ShiftLeft0~11_DATAC_driver ;
wire \U3|ShiftLeft0~11_DATAD_driver ;
wire \U3|ShiftRight0~8_DATAB_driver ;
wire \U3|ShiftRight0~8_DATAC_driver ;
wire \U3|ShiftRight0~8_DATAD_driver ;
wire \U3|ShiftRight0~7_DATAA_driver ;
wire \U3|ShiftRight0~7_DATAB_driver ;
wire \U3|ShiftRight0~7_DATAC_driver ;
wire \U3|ShiftRight0~7_DATAD_driver ;
wire \U3|ShiftRight0~9_DATAA_driver ;
wire \U3|ShiftRight0~9_DATAB_driver ;
wire \U3|ShiftRight0~9_DATAD_driver ;
wire \U3|ShiftRight0~12_DATAB_driver ;
wire \U3|ShiftRight0~12_DATAC_driver ;
wire \U3|ShiftRight0~12_DATAD_driver ;
wire \U3|result2[5]~19_DATAA_driver ;
wire \U3|result2[5]~19_DATAB_driver ;
wire \U3|result2[5]~19_DATAC_driver ;
wire \U3|result2[5]~19_DATAD_driver ;
wire \U3|ShiftLeft0~12_DATAA_driver ;
wire \U3|ShiftLeft0~12_DATAB_driver ;
wire \U3|ShiftLeft0~12_DATAC_driver ;
wire \U3|ShiftLeft0~12_DATAD_driver ;
wire \U3|result2[5]~20_DATAA_driver ;
wire \U3|result2[5]~20_DATAB_driver ;
wire \U3|result2[5]~20_DATAC_driver ;
wire \U3|result2[5]~20_DATAD_driver ;
wire \U3|result2[5]~21_DATAA_driver ;
wire \U3|result2[5]~21_DATAB_driver ;
wire \U3|result2[5]~21_DATAD_driver ;
wire \U3|reg_J|Q[5]_CLK_driver ;
wire \U3|reg_J|Q[5]_ASDATA_driver ;
wire \U3|reg_J|Q[5]_ENA_driver ;
wire \U3|BusWires[5]~60_DATAA_driver ;
wire \U3|BusWires[5]~60_DATAB_driver ;
wire \U3|BusWires[5]~60_DATAC_driver ;
wire \U3|BusWires[5]~60_DATAD_driver ;
wire \U3|reg_E|Q[5]_CLK_driver ;
wire \U3|reg_E|Q[5]_ASDATA_driver ;
wire \U3|reg_E|Q[5]_ENA_driver ;
wire \U3|result4[5]~5_DATAA_driver ;
wire \U3|result4[5]~5_DATAC_driver ;
wire \U3|result4[5]~5_DATAD_driver ;
wire \U3|reg_L|Q[5]_CLK_driver ;
wire \U3|reg_L|Q[5]_ASDATA_driver ;
wire \U3|reg_L|Q[5]_ENA_driver ;
wire \U3|reg_B|Q[5]_CLK_driver ;
wire \U3|reg_B|Q[5]_ASDATA_driver ;
wire \U3|reg_B|Q[5]_ENA_driver ;
wire \U3|result[5]~5_DATAB_driver ;
wire \U3|result[5]~5_DATAC_driver ;
wire \U3|result[5]~5_DATAD_driver ;
wire \U3|reg_H|Q[5]_CLK_driver ;
wire \U3|reg_H|Q[5]_ASDATA_driver ;
wire \U3|reg_H|Q[5]_ENA_driver ;
wire \U3|reg_G|Q[5]_CLK_driver ;
wire \U3|reg_G|Q[5]_D_driver ;
wire \U3|reg_G|Q[5]_ENA_driver ;
wire \U3|BusWires[5]~59_DATAA_driver ;
wire \U3|BusWires[5]~59_DATAB_driver ;
wire \U3|BusWires[5]~59_DATAC_driver ;
wire \U3|BusWires[5]~59_DATAD_driver ;
wire \U3|BusWires[5]~61_DATAA_driver ;
wire \U3|BusWires[5]~61_DATAB_driver ;
wire \U3|BusWires[5]~61_DATAC_driver ;
wire \U3|BusWires[5]~61_DATAD_driver ;
wire \U3|reg_0|Q[5]_CLK_driver ;
wire \U3|reg_0|Q[5]_ASDATA_driver ;
wire \U3|reg_0|Q[5]_ENA_driver ;
wire \U3|BusWires[5]~58_DATAA_driver ;
wire \U3|BusWires[5]~58_DATAB_driver ;
wire \U3|BusWires[5]~58_DATAC_driver ;
wire \U3|BusWires[5]~58_DATAD_driver ;
wire \U3|BusWires[5]~62_DATAA_driver ;
wire \U3|BusWires[5]~62_DATAB_driver ;
wire \U3|BusWires[5]~62_DATAC_driver ;
wire \U3|BusWires[5]~62_DATAD_driver ;
wire \U3|reg_7|Q[5]_CLK_driver ;
wire \U3|reg_7|Q[5]_ASDATA_driver ;
wire \U3|reg_7|Q[5]_ENA_driver ;
wire \U3|reg_5|Q[5]_CLK_driver ;
wire \U3|reg_5|Q[5]_ASDATA_driver ;
wire \U3|reg_5|Q[5]_ENA_driver ;
wire \U3|BusWires[5]~56_DATAA_driver ;
wire \U3|BusWires[5]~56_DATAB_driver ;
wire \U3|BusWires[5]~56_DATAC_driver ;
wire \U3|BusWires[5]~56_DATAD_driver ;
wire \U3|reg_1|Q[5]_CLK_driver ;
wire \U3|reg_1|Q[5]_ASDATA_driver ;
wire \U3|reg_1|Q[5]_ENA_driver ;
wire \U3|reg_3|Q[5]_CLK_driver ;
wire \U3|reg_3|Q[5]_ASDATA_driver ;
wire \U3|reg_3|Q[5]_ENA_driver ;
wire \U3|BusWires[5]~54_DATAA_driver ;
wire \U3|BusWires[5]~54_DATAB_driver ;
wire \U3|BusWires[5]~54_DATAC_driver ;
wire \U3|BusWires[5]~54_DATAD_driver ;
wire \U3|BusWires[5]~55_DATAA_driver ;
wire \U3|BusWires[5]~55_DATAB_driver ;
wire \U3|BusWires[5]~55_DATAC_driver ;
wire \U3|BusWires[5]~55_DATAD_driver ;
wire \U3|BusWires[5]~63_DATAA_driver ;
wire \U3|BusWires[5]~63_DATAB_driver ;
wire \U3|BusWires[5]~63_DATAC_driver ;
wire \U3|BusWires[5]~63_DATAD_driver ;
wire \U3|ShiftRight0~5_DATAC_driver ;
wire \U3|ShiftRight0~5_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~71_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~71_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~93_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~93_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAD_driver ;
wire \U3|reg_D|Q[4]~_Duplicate_1_CLK_driver ;
wire \U3|reg_D|Q[4]~_Duplicate_1_ASDATA_driver ;
wire \U3|reg_D|Q[4]~_Duplicate_1_ENA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_CIN_driver ;
wire \U3|result3[4]~4_DATAB_driver ;
wire \U3|result3[4]~4_DATAC_driver ;
wire \U3|result3[4]~4_DATAD_driver ;
wire \U3|reg_K|Q[4]_CLK_driver ;
wire \U3|reg_K|Q[4]_D_driver ;
wire \U3|reg_K|Q[4]_ENA_driver ;
wire \U3|ShiftRight0~11_DATAA_driver ;
wire \U3|ShiftRight0~11_DATAB_driver ;
wire \U3|ShiftRight0~11_DATAC_driver ;
wire \U3|ShiftRight0~11_DATAD_driver ;
wire \U3|ShiftRight0~2_DATAA_driver ;
wire \U3|ShiftRight0~2_DATAB_driver ;
wire \U3|ShiftRight0~2_DATAD_driver ;
wire \U3|ShiftRight0~3_DATAB_driver ;
wire \U3|ShiftRight0~3_DATAC_driver ;
wire \U3|ShiftRight0~3_DATAD_driver ;
wire \U3|result2[4]~16_DATAA_driver ;
wire \U3|result2[4]~16_DATAB_driver ;
wire \U3|result2[4]~16_DATAC_driver ;
wire \U3|result2[4]~16_DATAD_driver ;
wire \U3|ShiftLeft0~9_DATAB_driver ;
wire \U3|ShiftLeft0~9_DATAC_driver ;
wire \U3|ShiftLeft0~9_DATAD_driver ;
wire \U3|ShiftLeft0~6_DATAA_driver ;
wire \U3|ShiftLeft0~6_DATAB_driver ;
wire \U3|ShiftLeft0~6_DATAC_driver ;
wire \U3|ShiftLeft0~6_DATAD_driver ;
wire \U3|ShiftLeft0~8_DATAA_driver ;
wire \U3|ShiftLeft0~8_DATAC_driver ;
wire \U3|ShiftLeft0~8_DATAD_driver ;
wire \U3|result2[4]~17_DATAA_driver ;
wire \U3|result2[4]~17_DATAB_driver ;
wire \U3|result2[4]~17_DATAC_driver ;
wire \U3|result2[4]~17_DATAD_driver ;
wire \U3|result2[4]~18_DATAA_driver ;
wire \U3|result2[4]~18_DATAB_driver ;
wire \U3|result2[4]~18_DATAD_driver ;
wire \U3|reg_J|Q[4]_CLK_driver ;
wire \U3|reg_J|Q[4]_ASDATA_driver ;
wire \U3|reg_J|Q[4]_ENA_driver ;
wire \U3|BusWires[4]~50_DATAA_driver ;
wire \U3|BusWires[4]~50_DATAB_driver ;
wire \U3|BusWires[4]~50_DATAC_driver ;
wire \U3|BusWires[4]~50_DATAD_driver ;
wire \U3|reg_E|Q[4]_CLK_driver ;
wire \U3|reg_E|Q[4]_ASDATA_driver ;
wire \U3|reg_E|Q[4]_ENA_driver ;
wire \U3|result4[4]~4_DATAA_driver ;
wire \U3|result4[4]~4_DATAC_driver ;
wire \U3|result4[4]~4_DATAD_driver ;
wire \U3|reg_L|Q[4]_CLK_driver ;
wire \U3|reg_L|Q[4]_ASDATA_driver ;
wire \U3|reg_L|Q[4]_ENA_driver ;
wire \U3|reg_G|Q[4]_CLK_driver ;
wire \U3|reg_G|Q[4]_D_driver ;
wire \U3|reg_G|Q[4]_ENA_driver ;
wire \U3|reg_B|Q[4]_CLK_driver ;
wire \U3|reg_B|Q[4]_ASDATA_driver ;
wire \U3|reg_B|Q[4]_ENA_driver ;
wire \U3|result[4]~4_DATAB_driver ;
wire \U3|result[4]~4_DATAC_driver ;
wire \U3|result[4]~4_DATAD_driver ;
wire \U3|reg_H|Q[4]_CLK_driver ;
wire \U3|reg_H|Q[4]_ASDATA_driver ;
wire \U3|reg_H|Q[4]_ENA_driver ;
wire \U3|BusWires[4]~49_DATAA_driver ;
wire \U3|BusWires[4]~49_DATAB_driver ;
wire \U3|BusWires[4]~49_DATAC_driver ;
wire \U3|BusWires[4]~49_DATAD_driver ;
wire \U3|BusWires[4]~51_DATAA_driver ;
wire \U3|BusWires[4]~51_DATAB_driver ;
wire \U3|BusWires[4]~51_DATAC_driver ;
wire \U3|BusWires[4]~51_DATAD_driver ;
wire \U3|reg_0|Q[4]_CLK_driver ;
wire \U3|reg_0|Q[4]_ASDATA_driver ;
wire \U3|reg_0|Q[4]_ENA_driver ;
wire \U3|BusWires[4]~48_DATAA_driver ;
wire \U3|BusWires[4]~48_DATAB_driver ;
wire \U3|BusWires[4]~48_DATAC_driver ;
wire \U3|BusWires[4]~48_DATAD_driver ;
wire \U3|BusWires[4]~52_DATAA_driver ;
wire \U3|BusWires[4]~52_DATAB_driver ;
wire \U3|BusWires[4]~52_DATAC_driver ;
wire \U3|BusWires[4]~52_DATAD_driver ;
wire \U3|reg_1|Q[4]_CLK_driver ;
wire \U3|reg_1|Q[4]_ASDATA_driver ;
wire \U3|reg_1|Q[4]_ENA_driver ;
wire \U3|reg_3|Q[4]_CLK_driver ;
wire \U3|reg_3|Q[4]_ASDATA_driver ;
wire \U3|reg_3|Q[4]_ENA_driver ;
wire \U3|BusWires[4]~44_DATAA_driver ;
wire \U3|BusWires[4]~44_DATAB_driver ;
wire \U3|BusWires[4]~44_DATAC_driver ;
wire \U3|BusWires[4]~44_DATAD_driver ;
wire \U3|BusWires[4]~45_DATAA_driver ;
wire \U3|BusWires[4]~45_DATAB_driver ;
wire \U3|BusWires[4]~45_DATAC_driver ;
wire \U3|BusWires[4]~45_DATAD_driver ;
wire \U3|BusWires[4]~53_DATAA_driver ;
wire \U3|BusWires[4]~53_DATAB_driver ;
wire \U3|BusWires[4]~53_DATAC_driver ;
wire \U3|BusWires[4]~53_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~104_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~104_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAD_driver ;
wire \U3|reg_D|Q[3]~_Duplicate_1_CLK_driver ;
wire \U3|reg_D|Q[3]~_Duplicate_1_ASDATA_driver ;
wire \U3|reg_D|Q[3]~_Duplicate_1_ENA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_CIN_driver ;
wire \U3|result3[3]~3_DATAA_driver ;
wire \U3|result3[3]~3_DATAC_driver ;
wire \U3|result3[3]~3_DATAD_driver ;
wire \U3|reg_K|Q[3]_CLK_driver ;
wire \U3|reg_K|Q[3]_D_driver ;
wire \U3|reg_K|Q[3]_ENA_driver ;
wire \U3|reg_J|Q[2]~3_DATAA_driver ;
wire \U3|reg_J|Q[2]~3_DATAC_driver ;
wire \U3|reg_J|Q[2]~3_DATAD_driver ;
wire \U3|ShiftRight0~6_DATAA_driver ;
wire \U3|ShiftRight0~6_DATAC_driver ;
wire \U3|ShiftRight0~6_DATAD_driver ;
wire \U3|ShiftRight0~10_DATAA_driver ;
wire \U3|ShiftRight0~10_DATAB_driver ;
wire \U3|ShiftRight0~10_DATAC_driver ;
wire \U3|ShiftRight0~10_DATAD_driver ;
wire \U3|reg_J|Q[0]~4_DATAA_driver ;
wire \U3|reg_J|Q[0]~4_DATAC_driver ;
wire \U3|result2[3]~14_DATAA_driver ;
wire \U3|result2[3]~14_DATAB_driver ;
wire \U3|result2[3]~14_DATAC_driver ;
wire \U3|result2[3]~14_DATAD_driver ;
wire \U3|ShiftLeft0~2_DATAA_driver ;
wire \U3|ShiftLeft0~2_DATAB_driver ;
wire \U3|ShiftLeft0~2_DATAD_driver ;
wire \U3|ShiftLeft0~5_DATAA_driver ;
wire \U3|ShiftLeft0~5_DATAB_driver ;
wire \U3|ShiftLeft0~5_DATAD_driver ;
wire \U3|reg_J|Q[2]~6_DATAA_driver ;
wire \U3|reg_J|Q[2]~6_DATAB_driver ;
wire \U3|reg_J|Q[2]~6_DATAC_driver ;
wire \U3|reg_J|Q[2]~6_DATAD_driver ;
wire \U3|reg_J|Q[2]~5_DATAA_driver ;
wire \U3|reg_J|Q[2]~5_DATAB_driver ;
wire \U3|reg_J|Q[2]~5_DATAD_driver ;
wire \U3|result2[3]~15_DATAA_driver ;
wire \U3|result2[3]~15_DATAB_driver ;
wire \U3|result2[3]~15_DATAC_driver ;
wire \U3|result2[3]~15_DATAD_driver ;
wire \U3|result2[3]_DATAA_driver ;
wire \U3|result2[3]_DATAB_driver ;
wire \U3|result2[3]_DATAC_driver ;
wire \U3|result2[3]_DATAD_driver ;
wire \U3|reg_J|Q[3]_CLK_driver ;
wire \U3|reg_J|Q[3]_ASDATA_driver ;
wire \U3|reg_J|Q[3]_ENA_driver ;
wire \U3|BusWires[3]~40_DATAA_driver ;
wire \U3|BusWires[3]~40_DATAB_driver ;
wire \U3|BusWires[3]~40_DATAC_driver ;
wire \U3|BusWires[3]~40_DATAD_driver ;
wire \U3|BusWires[3]~41_DATAA_driver ;
wire \U3|BusWires[3]~41_DATAB_driver ;
wire \U3|BusWires[3]~41_DATAC_driver ;
wire \U3|BusWires[3]~41_DATAD_driver ;
wire \U3|reg_2|Q[3]_CLK_driver ;
wire \U3|reg_2|Q[3]_ASDATA_driver ;
wire \U3|reg_2|Q[3]_ENA_driver ;
wire \U3|reg_0|Q[3]_CLK_driver ;
wire \U3|reg_0|Q[3]_ASDATA_driver ;
wire \U3|reg_0|Q[3]_ENA_driver ;
wire \U3|BusWires[3]~38_DATAA_driver ;
wire \U3|BusWires[3]~38_DATAB_driver ;
wire \U3|BusWires[3]~38_DATAC_driver ;
wire \U3|BusWires[3]~38_DATAD_driver ;
wire \U3|BusWires[3]~42_DATAA_driver ;
wire \U3|BusWires[3]~42_DATAB_driver ;
wire \U3|BusWires[3]~42_DATAC_driver ;
wire \U3|BusWires[3]~42_DATAD_driver ;
wire \U3|reg_1|Q[3]_CLK_driver ;
wire \U3|reg_1|Q[3]_ASDATA_driver ;
wire \U3|reg_1|Q[3]_ENA_driver ;
wire \U3|reg_3|Q[3]_CLK_driver ;
wire \U3|reg_3|Q[3]_ASDATA_driver ;
wire \U3|reg_3|Q[3]_ENA_driver ;
wire \U3|BusWires[3]~34_DATAA_driver ;
wire \U3|BusWires[3]~34_DATAB_driver ;
wire \U3|BusWires[3]~34_DATAC_driver ;
wire \U3|BusWires[3]~34_DATAD_driver ;
wire \U3|BusWires[3]~35_DATAA_driver ;
wire \U3|BusWires[3]~35_DATAB_driver ;
wire \U3|BusWires[3]~35_DATAC_driver ;
wire \U3|BusWires[3]~35_DATAD_driver ;
wire \U3|BusWires[3]~43_DATAA_driver ;
wire \U3|BusWires[3]~43_DATAB_driver ;
wire \U3|BusWires[3]~43_DATAC_driver ;
wire \U3|BusWires[3]~43_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~115_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~115_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAD_driver ;
wire \U3|reg_D|Q[2]~_Duplicate_1_CLK_driver ;
wire \U3|reg_D|Q[2]~_Duplicate_1_ASDATA_driver ;
wire \U3|reg_D|Q[2]~_Duplicate_1_ENA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_CIN_driver ;
wire \U3|result3[2]~2_DATAB_driver ;
wire \U3|result3[2]~2_DATAC_driver ;
wire \U3|result3[2]~2_DATAD_driver ;
wire \U3|reg_K|Q[2]_CLK_driver ;
wire \U3|reg_K|Q[2]_D_driver ;
wire \U3|reg_K|Q[2]_ENA_driver ;
wire \U3|ShiftRight0~0_DATAA_driver ;
wire \U3|ShiftRight0~0_DATAC_driver ;
wire \U3|ShiftRight0~0_DATAD_driver ;
wire \U3|result2[2]~12_DATAA_driver ;
wire \U3|result2[2]~12_DATAB_driver ;
wire \U3|result2[2]~12_DATAC_driver ;
wire \U3|result2[2]~12_DATAD_driver ;
wire \U3|result2[2]~13_DATAA_driver ;
wire \U3|result2[2]~13_DATAB_driver ;
wire \U3|result2[2]~13_DATAC_driver ;
wire \U3|result2[2]~13_DATAD_driver ;
wire \U3|result2[2]_DATAA_driver ;
wire \U3|result2[2]_DATAB_driver ;
wire \U3|result2[2]_DATAC_driver ;
wire \U3|result2[2]_DATAD_driver ;
wire \U3|reg_J|Q[2]_CLK_driver ;
wire \U3|reg_J|Q[2]_ASDATA_driver ;
wire \U3|reg_J|Q[2]_ENA_driver ;
wire \U3|BusWires[2]~30_DATAA_driver ;
wire \U3|BusWires[2]~30_DATAB_driver ;
wire \U3|BusWires[2]~30_DATAC_driver ;
wire \U3|BusWires[2]~30_DATAD_driver ;
wire \U3|BusWires[2]~31_DATAA_driver ;
wire \U3|BusWires[2]~31_DATAB_driver ;
wire \U3|BusWires[2]~31_DATAC_driver ;
wire \U3|BusWires[2]~31_DATAD_driver ;
wire \U3|reg_0|Q[2]_CLK_driver ;
wire \U3|reg_0|Q[2]_ASDATA_driver ;
wire \U3|reg_0|Q[2]_ENA_driver ;
wire \U3|BusWires[2]~28_DATAA_driver ;
wire \U3|BusWires[2]~28_DATAB_driver ;
wire \U3|BusWires[2]~28_DATAC_driver ;
wire \U3|BusWires[2]~28_DATAD_driver ;
wire \U3|BusWires[2]~32_DATAA_driver ;
wire \U3|BusWires[2]~32_DATAB_driver ;
wire \U3|BusWires[2]~32_DATAC_driver ;
wire \U3|BusWires[2]~32_DATAD_driver ;
wire \U3|reg_1|Q[2]_CLK_driver ;
wire \U3|reg_1|Q[2]_ASDATA_driver ;
wire \U3|reg_1|Q[2]_ENA_driver ;
wire \U3|reg_3|Q[2]_CLK_driver ;
wire \U3|reg_3|Q[2]_ASDATA_driver ;
wire \U3|reg_3|Q[2]_ENA_driver ;
wire \U3|BusWires[2]~24_DATAA_driver ;
wire \U3|BusWires[2]~24_DATAB_driver ;
wire \U3|BusWires[2]~24_DATAC_driver ;
wire \U3|BusWires[2]~24_DATAD_driver ;
wire \U3|BusWires[2]~25_DATAA_driver ;
wire \U3|BusWires[2]~25_DATAB_driver ;
wire \U3|BusWires[2]~25_DATAC_driver ;
wire \U3|BusWires[2]~25_DATAD_driver ;
wire \U3|BusWires[2]~33_DATAA_driver ;
wire \U3|BusWires[2]~33_DATAB_driver ;
wire \U3|BusWires[2]~33_DATAC_driver ;
wire \U3|BusWires[2]~33_DATAD_driver ;
wire \U3|result3[7]~7_DATAA_driver ;
wire \U3|result3[7]~7_DATAB_driver ;
wire \U3|result3[7]~7_DATAC_driver ;
wire \U3|reg_K|Q[7]_CLK_driver ;
wire \U3|reg_K|Q[7]_D_driver ;
wire \U3|reg_K|Q[7]_ENA_driver ;
wire \U3|ShiftLeft0~14_DATAA_driver ;
wire \U3|ShiftLeft0~14_DATAB_driver ;
wire \U3|ShiftLeft0~14_DATAC_driver ;
wire \U3|result2[7]~24_DATAA_driver ;
wire \U3|result2[7]~24_DATAB_driver ;
wire \U3|result2[7]~24_DATAC_driver ;
wire \U3|result2[7]~24_DATAD_driver ;
wire \U3|result2[7]~25_DATAA_driver ;
wire \U3|result2[7]~25_DATAB_driver ;
wire \U3|result2[7]~25_DATAC_driver ;
wire \U3|result2[7]~25_DATAD_driver ;
wire \U3|result2[7]_DATAA_driver ;
wire \U3|result2[7]_DATAB_driver ;
wire \U3|result2[7]_DATAC_driver ;
wire \U3|result2[7]_DATAD_driver ;
wire \U3|reg_J|Q[7]_CLK_driver ;
wire \U3|reg_J|Q[7]_ASDATA_driver ;
wire \U3|reg_J|Q[7]_ENA_driver ;
wire \U3|BusWires[7]~80_DATAA_driver ;
wire \U3|BusWires[7]~80_DATAB_driver ;
wire \U3|BusWires[7]~80_DATAC_driver ;
wire \U3|BusWires[7]~80_DATAD_driver ;
wire \U3|reg_E|Q[7]_CLK_driver ;
wire \U3|reg_E|Q[7]_ASDATA_driver ;
wire \U3|reg_E|Q[7]_ENA_driver ;
wire \U3|result4[7]~7_DATAA_driver ;
wire \U3|result4[7]~7_DATAC_driver ;
wire \U3|result4[7]~7_DATAD_driver ;
wire \U3|reg_L|Q[7]_CLK_driver ;
wire \U3|reg_L|Q[7]_ASDATA_driver ;
wire \U3|reg_L|Q[7]_ENA_driver ;
wire \U3|Add0~7_DATAB_driver ;
wire \U3|Add0~7_DATAC_driver ;
wire \U3|Add0~7_DATAD_driver ;
wire \U3|reg_G|Q[7]~26_DATAA_driver ;
wire \U3|reg_G|Q[7]~26_DATAB_driver ;
wire \U3|reg_G|Q[7]~26_CIN_driver ;
wire \U3|reg_G|Q[7]_CLK_driver ;
wire \U3|reg_G|Q[7]_D_driver ;
wire \U3|reg_G|Q[7]_ENA_driver ;
wire \U3|reg_B|Q[7]_CLK_driver ;
wire \U3|reg_B|Q[7]_ASDATA_driver ;
wire \U3|reg_B|Q[7]_ENA_driver ;
wire \U3|result[7]~7_DATAB_driver ;
wire \U3|result[7]~7_DATAC_driver ;
wire \U3|result[7]~7_DATAD_driver ;
wire \U3|reg_H|Q[7]_CLK_driver ;
wire \U3|reg_H|Q[7]_ASDATA_driver ;
wire \U3|reg_H|Q[7]_ENA_driver ;
wire \U3|BusWires[7]~79_DATAA_driver ;
wire \U3|BusWires[7]~79_DATAB_driver ;
wire \U3|BusWires[7]~79_DATAC_driver ;
wire \U3|BusWires[7]~79_DATAD_driver ;
wire \U3|BusWires[7]~81_DATAA_driver ;
wire \U3|BusWires[7]~81_DATAB_driver ;
wire \U3|BusWires[7]~81_DATAC_driver ;
wire \U3|BusWires[7]~81_DATAD_driver ;
wire \U3|reg_0|Q[7]~feeder_DATAD_driver ;
wire \U3|reg_0|Q[7]_CLK_driver ;
wire \U3|reg_0|Q[7]_D_driver ;
wire \U3|reg_0|Q[7]_ENA_driver ;
wire \U3|BusWires[7]~78_DATAA_driver ;
wire \U3|BusWires[7]~78_DATAB_driver ;
wire \U3|BusWires[7]~78_DATAC_driver ;
wire \U3|BusWires[7]~78_DATAD_driver ;
wire \U3|BusWires[7]~82_DATAA_driver ;
wire \U3|BusWires[7]~82_DATAB_driver ;
wire \U3|BusWires[7]~82_DATAC_driver ;
wire \U3|BusWires[7]~82_DATAD_driver ;
wire \U3|reg_4|Q[7]_CLK_driver ;
wire \U3|reg_4|Q[7]_ASDATA_driver ;
wire \U3|reg_4|Q[7]_ENA_driver ;
wire \U3|reg_6|Q[7]_CLK_driver ;
wire \U3|reg_6|Q[7]_ASDATA_driver ;
wire \U3|reg_6|Q[7]_ENA_driver ;
wire \U3|BusWires[7]~77_DATAA_driver ;
wire \U3|BusWires[7]~77_DATAB_driver ;
wire \U3|BusWires[7]~77_DATAC_driver ;
wire \U3|BusWires[7]~77_DATAD_driver ;
wire \U3|reg_1|Q[7]~feeder_DATAD_driver ;
wire \U3|reg_1|Q[7]_CLK_driver ;
wire \U3|reg_1|Q[7]_D_driver ;
wire \U3|reg_1|Q[7]_ENA_driver ;
wire \U3|reg_3|Q[7]_CLK_driver ;
wire \U3|reg_3|Q[7]_ASDATA_driver ;
wire \U3|reg_3|Q[7]_ENA_driver ;
wire \U3|BusWires[7]~74_DATAA_driver ;
wire \U3|BusWires[7]~74_DATAB_driver ;
wire \U3|BusWires[7]~74_DATAC_driver ;
wire \U3|BusWires[7]~74_DATAD_driver ;
wire \U3|BusWires[7]~75_DATAA_driver ;
wire \U3|BusWires[7]~75_DATAB_driver ;
wire \U3|BusWires[7]~75_DATAC_driver ;
wire \U3|BusWires[7]~75_DATAD_driver ;
wire \U3|BusWires[7]~83_DATAA_driver ;
wire \U3|BusWires[7]~83_DATAB_driver ;
wire \U3|BusWires[7]~83_DATAC_driver ;
wire \U3|BusWires[7]~83_DATAD_driver ;
wire \U3|reg_A|Q[7]~feeder_DATAD_driver ;
wire \U3|reg_A|Q[7]_CLK_driver ;
wire \U3|reg_A|Q[7]_D_driver ;
wire \U3|reg_A|Q[7]_ENA_driver ;
wire \U3|reg_G|Q[8]~28_DATAA_driver ;
wire \U3|reg_G|Q[8]~28_DATAB_driver ;
wire \U3|reg_G|Q[8]~28_CIN_driver ;
wire \U3|reg_G|Q[8]_CLK_driver ;
wire \U3|reg_G|Q[8]_D_driver ;
wire \U3|reg_G|Q[8]_ENA_driver ;
wire \U3|BusWires[8]~89_DATAA_driver ;
wire \U3|BusWires[8]~89_DATAB_driver ;
wire \U3|BusWires[8]~89_DATAC_driver ;
wire \U3|BusWires[8]~89_DATAD_driver ;
wire \U3|reg_E|Q[8]_CLK_driver ;
wire \U3|reg_E|Q[8]_ASDATA_driver ;
wire \U3|reg_E|Q[8]_ENA_driver ;
wire \U3|result4[8]~8_DATAA_driver ;
wire \U3|result4[8]~8_DATAC_driver ;
wire \U3|result4[8]~8_DATAD_driver ;
wire \U3|reg_L|Q[8]_CLK_driver ;
wire \U3|reg_L|Q[8]_ASDATA_driver ;
wire \U3|reg_L|Q[8]_ENA_driver ;
wire \U3|reg_J|Q[0]~1_DATAB_driver ;
wire \U3|reg_J|Q[0]~1_DATAC_driver ;
wire \U3|reg_J|Q[0]~1_DATAD_driver ;
wire \U3|reg_J|Q[0]~2_DATAB_driver ;
wire \U3|reg_J|Q[0]~2_DATAD_driver ;
wire \U3|result2[8]~27_DATAA_driver ;
wire \U3|result2[8]~27_DATAB_driver ;
wire \U3|result2[8]~27_DATAC_driver ;
wire \U3|result2[8]~27_DATAD_driver ;
wire \U3|result2[8]~28_DATAA_driver ;
wire \U3|result2[8]~28_DATAB_driver ;
wire \U3|result2[8]~28_DATAC_driver ;
wire \U3|result2[8]~28_DATAD_driver ;
wire \U3|result2[1]~7_DATAA_driver ;
wire \U3|result2[1]~7_DATAB_driver ;
wire \U3|result2[1]~7_DATAC_driver ;
wire \U3|result2[1]~7_DATAD_driver ;
wire \U3|result2[8]~29_DATAA_driver ;
wire \U3|result2[8]~29_DATAB_driver ;
wire \U3|result2[8]~29_DATAC_driver ;
wire \U3|result2[8]~29_DATAD_driver ;
wire \U3|result2[8]~26_DATAA_driver ;
wire \U3|result2[8]~26_DATAB_driver ;
wire \U3|result2[8]~26_DATAC_driver ;
wire \U3|result2[8]~26_DATAD_driver ;
wire \U3|result2[8]~30_DATAA_driver ;
wire \U3|result2[8]~30_DATAB_driver ;
wire \U3|result2[8]~30_DATAC_driver ;
wire \U3|result2[8]~30_DATAD_driver ;
wire \U3|reg_J|Q[8]_CLK_driver ;
wire \U3|reg_J|Q[8]_ASDATA_driver ;
wire \U3|reg_J|Q[8]_ENA_driver ;
wire \U3|result3[8]~8_DATAB_driver ;
wire \U3|result3[8]~8_DATAC_driver ;
wire \U3|result3[8]~8_DATAD_driver ;
wire \U3|reg_K|Q[8]_CLK_driver ;
wire \U3|reg_K|Q[8]_D_driver ;
wire \U3|reg_K|Q[8]_ENA_driver ;
wire \U3|BusWires[8]~90_DATAA_driver ;
wire \U3|BusWires[8]~90_DATAB_driver ;
wire \U3|BusWires[8]~90_DATAC_driver ;
wire \U3|BusWires[8]~90_DATAD_driver ;
wire \U3|BusWires[8]~91_DATAA_driver ;
wire \U3|BusWires[8]~91_DATAB_driver ;
wire \U3|BusWires[8]~91_DATAC_driver ;
wire \U3|BusWires[8]~91_DATAD_driver ;
wire \U3|reg_0|Q[8]_CLK_driver ;
wire \U3|reg_0|Q[8]_ASDATA_driver ;
wire \U3|reg_0|Q[8]_ENA_driver ;
wire \U3|BusWires[8]~88_DATAA_driver ;
wire \U3|BusWires[8]~88_DATAB_driver ;
wire \U3|BusWires[8]~88_DATAC_driver ;
wire \U3|BusWires[8]~88_DATAD_driver ;
wire \U3|reg_2|Q[8]_CLK_driver ;
wire \U3|reg_2|Q[8]_ASDATA_driver ;
wire \U3|reg_2|Q[8]_ENA_driver ;
wire \U3|BusWires[8]~92_DATAA_driver ;
wire \U3|BusWires[8]~92_DATAB_driver ;
wire \U3|BusWires[8]~92_DATAC_driver ;
wire \U3|BusWires[8]~92_DATAD_driver ;
wire \U3|reg_3|Q[8]_CLK_driver ;
wire \U3|reg_3|Q[8]_ASDATA_driver ;
wire \U3|reg_3|Q[8]_ENA_driver ;
wire \U3|reg_1|Q[8]_CLK_driver ;
wire \U3|reg_1|Q[8]_ASDATA_driver ;
wire \U3|reg_1|Q[8]_ENA_driver ;
wire \U3|BusWires[8]~84_DATAA_driver ;
wire \U3|BusWires[8]~84_DATAB_driver ;
wire \U3|BusWires[8]~84_DATAC_driver ;
wire \U3|BusWires[8]~84_DATAD_driver ;
wire \U3|BusWires[8]~85_DATAA_driver ;
wire \U3|BusWires[8]~85_DATAB_driver ;
wire \U3|BusWires[8]~85_DATAC_driver ;
wire \U3|BusWires[8]~85_DATAD_driver ;
wire \U3|BusWires[8]~93_DATAA_driver ;
wire \U3|BusWires[8]~93_DATAB_driver ;
wire \U3|BusWires[8]~93_DATAC_driver ;
wire \U3|BusWires[8]~93_DATAD_driver ;
wire \U3|reg_A|Q[8]~feeder_DATAD_driver ;
wire \U3|reg_A|Q[8]_CLK_driver ;
wire \U3|reg_A|Q[8]_D_driver ;
wire \U3|reg_A|Q[8]_ENA_driver ;
wire \U3|reg_G|Q[9]~30_DATAA_driver ;
wire \U3|reg_G|Q[9]~30_DATAD_driver ;
wire \U3|reg_G|Q[9]~30_CIN_driver ;
wire \U3|reg_G|Q[9]_CLK_driver ;
wire \U3|reg_G|Q[9]_D_driver ;
wire \U3|reg_G|Q[9]_ENA_driver ;
wire \U3|BusWires[9]~99_DATAA_driver ;
wire \U3|BusWires[9]~99_DATAB_driver ;
wire \U3|BusWires[9]~99_DATAC_driver ;
wire \U3|BusWires[9]~99_DATAD_driver ;
wire \U3|reg_E|Q[9]_CLK_driver ;
wire \U3|reg_E|Q[9]_ASDATA_driver ;
wire \U3|reg_E|Q[9]_ENA_driver ;
wire \U3|result4[9]~9_DATAB_driver ;
wire \U3|result4[9]~9_DATAC_driver ;
wire \U3|result4[9]~9_DATAD_driver ;
wire \U3|reg_L|Q[9]_CLK_driver ;
wire \U3|reg_L|Q[9]_ASDATA_driver ;
wire \U3|reg_L|Q[9]_ENA_driver ;
wire \U3|result3[9]~9_DATAA_driver ;
wire \U3|result3[9]~9_DATAB_driver ;
wire \U3|result3[9]~9_DATAC_driver ;
wire \U3|result3[9]~9_DATAD_driver ;
wire \U3|reg_K|Q[9]_CLK_driver ;
wire \U3|reg_K|Q[9]_D_driver ;
wire \U3|reg_K|Q[9]_ENA_driver ;
wire \U3|result2[9]~32_DATAA_driver ;
wire \U3|result2[9]~32_DATAB_driver ;
wire \U3|result2[9]~32_DATAC_driver ;
wire \U3|result2[9]~32_DATAD_driver ;
wire \U3|result2[9]~33_DATAA_driver ;
wire \U3|result2[9]~33_DATAB_driver ;
wire \U3|result2[9]~33_DATAC_driver ;
wire \U3|result2[9]~33_DATAD_driver ;
wire \U3|result2[9]~34_DATAA_driver ;
wire \U3|result2[9]~34_DATAB_driver ;
wire \U3|result2[9]~34_DATAC_driver ;
wire \U3|result2[9]~34_DATAD_driver ;
wire \U3|result2[0]~0_DATAC_driver ;
wire \U3|result2[0]~0_DATAD_driver ;
wire \U3|result2[9]~31_DATAA_driver ;
wire \U3|result2[9]~31_DATAB_driver ;
wire \U3|result2[9]~31_DATAC_driver ;
wire \U3|result2[9]~31_DATAD_driver ;
wire \U3|result2[9]~35_DATAA_driver ;
wire \U3|result2[9]~35_DATAB_driver ;
wire \U3|result2[9]~35_DATAC_driver ;
wire \U3|result2[9]~35_DATAD_driver ;
wire \U3|reg_J|Q[9]_CLK_driver ;
wire \U3|reg_J|Q[9]_ASDATA_driver ;
wire \U3|reg_J|Q[9]_ENA_driver ;
wire \U3|BusWires[9]~100_DATAA_driver ;
wire \U3|BusWires[9]~100_DATAB_driver ;
wire \U3|BusWires[9]~100_DATAC_driver ;
wire \U3|BusWires[9]~100_DATAD_driver ;
wire \U3|BusWires[9]~101_DATAA_driver ;
wire \U3|BusWires[9]~101_DATAB_driver ;
wire \U3|BusWires[9]~101_DATAC_driver ;
wire \U3|BusWires[9]~101_DATAD_driver ;
wire \U3|reg_0|Q[9]_CLK_driver ;
wire \U3|reg_0|Q[9]_ASDATA_driver ;
wire \U3|reg_0|Q[9]_ENA_driver ;
wire \U3|BusWires[9]~98_DATAA_driver ;
wire \U3|BusWires[9]~98_DATAB_driver ;
wire \U3|BusWires[9]~98_DATAC_driver ;
wire \U3|BusWires[9]~98_DATAD_driver ;
wire \U3|reg_2|Q[9]_CLK_driver ;
wire \U3|reg_2|Q[9]_ASDATA_driver ;
wire \U3|reg_2|Q[9]_ENA_driver ;
wire \U3|BusWires[9]~102_DATAA_driver ;
wire \U3|BusWires[9]~102_DATAB_driver ;
wire \U3|BusWires[9]~102_DATAC_driver ;
wire \U3|BusWires[9]~102_DATAD_driver ;
wire \U3|reg_7|Q[9]_CLK_driver ;
wire \U3|reg_7|Q[9]_ASDATA_driver ;
wire \U3|reg_7|Q[9]_ENA_driver ;
wire \U3|reg_5|Q[9]_CLK_driver ;
wire \U3|reg_5|Q[9]_ASDATA_driver ;
wire \U3|reg_5|Q[9]_ENA_driver ;
wire \U3|BusWires[9]~96_DATAA_driver ;
wire \U3|BusWires[9]~96_DATAB_driver ;
wire \U3|BusWires[9]~96_DATAC_driver ;
wire \U3|BusWires[9]~96_DATAD_driver ;
wire \U3|reg_3|Q[9]_CLK_driver ;
wire \U3|reg_3|Q[9]_ASDATA_driver ;
wire \U3|reg_3|Q[9]_ENA_driver ;
wire \U3|reg_1|Q[9]_CLK_driver ;
wire \U3|reg_1|Q[9]_ASDATA_driver ;
wire \U3|reg_1|Q[9]_ENA_driver ;
wire \U3|BusWires[9]~94_DATAA_driver ;
wire \U3|BusWires[9]~94_DATAB_driver ;
wire \U3|BusWires[9]~94_DATAC_driver ;
wire \U3|BusWires[9]~94_DATAD_driver ;
wire \U3|BusWires[9]~95_DATAA_driver ;
wire \U3|BusWires[9]~95_DATAB_driver ;
wire \U3|BusWires[9]~95_DATAC_driver ;
wire \U3|BusWires[9]~95_DATAD_driver ;
wire \U3|BusWires[9]~103_DATAA_driver ;
wire \U3|BusWires[9]~103_DATAB_driver ;
wire \U3|BusWires[9]~103_DATAC_driver ;
wire \U3|BusWires[9]~103_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~118_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~118_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAD_driver ;
wire \U3|reg_D|Q[1]~_Duplicate_1_CLK_driver ;
wire \U3|reg_D|Q[1]~_Duplicate_1_ASDATA_driver ;
wire \U3|reg_D|Q[1]~_Duplicate_1_ENA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_CIN_driver ;
wire \U3|result3[1]~1_DATAB_driver ;
wire \U3|result3[1]~1_DATAC_driver ;
wire \U3|result3[1]~1_DATAD_driver ;
wire \U3|reg_K|Q[1]_CLK_driver ;
wire \U3|reg_K|Q[1]_D_driver ;
wire \U3|reg_K|Q[1]_ENA_driver ;
wire \U3|result2[1]~6_DATAA_driver ;
wire \U3|result2[1]~6_DATAB_driver ;
wire \U3|result2[1]~6_DATAC_driver ;
wire \U3|result2[1]~6_DATAD_driver ;
wire \U3|result2[1]~8_DATAA_driver ;
wire \U3|result2[1]~8_DATAB_driver ;
wire \U3|result2[1]~8_DATAC_driver ;
wire \U3|result2[1]~8_DATAD_driver ;
wire \U3|result2[1]~9_DATAA_driver ;
wire \U3|result2[1]~9_DATAB_driver ;
wire \U3|result2[1]~9_DATAC_driver ;
wire \U3|result2[1]~9_DATAD_driver ;
wire \U3|result2[1]~10_DATAA_driver ;
wire \U3|result2[1]~10_DATAB_driver ;
wire \U3|result2[1]~10_DATAC_driver ;
wire \U3|result2[1]~10_DATAD_driver ;
wire \U3|result2[1]~11_DATAA_driver ;
wire \U3|result2[1]~11_DATAB_driver ;
wire \U3|result2[1]~11_DATAC_driver ;
wire \U3|result2[1]~11_DATAD_driver ;
wire \U3|reg_J|Q[1]_CLK_driver ;
wire \U3|reg_J|Q[1]_ASDATA_driver ;
wire \U3|reg_J|Q[1]_ENA_driver ;
wire \U3|BusWires[1]~20_DATAA_driver ;
wire \U3|BusWires[1]~20_DATAB_driver ;
wire \U3|BusWires[1]~20_DATAC_driver ;
wire \U3|BusWires[1]~20_DATAD_driver ;
wire \U3|BusWires[1]~21_DATAA_driver ;
wire \U3|BusWires[1]~21_DATAB_driver ;
wire \U3|BusWires[1]~21_DATAC_driver ;
wire \U3|BusWires[1]~21_DATAD_driver ;
wire \U3|reg_2|Q[1]_CLK_driver ;
wire \U3|reg_2|Q[1]_ASDATA_driver ;
wire \U3|reg_2|Q[1]_ENA_driver ;
wire \U3|reg_0|Q[1]_CLK_driver ;
wire \U3|reg_0|Q[1]_ASDATA_driver ;
wire \U3|reg_0|Q[1]_ENA_driver ;
wire \U3|BusWires[1]~18_DATAA_driver ;
wire \U3|BusWires[1]~18_DATAB_driver ;
wire \U3|BusWires[1]~18_DATAC_driver ;
wire \U3|BusWires[1]~18_DATAD_driver ;
wire \U3|BusWires[1]~22_DATAA_driver ;
wire \U3|BusWires[1]~22_DATAB_driver ;
wire \U3|BusWires[1]~22_DATAC_driver ;
wire \U3|BusWires[1]~22_DATAD_driver ;
wire \U3|reg_1|Q[1]_CLK_driver ;
wire \U3|reg_1|Q[1]_ASDATA_driver ;
wire \U3|reg_1|Q[1]_ENA_driver ;
wire \U3|reg_3|Q[1]_CLK_driver ;
wire \U3|reg_3|Q[1]_ASDATA_driver ;
wire \U3|reg_3|Q[1]_ENA_driver ;
wire \U3|BusWires[1]~14_DATAA_driver ;
wire \U3|BusWires[1]~14_DATAB_driver ;
wire \U3|BusWires[1]~14_DATAC_driver ;
wire \U3|BusWires[1]~14_DATAD_driver ;
wire \U3|BusWires[1]~15_DATAA_driver ;
wire \U3|BusWires[1]~15_DATAB_driver ;
wire \U3|BusWires[1]~15_DATAC_driver ;
wire \U3|BusWires[1]~15_DATAD_driver ;
wire \U3|BusWires[1]~23_DATAA_driver ;
wire \U3|BusWires[1]~23_DATAB_driver ;
wire \U3|BusWires[1]~23_DATAC_driver ;
wire \U3|BusWires[1]~23_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~127_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~127_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAD_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAC_driver ;
wire \U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAD_driver ;
wire \U3|reg_D|Q[0]~_Duplicate_1_CLK_driver ;
wire \U3|reg_D|Q[0]~_Duplicate_1_ASDATA_driver ;
wire \U3|reg_D|Q[0]~_Duplicate_1_ENA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_DATAA_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_DATAB_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_CIN_driver ;
wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_CIN_driver ;
wire \U3|result3[0]~0_DATAA_driver ;
wire \U3|result3[0]~0_DATAC_driver ;
wire \U3|result3[0]~0_DATAD_driver ;
wire \U3|reg_K|Q[0]_CLK_driver ;
wire \U3|reg_K|Q[0]_D_driver ;
wire \U3|reg_K|Q[0]_ENA_driver ;
wire \U3|result2[0]~2_DATAA_driver ;
wire \U3|result2[0]~2_DATAB_driver ;
wire \U3|result2[0]~2_DATAC_driver ;
wire \U3|result2[0]~2_DATAD_driver ;
wire \U3|result2[0]~3_DATAA_driver ;
wire \U3|result2[0]~3_DATAB_driver ;
wire \U3|result2[0]~3_DATAC_driver ;
wire \U3|result2[0]~3_DATAD_driver ;
wire \U3|result2[0]~4_DATAA_driver ;
wire \U3|result2[0]~4_DATAB_driver ;
wire \U3|result2[0]~4_DATAC_driver ;
wire \U3|result2[0]~4_DATAD_driver ;
wire \U3|result2[0]~1_DATAA_driver ;
wire \U3|result2[0]~1_DATAB_driver ;
wire \U3|result2[0]~1_DATAC_driver ;
wire \U3|result2[0]~1_DATAD_driver ;
wire \U3|result2[0]~5_DATAA_driver ;
wire \U3|result2[0]~5_DATAB_driver ;
wire \U3|result2[0]~5_DATAC_driver ;
wire \U3|result2[0]~5_DATAD_driver ;
wire \U3|reg_J|Q[0]_CLK_driver ;
wire \U3|reg_J|Q[0]_ASDATA_driver ;
wire \U3|reg_J|Q[0]_ENA_driver ;
wire \U3|BusWires[0]~10_DATAA_driver ;
wire \U3|BusWires[0]~10_DATAB_driver ;
wire \U3|BusWires[0]~10_DATAC_driver ;
wire \U3|BusWires[0]~10_DATAD_driver ;
wire \U3|reg_E|Q[0]_CLK_driver ;
wire \U3|reg_E|Q[0]_ASDATA_driver ;
wire \U3|reg_E|Q[0]_ENA_driver ;
wire \U3|result4[0]~0_DATAB_driver ;
wire \U3|result4[0]~0_DATAC_driver ;
wire \U3|result4[0]~0_DATAD_driver ;
wire \U3|reg_L|Q[0]_CLK_driver ;
wire \U3|reg_L|Q[0]_ASDATA_driver ;
wire \U3|reg_L|Q[0]_ENA_driver ;
wire \U3|reg_G|Q[0]_CLK_driver ;
wire \U3|reg_G|Q[0]_D_driver ;
wire \U3|reg_G|Q[0]_ENA_driver ;
wire \U3|reg_B|Q[0]_CLK_driver ;
wire \U3|reg_B|Q[0]_ASDATA_driver ;
wire \U3|reg_B|Q[0]_ENA_driver ;
wire \U3|result[0]~0_DATAB_driver ;
wire \U3|result[0]~0_DATAC_driver ;
wire \U3|result[0]~0_DATAD_driver ;
wire \U3|reg_H|Q[0]_CLK_driver ;
wire \U3|reg_H|Q[0]_ASDATA_driver ;
wire \U3|reg_H|Q[0]_ENA_driver ;
wire \U3|BusWires[0]~9_DATAA_driver ;
wire \U3|BusWires[0]~9_DATAB_driver ;
wire \U3|BusWires[0]~9_DATAC_driver ;
wire \U3|BusWires[0]~9_DATAD_driver ;
wire \U3|BusWires[0]~11_DATAA_driver ;
wire \U3|BusWires[0]~11_DATAB_driver ;
wire \U3|BusWires[0]~11_DATAC_driver ;
wire \U3|BusWires[0]~11_DATAD_driver ;
wire \U3|reg_2|Q[0]_CLK_driver ;
wire \U3|reg_2|Q[0]_ASDATA_driver ;
wire \U3|reg_2|Q[0]_ENA_driver ;
wire \U3|reg_0|Q[0]_CLK_driver ;
wire \U3|reg_0|Q[0]_ASDATA_driver ;
wire \U3|reg_0|Q[0]_ENA_driver ;
wire \U3|BusWires[0]~8_DATAA_driver ;
wire \U3|BusWires[0]~8_DATAB_driver ;
wire \U3|BusWires[0]~8_DATAC_driver ;
wire \U3|BusWires[0]~8_DATAD_driver ;
wire \U3|BusWires[0]~12_DATAA_driver ;
wire \U3|BusWires[0]~12_DATAB_driver ;
wire \U3|BusWires[0]~12_DATAC_driver ;
wire \U3|BusWires[0]~12_DATAD_driver ;
wire \U3|reg_1|Q[0]_CLK_driver ;
wire \U3|reg_1|Q[0]_ASDATA_driver ;
wire \U3|reg_1|Q[0]_ENA_driver ;
wire \U3|reg_3|Q[0]_CLK_driver ;
wire \U3|reg_3|Q[0]_ASDATA_driver ;
wire \U3|reg_3|Q[0]_ENA_driver ;
wire \U3|BusWires[0]~1_DATAA_driver ;
wire \U3|BusWires[0]~1_DATAB_driver ;
wire \U3|BusWires[0]~1_DATAC_driver ;
wire \U3|BusWires[0]~1_DATAD_driver ;
wire \U3|BusWires[0]~5_DATAA_driver ;
wire \U3|BusWires[0]~5_DATAB_driver ;
wire \U3|BusWires[0]~5_DATAC_driver ;
wire \U3|BusWires[0]~5_DATAD_driver ;
wire \U3|BusWires[0]~13_DATAA_driver ;
wire \U3|BusWires[0]~13_DATAB_driver ;
wire \U3|BusWires[0]~13_DATAC_driver ;
wire \U3|BusWires[0]~13_DATAD_driver ;
wire \U3|Selector25~1_DATAA_driver ;
wire \U3|Selector25~1_DATAC_driver ;
wire \U6|HEX_0|WideOr6~0_DATAA_driver ;
wire \U6|HEX_0|WideOr6~0_DATAB_driver ;
wire \U6|HEX_0|WideOr6~0_DATAC_driver ;
wire \U6|HEX_0|WideOr6~0_DATAD_driver ;
wire \U6|HEX_0|WideOr5~0_DATAA_driver ;
wire \U6|HEX_0|WideOr5~0_DATAB_driver ;
wire \U6|HEX_0|WideOr5~0_DATAC_driver ;
wire \U6|HEX_0|WideOr5~0_DATAD_driver ;
wire \U6|HEX_0|WideOr4~0_DATAA_driver ;
wire \U6|HEX_0|WideOr4~0_DATAB_driver ;
wire \U6|HEX_0|WideOr4~0_DATAC_driver ;
wire \U6|HEX_0|WideOr4~0_DATAD_driver ;
wire \U6|HEX_0|WideOr3~0_DATAA_driver ;
wire \U6|HEX_0|WideOr3~0_DATAB_driver ;
wire \U6|HEX_0|WideOr3~0_DATAC_driver ;
wire \U6|HEX_0|WideOr3~0_DATAD_driver ;
wire \U6|HEX_0|WideOr2~0_DATAA_driver ;
wire \U6|HEX_0|WideOr2~0_DATAB_driver ;
wire \U6|HEX_0|WideOr2~0_DATAC_driver ;
wire \U6|HEX_0|WideOr2~0_DATAD_driver ;
wire \U6|HEX_0|WideOr1~0_DATAA_driver ;
wire \U6|HEX_0|WideOr1~0_DATAB_driver ;
wire \U6|HEX_0|WideOr1~0_DATAC_driver ;
wire \U6|HEX_0|WideOr1~0_DATAD_driver ;
wire \U6|HEX_0|WideOr0~0_DATAA_driver ;
wire \U6|HEX_0|WideOr0~0_DATAB_driver ;
wire \U6|HEX_0|WideOr0~0_DATAC_driver ;
wire \U6|HEX_0|WideOr0~0_DATAD_driver ;
wire \U6|HEX_1|WideOr6~0_DATAA_driver ;
wire \U6|HEX_1|WideOr6~0_DATAB_driver ;
wire \U6|HEX_1|WideOr6~0_DATAC_driver ;
wire \U6|HEX_1|WideOr6~0_DATAD_driver ;
wire \U6|HEX_1|WideOr5~0_DATAA_driver ;
wire \U6|HEX_1|WideOr5~0_DATAB_driver ;
wire \U6|HEX_1|WideOr5~0_DATAC_driver ;
wire \U6|HEX_1|WideOr5~0_DATAD_driver ;
wire \U6|HEX_1|WideOr4~0_DATAA_driver ;
wire \U6|HEX_1|WideOr4~0_DATAB_driver ;
wire \U6|HEX_1|WideOr4~0_DATAC_driver ;
wire \U6|HEX_1|WideOr4~0_DATAD_driver ;
wire \U6|HEX_1|WideOr3~0_DATAA_driver ;
wire \U6|HEX_1|WideOr3~0_DATAB_driver ;
wire \U6|HEX_1|WideOr3~0_DATAC_driver ;
wire \U6|HEX_1|WideOr3~0_DATAD_driver ;
wire \U6|HEX_1|WideOr2~0_DATAA_driver ;
wire \U6|HEX_1|WideOr2~0_DATAB_driver ;
wire \U6|HEX_1|WideOr2~0_DATAC_driver ;
wire \U6|HEX_1|WideOr2~0_DATAD_driver ;
wire \U6|HEX_1|WideOr1~0_DATAA_driver ;
wire \U6|HEX_1|WideOr1~0_DATAB_driver ;
wire \U6|HEX_1|WideOr1~0_DATAC_driver ;
wire \U6|HEX_1|WideOr1~0_DATAD_driver ;
wire \U6|HEX_1|WideOr0~0_DATAA_driver ;
wire \U6|HEX_1|WideOr0~0_DATAB_driver ;
wire \U6|HEX_1|WideOr0~0_DATAC_driver ;
wire \U6|HEX_1|WideOr0~0_DATAD_driver ;
wire \U6|HEX_2|Decoder0~0_DATAC_driver ;
wire \U6|HEX_2|Decoder0~0_DATAD_driver ;
wire \U6|HEX_2|Decoder0~1_DATAC_driver ;
wire \U6|HEX_2|Decoder0~1_DATAD_driver ;
wire \U6|HEX_2|Decoder0~2_DATAC_driver ;
wire \U6|HEX_2|Decoder0~2_DATAD_driver ;
wire \U6|HEX_3|WideOr6~0_DATAA_driver ;
wire \U6|HEX_3|WideOr6~0_DATAB_driver ;
wire \U6|HEX_3|WideOr6~0_DATAC_driver ;
wire \U6|HEX_3|WideOr6~0_DATAD_driver ;
wire \U6|HEX_3|WideOr5~0_DATAA_driver ;
wire \U6|HEX_3|WideOr5~0_DATAB_driver ;
wire \U6|HEX_3|WideOr5~0_DATAC_driver ;
wire \U6|HEX_3|WideOr5~0_DATAD_driver ;
wire \U6|HEX_3|WideOr4~0_DATAA_driver ;
wire \U6|HEX_3|WideOr4~0_DATAB_driver ;
wire \U6|HEX_3|WideOr4~0_DATAC_driver ;
wire \U6|HEX_3|WideOr4~0_DATAD_driver ;
wire \U6|HEX_3|WideOr3~0_DATAA_driver ;
wire \U6|HEX_3|WideOr3~0_DATAB_driver ;
wire \U6|HEX_3|WideOr3~0_DATAC_driver ;
wire \U6|HEX_3|WideOr3~0_DATAD_driver ;
wire \U6|HEX_3|WideOr2~0_DATAA_driver ;
wire \U6|HEX_3|WideOr2~0_DATAB_driver ;
wire \U6|HEX_3|WideOr2~0_DATAC_driver ;
wire \U6|HEX_3|WideOr2~0_DATAD_driver ;
wire \U6|HEX_3|WideOr1~0_DATAA_driver ;
wire \U6|HEX_3|WideOr1~0_DATAB_driver ;
wire \U6|HEX_3|WideOr1~0_DATAC_driver ;
wire \U6|HEX_3|WideOr1~0_DATAD_driver ;
wire \U6|HEX_3|WideOr0~0_DATAA_driver ;
wire \U6|HEX_3|WideOr0~0_DATAB_driver ;
wire \U6|HEX_3|WideOr0~0_DATAC_driver ;
wire \U6|HEX_3|WideOr0~0_DATAD_driver ;
wire \U6|HEX_4|WideOr6~0_DATAA_driver ;
wire \U6|HEX_4|WideOr6~0_DATAB_driver ;
wire \U6|HEX_4|WideOr6~0_DATAC_driver ;
wire \U6|HEX_4|WideOr6~0_DATAD_driver ;
wire \U6|HEX_4|WideOr5~0_DATAA_driver ;
wire \U6|HEX_4|WideOr5~0_DATAB_driver ;
wire \U6|HEX_4|WideOr5~0_DATAC_driver ;
wire \U6|HEX_4|WideOr5~0_DATAD_driver ;
wire \U6|HEX_4|WideOr4~0_DATAA_driver ;
wire \U6|HEX_4|WideOr4~0_DATAB_driver ;
wire \U6|HEX_4|WideOr4~0_DATAC_driver ;
wire \U6|HEX_4|WideOr4~0_DATAD_driver ;
wire \U6|HEX_4|WideOr3~0_DATAA_driver ;
wire \U6|HEX_4|WideOr3~0_DATAB_driver ;
wire \U6|HEX_4|WideOr3~0_DATAC_driver ;
wire \U6|HEX_4|WideOr3~0_DATAD_driver ;
wire \U6|HEX_4|WideOr2~0_DATAA_driver ;
wire \U6|HEX_4|WideOr2~0_DATAB_driver ;
wire \U6|HEX_4|WideOr2~0_DATAC_driver ;
wire \U6|HEX_4|WideOr2~0_DATAD_driver ;
wire \U6|HEX_4|WideOr1~0_DATAA_driver ;
wire \U6|HEX_4|WideOr1~0_DATAB_driver ;
wire \U6|HEX_4|WideOr1~0_DATAC_driver ;
wire \U6|HEX_4|WideOr1~0_DATAD_driver ;
wire \U6|HEX_4|WideOr0~0_DATAA_driver ;
wire \U6|HEX_4|WideOr0~0_DATAB_driver ;
wire \U6|HEX_4|WideOr0~0_DATAC_driver ;
wire \U6|HEX_4|WideOr0~0_DATAD_driver ;
wire \U6|HEX_5|WideOr6~0_DATAA_driver ;
wire \U6|HEX_5|WideOr6~0_DATAB_driver ;
wire \U6|HEX_5|WideOr6~0_DATAC_driver ;
wire \U6|HEX_5|WideOr6~0_DATAD_driver ;
wire \U6|HEX_5|WideOr5~0_DATAA_driver ;
wire \U6|HEX_5|WideOr5~0_DATAB_driver ;
wire \U6|HEX_5|WideOr5~0_DATAC_driver ;
wire \U6|HEX_5|WideOr5~0_DATAD_driver ;
wire \U6|HEX_5|WideOr4~0_DATAA_driver ;
wire \U6|HEX_5|WideOr4~0_DATAB_driver ;
wire \U6|HEX_5|WideOr4~0_DATAC_driver ;
wire \U6|HEX_5|WideOr4~0_DATAD_driver ;
wire \U6|HEX_5|WideOr3~0_DATAA_driver ;
wire \U6|HEX_5|WideOr3~0_DATAB_driver ;
wire \U6|HEX_5|WideOr3~0_DATAC_driver ;
wire \U6|HEX_5|WideOr3~0_DATAD_driver ;
wire \U6|HEX_5|WideOr2~0_DATAA_driver ;
wire \U6|HEX_5|WideOr2~0_DATAB_driver ;
wire \U6|HEX_5|WideOr2~0_DATAC_driver ;
wire \U6|HEX_5|WideOr2~0_DATAD_driver ;
wire \U6|HEX_5|WideOr1~0_DATAA_driver ;
wire \U6|HEX_5|WideOr1~0_DATAB_driver ;
wire \U6|HEX_5|WideOr1~0_DATAC_driver ;
wire \U6|HEX_5|WideOr1~0_DATAD_driver ;
wire \U6|HEX_5|WideOr0~0_DATAA_driver ;
wire \U6|HEX_5|WideOr0~0_DATAB_driver ;
wire \U6|HEX_5|WideOr0~0_DATAC_driver ;
wire \U6|HEX_5|WideOr0~0_DATAD_driver ;
wire \U6|HEX_6|WideOr6~0_DATAA_driver ;
wire \U6|HEX_6|WideOr6~0_DATAB_driver ;
wire \U6|HEX_6|WideOr6~0_DATAC_driver ;
wire \U6|HEX_6|WideOr6~0_DATAD_driver ;
wire \U6|HEX_6|WideOr5~0_DATAA_driver ;
wire \U6|HEX_6|WideOr5~0_DATAB_driver ;
wire \U6|HEX_6|WideOr5~0_DATAC_driver ;
wire \U6|HEX_6|WideOr5~0_DATAD_driver ;
wire \U6|HEX_6|WideOr4~0_DATAA_driver ;
wire \U6|HEX_6|WideOr4~0_DATAB_driver ;
wire \U6|HEX_6|WideOr4~0_DATAC_driver ;
wire \U6|HEX_6|WideOr4~0_DATAD_driver ;
wire \U6|HEX_6|WideOr3~0_DATAA_driver ;
wire \U6|HEX_6|WideOr3~0_DATAB_driver ;
wire \U6|HEX_6|WideOr3~0_DATAC_driver ;
wire \U6|HEX_6|WideOr3~0_DATAD_driver ;
wire \U6|HEX_6|WideOr2~0_DATAA_driver ;
wire \U6|HEX_6|WideOr2~0_DATAB_driver ;
wire \U6|HEX_6|WideOr2~0_DATAC_driver ;
wire \U6|HEX_6|WideOr2~0_DATAD_driver ;
wire \U6|HEX_6|WideOr1~0_DATAA_driver ;
wire \U6|HEX_6|WideOr1~0_DATAB_driver ;
wire \U6|HEX_6|WideOr1~0_DATAC_driver ;
wire \U6|HEX_6|WideOr1~0_DATAD_driver ;
wire \U6|HEX_6|WideOr0~0_DATAA_driver ;
wire \U6|HEX_6|WideOr0~0_DATAB_driver ;
wire \U6|HEX_6|WideOr0~0_DATAC_driver ;
wire \U6|HEX_6|WideOr0~0_DATAD_driver ;
wire \U6|HEX_7|WideOr6~0_DATAA_driver ;
wire \U6|HEX_7|WideOr6~0_DATAB_driver ;
wire \U6|HEX_7|WideOr6~0_DATAC_driver ;
wire \U6|HEX_7|WideOr6~0_DATAD_driver ;
wire \U6|HEX_7|WideOr5~0_DATAA_driver ;
wire \U6|HEX_7|WideOr5~0_DATAB_driver ;
wire \U6|HEX_7|WideOr5~0_DATAC_driver ;
wire \U6|HEX_7|WideOr5~0_DATAD_driver ;
wire \U6|HEX_7|WideOr4~0_DATAA_driver ;
wire \U6|HEX_7|WideOr4~0_DATAB_driver ;
wire \U6|HEX_7|WideOr4~0_DATAC_driver ;
wire \U6|HEX_7|WideOr4~0_DATAD_driver ;
wire \U6|HEX_7|WideOr3~0_DATAA_driver ;
wire \U6|HEX_7|WideOr3~0_DATAB_driver ;
wire \U6|HEX_7|WideOr3~0_DATAC_driver ;
wire \U6|HEX_7|WideOr3~0_DATAD_driver ;
wire \U6|HEX_7|WideOr2~0_DATAA_driver ;
wire \U6|HEX_7|WideOr2~0_DATAB_driver ;
wire \U6|HEX_7|WideOr2~0_DATAC_driver ;
wire \U6|HEX_7|WideOr2~0_DATAD_driver ;
wire \U6|HEX_7|WideOr1~0_DATAA_driver ;
wire \U6|HEX_7|WideOr1~0_DATAB_driver ;
wire \U6|HEX_7|WideOr1~0_DATAC_driver ;
wire \U6|HEX_7|WideOr1~0_DATAD_driver ;
wire \U6|HEX_7|WideOr0~0_DATAA_driver ;
wire \U6|HEX_7|WideOr0~0_DATAB_driver ;
wire \U6|HEX_7|WideOr0~0_DATAC_driver ;
wire \U6|HEX_7|WideOr0~0_DATAD_driver ;
wire [4:0] \U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus ;
wire [35:0] \U3|Mult0|auto_generated|mac_out2_DATAA_bus ;
wire [17:0] \U3|Mult0|auto_generated|mac_mult1_DATAA_bus ;
wire [17:0] \U3|Mult0|auto_generated|mac_mult1_DATAB_bus ;
wire [3:0] \CLOCK_50M~inputclkctrl_INCLK_bus ;
wire [3:0] \U1|Q~clkctrl_INCLK_bus ;
wire [3:0] \U2|Q~clkctrl_INCLK_bus ;
wire [17:0] \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \U4|altsyncram_component|auto_generated|q_a [0] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \U4|altsyncram_component|auto_generated|q_a [1] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \U4|altsyncram_component|auto_generated|q_a [2] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \U4|altsyncram_component|auto_generated|q_a [3] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \U4|altsyncram_component|auto_generated|q_a [4] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \U4|altsyncram_component|auto_generated|q_a [5] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \U4|altsyncram_component|auto_generated|q_a [6] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \U4|altsyncram_component|auto_generated|q_a [7] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \U4|altsyncram_component|auto_generated|q_a [8] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \U4|altsyncram_component|auto_generated|q_a [9] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \U3|Mult0|auto_generated|mac_out2~0  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \U3|Mult0|auto_generated|mac_out2~1  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \U3|Mult0|auto_generated|mac_out2~2  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \U3|Mult0|auto_generated|mac_out2~3  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \U3|Mult0|auto_generated|mac_out2~4  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \U3|Mult0|auto_generated|mac_out2~5  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \U3|Mult0|auto_generated|mac_out2~6  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \U3|Mult0|auto_generated|mac_out2~7  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \U3|Mult0|auto_generated|mac_out2~8  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \U3|Mult0|auto_generated|mac_out2~9  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \U3|Mult0|auto_generated|mac_out2~10  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \U3|Mult0|auto_generated|mac_out2~11  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \U3|Mult0|auto_generated|mac_out2~12  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \U3|Mult0|auto_generated|mac_out2~13  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \U3|Mult0|auto_generated|mac_out2~14  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \U3|Mult0|auto_generated|mac_out2~15  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \U3|Mult0|auto_generated|mac_out2~dataout  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT1  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT2  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT3  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT4  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT5  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT6  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT7  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT8  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT9  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT10  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT11  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT12  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT13  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT14  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT15  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT16  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT17  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT18  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \U3|Mult0|auto_generated|mac_out2~DATAOUT19  = \U3|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \U3|Mult0|auto_generated|mac_mult1~0  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \U3|Mult0|auto_generated|mac_mult1~1  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \U3|Mult0|auto_generated|mac_mult1~2  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \U3|Mult0|auto_generated|mac_mult1~3  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \U3|Mult0|auto_generated|mac_mult1~4  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \U3|Mult0|auto_generated|mac_mult1~5  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \U3|Mult0|auto_generated|mac_mult1~6  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \U3|Mult0|auto_generated|mac_mult1~7  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \U3|Mult0|auto_generated|mac_mult1~8  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \U3|Mult0|auto_generated|mac_mult1~9  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \U3|Mult0|auto_generated|mac_mult1~10  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \U3|Mult0|auto_generated|mac_mult1~11  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \U3|Mult0|auto_generated|mac_mult1~12  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \U3|Mult0|auto_generated|mac_mult1~13  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \U3|Mult0|auto_generated|mac_mult1~14  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \U3|Mult0|auto_generated|mac_mult1~15  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \U3|Mult0|auto_generated|mac_mult1~dataout  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT1  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT2  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT3  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT4  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT5  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT6  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT7  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT8  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT9  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT10  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT11  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT12  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT13  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT14  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT15  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT16  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT17  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT18  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \U3|Mult0|auto_generated|mac_mult1~DATAOUT19  = \U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

cycloneive_routing_wire \LEDR[0]~output_I_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\LEDR[0]~output_I_driver ));

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\LEDR[0]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \LEDR[1]~output_I_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\LEDR[1]~output_I_driver ));

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\LEDR[1]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \LEDR[2]~output_I_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\LEDR[2]~output_I_driver ));

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\LEDR[2]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \LEDR[3]~output_I_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\LEDR[3]~output_I_driver ));

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\LEDR[3]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \LEDR[4]~output_I_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\LEDR[4]~output_I_driver ));

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\LEDR[4]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \LEDR[5]~output_I_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\LEDR[5]~output_I_driver ));

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\LEDR[5]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \LEDR[6]~output_I_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\LEDR[6]~output_I_driver ));

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\LEDR[6]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \LEDR[7]~output_I_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\LEDR[7]~output_I_driver ));

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\LEDR[7]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \LEDR[8]~output_I_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\LEDR[8]~output_I_driver ));

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\LEDR[8]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \LEDR[9]~output_I_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\LEDR[9]~output_I_driver ));

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\LEDR[9]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \LEDR[10]~output_I_routing_wire_inst  (
	.datain(\U3|Selector25~1_combout ),
	.dataout(\LEDR[10]~output_I_driver ));

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\LEDR[10]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX0[0]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_0|WideOr6~0_combout ),
	.dataout(\HEX0[0]~output_I_driver ));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\HEX0[0]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX0[1]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_0|WideOr5~0_combout ),
	.dataout(\HEX0[1]~output_I_driver ));

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\HEX0[1]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX0[2]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_0|WideOr4~0_combout ),
	.dataout(\HEX0[2]~output_I_driver ));

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\HEX0[2]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX0[3]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_0|WideOr3~0_combout ),
	.dataout(\HEX0[3]~output_I_driver ));

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\HEX0[3]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX0[4]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_0|WideOr2~0_combout ),
	.dataout(\HEX0[4]~output_I_driver ));

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\HEX0[4]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX0[5]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_0|WideOr1~0_combout ),
	.dataout(\HEX0[5]~output_I_driver ));

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\HEX0[5]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX0[6]~output_I_routing_wire_inst  (
	.datain(!\U6|HEX_0|WideOr0~0_combout ),
	.dataout(\HEX0[6]~output_I_driver ));

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\HEX0[6]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \HEX0[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX1[0]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_1|WideOr6~0_combout ),
	.dataout(\HEX1[0]~output_I_driver ));

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\HEX1[0]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX1[1]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_1|WideOr5~0_combout ),
	.dataout(\HEX1[1]~output_I_driver ));

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\HEX1[1]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX1[2]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_1|WideOr4~0_combout ),
	.dataout(\HEX1[2]~output_I_driver ));

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\HEX1[2]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX1[3]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_1|WideOr3~0_combout ),
	.dataout(\HEX1[3]~output_I_driver ));

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\HEX1[3]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX1[4]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_1|WideOr2~0_combout ),
	.dataout(\HEX1[4]~output_I_driver ));

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\HEX1[4]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX1[5]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_1|WideOr1~0_combout ),
	.dataout(\HEX1[5]~output_I_driver ));

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\HEX1[5]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX1[6]~output_I_routing_wire_inst  (
	.datain(!\U6|HEX_1|WideOr0~0_combout ),
	.dataout(\HEX1[6]~output_I_driver ));

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\HEX1[6]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \HEX1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX2[0]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_2|Decoder0~0_combout ),
	.dataout(\HEX2[0]~output_I_driver ));

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\HEX2[0]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX2[2]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_2|Decoder0~1_combout ),
	.dataout(\HEX2[2]~output_I_driver ));

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\HEX2[2]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX2[3]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_2|Decoder0~0_combout ),
	.dataout(\HEX2[3]~output_I_driver ));

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\HEX2[3]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX2[4]~output_I_routing_wire_inst  (
	.datain(\U3|reg_0|Q [8]),
	.dataout(\HEX2[4]~output_I_driver ));

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\HEX2[4]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX2[5]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_2|Decoder0~2_combout ),
	.dataout(\HEX2[5]~output_I_driver ));

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\HEX2[5]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX2[6]~output_I_routing_wire_inst  (
	.datain(!\U3|reg_0|Q [9]),
	.dataout(\HEX2[6]~output_I_driver ));

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\HEX2[6]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \HEX2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX3[0]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_3|WideOr6~0_combout ),
	.dataout(\HEX3[0]~output_I_driver ));

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\HEX3[0]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX3[1]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_3|WideOr5~0_combout ),
	.dataout(\HEX3[1]~output_I_driver ));

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\HEX3[1]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX3[2]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_3|WideOr4~0_combout ),
	.dataout(\HEX3[2]~output_I_driver ));

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\HEX3[2]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX3[3]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_3|WideOr3~0_combout ),
	.dataout(\HEX3[3]~output_I_driver ));

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\HEX3[3]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX3[4]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_3|WideOr2~0_combout ),
	.dataout(\HEX3[4]~output_I_driver ));

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\HEX3[4]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX3[5]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_3|WideOr1~0_combout ),
	.dataout(\HEX3[5]~output_I_driver ));

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\HEX3[5]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX3[6]~output_I_routing_wire_inst  (
	.datain(!\U6|HEX_3|WideOr0~0_combout ),
	.dataout(\HEX3[6]~output_I_driver ));

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\HEX3[6]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \HEX3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX4[0]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_4|WideOr6~0_combout ),
	.dataout(\HEX4[0]~output_I_driver ));

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\HEX4[0]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX4[1]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_4|WideOr5~0_combout ),
	.dataout(\HEX4[1]~output_I_driver ));

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\HEX4[1]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX4[2]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_4|WideOr4~0_combout ),
	.dataout(\HEX4[2]~output_I_driver ));

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\HEX4[2]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX4[3]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_4|WideOr3~0_combout ),
	.dataout(\HEX4[3]~output_I_driver ));

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\HEX4[3]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX4[4]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_4|WideOr2~0_combout ),
	.dataout(\HEX4[4]~output_I_driver ));

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\HEX4[4]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX4[5]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_4|WideOr1~0_combout ),
	.dataout(\HEX4[5]~output_I_driver ));

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\HEX4[5]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX4[6]~output_I_routing_wire_inst  (
	.datain(!\U6|HEX_4|WideOr0~0_combout ),
	.dataout(\HEX4[6]~output_I_driver ));

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\HEX4[6]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \HEX4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX5[0]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_5|WideOr6~0_combout ),
	.dataout(\HEX5[0]~output_I_driver ));

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\HEX5[0]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX5[1]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_5|WideOr5~0_combout ),
	.dataout(\HEX5[1]~output_I_driver ));

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\HEX5[1]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX5[2]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_5|WideOr4~0_combout ),
	.dataout(\HEX5[2]~output_I_driver ));

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\HEX5[2]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX5[3]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_5|WideOr3~0_combout ),
	.dataout(\HEX5[3]~output_I_driver ));

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\HEX5[3]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX5[4]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_5|WideOr2~0_combout ),
	.dataout(\HEX5[4]~output_I_driver ));

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\HEX5[4]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX5[5]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_5|WideOr1~0_combout ),
	.dataout(\HEX5[5]~output_I_driver ));

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\HEX5[5]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX5[6]~output_I_routing_wire_inst  (
	.datain(!\U6|HEX_5|WideOr0~0_combout ),
	.dataout(\HEX5[6]~output_I_driver ));

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\HEX5[6]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \HEX5[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX6[0]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_6|WideOr6~0_combout ),
	.dataout(\HEX6[0]~output_I_driver ));

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\HEX6[0]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX6[1]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_6|WideOr5~0_combout ),
	.dataout(\HEX6[1]~output_I_driver ));

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\HEX6[1]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX6[2]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_6|WideOr4~0_combout ),
	.dataout(\HEX6[2]~output_I_driver ));

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\HEX6[2]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX6[3]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_6|WideOr3~0_combout ),
	.dataout(\HEX6[3]~output_I_driver ));

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\HEX6[3]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX6[4]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_6|WideOr2~0_combout ),
	.dataout(\HEX6[4]~output_I_driver ));

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\HEX6[4]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX6[5]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_6|WideOr1~0_combout ),
	.dataout(\HEX6[5]~output_I_driver ));

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\HEX6[5]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX6[6]~output_I_routing_wire_inst  (
	.datain(!\U6|HEX_6|WideOr0~0_combout ),
	.dataout(\HEX6[6]~output_I_driver ));

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\HEX6[6]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \HEX6[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[7]~output .bus_hold = "false";
defparam \HEX6[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX7[0]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_7|WideOr6~0_combout ),
	.dataout(\HEX7[0]~output_I_driver ));

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\HEX7[0]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX7[1]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_7|WideOr5~0_combout ),
	.dataout(\HEX7[1]~output_I_driver ));

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\HEX7[1]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX7[2]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_7|WideOr4~0_combout ),
	.dataout(\HEX7[2]~output_I_driver ));

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\HEX7[2]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX7[3]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_7|WideOr3~0_combout ),
	.dataout(\HEX7[3]~output_I_driver ));

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\HEX7[3]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX7[4]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_7|WideOr2~0_combout ),
	.dataout(\HEX7[4]~output_I_driver ));

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\HEX7[4]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX7[5]~output_I_routing_wire_inst  (
	.datain(\U6|HEX_7|WideOr1~0_combout ),
	.dataout(\HEX7[5]~output_I_driver ));

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\HEX7[5]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \HEX7[6]~output_I_routing_wire_inst  (
	.datain(!\U6|HEX_7|WideOr0~0_combout ),
	.dataout(\HEX7[6]~output_I_driver ));

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\HEX7[6]~output_I_driver ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \HEX7[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[7]~output .bus_hold = "false";
defparam \HEX7[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire \CLOCK_50M~input_I_routing_wire_inst  (
	.datain(CLOCK_50M),
	.dataout(\CLOCK_50M~input_I_driver ));

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50M~input (
	.i(\CLOCK_50M~input_I_driver ),
	.ibar(gnd),
	.o(\CLOCK_50M~input_o ));
// synopsys translate_off
defparam \CLOCK_50M~input .bus_hold = "false";
defparam \CLOCK_50M~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire \CLOCK_50M~inputclkctrl_INCLK[0]_routing_wire_inst  (
	.datain(\CLOCK_50M~input_o ),
	.dataout(\CLOCK_50M~inputclkctrl_INCLK_bus [0]));

cycloneive_routing_wire \CLOCK_50M~inputclkctrl_INCLK[1]_routing_wire_inst  (
	.datain(vcc),
	.dataout(\CLOCK_50M~inputclkctrl_INCLK_bus [1]));

cycloneive_routing_wire \CLOCK_50M~inputclkctrl_INCLK[2]_routing_wire_inst  (
	.datain(vcc),
	.dataout(\CLOCK_50M~inputclkctrl_INCLK_bus [2]));

cycloneive_routing_wire \CLOCK_50M~inputclkctrl_INCLK[3]_routing_wire_inst  (
	.datain(vcc),
	.dataout(\CLOCK_50M~inputclkctrl_INCLK_bus [3]));

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50M~inputclkctrl (
	.ena(vcc),
	.inclk(\CLOCK_50M~inputclkctrl_INCLK_bus ),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50M~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

cycloneive_routing_wire \KEY[1]~input_I_routing_wire_inst  (
	.datain(KEY[1]),
	.dataout(\KEY[1]~input_I_driver ));

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(\KEY[1]~input_I_driver ),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire \SW[0]~input_I_routing_wire_inst  (
	.datain(SW[0]),
	.dataout(\SW[0]~input_I_driver ));

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(\SW[0]~input_I_driver ),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire \U1|Q~0_DATAB_routing_wire_inst  (
	.datain(\KEY[1]~input_o ),
	.dataout(\U1|Q~0_DATAB_driver ));

cycloneive_routing_wire \U1|Q~0_DATAC_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U1|Q~0_DATAC_driver ));

// Location: LCCOMB_X114_Y37_N2
cycloneive_lcell_comb \U1|Q~0 (
// Equation(s):
// \U1|Q~0_combout  = (\KEY[1]~input_o  & \SW[0]~input_o )

	.dataa(gnd),
	.datab(\U1|Q~0_DATAB_driver ),
	.datac(\U1|Q~0_DATAC_driver ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Q~0 .lut_mask = 16'hC0C0;
defparam \U1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U1|Q_CLK_routing_wire_inst  (
	.datain(\CLOCK_50M~inputclkctrl_outclk ),
	.dataout(\U1|Q_CLK_driver ));

cycloneive_routing_wire \U1|Q_D_routing_wire_inst  (
	.datain(\U1|Q~0_combout ),
	.dataout(\U1|Q_D_driver ));

// Location: FF_X114_Y37_N3
dffeas \U1|Q (
	.clk(\U1|Q_CLK_driver ),
	.d(\U1|Q_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Q .is_wysiwyg = "true";
defparam \U1|Q .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U1|Q~clkctrl_INCLK[0]_routing_wire_inst  (
	.datain(\U1|Q~q ),
	.dataout(\U1|Q~clkctrl_INCLK_bus [0]));

cycloneive_routing_wire \U1|Q~clkctrl_INCLK[1]_routing_wire_inst  (
	.datain(vcc),
	.dataout(\U1|Q~clkctrl_INCLK_bus [1]));

cycloneive_routing_wire \U1|Q~clkctrl_INCLK[2]_routing_wire_inst  (
	.datain(vcc),
	.dataout(\U1|Q~clkctrl_INCLK_bus [2]));

cycloneive_routing_wire \U1|Q~clkctrl_INCLK[3]_routing_wire_inst  (
	.datain(vcc),
	.dataout(\U1|Q~clkctrl_INCLK_bus [3]));

// Location: CLKCTRL_G5
cycloneive_clkctrl \U1|Q~clkctrl (
	.ena(vcc),
	.inclk(\U1|Q~clkctrl_INCLK_bus ),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U1|Q~clkctrl_outclk ));
// synopsys translate_off
defparam \U1|Q~clkctrl .clock_type = "global clock";
defparam \U1|Q~clkctrl .ena_register_mode = "none";
// synopsys translate_on

cycloneive_routing_wire \KEY[0]~input_I_routing_wire_inst  (
	.datain(KEY[0]),
	.dataout(\KEY[0]~input_I_driver ));

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(\KEY[0]~input_I_driver ),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire \U2|Q~0_DATAB_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U2|Q~0_DATAB_driver ));

cycloneive_routing_wire \U2|Q~0_DATAD_routing_wire_inst  (
	.datain(\KEY[0]~input_o ),
	.dataout(\U2|Q~0_DATAD_driver ));

// Location: LCCOMB_X114_Y40_N0
cycloneive_lcell_comb \U2|Q~0 (
// Equation(s):
// \U2|Q~0_combout  = (\SW[0]~input_o  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\U2|Q~0_DATAB_driver ),
	.datac(gnd),
	.datad(\U2|Q~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Q~0 .lut_mask = 16'hCC00;
defparam \U2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U2|Q~feeder_DATAD_routing_wire_inst  (
	.datain(\U2|Q~0_combout ),
	.dataout(\U2|Q~feeder_DATAD_driver ));

// Location: LCCOMB_X114_Y37_N4
cycloneive_lcell_comb \U2|Q~feeder (
// Equation(s):
// \U2|Q~feeder_combout  = \U2|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|Q~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Q~feeder .lut_mask = 16'hFF00;
defparam \U2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U2|Q_CLK_routing_wire_inst  (
	.datain(\CLOCK_50M~inputclkctrl_outclk ),
	.dataout(\U2|Q_CLK_driver ));

cycloneive_routing_wire \U2|Q_D_routing_wire_inst  (
	.datain(\U2|Q~feeder_combout ),
	.dataout(\U2|Q_D_driver ));

// Location: FF_X114_Y37_N5
dffeas \U2|Q (
	.clk(\U2|Q_CLK_driver ),
	.d(\U2|Q_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Q .is_wysiwyg = "true";
defparam \U2|Q .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U2|Q~clkctrl_INCLK[0]_routing_wire_inst  (
	.datain(\U2|Q~q ),
	.dataout(\U2|Q~clkctrl_INCLK_bus [0]));

cycloneive_routing_wire \U2|Q~clkctrl_INCLK[1]_routing_wire_inst  (
	.datain(vcc),
	.dataout(\U2|Q~clkctrl_INCLK_bus [1]));

cycloneive_routing_wire \U2|Q~clkctrl_INCLK[2]_routing_wire_inst  (
	.datain(vcc),
	.dataout(\U2|Q~clkctrl_INCLK_bus [2]));

cycloneive_routing_wire \U2|Q~clkctrl_INCLK[3]_routing_wire_inst  (
	.datain(vcc),
	.dataout(\U2|Q~clkctrl_INCLK_bus [3]));

// Location: CLKCTRL_G7
cycloneive_clkctrl \U2|Q~clkctrl (
	.ena(vcc),
	.inclk(\U2|Q~clkctrl_INCLK_bus ),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U2|Q~clkctrl_outclk ));
// synopsys translate_off
defparam \U2|Q~clkctrl .clock_type = "global clock";
defparam \U2|Q~clkctrl .ena_register_mode = "none";
// synopsys translate_on

cycloneive_routing_wire \U5|Q[0]~12_DATAC_routing_wire_inst  (
	.datain(\U5|Q [0]),
	.dataout(\U5|Q[0]~12_DATAC_driver ));

// Location: LCCOMB_X86_Y46_N0
cycloneive_lcell_comb \U5|Q[0]~12 (
// Equation(s):
// \U5|Q[0]~12_combout  = !\U5|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Q[0]~12_DATAC_driver ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Q[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q[0]~12 .lut_mask = 16'h0F0F;
defparam \U5|Q[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U5|Q[0]_CLK_routing_wire_inst  (
	.datain(\U2|Q~clkctrl_outclk ),
	.dataout(\U5|Q[0]_CLK_driver ));

cycloneive_routing_wire \U5|Q[0]_D_routing_wire_inst  (
	.datain(\U5|Q[0]~12_combout ),
	.dataout(\U5|Q[0]_D_driver ));

cycloneive_routing_wire \U5|Q[0]_CLRN_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U5|Q[0]_CLRN_driver ));

// Location: FF_X86_Y46_N1
dffeas \U5|Q[0] (
	.clk(\U5|Q[0]_CLK_driver ),
	.d(\U5|Q[0]_D_driver ),
	.asdata(vcc),
	.clrn(\U5|Q[0]_CLRN_driver ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[0] .is_wysiwyg = "true";
defparam \U5|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U5|Q[1]~4_DATAA_routing_wire_inst  (
	.datain(\U5|Q [1]),
	.dataout(\U5|Q[1]~4_DATAA_driver ));

cycloneive_routing_wire \U5|Q[1]~4_DATAB_routing_wire_inst  (
	.datain(\U5|Q [0]),
	.dataout(\U5|Q[1]~4_DATAB_driver ));

// Location: LCCOMB_X86_Y46_N12
cycloneive_lcell_comb \U5|Q[1]~4 (
// Equation(s):
// \U5|Q[1]~4_combout  = (\U5|Q [1] & (\U5|Q [0] $ (VCC))) # (!\U5|Q [1] & (\U5|Q [0] & VCC))
// \U5|Q[1]~5  = CARRY((\U5|Q [1] & \U5|Q [0]))

	.dataa(\U5|Q[1]~4_DATAA_driver ),
	.datab(\U5|Q[1]~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|Q[1]~4_combout ),
	.cout(\U5|Q[1]~5 ));
// synopsys translate_off
defparam \U5|Q[1]~4 .lut_mask = 16'h6688;
defparam \U5|Q[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U5|Q[1]_CLK_routing_wire_inst  (
	.datain(\U2|Q~clkctrl_outclk ),
	.dataout(\U5|Q[1]_CLK_driver ));

cycloneive_routing_wire \U5|Q[1]_D_routing_wire_inst  (
	.datain(\U5|Q[1]~4_combout ),
	.dataout(\U5|Q[1]_D_driver ));

cycloneive_routing_wire \U5|Q[1]_CLRN_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U5|Q[1]_CLRN_driver ));

// Location: FF_X86_Y46_N13
dffeas \U5|Q[1] (
	.clk(\U5|Q[1]_CLK_driver ),
	.d(\U5|Q[1]_D_driver ),
	.asdata(vcc),
	.clrn(\U5|Q[1]_CLRN_driver ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[1] .is_wysiwyg = "true";
defparam \U5|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U5|Q[2]~6_DATAB_routing_wire_inst  (
	.datain(\U5|Q [2]),
	.dataout(\U5|Q[2]~6_DATAB_driver ));

cycloneive_routing_wire \U5|Q[2]~6_CIN_routing_wire_inst  (
	.datain(\U5|Q[1]~5 ),
	.dataout(\U5|Q[2]~6_CIN_driver ));

// Location: LCCOMB_X86_Y46_N14
cycloneive_lcell_comb \U5|Q[2]~6 (
// Equation(s):
// \U5|Q[2]~6_combout  = (\U5|Q [2] & (!\U5|Q[1]~5 )) # (!\U5|Q [2] & ((\U5|Q[1]~5 ) # (GND)))
// \U5|Q[2]~7  = CARRY((!\U5|Q[1]~5 ) # (!\U5|Q [2]))

	.dataa(gnd),
	.datab(\U5|Q[2]~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Q[2]~6_CIN_driver ),
	.combout(\U5|Q[2]~6_combout ),
	.cout(\U5|Q[2]~7 ));
// synopsys translate_off
defparam \U5|Q[2]~6 .lut_mask = 16'h3C3F;
defparam \U5|Q[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U5|Q[2]_CLK_routing_wire_inst  (
	.datain(\U2|Q~clkctrl_outclk ),
	.dataout(\U5|Q[2]_CLK_driver ));

cycloneive_routing_wire \U5|Q[2]_D_routing_wire_inst  (
	.datain(\U5|Q[2]~6_combout ),
	.dataout(\U5|Q[2]_D_driver ));

cycloneive_routing_wire \U5|Q[2]_CLRN_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U5|Q[2]_CLRN_driver ));

// Location: FF_X86_Y46_N15
dffeas \U5|Q[2] (
	.clk(\U5|Q[2]_CLK_driver ),
	.d(\U5|Q[2]_D_driver ),
	.asdata(vcc),
	.clrn(\U5|Q[2]_CLRN_driver ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[2] .is_wysiwyg = "true";
defparam \U5|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U5|Q[3]~8_DATAB_routing_wire_inst  (
	.datain(\U5|Q [3]),
	.dataout(\U5|Q[3]~8_DATAB_driver ));

cycloneive_routing_wire \U5|Q[3]~8_CIN_routing_wire_inst  (
	.datain(\U5|Q[2]~7 ),
	.dataout(\U5|Q[3]~8_CIN_driver ));

// Location: LCCOMB_X86_Y46_N16
cycloneive_lcell_comb \U5|Q[3]~8 (
// Equation(s):
// \U5|Q[3]~8_combout  = (\U5|Q [3] & (\U5|Q[2]~7  $ (GND))) # (!\U5|Q [3] & (!\U5|Q[2]~7  & VCC))
// \U5|Q[3]~9  = CARRY((\U5|Q [3] & !\U5|Q[2]~7 ))

	.dataa(gnd),
	.datab(\U5|Q[3]~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Q[3]~8_CIN_driver ),
	.combout(\U5|Q[3]~8_combout ),
	.cout(\U5|Q[3]~9 ));
// synopsys translate_off
defparam \U5|Q[3]~8 .lut_mask = 16'hC30C;
defparam \U5|Q[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U5|Q[3]_CLK_routing_wire_inst  (
	.datain(\U2|Q~clkctrl_outclk ),
	.dataout(\U5|Q[3]_CLK_driver ));

cycloneive_routing_wire \U5|Q[3]_D_routing_wire_inst  (
	.datain(\U5|Q[3]~8_combout ),
	.dataout(\U5|Q[3]_D_driver ));

cycloneive_routing_wire \U5|Q[3]_CLRN_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U5|Q[3]_CLRN_driver ));

// Location: FF_X86_Y46_N17
dffeas \U5|Q[3] (
	.clk(\U5|Q[3]_CLK_driver ),
	.d(\U5|Q[3]_D_driver ),
	.asdata(vcc),
	.clrn(\U5|Q[3]_CLRN_driver ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[3] .is_wysiwyg = "true";
defparam \U5|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U5|Q[4]~10_DATAD_routing_wire_inst  (
	.datain(\U5|Q [4]),
	.dataout(\U5|Q[4]~10_DATAD_driver ));

cycloneive_routing_wire \U5|Q[4]~10_CIN_routing_wire_inst  (
	.datain(\U5|Q[3]~9 ),
	.dataout(\U5|Q[4]~10_CIN_driver ));

// Location: LCCOMB_X86_Y46_N18
cycloneive_lcell_comb \U5|Q[4]~10 (
// Equation(s):
// \U5|Q[4]~10_combout  = \U5|Q[3]~9  $ (\U5|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Q[4]~10_DATAD_driver ),
	.cin(\U5|Q[4]~10_CIN_driver ),
	.combout(\U5|Q[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q[4]~10 .lut_mask = 16'h0FF0;
defparam \U5|Q[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U5|Q[4]_CLK_routing_wire_inst  (
	.datain(\U2|Q~clkctrl_outclk ),
	.dataout(\U5|Q[4]_CLK_driver ));

cycloneive_routing_wire \U5|Q[4]_D_routing_wire_inst  (
	.datain(\U5|Q[4]~10_combout ),
	.dataout(\U5|Q[4]_D_driver ));

cycloneive_routing_wire \U5|Q[4]_CLRN_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U5|Q[4]_CLRN_driver ));

// Location: FF_X86_Y46_N19
dffeas \U5|Q[4] (
	.clk(\U5|Q[4]_CLK_driver ),
	.d(\U5|Q[4]_D_driver ),
	.asdata(vcc),
	.clrn(\U5|Q[4]_CLRN_driver ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[4] .is_wysiwyg = "true";
defparam \U5|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U4|altsyncram_component|auto_generated|ram_block1a0_CLK0_routing_wire_inst  (
	.datain(\U2|Q~clkctrl_outclk ),
	.dataout(\U4|altsyncram_component|auto_generated|ram_block1a0_CLK0_driver ));

cycloneive_routing_wire \U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR[0]_routing_wire_inst  (
	.datain(\U5|Q [0]),
	.dataout(\U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus [0]));

cycloneive_routing_wire \U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR[1]_routing_wire_inst  (
	.datain(\U5|Q [1]),
	.dataout(\U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus [1]));

cycloneive_routing_wire \U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR[2]_routing_wire_inst  (
	.datain(\U5|Q [2]),
	.dataout(\U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus [2]));

cycloneive_routing_wire \U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR[3]_routing_wire_inst  (
	.datain(\U5|Q [3]),
	.dataout(\U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus [3]));

cycloneive_routing_wire \U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR[4]_routing_wire_inst  (
	.datain(\U5|Q [4]),
	.dataout(\U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus [4]));

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\U4|altsyncram_component|auto_generated|ram_block1a0_CLK0_driver ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr(\U4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus ),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "int_memten.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "int_memten:U4|altsyncram:altsyncram_component|altsyncram_jba1:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h0000000000000000000000000000000000000000000000000000000000000000000002C100A0402410080401C10060401420003C00500042800040014000C0002040008000100040;
// synopsys translate_on

cycloneive_routing_wire \SW[1]~input_I_routing_wire_inst  (
	.datain(SW[1]),
	.dataout(\SW[1]~input_I_driver ));

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(\SW[1]~input_I_driver ),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire \U3|Tstep_D.T1~0_DATAB_routing_wire_inst  (
	.datain(\SW[1]~input_o ),
	.dataout(\U3|Tstep_D.T1~0_DATAB_driver ));

cycloneive_routing_wire \U3|Tstep_D.T1~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T0~q ),
	.dataout(\U3|Tstep_D.T1~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N18
cycloneive_lcell_comb \U3|Tstep_D.T1~0 (
// Equation(s):
// \U3|Tstep_D.T1~0_combout  = (\SW[1]~input_o  & !\U3|Tstep_Q.T0~q )

	.dataa(gnd),
	.datab(\U3|Tstep_D.T1~0_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Tstep_D.T1~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Tstep_D.T1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Tstep_D.T1~0 .lut_mask = 16'h00CC;
defparam \U3|Tstep_D.T1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Tstep_Q.T1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|Tstep_Q.T1_CLK_driver ));

cycloneive_routing_wire \U3|Tstep_Q.T1_ASDATA_routing_wire_inst  (
	.datain(\U3|Tstep_D.T1~0_combout ),
	.dataout(\U3|Tstep_Q.T1_ASDATA_driver ));

cycloneive_routing_wire \U3|Tstep_Q.T1_CLRN_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U3|Tstep_Q.T1_CLRN_driver ));

// Location: FF_X83_Y52_N21
dffeas \U3|Tstep_Q.T1 (
	.clk(\U3|Tstep_Q.T1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|Tstep_Q.T1_ASDATA_driver ),
	.clrn(\U3|Tstep_Q.T1_CLRN_driver ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Tstep_Q.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Tstep_Q.T1 .is_wysiwyg = "true";
defparam \U3|Tstep_Q.T1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_IR|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_IR|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [9]),
	.dataout(\U3|reg_IR|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[9]_ENA_routing_wire_inst  (
	.datain(!\U3|Tstep_Q.T0~q ),
	.dataout(\U3|reg_IR|Q[9]_ENA_driver ));

// Location: FF_X83_Y52_N29
dffeas \U3|reg_IR|Q[9] (
	.clk(\U3|reg_IR|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_IR|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_IR|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [8]),
	.dataout(\U3|reg_IR|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[8]_ENA_routing_wire_inst  (
	.datain(!\U3|Tstep_Q.T0~q ),
	.dataout(\U3|reg_IR|Q[8]_ENA_driver ));

// Location: FF_X83_Y52_N19
dffeas \U3|reg_IR|Q[8] (
	.clk(\U3|reg_IR|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_IR|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_IR|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [7]),
	.dataout(\U3|reg_IR|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[7]_ENA_routing_wire_inst  (
	.datain(!\U3|Tstep_Q.T0~q ),
	.dataout(\U3|reg_IR|Q[7]_ENA_driver ));

// Location: FF_X83_Y52_N9
dffeas \U3|reg_IR|Q[7] (
	.clk(\U3|reg_IR|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|DINout~0_DATAA_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|DINout~0_DATAA_driver ));

cycloneive_routing_wire \U3|DINout~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|DINout~0_DATAB_driver ));

cycloneive_routing_wire \U3|DINout~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|DINout~0_DATAC_driver ));

cycloneive_routing_wire \U3|DINout~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|DINout~0_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N24
cycloneive_lcell_comb \U3|DINout~0 (
// Equation(s):
// \U3|DINout~0_combout  = (\U3|Tstep_Q.T1~q  & (!\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [8] & !\U3|reg_IR|Q [7])))

	.dataa(\U3|DINout~0_DATAA_driver ),
	.datab(\U3|DINout~0_DATAB_driver ),
	.datac(\U3|DINout~0_DATAC_driver ),
	.datad(\U3|DINout~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|DINout~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|DINout~0 .lut_mask = 16'h0002;
defparam \U3|DINout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Tstep_D.T2~0_DATAA_routing_wire_inst  (
	.datain(\U3|Selector25~0_combout ),
	.dataout(\U3|Tstep_D.T2~0_DATAA_driver ));

cycloneive_routing_wire \U3|Tstep_D.T2~0_DATAC_routing_wire_inst  (
	.datain(\U3|DINout~0_combout ),
	.dataout(\U3|Tstep_D.T2~0_DATAC_driver ));

cycloneive_routing_wire \U3|Tstep_D.T2~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Tstep_D.T2~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N30
cycloneive_lcell_comb \U3|Tstep_D.T2~0 (
// Equation(s):
// \U3|Tstep_D.T2~0_combout  = (!\U3|Selector25~0_combout  & (!\U3|DINout~0_combout  & \U3|Tstep_Q.T1~q ))

	.dataa(\U3|Tstep_D.T2~0_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Tstep_D.T2~0_DATAC_driver ),
	.datad(\U3|Tstep_D.T2~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Tstep_D.T2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Tstep_D.T2~0 .lut_mask = 16'h0500;
defparam \U3|Tstep_D.T2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Tstep_Q.T2_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|Tstep_Q.T2_CLK_driver ));

cycloneive_routing_wire \U3|Tstep_Q.T2_ASDATA_routing_wire_inst  (
	.datain(\U3|Tstep_D.T2~0_combout ),
	.dataout(\U3|Tstep_Q.T2_ASDATA_driver ));

cycloneive_routing_wire \U3|Tstep_Q.T2_CLRN_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U3|Tstep_Q.T2_CLRN_driver ));

// Location: FF_X83_Y52_N15
dffeas \U3|Tstep_Q.T2 (
	.clk(\U3|Tstep_Q.T2_CLK_driver ),
	.d(gnd),
	.asdata(\U3|Tstep_Q.T2_ASDATA_driver ),
	.clrn(\U3|Tstep_Q.T2_CLRN_driver ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Tstep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Tstep_Q.T2 .is_wysiwyg = "true";
defparam \U3|Tstep_Q.T2 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Tstep_Q.T3_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|Tstep_Q.T3_CLK_driver ));

cycloneive_routing_wire \U3|Tstep_Q.T3_ASDATA_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Tstep_Q.T3_ASDATA_driver ));

cycloneive_routing_wire \U3|Tstep_Q.T3_CLRN_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U3|Tstep_Q.T3_CLRN_driver ));

// Location: FF_X83_Y52_N13
dffeas \U3|Tstep_Q.T3 (
	.clk(\U3|Tstep_Q.T3_CLK_driver ),
	.d(gnd),
	.asdata(\U3|Tstep_Q.T3_ASDATA_driver ),
	.clrn(\U3|Tstep_Q.T3_CLRN_driver ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Tstep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Tstep_Q.T3 .is_wysiwyg = "true";
defparam \U3|Tstep_Q.T3 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector25~0_DATAA_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T3~q ),
	.dataout(\U3|Selector25~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector25~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Selector25~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector25~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Selector25~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector25~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Selector25~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N16
cycloneive_lcell_comb \U3|Selector25~0 (
// Equation(s):
// \U3|Selector25~0_combout  = (\U3|Tstep_Q.T3~q  & ((\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [8])) # (!\U3|reg_IR|Q [9] & ((\U3|reg_IR|Q [8]) # (\U3|reg_IR|Q [7])))))

	.dataa(\U3|Selector25~0_DATAA_driver ),
	.datab(\U3|Selector25~0_DATAB_driver ),
	.datac(\U3|Selector25~0_DATAC_driver ),
	.datad(\U3|Selector25~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector25~0 .lut_mask = 16'h2A28;
defparam \U3|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector0~0_DATAA_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T3~q ),
	.dataout(\U3|Selector0~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector0~0_DATAB_routing_wire_inst  (
	.datain(\SW[1]~input_o ),
	.dataout(\U3|Selector0~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector0~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T0~q ),
	.dataout(\U3|Selector0~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N4
cycloneive_lcell_comb \U3|Selector0~0 (
// Equation(s):
// \U3|Selector0~0_combout  = (\U3|Tstep_Q.T3~q ) # ((!\SW[1]~input_o  & !\U3|Tstep_Q.T0~q ))

	.dataa(\U3|Selector0~0_DATAA_driver ),
	.datab(\U3|Selector0~0_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Selector0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector0~0 .lut_mask = 16'hAABB;
defparam \U3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector0~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector25~0_combout ),
	.dataout(\U3|Selector0~1_DATAA_driver ));

cycloneive_routing_wire \U3|Selector0~1_DATAB_routing_wire_inst  (
	.datain(\U3|Selector0~0_combout ),
	.dataout(\U3|Selector0~1_DATAB_driver ));

cycloneive_routing_wire \U3|Selector0~1_DATAC_routing_wire_inst  (
	.datain(\U3|DINout~0_combout ),
	.dataout(\U3|Selector0~1_DATAC_driver ));

cycloneive_routing_wire \U3|Selector0~1_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Selector0~1_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N24
cycloneive_lcell_comb \U3|Selector0~1 (
// Equation(s):
// \U3|Selector0~1_combout  = (!\U3|Selector0~0_combout  & (((!\U3|Selector25~0_combout  & !\U3|DINout~0_combout )) # (!\U3|Tstep_Q.T1~q )))

	.dataa(\U3|Selector0~1_DATAA_driver ),
	.datab(\U3|Selector0~1_DATAB_driver ),
	.datac(\U3|Selector0~1_DATAC_driver ),
	.datad(\U3|Selector0~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector0~1 .lut_mask = 16'h0133;
defparam \U3|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Tstep_Q.T0_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|Tstep_Q.T0_CLK_driver ));

cycloneive_routing_wire \U3|Tstep_Q.T0_D_routing_wire_inst  (
	.datain(\U3|Selector0~1_combout ),
	.dataout(\U3|Tstep_Q.T0_D_driver ));

cycloneive_routing_wire \U3|Tstep_Q.T0_CLRN_routing_wire_inst  (
	.datain(\SW[0]~input_o ),
	.dataout(\U3|Tstep_Q.T0_CLRN_driver ));

// Location: FF_X86_Y52_N25
dffeas \U3|Tstep_Q.T0 (
	.clk(\U3|Tstep_Q.T0_CLK_driver ),
	.d(\U3|Tstep_Q.T0_D_driver ),
	.asdata(vcc),
	.clrn(\U3|Tstep_Q.T0_CLRN_driver ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Tstep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Tstep_Q.T0 .is_wysiwyg = "true";
defparam \U3|Tstep_Q.T0 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_IR|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_IR|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [5]),
	.dataout(\U3|reg_IR|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[5]_ENA_routing_wire_inst  (
	.datain(!\U3|Tstep_Q.T0~q ),
	.dataout(\U3|reg_IR|Q[5]_ENA_driver ));

// Location: FF_X80_Y52_N9
dffeas \U3|reg_IR|Q[5] (
	.clk(\U3|reg_IR|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_IR|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_IR|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [3]),
	.dataout(\U3|reg_IR|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[3]_ENA_routing_wire_inst  (
	.datain(!\U3|Tstep_Q.T0~q ),
	.dataout(\U3|reg_IR|Q[3]_ENA_driver ));

// Location: FF_X80_Y52_N29
dffeas \U3|reg_IR|Q[3] (
	.clk(\U3|reg_IR|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_IR|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_IR|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [4]),
	.dataout(\U3|reg_IR|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[4]_ENA_routing_wire_inst  (
	.datain(!\U3|Tstep_Q.T0~q ),
	.dataout(\U3|reg_IR|Q[4]_ENA_driver ));

// Location: FF_X80_Y52_N23
dffeas \U3|reg_IR|Q[4] (
	.clk(\U3|reg_IR|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|WideOr2~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|WideOr2~0_DATAB_driver ));

cycloneive_routing_wire \U3|WideOr2~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|WideOr2~0_DATAC_driver ));

cycloneive_routing_wire \U3|WideOr2~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|WideOr2~0_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N16
cycloneive_lcell_comb \U3|WideOr2~0 (
// Equation(s):
// \U3|WideOr2~0_combout  = (\U3|reg_IR|Q [8] & ((\U3|reg_IR|Q [9]))) # (!\U3|reg_IR|Q [8] & (!\U3|reg_IR|Q [7] & !\U3|reg_IR|Q [9]))

	.dataa(gnd),
	.datab(\U3|WideOr2~0_DATAB_driver ),
	.datac(\U3|WideOr2~0_DATAC_driver ),
	.datad(\U3|WideOr2~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|WideOr2~0 .lut_mask = 16'hCC03;
defparam \U3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector18~0_DATAA_routing_wire_inst  (
	.datain(\U3|DINout~0_combout ),
	.dataout(\U3|Selector18~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector18~0_DATAB_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T3~q ),
	.dataout(\U3|Selector18~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector18~0_DATAD_routing_wire_inst  (
	.datain(\U3|WideOr2~0_combout ),
	.dataout(\U3|Selector18~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N28
cycloneive_lcell_comb \U3|Selector18~0 (
// Equation(s):
// \U3|Selector18~0_combout  = (\U3|DINout~0_combout ) # ((\U3|Tstep_Q.T3~q  & !\U3|WideOr2~0_combout ))

	.dataa(\U3|Selector18~0_DATAA_driver ),
	.datab(\U3|Selector18~0_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Selector18~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector18~0 .lut_mask = 16'hAAEE;
defparam \U3|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector21~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector21~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector21~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector21~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector21~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector21~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector21~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector18~0_combout ),
	.dataout(\U3|Selector21~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N4
cycloneive_lcell_comb \U3|Selector21~0 (
// Equation(s):
// \U3|Selector21~0_combout  = (\U3|reg_IR|Q [5] & (!\U3|reg_IR|Q [3] & (!\U3|reg_IR|Q [4] & \U3|Selector18~0_combout )))

	.dataa(\U3|Selector21~0_DATAA_driver ),
	.datab(\U3|Selector21~0_DATAB_driver ),
	.datac(\U3|Selector21~0_DATAC_driver ),
	.datad(\U3|Selector21~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector21~0 .lut_mask = 16'h0200;
defparam \U3|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_4|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_4|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_4|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_4|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Selector21~0_combout ),
	.dataout(\U3|reg_4|Q[0]_ENA_driver ));

// Location: FF_X80_Y54_N19
dffeas \U3|reg_4|Q[0] (
	.clk(\U3|reg_4|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_4|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_IR|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_IR|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [2]),
	.dataout(\U3|reg_IR|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[2]_ENA_routing_wire_inst  (
	.datain(!\U3|Tstep_Q.T0~q ),
	.dataout(\U3|reg_IR|Q[2]_ENA_driver ));

// Location: FF_X82_Y52_N1
dffeas \U3|reg_IR|Q[2] (
	.clk(\U3|reg_IR|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector13~2_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [2]),
	.dataout(\U3|Selector13~2_DATAB_driver ));

cycloneive_routing_wire \U3|Selector13~2_DATAC_routing_wire_inst  (
	.datain(\U3|WideOr2~0_combout ),
	.dataout(\U3|Selector13~2_DATAC_driver ));

cycloneive_routing_wire \U3|Selector13~2_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Selector13~2_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N22
cycloneive_lcell_comb \U3|Selector13~2 (
// Equation(s):
// \U3|Selector13~2_combout  = (\U3|reg_IR|Q [2] & (!\U3|WideOr2~0_combout  & \U3|Tstep_Q.T2~q ))

	.dataa(gnd),
	.datab(\U3|Selector13~2_DATAB_driver ),
	.datac(\U3|Selector13~2_DATAC_driver ),
	.datad(\U3|Selector13~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector13~2 .lut_mask = 16'h0C00;
defparam \U3|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_IR|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_IR|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [0]),
	.dataout(\U3|reg_IR|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[0]_ENA_routing_wire_inst  (
	.datain(!\U3|Tstep_Q.T0~q ),
	.dataout(\U3|reg_IR|Q[0]_ENA_driver ));

// Location: FF_X86_Y52_N5
dffeas \U3|reg_IR|Q[0] (
	.clk(\U3|reg_IR|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_IR|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_IR|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [1]),
	.dataout(\U3|reg_IR|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[1]_ENA_routing_wire_inst  (
	.datain(!\U3|Tstep_Q.T0~q ),
	.dataout(\U3|reg_IR|Q[1]_ENA_driver ));

// Location: FF_X86_Y52_N19
dffeas \U3|reg_IR|Q[1] (
	.clk(\U3|reg_IR|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector9~6_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [0]),
	.dataout(\U3|Selector9~6_DATAC_driver ));

cycloneive_routing_wire \U3|Selector9~6_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [1]),
	.dataout(\U3|Selector9~6_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N8
cycloneive_lcell_comb \U3|Selector9~6 (
// Equation(s):
// \U3|Selector9~6_combout  = (!\U3|reg_IR|Q [0] & !\U3|reg_IR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Selector9~6_DATAC_driver ),
	.datad(\U3|Selector9~6_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector9~6 .lut_mask = 16'h000F;
defparam \U3|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector9~2_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Selector9~2_DATAA_driver ));

cycloneive_routing_wire \U3|Selector9~2_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Selector9~2_DATAB_driver ));

cycloneive_routing_wire \U3|Selector9~2_DATAC_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Selector9~2_DATAC_driver ));

cycloneive_routing_wire \U3|Selector9~2_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Selector9~2_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N20
cycloneive_lcell_comb \U3|Selector9~2 (
// Equation(s):
// \U3|Selector9~2_combout  = (\U3|Tstep_Q.T1~q  & ((\U3|reg_IR|Q [8] & ((!\U3|reg_IR|Q [9]))) # (!\U3|reg_IR|Q [8] & ((\U3|reg_IR|Q [7]) # (\U3|reg_IR|Q [9])))))

	.dataa(\U3|Selector9~2_DATAA_driver ),
	.datab(\U3|Selector9~2_DATAB_driver ),
	.datac(\U3|Selector9~2_DATAC_driver ),
	.datad(\U3|Selector9~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector9~2 .lut_mask = 16'h50E0;
defparam \U3|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector13~3_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector13~3_DATAA_driver ));

cycloneive_routing_wire \U3|Selector13~3_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector13~3_DATAB_driver ));

cycloneive_routing_wire \U3|Selector13~3_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector13~3_DATAC_driver ));

cycloneive_routing_wire \U3|Selector13~3_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~2_combout ),
	.dataout(\U3|Selector13~3_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N6
cycloneive_lcell_comb \U3|Selector13~3 (
// Equation(s):
// \U3|Selector13~3_combout  = (!\U3|reg_IR|Q [4] & (!\U3|reg_IR|Q [3] & (\U3|reg_IR|Q [5] & \U3|Selector9~2_combout )))

	.dataa(\U3|Selector13~3_DATAA_driver ),
	.datab(\U3|Selector13~3_DATAB_driver ),
	.datac(\U3|Selector13~3_DATAC_driver ),
	.datad(\U3|Selector13~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector13~3 .lut_mask = 16'h1000;
defparam \U3|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_IR|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_IR|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [6]),
	.dataout(\U3|reg_IR|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_IR|Q[6]_ENA_routing_wire_inst  (
	.datain(!\U3|Tstep_Q.T0~q ),
	.dataout(\U3|reg_IR|Q[6]_ENA_driver ));

// Location: FF_X83_Y52_N7
dffeas \U3|reg_IR|Q[6] (
	.clk(\U3|reg_IR|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector9~3_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Selector9~3_DATAA_driver ));

cycloneive_routing_wire \U3|Selector9~3_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Selector9~3_DATAB_driver ));

cycloneive_routing_wire \U3|Selector9~3_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [6]),
	.dataout(\U3|Selector9~3_DATAC_driver ));

cycloneive_routing_wire \U3|Selector9~3_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Selector9~3_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N6
cycloneive_lcell_comb \U3|Selector9~3 (
// Equation(s):
// \U3|Selector9~3_combout  = (!\U3|reg_IR|Q [6] & ((\U3|reg_IR|Q [9] & ((\U3|reg_IR|Q [8]))) # (!\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [7] & !\U3|reg_IR|Q [8]))))

	.dataa(\U3|Selector9~3_DATAA_driver ),
	.datab(\U3|Selector9~3_DATAB_driver ),
	.datac(\U3|Selector9~3_DATAC_driver ),
	.datad(\U3|Selector9~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector9~3 .lut_mask = 16'h0A01;
defparam \U3|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector13~5_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Selector13~5_DATAA_driver ));

cycloneive_routing_wire \U3|Selector13~5_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [2]),
	.dataout(\U3|Selector13~5_DATAB_driver ));

cycloneive_routing_wire \U3|Selector13~5_DATAC_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Selector13~5_DATAC_driver ));

cycloneive_routing_wire \U3|Selector13~5_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~3_combout ),
	.dataout(\U3|Selector13~5_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N30
cycloneive_lcell_comb \U3|Selector13~5 (
// Equation(s):
// \U3|Selector13~5_combout  = (!\U3|reg_IR|Q [9] & (\U3|reg_IR|Q [2] & (\U3|Tstep_Q.T1~q  & \U3|Selector9~3_combout )))

	.dataa(\U3|Selector13~5_DATAA_driver ),
	.datab(\U3|Selector13~5_DATAB_driver ),
	.datac(\U3|Selector13~5_DATAC_driver ),
	.datad(\U3|Selector13~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector13~5 .lut_mask = 16'h4000;
defparam \U3|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector13~4_DATAA_routing_wire_inst  (
	.datain(\U3|Selector13~2_combout ),
	.dataout(\U3|Selector13~4_DATAA_driver ));

cycloneive_routing_wire \U3|Selector13~4_DATAB_routing_wire_inst  (
	.datain(\U3|Selector9~6_combout ),
	.dataout(\U3|Selector13~4_DATAB_driver ));

cycloneive_routing_wire \U3|Selector13~4_DATAC_routing_wire_inst  (
	.datain(\U3|Selector13~3_combout ),
	.dataout(\U3|Selector13~4_DATAC_driver ));

cycloneive_routing_wire \U3|Selector13~4_DATAD_routing_wire_inst  (
	.datain(\U3|Selector13~5_combout ),
	.dataout(\U3|Selector13~4_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N14
cycloneive_lcell_comb \U3|Selector13~4 (
// Equation(s):
// \U3|Selector13~4_combout  = (\U3|Selector13~3_combout ) # ((\U3|Selector9~6_combout  & ((\U3|Selector13~2_combout ) # (\U3|Selector13~5_combout ))))

	.dataa(\U3|Selector13~4_DATAA_driver ),
	.datab(\U3|Selector13~4_DATAB_driver ),
	.datac(\U3|Selector13~4_DATAC_driver ),
	.datad(\U3|Selector13~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector13~4 .lut_mask = 16'hFCF8;
defparam \U3|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector11~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [0]),
	.dataout(\U3|Selector11~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector11~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [1]),
	.dataout(\U3|Selector11~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N14
cycloneive_lcell_comb \U3|Selector11~0 (
// Equation(s):
// \U3|Selector11~0_combout  = (!\U3|reg_IR|Q [0] & \U3|reg_IR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Selector11~0_DATAC_driver ),
	.datad(\U3|Selector11~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector11~0 .lut_mask = 16'h0F00;
defparam \U3|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector9~5_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [2]),
	.dataout(\U3|Selector9~5_DATAA_driver ));

cycloneive_routing_wire \U3|Selector9~5_DATAC_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Selector9~5_DATAC_driver ));

cycloneive_routing_wire \U3|Selector9~5_DATAD_routing_wire_inst  (
	.datain(\U3|WideOr2~0_combout ),
	.dataout(\U3|Selector9~5_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N18
cycloneive_lcell_comb \U3|Selector9~5 (
// Equation(s):
// \U3|Selector9~5_combout  = (!\U3|reg_IR|Q [2] & (\U3|Tstep_Q.T2~q  & !\U3|WideOr2~0_combout ))

	.dataa(\U3|Selector9~5_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Selector9~5_DATAC_driver ),
	.datad(\U3|Selector9~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector9~5 .lut_mask = 16'h0050;
defparam \U3|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector9~4_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Selector9~4_DATAB_driver ));

cycloneive_routing_wire \U3|Selector9~4_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Selector9~4_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N8
cycloneive_lcell_comb \U3|Selector9~4 (
// Equation(s):
// \U3|Selector9~4_combout  = (!\U3|reg_IR|Q [9] & \U3|Tstep_Q.T1~q )

	.dataa(gnd),
	.datab(\U3|Selector9~4_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Selector9~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector9~4 .lut_mask = 16'h3300;
defparam \U3|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector11~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~3_combout ),
	.dataout(\U3|Selector11~1_DATAA_driver ));

cycloneive_routing_wire \U3|Selector11~1_DATAB_routing_wire_inst  (
	.datain(\U3|Selector9~4_combout ),
	.dataout(\U3|Selector11~1_DATAB_driver ));

cycloneive_routing_wire \U3|Selector11~1_DATAC_routing_wire_inst  (
	.datain(\U3|Selector11~0_combout ),
	.dataout(\U3|Selector11~1_DATAC_driver ));

cycloneive_routing_wire \U3|Selector11~1_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [2]),
	.dataout(\U3|Selector11~1_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N2
cycloneive_lcell_comb \U3|Selector11~1 (
// Equation(s):
// \U3|Selector11~1_combout  = (\U3|Selector9~3_combout  & (\U3|Selector9~4_combout  & (\U3|Selector11~0_combout  & !\U3|reg_IR|Q [2])))

	.dataa(\U3|Selector11~1_DATAA_driver ),
	.datab(\U3|Selector11~1_DATAB_driver ),
	.datac(\U3|Selector11~1_DATAC_driver ),
	.datad(\U3|Selector11~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector11~1 .lut_mask = 16'h0080;
defparam \U3|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector11~2_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector11~2_DATAA_driver ));

cycloneive_routing_wire \U3|Selector11~2_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector11~2_DATAB_driver ));

cycloneive_routing_wire \U3|Selector11~2_DATAC_routing_wire_inst  (
	.datain(\U3|Selector9~2_combout ),
	.dataout(\U3|Selector11~2_DATAC_driver ));

cycloneive_routing_wire \U3|Selector11~2_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector11~2_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N12
cycloneive_lcell_comb \U3|Selector11~2 (
// Equation(s):
// \U3|Selector11~2_combout  = (\U3|reg_IR|Q [4] & (!\U3|reg_IR|Q [5] & (\U3|Selector9~2_combout  & !\U3|reg_IR|Q [3])))

	.dataa(\U3|Selector11~2_DATAA_driver ),
	.datab(\U3|Selector11~2_DATAB_driver ),
	.datac(\U3|Selector11~2_DATAC_driver ),
	.datad(\U3|Selector11~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector11~2 .lut_mask = 16'h0020;
defparam \U3|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector11~3_DATAA_routing_wire_inst  (
	.datain(\U3|Selector11~0_combout ),
	.dataout(\U3|Selector11~3_DATAA_driver ));

cycloneive_routing_wire \U3|Selector11~3_DATAB_routing_wire_inst  (
	.datain(\U3|Selector9~5_combout ),
	.dataout(\U3|Selector11~3_DATAB_driver ));

cycloneive_routing_wire \U3|Selector11~3_DATAC_routing_wire_inst  (
	.datain(\U3|Selector11~1_combout ),
	.dataout(\U3|Selector11~3_DATAC_driver ));

cycloneive_routing_wire \U3|Selector11~3_DATAD_routing_wire_inst  (
	.datain(\U3|Selector11~2_combout ),
	.dataout(\U3|Selector11~3_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N20
cycloneive_lcell_comb \U3|Selector11~3 (
// Equation(s):
// \U3|Selector11~3_combout  = (\U3|Selector11~1_combout ) # ((\U3|Selector11~2_combout ) # ((\U3|Selector11~0_combout  & \U3|Selector9~5_combout )))

	.dataa(\U3|Selector11~3_DATAA_driver ),
	.datab(\U3|Selector11~3_DATAB_driver ),
	.datac(\U3|Selector11~3_DATAC_driver ),
	.datad(\U3|Selector11~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector11~3 .lut_mask = 16'hFFF8;
defparam \U3|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector12~1_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [0]),
	.dataout(\U3|Selector12~1_DATAC_driver ));

cycloneive_routing_wire \U3|Selector12~1_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [1]),
	.dataout(\U3|Selector12~1_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N12
cycloneive_lcell_comb \U3|Selector12~1 (
// Equation(s):
// \U3|Selector12~1_combout  = (\U3|reg_IR|Q [0] & \U3|reg_IR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Selector12~1_DATAC_driver ),
	.datad(\U3|Selector12~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector12~1 .lut_mask = 16'hF000;
defparam \U3|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector9~9_DATAA_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Selector9~9_DATAA_driver ));

cycloneive_routing_wire \U3|Selector9~9_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Selector9~9_DATAB_driver ));

cycloneive_routing_wire \U3|Selector9~9_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [2]),
	.dataout(\U3|Selector9~9_DATAC_driver ));

cycloneive_routing_wire \U3|Selector9~9_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~3_combout ),
	.dataout(\U3|Selector9~9_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N10
cycloneive_lcell_comb \U3|Selector9~9 (
// Equation(s):
// \U3|Selector9~9_combout  = (\U3|Tstep_Q.T1~q  & (!\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [2] & \U3|Selector9~3_combout )))

	.dataa(\U3|Selector9~9_DATAA_driver ),
	.datab(\U3|Selector9~9_DATAB_driver ),
	.datac(\U3|Selector9~9_DATAC_driver ),
	.datad(\U3|Selector9~9_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector9~9 .lut_mask = 16'h0200;
defparam \U3|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector12~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector12~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector12~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector12~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector12~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector12~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector12~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~2_combout ),
	.dataout(\U3|Selector12~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N26
cycloneive_lcell_comb \U3|Selector12~0 (
// Equation(s):
// \U3|Selector12~0_combout  = (\U3|reg_IR|Q [4] & (\U3|reg_IR|Q [3] & (!\U3|reg_IR|Q [5] & \U3|Selector9~2_combout )))

	.dataa(\U3|Selector12~0_DATAA_driver ),
	.datab(\U3|Selector12~0_DATAB_driver ),
	.datac(\U3|Selector12~0_DATAC_driver ),
	.datad(\U3|Selector12~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector12~0 .lut_mask = 16'h0800;
defparam \U3|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector12~2_DATAA_routing_wire_inst  (
	.datain(\U3|Selector12~1_combout ),
	.dataout(\U3|Selector12~2_DATAA_driver ));

cycloneive_routing_wire \U3|Selector12~2_DATAB_routing_wire_inst  (
	.datain(\U3|Selector9~9_combout ),
	.dataout(\U3|Selector12~2_DATAB_driver ));

cycloneive_routing_wire \U3|Selector12~2_DATAC_routing_wire_inst  (
	.datain(\U3|Selector12~0_combout ),
	.dataout(\U3|Selector12~2_DATAC_driver ));

cycloneive_routing_wire \U3|Selector12~2_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~5_combout ),
	.dataout(\U3|Selector12~2_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N28
cycloneive_lcell_comb \U3|Selector12~2 (
// Equation(s):
// \U3|Selector12~2_combout  = (\U3|Selector12~0_combout ) # ((\U3|Selector12~1_combout  & ((\U3|Selector9~9_combout ) # (\U3|Selector9~5_combout ))))

	.dataa(\U3|Selector12~2_DATAA_driver ),
	.datab(\U3|Selector12~2_DATAB_driver ),
	.datac(\U3|Selector12~2_DATAC_driver ),
	.datad(\U3|Selector12~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector12~2 .lut_mask = 16'hFAF8;
defparam \U3|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector10~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [0]),
	.dataout(\U3|Selector10~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector10~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [1]),
	.dataout(\U3|Selector10~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N10
cycloneive_lcell_comb \U3|Selector10~0 (
// Equation(s):
// \U3|Selector10~0_combout  = (\U3|reg_IR|Q [0] & !\U3|reg_IR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Selector10~0_DATAC_driver ),
	.datad(\U3|Selector10~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector10~0 .lut_mask = 16'h00F0;
defparam \U3|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector14~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector14~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector14~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector14~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector14~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector14~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector14~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~2_combout ),
	.dataout(\U3|Selector14~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N16
cycloneive_lcell_comb \U3|Selector14~0 (
// Equation(s):
// \U3|Selector14~0_combout  = (!\U3|reg_IR|Q [4] & (\U3|reg_IR|Q [3] & (\U3|reg_IR|Q [5] & \U3|Selector9~2_combout )))

	.dataa(\U3|Selector14~0_DATAA_driver ),
	.datab(\U3|Selector14~0_DATAB_driver ),
	.datac(\U3|Selector14~0_DATAC_driver ),
	.datad(\U3|Selector14~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector14~0 .lut_mask = 16'h4000;
defparam \U3|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector14~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector13~5_combout ),
	.dataout(\U3|Selector14~1_DATAA_driver ));

cycloneive_routing_wire \U3|Selector14~1_DATAB_routing_wire_inst  (
	.datain(\U3|Selector10~0_combout ),
	.dataout(\U3|Selector14~1_DATAB_driver ));

cycloneive_routing_wire \U3|Selector14~1_DATAC_routing_wire_inst  (
	.datain(\U3|Selector14~0_combout ),
	.dataout(\U3|Selector14~1_DATAC_driver ));

cycloneive_routing_wire \U3|Selector14~1_DATAD_routing_wire_inst  (
	.datain(\U3|Selector13~2_combout ),
	.dataout(\U3|Selector14~1_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N0
cycloneive_lcell_comb \U3|Selector14~1 (
// Equation(s):
// \U3|Selector14~1_combout  = (\U3|Selector14~0_combout ) # ((\U3|Selector10~0_combout  & ((\U3|Selector13~5_combout ) # (\U3|Selector13~2_combout ))))

	.dataa(\U3|Selector14~1_DATAA_driver ),
	.datab(\U3|Selector14~1_DATAB_driver ),
	.datac(\U3|Selector14~1_DATAC_driver ),
	.datad(\U3|Selector14~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector14~1 .lut_mask = 16'hFCF8;
defparam \U3|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal4~0_DATAB_routing_wire_inst  (
	.datain(\U3|Selector12~2_combout ),
	.dataout(\U3|Equal4~0_DATAB_driver ));

cycloneive_routing_wire \U3|Equal4~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector14~1_combout ),
	.dataout(\U3|Equal4~0_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N8
cycloneive_lcell_comb \U3|Equal4~0 (
// Equation(s):
// \U3|Equal4~0_combout  = (!\U3|Selector12~2_combout  & !\U3|Selector14~1_combout )

	.dataa(gnd),
	.datab(\U3|Equal4~0_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Equal4~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal4~0 .lut_mask = 16'h0033;
defparam \U3|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector10~3_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector10~3_DATAA_driver ));

cycloneive_routing_wire \U3|Selector10~3_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector10~3_DATAB_driver ));

cycloneive_routing_wire \U3|Selector10~3_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector10~3_DATAC_driver ));

cycloneive_routing_wire \U3|Selector10~3_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~2_combout ),
	.dataout(\U3|Selector10~3_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N26
cycloneive_lcell_comb \U3|Selector10~3 (
// Equation(s):
// \U3|Selector10~3_combout  = (\U3|reg_IR|Q [3] & (!\U3|reg_IR|Q [5] & (!\U3|reg_IR|Q [4] & \U3|Selector9~2_combout )))

	.dataa(\U3|Selector10~3_DATAA_driver ),
	.datab(\U3|Selector10~3_DATAB_driver ),
	.datac(\U3|Selector10~3_DATAC_driver ),
	.datad(\U3|Selector10~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector10~3 .lut_mask = 16'h0200;
defparam \U3|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|BusWires[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|BusWires[0]~0_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|BusWires[0]~0_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T3~q ),
	.dataout(\U3|BusWires[0]~0_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N30
cycloneive_lcell_comb \U3|BusWires[0]~0 (
// Equation(s):
// \U3|BusWires[0]~0_combout  = ((\U3|reg_IR|Q [9] & ((\U3|reg_IR|Q [8]))) # (!\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [7] & !\U3|reg_IR|Q [8]))) # (!\U3|Tstep_Q.T3~q )

	.dataa(\U3|BusWires[0]~0_DATAA_driver ),
	.datab(\U3|BusWires[0]~0_DATAB_driver ),
	.datac(\U3|BusWires[0]~0_DATAC_driver ),
	.datad(\U3|BusWires[0]~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~0 .lut_mask = 16'hC1FF;
defparam \U3|BusWires[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal0~1_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~0_combout ),
	.dataout(\U3|Equal0~1_DATAA_driver ));

cycloneive_routing_wire \U3|Equal0~1_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [6]),
	.dataout(\U3|Equal0~1_DATAC_driver ));

cycloneive_routing_wire \U3|Equal0~1_DATAD_routing_wire_inst  (
	.datain(\U3|DINout~0_combout ),
	.dataout(\U3|Equal0~1_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N4
cycloneive_lcell_comb \U3|Equal0~1 (
// Equation(s):
// \U3|Equal0~1_combout  = (\U3|BusWires[0]~0_combout  & ((!\U3|DINout~0_combout ) # (!\U3|reg_IR|Q [6])))

	.dataa(\U3|Equal0~1_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Equal0~1_DATAC_driver ),
	.datad(\U3|Equal0~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal0~1 .lut_mask = 16'h0AAA;
defparam \U3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector10~2_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [2]),
	.dataout(\U3|Selector10~2_DATAA_driver ));

cycloneive_routing_wire \U3|Selector10~2_DATAB_routing_wire_inst  (
	.datain(\U3|WideOr2~0_combout ),
	.dataout(\U3|Selector10~2_DATAB_driver ));

cycloneive_routing_wire \U3|Selector10~2_DATAC_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Selector10~2_DATAC_driver ));

cycloneive_routing_wire \U3|Selector10~2_DATAD_routing_wire_inst  (
	.datain(\U3|Selector10~0_combout ),
	.dataout(\U3|Selector10~2_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N14
cycloneive_lcell_comb \U3|Selector10~2 (
// Equation(s):
// \U3|Selector10~2_combout  = (!\U3|reg_IR|Q [2] & (!\U3|WideOr2~0_combout  & (\U3|Tstep_Q.T2~q  & \U3|Selector10~0_combout )))

	.dataa(\U3|Selector10~2_DATAA_driver ),
	.datab(\U3|Selector10~2_DATAB_driver ),
	.datac(\U3|Selector10~2_DATAC_driver ),
	.datad(\U3|Selector10~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector10~2 .lut_mask = 16'h1000;
defparam \U3|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector10~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~3_combout ),
	.dataout(\U3|Selector10~1_DATAA_driver ));

cycloneive_routing_wire \U3|Selector10~1_DATAB_routing_wire_inst  (
	.datain(\U3|Selector10~0_combout ),
	.dataout(\U3|Selector10~1_DATAB_driver ));

cycloneive_routing_wire \U3|Selector10~1_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [2]),
	.dataout(\U3|Selector10~1_DATAC_driver ));

cycloneive_routing_wire \U3|Selector10~1_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~4_combout ),
	.dataout(\U3|Selector10~1_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N0
cycloneive_lcell_comb \U3|Selector10~1 (
// Equation(s):
// \U3|Selector10~1_combout  = (\U3|Selector9~3_combout  & (\U3|Selector10~0_combout  & (!\U3|reg_IR|Q [2] & \U3|Selector9~4_combout )))

	.dataa(\U3|Selector10~1_DATAA_driver ),
	.datab(\U3|Selector10~1_DATAB_driver ),
	.datac(\U3|Selector10~1_DATAC_driver ),
	.datad(\U3|Selector10~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector10~1 .lut_mask = 16'h0800;
defparam \U3|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal0~2_DATAA_routing_wire_inst  (
	.datain(\U3|Selector10~3_combout ),
	.dataout(\U3|Equal0~2_DATAA_driver ));

cycloneive_routing_wire \U3|Equal0~2_DATAB_routing_wire_inst  (
	.datain(\U3|Equal0~1_combout ),
	.dataout(\U3|Equal0~2_DATAB_driver ));

cycloneive_routing_wire \U3|Equal0~2_DATAC_routing_wire_inst  (
	.datain(\U3|Selector10~2_combout ),
	.dataout(\U3|Equal0~2_DATAC_driver ));

cycloneive_routing_wire \U3|Equal0~2_DATAD_routing_wire_inst  (
	.datain(\U3|Selector10~1_combout ),
	.dataout(\U3|Equal0~2_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N22
cycloneive_lcell_comb \U3|Equal0~2 (
// Equation(s):
// \U3|Equal0~2_combout  = (!\U3|Selector10~3_combout  & (\U3|Equal0~1_combout  & (!\U3|Selector10~2_combout  & !\U3|Selector10~1_combout )))

	.dataa(\U3|Equal0~2_DATAA_driver ),
	.datab(\U3|Equal0~2_DATAB_driver ),
	.datac(\U3|Equal0~2_DATAC_driver ),
	.datad(\U3|Equal0~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal0~2 .lut_mask = 16'h0004;
defparam \U3|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector16~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector16~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector16~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector16~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector16~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector16~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector16~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~2_combout ),
	.dataout(\U3|Selector16~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N2
cycloneive_lcell_comb \U3|Selector16~0 (
// Equation(s):
// \U3|Selector16~0_combout  = (\U3|reg_IR|Q [4] & (\U3|reg_IR|Q [3] & (\U3|reg_IR|Q [5] & \U3|Selector9~2_combout )))

	.dataa(\U3|Selector16~0_DATAA_driver ),
	.datab(\U3|Selector16~0_DATAB_driver ),
	.datac(\U3|Selector16~0_DATAC_driver ),
	.datad(\U3|Selector16~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector16~0 .lut_mask = 16'h8000;
defparam \U3|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector16~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector13~5_combout ),
	.dataout(\U3|Selector16~1_DATAA_driver ));

cycloneive_routing_wire \U3|Selector16~1_DATAB_routing_wire_inst  (
	.datain(\U3|Selector12~1_combout ),
	.dataout(\U3|Selector16~1_DATAB_driver ));

cycloneive_routing_wire \U3|Selector16~1_DATAC_routing_wire_inst  (
	.datain(\U3|Selector13~2_combout ),
	.dataout(\U3|Selector16~1_DATAC_driver ));

cycloneive_routing_wire \U3|Selector16~1_DATAD_routing_wire_inst  (
	.datain(\U3|Selector16~0_combout ),
	.dataout(\U3|Selector16~1_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N16
cycloneive_lcell_comb \U3|Selector16~1 (
// Equation(s):
// \U3|Selector16~1_combout  = (\U3|Selector16~0_combout ) # ((\U3|Selector12~1_combout  & ((\U3|Selector13~5_combout ) # (\U3|Selector13~2_combout ))))

	.dataa(\U3|Selector16~1_DATAA_driver ),
	.datab(\U3|Selector16~1_DATAB_driver ),
	.datac(\U3|Selector16~1_DATAC_driver ),
	.datad(\U3|Selector16~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector16~1 .lut_mask = 16'hFFC8;
defparam \U3|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector9~7_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector9~7_DATAA_driver ));

cycloneive_routing_wire \U3|Selector9~7_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector9~7_DATAB_driver ));

cycloneive_routing_wire \U3|Selector9~7_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector9~7_DATAC_driver ));

cycloneive_routing_wire \U3|Selector9~7_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~2_combout ),
	.dataout(\U3|Selector9~7_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N20
cycloneive_lcell_comb \U3|Selector9~7 (
// Equation(s):
// \U3|Selector9~7_combout  = (!\U3|reg_IR|Q [4] & (!\U3|reg_IR|Q [3] & (!\U3|reg_IR|Q [5] & \U3|Selector9~2_combout )))

	.dataa(\U3|Selector9~7_DATAA_driver ),
	.datab(\U3|Selector9~7_DATAB_driver ),
	.datac(\U3|Selector9~7_DATAC_driver ),
	.datad(\U3|Selector9~7_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector9~7 .lut_mask = 16'h0100;
defparam \U3|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector9~8_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~9_combout ),
	.dataout(\U3|Selector9~8_DATAA_driver ));

cycloneive_routing_wire \U3|Selector9~8_DATAB_routing_wire_inst  (
	.datain(\U3|Selector9~6_combout ),
	.dataout(\U3|Selector9~8_DATAB_driver ));

cycloneive_routing_wire \U3|Selector9~8_DATAC_routing_wire_inst  (
	.datain(\U3|Selector9~7_combout ),
	.dataout(\U3|Selector9~8_DATAC_driver ));

cycloneive_routing_wire \U3|Selector9~8_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~5_combout ),
	.dataout(\U3|Selector9~8_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N8
cycloneive_lcell_comb \U3|Selector9~8 (
// Equation(s):
// \U3|Selector9~8_combout  = (\U3|Selector9~7_combout ) # ((\U3|Selector9~6_combout  & ((\U3|Selector9~9_combout ) # (\U3|Selector9~5_combout ))))

	.dataa(\U3|Selector9~8_DATAA_driver ),
	.datab(\U3|Selector9~8_DATAB_driver ),
	.datac(\U3|Selector9~8_DATAC_driver ),
	.datad(\U3|Selector9~8_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector9~8 .lut_mask = 16'hFCF8;
defparam \U3|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector15~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~3_combout ),
	.dataout(\U3|Selector15~1_DATAA_driver ));

cycloneive_routing_wire \U3|Selector15~1_DATAB_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Selector15~1_DATAB_driver ));

cycloneive_routing_wire \U3|Selector15~1_DATAC_routing_wire_inst  (
	.datain(\U3|Selector9~4_combout ),
	.dataout(\U3|Selector15~1_DATAC_driver ));

cycloneive_routing_wire \U3|Selector15~1_DATAD_routing_wire_inst  (
	.datain(\U3|WideOr2~0_combout ),
	.dataout(\U3|Selector15~1_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N10
cycloneive_lcell_comb \U3|Selector15~1 (
// Equation(s):
// \U3|Selector15~1_combout  = (\U3|Selector9~3_combout  & ((\U3|Selector9~4_combout ) # ((\U3|Tstep_Q.T2~q  & !\U3|WideOr2~0_combout )))) # (!\U3|Selector9~3_combout  & (\U3|Tstep_Q.T2~q  & ((!\U3|WideOr2~0_combout ))))

	.dataa(\U3|Selector15~1_DATAA_driver ),
	.datab(\U3|Selector15~1_DATAB_driver ),
	.datac(\U3|Selector15~1_DATAC_driver ),
	.datad(\U3|Selector15~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector15~1 .lut_mask = 16'hA0EC;
defparam \U3|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector15~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector15~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector15~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector15~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector15~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector15~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector15~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~2_combout ),
	.dataout(\U3|Selector15~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N14
cycloneive_lcell_comb \U3|Selector15~0 (
// Equation(s):
// \U3|Selector15~0_combout  = (\U3|reg_IR|Q [4] & (!\U3|reg_IR|Q [3] & (\U3|reg_IR|Q [5] & \U3|Selector9~2_combout )))

	.dataa(\U3|Selector15~0_DATAA_driver ),
	.datab(\U3|Selector15~0_DATAB_driver ),
	.datac(\U3|Selector15~0_DATAC_driver ),
	.datad(\U3|Selector15~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector15~0 .lut_mask = 16'h2000;
defparam \U3|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector15~2_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [2]),
	.dataout(\U3|Selector15~2_DATAA_driver ));

cycloneive_routing_wire \U3|Selector15~2_DATAB_routing_wire_inst  (
	.datain(\U3|Selector11~0_combout ),
	.dataout(\U3|Selector15~2_DATAB_driver ));

cycloneive_routing_wire \U3|Selector15~2_DATAC_routing_wire_inst  (
	.datain(\U3|Selector15~1_combout ),
	.dataout(\U3|Selector15~2_DATAC_driver ));

cycloneive_routing_wire \U3|Selector15~2_DATAD_routing_wire_inst  (
	.datain(\U3|Selector15~0_combout ),
	.dataout(\U3|Selector15~2_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N2
cycloneive_lcell_comb \U3|Selector15~2 (
// Equation(s):
// \U3|Selector15~2_combout  = (\U3|Selector15~0_combout ) # ((\U3|reg_IR|Q [2] & (\U3|Selector11~0_combout  & \U3|Selector15~1_combout )))

	.dataa(\U3|Selector15~2_DATAA_driver ),
	.datab(\U3|Selector15~2_DATAB_driver ),
	.datac(\U3|Selector15~2_DATAC_driver ),
	.datad(\U3|Selector15~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector15~2 .lut_mask = 16'hFF80;
defparam \U3|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal2~0_DATAA_routing_wire_inst  (
	.datain(\U3|Equal0~2_combout ),
	.dataout(\U3|Equal2~0_DATAA_driver ));

cycloneive_routing_wire \U3|Equal2~0_DATAB_routing_wire_inst  (
	.datain(\U3|Selector16~1_combout ),
	.dataout(\U3|Equal2~0_DATAB_driver ));

cycloneive_routing_wire \U3|Equal2~0_DATAC_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|Equal2~0_DATAC_driver ));

cycloneive_routing_wire \U3|Equal2~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector15~2_combout ),
	.dataout(\U3|Equal2~0_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N18
cycloneive_lcell_comb \U3|Equal2~0 (
// Equation(s):
// \U3|Equal2~0_combout  = (\U3|Equal0~2_combout  & (!\U3|Selector16~1_combout  & (!\U3|Selector9~8_combout  & !\U3|Selector15~2_combout )))

	.dataa(\U3|Equal2~0_DATAA_driver ),
	.datab(\U3|Equal2~0_DATAB_driver ),
	.datac(\U3|Equal2~0_DATAC_driver ),
	.datad(\U3|Equal2~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal2~0 .lut_mask = 16'h0002;
defparam \U3|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal4~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector13~4_combout ),
	.dataout(\U3|Equal4~1_DATAA_driver ));

cycloneive_routing_wire \U3|Equal4~1_DATAB_routing_wire_inst  (
	.datain(\U3|Selector11~3_combout ),
	.dataout(\U3|Equal4~1_DATAB_driver ));

cycloneive_routing_wire \U3|Equal4~1_DATAC_routing_wire_inst  (
	.datain(\U3|Equal4~0_combout ),
	.dataout(\U3|Equal4~1_DATAC_driver ));

cycloneive_routing_wire \U3|Equal4~1_DATAD_routing_wire_inst  (
	.datain(\U3|Equal2~0_combout ),
	.dataout(\U3|Equal4~1_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N24
cycloneive_lcell_comb \U3|Equal4~1 (
// Equation(s):
// \U3|Equal4~1_combout  = (\U3|Selector13~4_combout  & (!\U3|Selector11~3_combout  & (\U3|Equal4~0_combout  & \U3|Equal2~0_combout )))

	.dataa(\U3|Equal4~1_DATAA_driver ),
	.datab(\U3|Equal4~1_DATAB_driver ),
	.datac(\U3|Equal4~1_DATAC_driver ),
	.datad(\U3|Equal4~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal4~1 .lut_mask = 16'h2000;
defparam \U3|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector23~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector23~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector23~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector23~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector23~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector23~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector23~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector18~0_combout ),
	.dataout(\U3|Selector23~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N10
cycloneive_lcell_comb \U3|Selector23~0 (
// Equation(s):
// \U3|Selector23~0_combout  = (\U3|reg_IR|Q [5] & (!\U3|reg_IR|Q [3] & (\U3|reg_IR|Q [4] & \U3|Selector18~0_combout )))

	.dataa(\U3|Selector23~0_DATAA_driver ),
	.datab(\U3|Selector23~0_DATAB_driver ),
	.datac(\U3|Selector23~0_DATAC_driver ),
	.datad(\U3|Selector23~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector23~0 .lut_mask = 16'h2000;
defparam \U3|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_6|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_6|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_6|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_6|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_6|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Selector23~0_combout ),
	.dataout(\U3|reg_6|Q[0]_ENA_driver ));

// Location: FF_X80_Y54_N29
dffeas \U3|reg_6|Q[0] (
	.clk(\U3|reg_6|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_6|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal0~0_DATAA_routing_wire_inst  (
	.datain(\U3|Selector14~1_combout ),
	.dataout(\U3|Equal0~0_DATAA_driver ));

cycloneive_routing_wire \U3|Equal0~0_DATAB_routing_wire_inst  (
	.datain(\U3|Selector12~2_combout ),
	.dataout(\U3|Equal0~0_DATAB_driver ));

cycloneive_routing_wire \U3|Equal0~0_DATAC_routing_wire_inst  (
	.datain(\U3|Selector13~4_combout ),
	.dataout(\U3|Equal0~0_DATAC_driver ));

cycloneive_routing_wire \U3|Equal0~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector11~3_combout ),
	.dataout(\U3|Equal0~0_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N2
cycloneive_lcell_comb \U3|Equal0~0 (
// Equation(s):
// \U3|Equal0~0_combout  = (!\U3|Selector14~1_combout  & (!\U3|Selector12~2_combout  & (!\U3|Selector13~4_combout  & !\U3|Selector11~3_combout )))

	.dataa(\U3|Equal0~0_DATAA_driver ),
	.datab(\U3|Equal0~0_DATAB_driver ),
	.datac(\U3|Equal0~0_DATAC_driver ),
	.datad(\U3|Equal0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal0~0 .lut_mask = 16'h0001;
defparam \U3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal6~0_DATAB_routing_wire_inst  (
	.datain(\U3|Equal0~2_combout ),
	.dataout(\U3|Equal6~0_DATAB_driver ));

cycloneive_routing_wire \U3|Equal6~0_DATAC_routing_wire_inst  (
	.datain(\U3|Selector16~1_combout ),
	.dataout(\U3|Equal6~0_DATAC_driver ));

cycloneive_routing_wire \U3|Equal6~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector15~2_combout ),
	.dataout(\U3|Equal6~0_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N28
cycloneive_lcell_comb \U3|Equal6~0 (
// Equation(s):
// \U3|Equal6~0_combout  = (\U3|Equal0~2_combout  & (!\U3|Selector16~1_combout  & \U3|Selector15~2_combout ))

	.dataa(gnd),
	.datab(\U3|Equal6~0_DATAB_driver ),
	.datac(\U3|Equal6~0_DATAC_driver ),
	.datad(\U3|Equal6~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal6~0 .lut_mask = 16'h0C00;
defparam \U3|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal6~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|Equal6~1_DATAA_driver ));

cycloneive_routing_wire \U3|Equal6~1_DATAB_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|Equal6~1_DATAB_driver ));

cycloneive_routing_wire \U3|Equal6~1_DATAD_routing_wire_inst  (
	.datain(\U3|Equal6~0_combout ),
	.dataout(\U3|Equal6~1_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N16
cycloneive_lcell_comb \U3|Equal6~1 (
// Equation(s):
// \U3|Equal6~1_combout  = (!\U3|Selector9~8_combout  & (\U3|Equal0~0_combout  & \U3|Equal6~0_combout ))

	.dataa(\U3|Equal6~1_DATAA_driver ),
	.datab(\U3|Equal6~1_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Equal6~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal6~1 .lut_mask = 16'h4400;
defparam \U3|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~7_DATAA_routing_wire_inst  (
	.datain(\U3|reg_4|Q [0]),
	.dataout(\U3|BusWires[0]~7_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~7_DATAB_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[0]~7_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~7_DATAC_routing_wire_inst  (
	.datain(\U3|reg_6|Q [0]),
	.dataout(\U3|BusWires[0]~7_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~7_DATAD_routing_wire_inst  (
	.datain(\U3|Equal6~1_combout ),
	.dataout(\U3|BusWires[0]~7_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N28
cycloneive_lcell_comb \U3|BusWires[0]~7 (
// Equation(s):
// \U3|BusWires[0]~7_combout  = (\U3|reg_4|Q [0] & ((\U3|Equal4~1_combout ) # ((\U3|reg_6|Q [0] & \U3|Equal6~1_combout )))) # (!\U3|reg_4|Q [0] & (((\U3|reg_6|Q [0] & \U3|Equal6~1_combout ))))

	.dataa(\U3|BusWires[0]~7_DATAA_driver ),
	.datab(\U3|BusWires[0]~7_DATAB_driver ),
	.datac(\U3|BusWires[0]~7_DATAC_driver ),
	.datad(\U3|BusWires[0]~7_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~7 .lut_mask = 16'hF888;
defparam \U3|BusWires[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector24~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector24~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector24~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector24~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector24~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector24~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector24~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector18~0_combout ),
	.dataout(\U3|Selector24~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N0
cycloneive_lcell_comb \U3|Selector24~0 (
// Equation(s):
// \U3|Selector24~0_combout  = (\U3|reg_IR|Q [5] & (\U3|reg_IR|Q [3] & (\U3|reg_IR|Q [4] & \U3|Selector18~0_combout )))

	.dataa(\U3|Selector24~0_DATAA_driver ),
	.datab(\U3|Selector24~0_DATAB_driver ),
	.datac(\U3|Selector24~0_DATAC_driver ),
	.datad(\U3|Selector24~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector24~0 .lut_mask = 16'h8000;
defparam \U3|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_7|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_7|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_7|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_7|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Selector24~0_combout ),
	.dataout(\U3|reg_7|Q[0]_ENA_driver ));

// Location: FF_X82_Y53_N25
dffeas \U3|reg_7|Q[0] (
	.clk(\U3|reg_7|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_7|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_7|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_7|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_7|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal5~0_DATAB_routing_wire_inst  (
	.datain(\U3|Selector12~2_combout ),
	.dataout(\U3|Equal5~0_DATAB_driver ));

cycloneive_routing_wire \U3|Equal5~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector14~1_combout ),
	.dataout(\U3|Equal5~0_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N12
cycloneive_lcell_comb \U3|Equal5~0 (
// Equation(s):
// \U3|Equal5~0_combout  = (!\U3|Selector12~2_combout  & \U3|Selector14~1_combout )

	.dataa(gnd),
	.datab(\U3|Equal5~0_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Equal5~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal5~0 .lut_mask = 16'h3300;
defparam \U3|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal5~1_DATAA_routing_wire_inst  (
	.datain(\U3|Equal5~0_combout ),
	.dataout(\U3|Equal5~1_DATAA_driver ));

cycloneive_routing_wire \U3|Equal5~1_DATAB_routing_wire_inst  (
	.datain(\U3|Selector11~3_combout ),
	.dataout(\U3|Equal5~1_DATAB_driver ));

cycloneive_routing_wire \U3|Equal5~1_DATAC_routing_wire_inst  (
	.datain(\U3|Selector13~4_combout ),
	.dataout(\U3|Equal5~1_DATAC_driver ));

cycloneive_routing_wire \U3|Equal5~1_DATAD_routing_wire_inst  (
	.datain(\U3|Equal2~0_combout ),
	.dataout(\U3|Equal5~1_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N26
cycloneive_lcell_comb \U3|Equal5~1 (
// Equation(s):
// \U3|Equal5~1_combout  = (\U3|Equal5~0_combout  & (!\U3|Selector11~3_combout  & (!\U3|Selector13~4_combout  & \U3|Equal2~0_combout )))

	.dataa(\U3|Equal5~1_DATAA_driver ),
	.datab(\U3|Equal5~1_DATAB_driver ),
	.datac(\U3|Equal5~1_DATAC_driver ),
	.datad(\U3|Equal5~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal5~1 .lut_mask = 16'h0200;
defparam \U3|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector22~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector22~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector22~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector22~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector22~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector22~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector22~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector18~0_combout ),
	.dataout(\U3|Selector22~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N18
cycloneive_lcell_comb \U3|Selector22~0 (
// Equation(s):
// \U3|Selector22~0_combout  = (\U3|reg_IR|Q [5] & (\U3|reg_IR|Q [3] & (!\U3|reg_IR|Q [4] & \U3|Selector18~0_combout )))

	.dataa(\U3|Selector22~0_DATAA_driver ),
	.datab(\U3|Selector22~0_DATAB_driver ),
	.datac(\U3|Selector22~0_DATAC_driver ),
	.datad(\U3|Selector22~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector22~0 .lut_mask = 16'h0800;
defparam \U3|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_5|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_5|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_5|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_5|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_5|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Selector22~0_combout ),
	.dataout(\U3|reg_5|Q[0]_ENA_driver ));

// Location: FF_X82_Y53_N15
dffeas \U3|reg_5|Q[0] (
	.clk(\U3|reg_5|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_5|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal7~0_DATAC_routing_wire_inst  (
	.datain(\U3|Selector16~1_combout ),
	.dataout(\U3|Equal7~0_DATAC_driver ));

cycloneive_routing_wire \U3|Equal7~0_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~2_combout ),
	.dataout(\U3|Equal7~0_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N14
cycloneive_lcell_comb \U3|Equal7~0 (
// Equation(s):
// \U3|Equal7~0_combout  = (\U3|Selector16~1_combout  & \U3|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Equal7~0_DATAC_driver ),
	.datad(\U3|Equal7~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal7~0 .lut_mask = 16'hF000;
defparam \U3|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal7~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|Equal7~1_DATAA_driver ));

cycloneive_routing_wire \U3|Equal7~1_DATAB_routing_wire_inst  (
	.datain(\U3|Selector15~2_combout ),
	.dataout(\U3|Equal7~1_DATAB_driver ));

cycloneive_routing_wire \U3|Equal7~1_DATAC_routing_wire_inst  (
	.datain(\U3|Equal7~0_combout ),
	.dataout(\U3|Equal7~1_DATAC_driver ));

cycloneive_routing_wire \U3|Equal7~1_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|Equal7~1_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N12
cycloneive_lcell_comb \U3|Equal7~1 (
// Equation(s):
// \U3|Equal7~1_combout  = (!\U3|Selector9~8_combout  & (!\U3|Selector15~2_combout  & (\U3|Equal7~0_combout  & \U3|Equal0~0_combout )))

	.dataa(\U3|Equal7~1_DATAA_driver ),
	.datab(\U3|Equal7~1_DATAB_driver ),
	.datac(\U3|Equal7~1_DATAC_driver ),
	.datad(\U3|Equal7~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal7~1 .lut_mask = 16'h1000;
defparam \U3|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~6_DATAA_routing_wire_inst  (
	.datain(\U3|reg_7|Q [0]),
	.dataout(\U3|BusWires[0]~6_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~6_DATAB_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[0]~6_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~6_DATAC_routing_wire_inst  (
	.datain(\U3|reg_5|Q [0]),
	.dataout(\U3|BusWires[0]~6_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~6_DATAD_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[0]~6_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N14
cycloneive_lcell_comb \U3|BusWires[0]~6 (
// Equation(s):
// \U3|BusWires[0]~6_combout  = (\U3|reg_7|Q [0] & ((\U3|Equal7~1_combout ) # ((\U3|Equal5~1_combout  & \U3|reg_5|Q [0])))) # (!\U3|reg_7|Q [0] & (\U3|Equal5~1_combout  & (\U3|reg_5|Q [0])))

	.dataa(\U3|BusWires[0]~6_DATAA_driver ),
	.datab(\U3|BusWires[0]~6_DATAB_driver ),
	.datac(\U3|BusWires[0]~6_DATAC_driver ),
	.datad(\U3|BusWires[0]~6_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~6 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Jout~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Jout~0_DATAA_driver ));

cycloneive_routing_wire \U3|Jout~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Jout~0_DATAB_driver ));

cycloneive_routing_wire \U3|Jout~0_DATAC_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T3~q ),
	.dataout(\U3|Jout~0_DATAC_driver ));

cycloneive_routing_wire \U3|Jout~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Jout~0_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N12
cycloneive_lcell_comb \U3|Jout~0 (
// Equation(s):
// \U3|Jout~0_combout  = (\U3|reg_IR|Q [8] & (!\U3|reg_IR|Q [9] & (\U3|Tstep_Q.T3~q  & \U3|reg_IR|Q [7])))

	.dataa(\U3|Jout~0_DATAA_driver ),
	.datab(\U3|Jout~0_DATAB_driver ),
	.datac(\U3|Jout~0_DATAC_driver ),
	.datad(\U3|Jout~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Jout~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Jout~0 .lut_mask = 16'h2000;
defparam \U3|Jout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Din~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Din~0_DATAA_driver ));

cycloneive_routing_wire \U3|Din~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Din~0_DATAB_driver ));

cycloneive_routing_wire \U3|Din~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Din~0_DATAC_driver ));

cycloneive_routing_wire \U3|Din~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Din~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N2
cycloneive_lcell_comb \U3|Din~0 (
// Equation(s):
// \U3|Din~0_combout  = (!\U3|reg_IR|Q [8] & (\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [7] & \U3|Tstep_Q.T1~q )))

	.dataa(\U3|Din~0_DATAA_driver ),
	.datab(\U3|Din~0_DATAB_driver ),
	.datac(\U3|Din~0_DATAC_driver ),
	.datad(\U3|Din~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Din~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Din~0 .lut_mask = 16'h0400;
defparam \U3|Din~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_7|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_7|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_7|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_7|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Selector24~0_combout ),
	.dataout(\U3|reg_7|Q[1]_ENA_driver ));

// Location: FF_X82_Y53_N29
dffeas \U3|reg_7|Q[1] (
	.clk(\U3|reg_7|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_7|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_7|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_7|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_7|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_5|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_5|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_5|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_5|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_5|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Selector22~0_combout ),
	.dataout(\U3|reg_5|Q[1]_ENA_driver ));

// Location: FF_X82_Y53_N11
dffeas \U3|reg_5|Q[1] (
	.clk(\U3|reg_5|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_5|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[1]~16_DATAA_routing_wire_inst  (
	.datain(\U3|reg_7|Q [1]),
	.dataout(\U3|BusWires[1]~16_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[1]~16_DATAB_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[1]~16_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[1]~16_DATAC_routing_wire_inst  (
	.datain(\U3|reg_5|Q [1]),
	.dataout(\U3|BusWires[1]~16_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[1]~16_DATAD_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[1]~16_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N10
cycloneive_lcell_comb \U3|BusWires[1]~16 (
// Equation(s):
// \U3|BusWires[1]~16_combout  = (\U3|reg_7|Q [1] & ((\U3|Equal7~1_combout ) # ((\U3|Equal5~1_combout  & \U3|reg_5|Q [1])))) # (!\U3|reg_7|Q [1] & (\U3|Equal5~1_combout  & (\U3|reg_5|Q [1])))

	.dataa(\U3|BusWires[1]~16_DATAA_driver ),
	.datab(\U3|BusWires[1]~16_DATAB_driver ),
	.datac(\U3|BusWires[1]~16_DATAC_driver ),
	.datad(\U3|BusWires[1]~16_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[1]~16 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_4|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_4|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_4|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_4|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Selector21~0_combout ),
	.dataout(\U3|reg_4|Q[1]_ENA_driver ));

// Location: FF_X80_Y54_N23
dffeas \U3|reg_4|Q[1] (
	.clk(\U3|reg_4|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_4|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_6|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_6|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_6|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_6|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_6|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Selector23~0_combout ),
	.dataout(\U3|reg_6|Q[1]_ENA_driver ));

// Location: FF_X80_Y54_N1
dffeas \U3|reg_6|Q[1] (
	.clk(\U3|reg_6|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_6|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[1]~17_DATAA_routing_wire_inst  (
	.datain(\U3|reg_4|Q [1]),
	.dataout(\U3|BusWires[1]~17_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[1]~17_DATAB_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[1]~17_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[1]~17_DATAC_routing_wire_inst  (
	.datain(\U3|reg_6|Q [1]),
	.dataout(\U3|BusWires[1]~17_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[1]~17_DATAD_routing_wire_inst  (
	.datain(\U3|Equal6~1_combout ),
	.dataout(\U3|BusWires[1]~17_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N0
cycloneive_lcell_comb \U3|BusWires[1]~17 (
// Equation(s):
// \U3|BusWires[1]~17_combout  = (\U3|reg_4|Q [1] & ((\U3|Equal4~1_combout ) # ((\U3|reg_6|Q [1] & \U3|Equal6~1_combout )))) # (!\U3|reg_4|Q [1] & (((\U3|reg_6|Q [1] & \U3|Equal6~1_combout ))))

	.dataa(\U3|BusWires[1]~17_DATAA_driver ),
	.datab(\U3|BusWires[1]~17_DATAB_driver ),
	.datac(\U3|BusWires[1]~17_DATAC_driver ),
	.datad(\U3|BusWires[1]~17_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[1]~17 .lut_mask = 16'hF888;
defparam \U3|BusWires[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Hout~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Hout~0_DATAA_driver ));

cycloneive_routing_wire \U3|Hout~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Hout~0_DATAB_driver ));

cycloneive_routing_wire \U3|Hout~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Hout~0_DATAC_driver ));

cycloneive_routing_wire \U3|Hout~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T3~q ),
	.dataout(\U3|Hout~0_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N12
cycloneive_lcell_comb \U3|Hout~0 (
// Equation(s):
// \U3|Hout~0_combout  = (!\U3|reg_IR|Q [7] & (\U3|reg_IR|Q [8] & (!\U3|reg_IR|Q [9] & \U3|Tstep_Q.T3~q )))

	.dataa(\U3|Hout~0_DATAA_driver ),
	.datab(\U3|Hout~0_DATAB_driver ),
	.datac(\U3|Hout~0_DATAC_driver ),
	.datad(\U3|Hout~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Hout~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Hout~0 .lut_mask = 16'h0400;
defparam \U3|Hout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Decoder15~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Decoder15~0_DATAA_driver ));

cycloneive_routing_wire \U3|Decoder15~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Decoder15~0_DATAB_driver ));

cycloneive_routing_wire \U3|Decoder15~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Decoder15~0_DATAC_driver ));

cycloneive_routing_wire \U3|Decoder15~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [6]),
	.dataout(\U3|Decoder15~0_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N4
cycloneive_lcell_comb \U3|Decoder15~0 (
// Equation(s):
// \U3|Decoder15~0_combout  = (!\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [8] & (\U3|reg_IR|Q [7] & \U3|reg_IR|Q [6])))

	.dataa(\U3|Decoder15~0_DATAA_driver ),
	.datab(\U3|Decoder15~0_DATAB_driver ),
	.datac(\U3|Decoder15~0_DATAC_driver ),
	.datad(\U3|Decoder15~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Decoder15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Decoder15~0 .lut_mask = 16'h1000;
defparam \U3|Decoder15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Add0~1_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Add0~1_DATAA_driver ));

cycloneive_routing_wire \U3|Add0~1_DATAC_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|Add0~1_DATAC_driver ));

cycloneive_routing_wire \U3|Add0~1_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Add0~1_DATAD_driver ));

// Location: LCCOMB_X85_Y50_N8
cycloneive_lcell_comb \U3|Add0~1 (
// Equation(s):
// \U3|Add0~1_combout  = \U3|BusWires[1]~23_combout  $ (((\U3|Decoder15~0_combout  & \U3|Tstep_Q.T2~q )))

	.dataa(\U3|Add0~1_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Add0~1_DATAC_driver ),
	.datad(\U3|Add0~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~1 .lut_mask = 16'h5AAA;
defparam \U3|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[1]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_A|Q[1]~feeder_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N2
cycloneive_lcell_comb \U3|reg_A|Q[1]~feeder (
// Equation(s):
// \U3|reg_A|Q[1]~feeder_combout  = \U3|BusWires[1]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_A|Q[1]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_A|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_A|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Ain~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Ain~0_DATAA_driver ));

cycloneive_routing_wire \U3|Ain~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Ain~0_DATAB_driver ));

cycloneive_routing_wire \U3|Ain~0_DATAC_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Ain~0_DATAC_driver ));

cycloneive_routing_wire \U3|Ain~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Ain~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N28
cycloneive_lcell_comb \U3|Ain~0 (
// Equation(s):
// \U3|Ain~0_combout  = (!\U3|reg_IR|Q [8] & (!\U3|reg_IR|Q [9] & (\U3|Tstep_Q.T1~q  & \U3|reg_IR|Q [7])))

	.dataa(\U3|Ain~0_DATAA_driver ),
	.datab(\U3|Ain~0_DATAB_driver ),
	.datac(\U3|Ain~0_DATAC_driver ),
	.datad(\U3|Ain~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Ain~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Ain~0 .lut_mask = 16'h1000;
defparam \U3|Ain~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_A|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_A|Q[1]_D_routing_wire_inst  (
	.datain(\U3|reg_A|Q[1]~feeder_combout ),
	.dataout(\U3|reg_A|Q[1]_D_driver ));

cycloneive_routing_wire \U3|reg_A|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Ain~0_combout ),
	.dataout(\U3|reg_A|Q[1]_ENA_driver ));

// Location: FF_X87_Y52_N3
dffeas \U3|reg_A|Q[1] (
	.clk(\U3|reg_A|Q[1]_CLK_driver ),
	.d(\U3|reg_A|Q[1]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[0]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_A|Q[0]~feeder_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N0
cycloneive_lcell_comb \U3|reg_A|Q[0]~feeder (
// Equation(s):
// \U3|reg_A|Q[0]~feeder_combout  = \U3|BusWires[0]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_A|Q[0]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_A|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_A|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_A|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_A|Q[0]_D_routing_wire_inst  (
	.datain(\U3|reg_A|Q[0]~feeder_combout ),
	.dataout(\U3|reg_A|Q[0]_D_driver ));

cycloneive_routing_wire \U3|reg_A|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Ain~0_combout ),
	.dataout(\U3|reg_A|Q[0]_ENA_driver ));

// Location: FF_X87_Y52_N1
dffeas \U3|reg_A|Q[0] (
	.clk(\U3|reg_A|Q[0]_CLK_driver ),
	.d(\U3|reg_A|Q[0]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Add0~0_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Add0~0_DATAB_driver ));

cycloneive_routing_wire \U3|Add0~0_DATAC_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|Add0~0_DATAC_driver ));

cycloneive_routing_wire \U3|Add0~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Add0~0_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N10
cycloneive_lcell_comb \U3|Add0~0 (
// Equation(s):
// \U3|Add0~0_combout  = \U3|BusWires[0]~13_combout  $ (((\U3|Decoder15~0_combout  & \U3|Tstep_Q.T2~q )))

	.dataa(gnd),
	.datab(\U3|Add0~0_DATAB_driver ),
	.datac(\U3|Add0~0_DATAC_driver ),
	.datad(\U3|Add0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~0 .lut_mask = 16'h3CCC;
defparam \U3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[0]~11_DATAA_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|reg_G|Q[0]~11_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[0]~11_DATAB_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|reg_G|Q[0]~11_DATAB_driver ));

// Location: LCCOMB_X85_Y52_N4
cycloneive_lcell_comb \U3|reg_G|Q[0]~11 (
// Equation(s):
// \U3|reg_G|Q[0]~11_cout  = CARRY((\U3|Tstep_Q.T2~q  & \U3|Decoder15~0_combout ))

	.dataa(\U3|reg_G|Q[0]~11_DATAA_driver ),
	.datab(\U3|reg_G|Q[0]~11_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U3|reg_G|Q[0]~11_cout ));
// synopsys translate_off
defparam \U3|reg_G|Q[0]~11 .lut_mask = 16'h0088;
defparam \U3|reg_G|Q[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[0]~12_DATAA_routing_wire_inst  (
	.datain(\U3|reg_A|Q [0]),
	.dataout(\U3|reg_G|Q[0]~12_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[0]~12_DATAB_routing_wire_inst  (
	.datain(\U3|Add0~0_combout ),
	.dataout(\U3|reg_G|Q[0]~12_DATAB_driver ));

cycloneive_routing_wire \U3|reg_G|Q[0]~12_CIN_routing_wire_inst  (
	.datain(\U3|reg_G|Q[0]~11_cout ),
	.dataout(\U3|reg_G|Q[0]~12_CIN_driver ));

// Location: LCCOMB_X85_Y52_N6
cycloneive_lcell_comb \U3|reg_G|Q[0]~12 (
// Equation(s):
// \U3|reg_G|Q[0]~12_combout  = (\U3|reg_A|Q [0] & ((\U3|Add0~0_combout  & (\U3|reg_G|Q[0]~11_cout  & VCC)) # (!\U3|Add0~0_combout  & (!\U3|reg_G|Q[0]~11_cout )))) # (!\U3|reg_A|Q [0] & ((\U3|Add0~0_combout  & (!\U3|reg_G|Q[0]~11_cout )) # 
// (!\U3|Add0~0_combout  & ((\U3|reg_G|Q[0]~11_cout ) # (GND)))))
// \U3|reg_G|Q[0]~13  = CARRY((\U3|reg_A|Q [0] & (!\U3|Add0~0_combout  & !\U3|reg_G|Q[0]~11_cout )) # (!\U3|reg_A|Q [0] & ((!\U3|reg_G|Q[0]~11_cout ) # (!\U3|Add0~0_combout ))))

	.dataa(\U3|reg_G|Q[0]~12_DATAA_driver ),
	.datab(\U3|reg_G|Q[0]~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_G|Q[0]~12_CIN_driver ),
	.combout(\U3|reg_G|Q[0]~12_combout ),
	.cout(\U3|reg_G|Q[0]~13 ));
// synopsys translate_off
defparam \U3|reg_G|Q[0]~12 .lut_mask = 16'h9617;
defparam \U3|reg_G|Q[0]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[1]~14_DATAA_routing_wire_inst  (
	.datain(\U3|Add0~1_combout ),
	.dataout(\U3|reg_G|Q[1]~14_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[1]~14_DATAB_routing_wire_inst  (
	.datain(\U3|reg_A|Q [1]),
	.dataout(\U3|reg_G|Q[1]~14_DATAB_driver ));

cycloneive_routing_wire \U3|reg_G|Q[1]~14_CIN_routing_wire_inst  (
	.datain(\U3|reg_G|Q[0]~13 ),
	.dataout(\U3|reg_G|Q[1]~14_CIN_driver ));

// Location: LCCOMB_X85_Y52_N8
cycloneive_lcell_comb \U3|reg_G|Q[1]~14 (
// Equation(s):
// \U3|reg_G|Q[1]~14_combout  = ((\U3|Add0~1_combout  $ (\U3|reg_A|Q [1] $ (!\U3|reg_G|Q[0]~13 )))) # (GND)
// \U3|reg_G|Q[1]~15  = CARRY((\U3|Add0~1_combout  & ((\U3|reg_A|Q [1]) # (!\U3|reg_G|Q[0]~13 ))) # (!\U3|Add0~1_combout  & (\U3|reg_A|Q [1] & !\U3|reg_G|Q[0]~13 )))

	.dataa(\U3|reg_G|Q[1]~14_DATAA_driver ),
	.datab(\U3|reg_G|Q[1]~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_G|Q[1]~14_CIN_driver ),
	.combout(\U3|reg_G|Q[1]~14_combout ),
	.cout(\U3|reg_G|Q[1]~15 ));
// synopsys translate_off
defparam \U3|reg_G|Q[1]~14 .lut_mask = 16'h698E;
defparam \U3|reg_G|Q[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Gin~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Gin~0_DATAA_driver ));

cycloneive_routing_wire \U3|Gin~0_DATAB_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Gin~0_DATAB_driver ));

cycloneive_routing_wire \U3|Gin~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Gin~0_DATAC_driver ));

cycloneive_routing_wire \U3|Gin~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Gin~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N20
cycloneive_lcell_comb \U3|Gin~0 (
// Equation(s):
// \U3|Gin~0_combout  = (\U3|reg_IR|Q [7] & (\U3|Tstep_Q.T2~q  & (!\U3|reg_IR|Q [8] & !\U3|reg_IR|Q [9])))

	.dataa(\U3|Gin~0_DATAA_driver ),
	.datab(\U3|Gin~0_DATAB_driver ),
	.datac(\U3|Gin~0_DATAC_driver ),
	.datad(\U3|Gin~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Gin~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Gin~0 .lut_mask = 16'h0008;
defparam \U3|Gin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_G|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_G|Q[1]_D_routing_wire_inst  (
	.datain(\U3|reg_G|Q[1]~14_combout ),
	.dataout(\U3|reg_G|Q[1]_D_driver ));

cycloneive_routing_wire \U3|reg_G|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Gin~0_combout ),
	.dataout(\U3|reg_G|Q[1]_ENA_driver ));

// Location: FF_X85_Y52_N9
dffeas \U3|reg_G|Q[1] (
	.clk(\U3|reg_G|Q[1]_CLK_driver ),
	.d(\U3|reg_G|Q[1]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_G|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Bin~0_DATAA_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Bin~0_DATAA_driver ));

cycloneive_routing_wire \U3|Bin~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Bin~0_DATAB_driver ));

cycloneive_routing_wire \U3|Bin~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Bin~0_DATAC_driver ));

cycloneive_routing_wire \U3|Bin~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Bin~0_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N2
cycloneive_lcell_comb \U3|Bin~0 (
// Equation(s):
// \U3|Bin~0_combout  = (\U3|Tstep_Q.T1~q  & (!\U3|reg_IR|Q [7] & (!\U3|reg_IR|Q [9] & \U3|reg_IR|Q [8])))

	.dataa(\U3|Bin~0_DATAA_driver ),
	.datab(\U3|Bin~0_DATAB_driver ),
	.datac(\U3|Bin~0_DATAC_driver ),
	.datad(\U3|Bin~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Bin~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Bin~0 .lut_mask = 16'h0200;
defparam \U3|Bin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_B|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_B|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_B|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_B|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_B|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Bin~0_combout ),
	.dataout(\U3|reg_B|Q[1]_ENA_driver ));

// Location: FF_X84_Y50_N15
dffeas \U3|reg_B|Q[1] (
	.clk(\U3|reg_B|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_B|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_B|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_B|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_B|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_B|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|XorXnor~0_DATAA_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|XorXnor~0_DATAA_driver ));

cycloneive_routing_wire \U3|XorXnor~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [6]),
	.dataout(\U3|XorXnor~0_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N24
cycloneive_lcell_comb \U3|XorXnor~0 (
// Equation(s):
// \U3|XorXnor~0_combout  = (\U3|Tstep_Q.T2~q  & \U3|reg_IR|Q [6])

	.dataa(\U3|XorXnor~0_DATAA_driver ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|XorXnor~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|XorXnor~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|XorXnor~0 .lut_mask = 16'hAA00;
defparam \U3|XorXnor~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|AndOr~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|AndOr~0_DATAA_driver ));

cycloneive_routing_wire \U3|AndOr~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|AndOr~0_DATAB_driver ));

cycloneive_routing_wire \U3|AndOr~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|AndOr~0_DATAC_driver ));

cycloneive_routing_wire \U3|AndOr~0_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~0_combout ),
	.dataout(\U3|AndOr~0_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N22
cycloneive_lcell_comb \U3|AndOr~0 (
// Equation(s):
// \U3|AndOr~0_combout  = (!\U3|reg_IR|Q [9] & (\U3|reg_IR|Q [8] & (!\U3|reg_IR|Q [7] & \U3|XorXnor~0_combout )))

	.dataa(\U3|AndOr~0_DATAA_driver ),
	.datab(\U3|AndOr~0_DATAB_driver ),
	.datac(\U3|AndOr~0_DATAC_driver ),
	.datad(\U3|AndOr~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|AndOr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|AndOr~0 .lut_mask = 16'h0400;
defparam \U3|AndOr~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result[1]~1_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|result[1]~1_DATAB_driver ));

cycloneive_routing_wire \U3|result[1]~1_DATAC_routing_wire_inst  (
	.datain(\U3|reg_B|Q [1]),
	.dataout(\U3|result[1]~1_DATAC_driver ));

cycloneive_routing_wire \U3|result[1]~1_DATAD_routing_wire_inst  (
	.datain(\U3|AndOr~0_combout ),
	.dataout(\U3|result[1]~1_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N14
cycloneive_lcell_comb \U3|result[1]~1 (
// Equation(s):
// \U3|result[1]~1_combout  = (\U3|BusWires[1]~23_combout  & ((\U3|reg_B|Q [1]) # (\U3|AndOr~0_combout ))) # (!\U3|BusWires[1]~23_combout  & (\U3|reg_B|Q [1] & \U3|AndOr~0_combout ))

	.dataa(gnd),
	.datab(\U3|result[1]~1_DATAB_driver ),
	.datac(\U3|result[1]~1_DATAC_driver ),
	.datad(\U3|result[1]~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result[1]~1 .lut_mask = 16'hFCC0;
defparam \U3|result[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Hin~0_DATAA_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Hin~0_DATAA_driver ));

cycloneive_routing_wire \U3|Hin~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Hin~0_DATAB_driver ));

cycloneive_routing_wire \U3|Hin~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Hin~0_DATAC_driver ));

cycloneive_routing_wire \U3|Hin~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Hin~0_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N8
cycloneive_lcell_comb \U3|Hin~0 (
// Equation(s):
// \U3|Hin~0_combout  = (\U3|Tstep_Q.T2~q  & (\U3|reg_IR|Q [8] & (!\U3|reg_IR|Q [9] & !\U3|reg_IR|Q [7])))

	.dataa(\U3|Hin~0_DATAA_driver ),
	.datab(\U3|Hin~0_DATAB_driver ),
	.datac(\U3|Hin~0_DATAC_driver ),
	.datad(\U3|Hin~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Hin~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Hin~0 .lut_mask = 16'h0008;
defparam \U3|Hin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_H|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_H|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_H|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|result[1]~1_combout ),
	.dataout(\U3|reg_H|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_H|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Hin~0_combout ),
	.dataout(\U3|reg_H|Q[1]_ENA_driver ));

// Location: FF_X85_Y52_N31
dffeas \U3|reg_H|Q[1] (
	.clk(\U3|reg_H|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_H|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_H|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_H|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_H|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_H|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Gout~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Gout~0_DATAA_driver ));

cycloneive_routing_wire \U3|Gout~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Gout~0_DATAB_driver ));

cycloneive_routing_wire \U3|Gout~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Gout~0_DATAC_driver ));

cycloneive_routing_wire \U3|Gout~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T3~q ),
	.dataout(\U3|Gout~0_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N10
cycloneive_lcell_comb \U3|Gout~0 (
// Equation(s):
// \U3|Gout~0_combout  = (\U3|reg_IR|Q [7] & (!\U3|reg_IR|Q [8] & (!\U3|reg_IR|Q [9] & \U3|Tstep_Q.T3~q )))

	.dataa(\U3|Gout~0_DATAA_driver ),
	.datab(\U3|Gout~0_DATAB_driver ),
	.datac(\U3|Gout~0_DATAC_driver ),
	.datad(\U3|Gout~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Gout~0 .lut_mask = 16'h0200;
defparam \U3|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[1]~19_DATAA_routing_wire_inst  (
	.datain(\U3|Hout~0_combout ),
	.dataout(\U3|BusWires[1]~19_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[1]~19_DATAB_routing_wire_inst  (
	.datain(\U3|reg_G|Q [1]),
	.dataout(\U3|BusWires[1]~19_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[1]~19_DATAC_routing_wire_inst  (
	.datain(\U3|reg_H|Q [1]),
	.dataout(\U3|BusWires[1]~19_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[1]~19_DATAD_routing_wire_inst  (
	.datain(\U3|Gout~0_combout ),
	.dataout(\U3|BusWires[1]~19_DATAD_driver ));

// Location: LCCOMB_X85_Y52_N30
cycloneive_lcell_comb \U3|BusWires[1]~19 (
// Equation(s):
// \U3|BusWires[1]~19_combout  = (\U3|Hout~0_combout  & ((\U3|reg_H|Q [1]) # ((\U3|reg_G|Q [1] & \U3|Gout~0_combout )))) # (!\U3|Hout~0_combout  & (\U3|reg_G|Q [1] & ((\U3|Gout~0_combout ))))

	.dataa(\U3|BusWires[1]~19_DATAA_driver ),
	.datab(\U3|BusWires[1]~19_DATAB_driver ),
	.datac(\U3|BusWires[1]~19_DATAC_driver ),
	.datad(\U3|BusWires[1]~19_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[1]~19 .lut_mask = 16'hECA0;
defparam \U3|BusWires[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Lout~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Lout~0_DATAA_driver ));

cycloneive_routing_wire \U3|Lout~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Lout~0_DATAB_driver ));

cycloneive_routing_wire \U3|Lout~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Lout~0_DATAC_driver ));

cycloneive_routing_wire \U3|Lout~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T3~q ),
	.dataout(\U3|Lout~0_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N28
cycloneive_lcell_comb \U3|Lout~0 (
// Equation(s):
// \U3|Lout~0_combout  = (\U3|reg_IR|Q [7] & (!\U3|reg_IR|Q [8] & (\U3|reg_IR|Q [9] & \U3|Tstep_Q.T3~q )))

	.dataa(\U3|Lout~0_DATAA_driver ),
	.datab(\U3|Lout~0_DATAB_driver ),
	.datac(\U3|Lout~0_DATAC_driver ),
	.datad(\U3|Lout~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Lout~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Lout~0 .lut_mask = 16'h2000;
defparam \U3|Lout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|XorXnor~1_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|XorXnor~1_DATAA_driver ));

cycloneive_routing_wire \U3|XorXnor~1_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|XorXnor~1_DATAB_driver ));

cycloneive_routing_wire \U3|XorXnor~1_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|XorXnor~1_DATAC_driver ));

cycloneive_routing_wire \U3|XorXnor~1_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~0_combout ),
	.dataout(\U3|XorXnor~1_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N28
cycloneive_lcell_comb \U3|XorXnor~1 (
// Equation(s):
// \U3|XorXnor~1_combout  = (\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [8] & (\U3|reg_IR|Q [7] & \U3|XorXnor~0_combout )))

	.dataa(\U3|XorXnor~1_DATAA_driver ),
	.datab(\U3|XorXnor~1_DATAB_driver ),
	.datac(\U3|XorXnor~1_DATAC_driver ),
	.datad(\U3|XorXnor~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|XorXnor~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|XorXnor~1 .lut_mask = 16'h2000;
defparam \U3|XorXnor~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Ein~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Ein~0_DATAA_driver ));

cycloneive_routing_wire \U3|Ein~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Ein~0_DATAB_driver ));

cycloneive_routing_wire \U3|Ein~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Ein~0_DATAC_driver ));

cycloneive_routing_wire \U3|Ein~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Ein~0_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N6
cycloneive_lcell_comb \U3|Ein~0 (
// Equation(s):
// \U3|Ein~0_combout  = (\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [8] & (\U3|reg_IR|Q [7] & \U3|Tstep_Q.T1~q )))

	.dataa(\U3|Ein~0_DATAA_driver ),
	.datab(\U3|Ein~0_DATAB_driver ),
	.datac(\U3|Ein~0_DATAC_driver ),
	.datad(\U3|Ein~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Ein~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Ein~0 .lut_mask = 16'h2000;
defparam \U3|Ein~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_E|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_E|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_E|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_E|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_E|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Ein~0_combout ),
	.dataout(\U3|reg_E|Q[1]_ENA_driver ));

// Location: FF_X84_Y54_N29
dffeas \U3|reg_E|Q[1] (
	.clk(\U3|reg_E|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_E|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_E|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_E|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_E|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_E|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result4[1]~1_DATAB_routing_wire_inst  (
	.datain(\U3|XorXnor~1_combout ),
	.dataout(\U3|result4[1]~1_DATAB_driver ));

cycloneive_routing_wire \U3|result4[1]~1_DATAC_routing_wire_inst  (
	.datain(\U3|reg_E|Q [1]),
	.dataout(\U3|result4[1]~1_DATAC_driver ));

cycloneive_routing_wire \U3|result4[1]~1_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|result4[1]~1_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N30
cycloneive_lcell_comb \U3|result4[1]~1 (
// Equation(s):
// \U3|result4[1]~1_combout  = \U3|XorXnor~1_combout  $ (\U3|reg_E|Q [1] $ (\U3|BusWires[1]~23_combout ))

	.dataa(gnd),
	.datab(\U3|result4[1]~1_DATAB_driver ),
	.datac(\U3|result4[1]~1_DATAC_driver ),
	.datad(\U3|result4[1]~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result4[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result4[1]~1 .lut_mask = 16'hC33C;
defparam \U3|result4[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Lin~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Lin~0_DATAA_driver ));

cycloneive_routing_wire \U3|Lin~0_DATAB_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Lin~0_DATAB_driver ));

cycloneive_routing_wire \U3|Lin~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Lin~0_DATAC_driver ));

cycloneive_routing_wire \U3|Lin~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Lin~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N26
cycloneive_lcell_comb \U3|Lin~0 (
// Equation(s):
// \U3|Lin~0_combout  = (\U3|reg_IR|Q [7] & (\U3|Tstep_Q.T2~q  & (!\U3|reg_IR|Q [8] & \U3|reg_IR|Q [9])))

	.dataa(\U3|Lin~0_DATAA_driver ),
	.datab(\U3|Lin~0_DATAB_driver ),
	.datac(\U3|Lin~0_DATAC_driver ),
	.datad(\U3|Lin~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Lin~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Lin~0 .lut_mask = 16'h0800;
defparam \U3|Lin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_L|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_L|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_L|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|result4[1]~1_combout ),
	.dataout(\U3|reg_L|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_L|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Lin~0_combout ),
	.dataout(\U3|reg_L|Q[1]_ENA_driver ));

// Location: FF_X85_Y51_N23
dffeas \U3|reg_L|Q[1] (
	.clk(\U3|reg_L|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_L|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_L|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_L|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_L|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_L|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Kout~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Kout~0_DATAA_driver ));

cycloneive_routing_wire \U3|Kout~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Kout~0_DATAB_driver ));

cycloneive_routing_wire \U3|Kout~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Kout~0_DATAC_driver ));

cycloneive_routing_wire \U3|Kout~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T3~q ),
	.dataout(\U3|Kout~0_DATAD_driver ));

// Location: LCCOMB_X83_Y52_N18
cycloneive_lcell_comb \U3|Kout~0 (
// Equation(s):
// \U3|Kout~0_combout  = (!\U3|reg_IR|Q [7] & (\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [8] & \U3|Tstep_Q.T3~q )))

	.dataa(\U3|Kout~0_DATAA_driver ),
	.datab(\U3|Kout~0_DATAB_driver ),
	.datac(\U3|Kout~0_DATAC_driver ),
	.datad(\U3|Kout~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Kout~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Kout~0 .lut_mask = 16'h0400;
defparam \U3|Kout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|MulDiv~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|MulDiv~0_DATAA_driver ));

cycloneive_routing_wire \U3|MulDiv~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|MulDiv~0_DATAB_driver ));

cycloneive_routing_wire \U3|MulDiv~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|MulDiv~0_DATAC_driver ));

cycloneive_routing_wire \U3|MulDiv~0_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~0_combout ),
	.dataout(\U3|MulDiv~0_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N0
cycloneive_lcell_comb \U3|MulDiv~0 (
// Equation(s):
// \U3|MulDiv~0_combout  = (\U3|reg_IR|Q [9] & (!\U3|reg_IR|Q [8] & (!\U3|reg_IR|Q [7] & \U3|XorXnor~0_combout )))

	.dataa(\U3|MulDiv~0_DATAA_driver ),
	.datab(\U3|MulDiv~0_DATAB_driver ),
	.datac(\U3|MulDiv~0_DATAC_driver ),
	.datad(\U3|MulDiv~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|MulDiv~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|MulDiv~0 .lut_mask = 16'h0200;
defparam \U3|MulDiv~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_4|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_4|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_4|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_4|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Selector21~0_combout ),
	.dataout(\U3|reg_4|Q[9]_ENA_driver ));

// Location: FF_X80_Y54_N25
dffeas \U3|reg_4|Q[9] (
	.clk(\U3|reg_4|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_4|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_6|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_6|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_6|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_6|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_6|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Selector23~0_combout ),
	.dataout(\U3|reg_6|Q[9]_ENA_driver ));

// Location: FF_X80_Y54_N27
dffeas \U3|reg_6|Q[9] (
	.clk(\U3|reg_6|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_6|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[9]~97_DATAA_routing_wire_inst  (
	.datain(\U3|reg_4|Q [9]),
	.dataout(\U3|BusWires[9]~97_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[9]~97_DATAB_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[9]~97_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[9]~97_DATAC_routing_wire_inst  (
	.datain(\U3|reg_6|Q [9]),
	.dataout(\U3|BusWires[9]~97_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[9]~97_DATAD_routing_wire_inst  (
	.datain(\U3|Equal6~1_combout ),
	.dataout(\U3|BusWires[9]~97_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N26
cycloneive_lcell_comb \U3|BusWires[9]~97 (
// Equation(s):
// \U3|BusWires[9]~97_combout  = (\U3|reg_4|Q [9] & ((\U3|Equal4~1_combout ) # ((\U3|reg_6|Q [9] & \U3|Equal6~1_combout )))) # (!\U3|reg_4|Q [9] & (((\U3|reg_6|Q [9] & \U3|Equal6~1_combout ))))

	.dataa(\U3|BusWires[9]~97_DATAA_driver ),
	.datab(\U3|BusWires[9]~97_DATAB_driver ),
	.datac(\U3|BusWires[9]~97_DATAC_driver ),
	.datad(\U3|BusWires[9]~97_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[9]~97_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[9]~97 .lut_mask = 16'hF888;
defparam \U3|BusWires[9]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_B|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_B|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_B|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_B|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_B|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Bin~0_combout ),
	.dataout(\U3|reg_B|Q[9]_ENA_driver ));

// Location: FF_X84_Y50_N29
dffeas \U3|reg_B|Q[9] (
	.clk(\U3|reg_B|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_B|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_B|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_B|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_B|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_B|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result[9]~9_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|result[9]~9_DATAB_driver ));

cycloneive_routing_wire \U3|result[9]~9_DATAC_routing_wire_inst  (
	.datain(\U3|reg_B|Q [9]),
	.dataout(\U3|result[9]~9_DATAC_driver ));

cycloneive_routing_wire \U3|result[9]~9_DATAD_routing_wire_inst  (
	.datain(\U3|AndOr~0_combout ),
	.dataout(\U3|result[9]~9_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N28
cycloneive_lcell_comb \U3|result[9]~9 (
// Equation(s):
// \U3|result[9]~9_combout  = (\U3|BusWires[9]~103_combout  & ((\U3|reg_B|Q [9]) # (\U3|AndOr~0_combout ))) # (!\U3|BusWires[9]~103_combout  & (\U3|reg_B|Q [9] & \U3|AndOr~0_combout ))

	.dataa(gnd),
	.datab(\U3|result[9]~9_DATAB_driver ),
	.datac(\U3|result[9]~9_DATAC_driver ),
	.datad(\U3|result[9]~9_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result[9]~9 .lut_mask = 16'hFCC0;
defparam \U3|result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_H|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_H|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_H|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|result[9]~9_combout ),
	.dataout(\U3|reg_H|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_H|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Hin~0_combout ),
	.dataout(\U3|reg_H|Q[9]_ENA_driver ));

// Location: FF_X84_Y52_N31
dffeas \U3|reg_H|Q[9] (
	.clk(\U3|reg_H|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_H|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_H|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_H|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_H|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_H|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Add0~9_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Add0~9_DATAB_driver ));

cycloneive_routing_wire \U3|Add0~9_DATAC_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|Add0~9_DATAC_driver ));

cycloneive_routing_wire \U3|Add0~9_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Add0~9_DATAD_driver ));

// Location: LCCOMB_X85_Y50_N4
cycloneive_lcell_comb \U3|Add0~9 (
// Equation(s):
// \U3|Add0~9_combout  = \U3|BusWires[9]~103_combout  $ (((\U3|Decoder15~0_combout  & \U3|Tstep_Q.T2~q )))

	.dataa(gnd),
	.datab(\U3|Add0~9_DATAB_driver ),
	.datac(\U3|Add0~9_DATAC_driver ),
	.datad(\U3|Add0~9_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~9 .lut_mask = 16'h3CCC;
defparam \U3|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[9]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_A|Q[9]~feeder_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N18
cycloneive_lcell_comb \U3|reg_A|Q[9]~feeder (
// Equation(s):
// \U3|reg_A|Q[9]~feeder_combout  = \U3|BusWires[9]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_A|Q[9]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_A|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_A|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_A|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_A|Q[9]_D_routing_wire_inst  (
	.datain(\U3|reg_A|Q[9]~feeder_combout ),
	.dataout(\U3|reg_A|Q[9]_D_driver ));

cycloneive_routing_wire \U3|reg_A|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Ain~0_combout ),
	.dataout(\U3|reg_A|Q[9]_ENA_driver ));

// Location: FF_X87_Y52_N19
dffeas \U3|reg_A|Q[9] (
	.clk(\U3|reg_A|Q[9]_CLK_driver ),
	.d(\U3|reg_A|Q[9]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[8]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_7|Q[8]~feeder_DATAD_driver ));

// Location: LCCOMB_X80_Y53_N20
cycloneive_lcell_comb \U3|reg_7|Q[8]~feeder (
// Equation(s):
// \U3|reg_7|Q[8]~feeder_combout  = \U3|BusWires[8]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_7|Q[8]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_7|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_7|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_7|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_7|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_7|Q[8]_D_routing_wire_inst  (
	.datain(\U3|reg_7|Q[8]~feeder_combout ),
	.dataout(\U3|reg_7|Q[8]_D_driver ));

cycloneive_routing_wire \U3|reg_7|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Selector24~0_combout ),
	.dataout(\U3|reg_7|Q[8]_ENA_driver ));

// Location: FF_X80_Y53_N21
dffeas \U3|reg_7|Q[8] (
	.clk(\U3|reg_7|Q[8]_CLK_driver ),
	.d(\U3|reg_7|Q[8]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_7|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_7|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_7|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_5|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_5|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_5|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_5|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_5|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Selector22~0_combout ),
	.dataout(\U3|reg_5|Q[8]_ENA_driver ));

// Location: FF_X81_Y53_N25
dffeas \U3|reg_5|Q[8] (
	.clk(\U3|reg_5|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_5|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[8]~86_DATAA_routing_wire_inst  (
	.datain(\U3|reg_7|Q [8]),
	.dataout(\U3|BusWires[8]~86_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[8]~86_DATAB_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[8]~86_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[8]~86_DATAC_routing_wire_inst  (
	.datain(\U3|reg_5|Q [8]),
	.dataout(\U3|BusWires[8]~86_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[8]~86_DATAD_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[8]~86_DATAD_driver ));

// Location: LCCOMB_X81_Y53_N24
cycloneive_lcell_comb \U3|BusWires[8]~86 (
// Equation(s):
// \U3|BusWires[8]~86_combout  = (\U3|reg_7|Q [8] & ((\U3|Equal7~1_combout ) # ((\U3|Equal5~1_combout  & \U3|reg_5|Q [8])))) # (!\U3|reg_7|Q [8] & (\U3|Equal5~1_combout  & (\U3|reg_5|Q [8])))

	.dataa(\U3|BusWires[8]~86_DATAA_driver ),
	.datab(\U3|BusWires[8]~86_DATAB_driver ),
	.datac(\U3|BusWires[8]~86_DATAC_driver ),
	.datad(\U3|BusWires[8]~86_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[8]~86_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[8]~86 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[8]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_4|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_4|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_4|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_4|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Selector21~0_combout ),
	.dataout(\U3|reg_4|Q[8]_ENA_driver ));

// Location: FF_X80_Y54_N17
dffeas \U3|reg_4|Q[8] (
	.clk(\U3|reg_4|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_4|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_6|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_6|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_6|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_6|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_6|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Selector23~0_combout ),
	.dataout(\U3|reg_6|Q[8]_ENA_driver ));

// Location: FF_X80_Y54_N3
dffeas \U3|reg_6|Q[8] (
	.clk(\U3|reg_6|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_6|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[8]~87_DATAA_routing_wire_inst  (
	.datain(\U3|reg_4|Q [8]),
	.dataout(\U3|BusWires[8]~87_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[8]~87_DATAB_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[8]~87_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[8]~87_DATAC_routing_wire_inst  (
	.datain(\U3|reg_6|Q [8]),
	.dataout(\U3|BusWires[8]~87_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[8]~87_DATAD_routing_wire_inst  (
	.datain(\U3|Equal6~1_combout ),
	.dataout(\U3|BusWires[8]~87_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N2
cycloneive_lcell_comb \U3|BusWires[8]~87 (
// Equation(s):
// \U3|BusWires[8]~87_combout  = (\U3|reg_4|Q [8] & ((\U3|Equal4~1_combout ) # ((\U3|reg_6|Q [8] & \U3|Equal6~1_combout )))) # (!\U3|reg_4|Q [8] & (((\U3|reg_6|Q [8] & \U3|Equal6~1_combout ))))

	.dataa(\U3|BusWires[8]~87_DATAA_driver ),
	.datab(\U3|BusWires[8]~87_DATAB_driver ),
	.datac(\U3|BusWires[8]~87_DATAC_driver ),
	.datad(\U3|BusWires[8]~87_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[8]~87 .lut_mask = 16'hF888;
defparam \U3|BusWires[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_B|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_B|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_B|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_B|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_B|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Bin~0_combout ),
	.dataout(\U3|reg_B|Q[8]_ENA_driver ));

// Location: FF_X84_Y50_N21
dffeas \U3|reg_B|Q[8] (
	.clk(\U3|reg_B|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_B|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_B|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_B|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_B|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_B|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result[8]~8_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|result[8]~8_DATAA_driver ));

cycloneive_routing_wire \U3|result[8]~8_DATAC_routing_wire_inst  (
	.datain(\U3|reg_B|Q [8]),
	.dataout(\U3|result[8]~8_DATAC_driver ));

cycloneive_routing_wire \U3|result[8]~8_DATAD_routing_wire_inst  (
	.datain(\U3|AndOr~0_combout ),
	.dataout(\U3|result[8]~8_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N20
cycloneive_lcell_comb \U3|result[8]~8 (
// Equation(s):
// \U3|result[8]~8_combout  = (\U3|BusWires[8]~93_combout  & ((\U3|reg_B|Q [8]) # (\U3|AndOr~0_combout ))) # (!\U3|BusWires[8]~93_combout  & (\U3|reg_B|Q [8] & \U3|AndOr~0_combout ))

	.dataa(\U3|result[8]~8_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|result[8]~8_DATAC_driver ),
	.datad(\U3|result[8]~8_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result[8]~8 .lut_mask = 16'hFAA0;
defparam \U3|result[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_H|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_H|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_H|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|result[8]~8_combout ),
	.dataout(\U3|reg_H|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_H|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Hin~0_combout ),
	.dataout(\U3|reg_H|Q[8]_ENA_driver ));

// Location: FF_X84_Y52_N17
dffeas \U3|reg_H|Q[8] (
	.clk(\U3|reg_H|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_H|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_H|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_H|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_H|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_H|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Add0~8_DATAB_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Add0~8_DATAB_driver ));

cycloneive_routing_wire \U3|Add0~8_DATAC_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|Add0~8_DATAC_driver ));

cycloneive_routing_wire \U3|Add0~8_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Add0~8_DATAD_driver ));

// Location: LCCOMB_X85_Y50_N22
cycloneive_lcell_comb \U3|Add0~8 (
// Equation(s):
// \U3|Add0~8_combout  = \U3|BusWires[8]~93_combout  $ (((\U3|Tstep_Q.T2~q  & \U3|Decoder15~0_combout )))

	.dataa(gnd),
	.datab(\U3|Add0~8_DATAB_driver ),
	.datac(\U3|Add0~8_DATAC_driver ),
	.datad(\U3|Add0~8_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~8 .lut_mask = 16'h3FC0;
defparam \U3|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_7|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_7|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_7|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_7|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Selector24~0_combout ),
	.dataout(\U3|reg_7|Q[7]_ENA_driver ));

// Location: FF_X82_Y53_N17
dffeas \U3|reg_7|Q[7] (
	.clk(\U3|reg_7|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_7|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_7|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_7|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_7|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_5|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_5|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_5|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_5|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_5|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Selector22~0_combout ),
	.dataout(\U3|reg_5|Q[7]_ENA_driver ));

// Location: FF_X82_Y53_N31
dffeas \U3|reg_5|Q[7] (
	.clk(\U3|reg_5|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_5|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[7]~76_DATAA_routing_wire_inst  (
	.datain(\U3|reg_7|Q [7]),
	.dataout(\U3|BusWires[7]~76_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[7]~76_DATAB_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[7]~76_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[7]~76_DATAC_routing_wire_inst  (
	.datain(\U3|reg_5|Q [7]),
	.dataout(\U3|BusWires[7]~76_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[7]~76_DATAD_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[7]~76_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N30
cycloneive_lcell_comb \U3|BusWires[7]~76 (
// Equation(s):
// \U3|BusWires[7]~76_combout  = (\U3|reg_7|Q [7] & ((\U3|Equal7~1_combout ) # ((\U3|Equal5~1_combout  & \U3|reg_5|Q [7])))) # (!\U3|reg_7|Q [7] & (\U3|Equal5~1_combout  & (\U3|reg_5|Q [7])))

	.dataa(\U3|BusWires[7]~76_DATAA_driver ),
	.datab(\U3|BusWires[7]~76_DATAB_driver ),
	.datac(\U3|BusWires[7]~76_DATAC_driver ),
	.datad(\U3|BusWires[7]~76_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[7]~76 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector19~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector19~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector19~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector19~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector19~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector19~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector19~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector18~0_combout ),
	.dataout(\U3|Selector19~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N30
cycloneive_lcell_comb \U3|Selector19~0 (
// Equation(s):
// \U3|Selector19~0_combout  = (!\U3|reg_IR|Q [5] & (!\U3|reg_IR|Q [3] & (\U3|reg_IR|Q [4] & \U3|Selector18~0_combout )))

	.dataa(\U3|Selector19~0_DATAA_driver ),
	.datab(\U3|Selector19~0_DATAB_driver ),
	.datac(\U3|Selector19~0_DATAC_driver ),
	.datad(\U3|Selector19~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector19~0 .lut_mask = 16'h1000;
defparam \U3|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_2|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_2|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_2|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_2|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Selector19~0_combout ),
	.dataout(\U3|reg_2|Q[7]_ENA_driver ));

// Location: FF_X81_Y51_N5
dffeas \U3|reg_2|Q[7] (
	.clk(\U3|reg_2|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_2|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal2~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector13~4_combout ),
	.dataout(\U3|Equal2~1_DATAA_driver ));

cycloneive_routing_wire \U3|Equal2~1_DATAB_routing_wire_inst  (
	.datain(\U3|Selector11~3_combout ),
	.dataout(\U3|Equal2~1_DATAB_driver ));

cycloneive_routing_wire \U3|Equal2~1_DATAC_routing_wire_inst  (
	.datain(\U3|Equal4~0_combout ),
	.dataout(\U3|Equal2~1_DATAC_driver ));

cycloneive_routing_wire \U3|Equal2~1_DATAD_routing_wire_inst  (
	.datain(\U3|Equal2~0_combout ),
	.dataout(\U3|Equal2~1_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N6
cycloneive_lcell_comb \U3|Equal2~1 (
// Equation(s):
// \U3|Equal2~1_combout  = (!\U3|Selector13~4_combout  & (\U3|Selector11~3_combout  & (\U3|Equal4~0_combout  & \U3|Equal2~0_combout )))

	.dataa(\U3|Equal2~1_DATAA_driver ),
	.datab(\U3|Equal2~1_DATAB_driver ),
	.datac(\U3|Equal2~1_DATAC_driver ),
	.datad(\U3|Equal2~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal2~1 .lut_mask = 16'h4000;
defparam \U3|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_7|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_7|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_7|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_7|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Selector24~0_combout ),
	.dataout(\U3|reg_7|Q[2]_ENA_driver ));

// Location: FF_X82_Y53_N1
dffeas \U3|reg_7|Q[2] (
	.clk(\U3|reg_7|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_7|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_7|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_7|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_7|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_5|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_5|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_5|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_5|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_5|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Selector22~0_combout ),
	.dataout(\U3|reg_5|Q[2]_ENA_driver ));

// Location: FF_X82_Y53_N3
dffeas \U3|reg_5|Q[2] (
	.clk(\U3|reg_5|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_5|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[2]~26_DATAA_routing_wire_inst  (
	.datain(\U3|reg_7|Q [2]),
	.dataout(\U3|BusWires[2]~26_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[2]~26_DATAB_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[2]~26_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[2]~26_DATAC_routing_wire_inst  (
	.datain(\U3|reg_5|Q [2]),
	.dataout(\U3|BusWires[2]~26_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[2]~26_DATAD_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[2]~26_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N2
cycloneive_lcell_comb \U3|BusWires[2]~26 (
// Equation(s):
// \U3|BusWires[2]~26_combout  = (\U3|reg_7|Q [2] & ((\U3|Equal7~1_combout ) # ((\U3|Equal5~1_combout  & \U3|reg_5|Q [2])))) # (!\U3|reg_7|Q [2] & (\U3|Equal5~1_combout  & (\U3|reg_5|Q [2])))

	.dataa(\U3|BusWires[2]~26_DATAA_driver ),
	.datab(\U3|BusWires[2]~26_DATAB_driver ),
	.datac(\U3|BusWires[2]~26_DATAC_driver ),
	.datad(\U3|BusWires[2]~26_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[2]~26 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_4|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_4|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_4|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_4|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Selector21~0_combout ),
	.dataout(\U3|reg_4|Q[2]_ENA_driver ));

// Location: FF_X79_Y54_N13
dffeas \U3|reg_4|Q[2] (
	.clk(\U3|reg_4|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_4|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_6|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_6|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_6|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_6|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_6|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Selector23~0_combout ),
	.dataout(\U3|reg_6|Q[2]_ENA_driver ));

// Location: FF_X80_Y54_N11
dffeas \U3|reg_6|Q[2] (
	.clk(\U3|reg_6|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_6|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[2]~27_DATAA_routing_wire_inst  (
	.datain(\U3|reg_4|Q [2]),
	.dataout(\U3|BusWires[2]~27_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[2]~27_DATAB_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[2]~27_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[2]~27_DATAC_routing_wire_inst  (
	.datain(\U3|reg_6|Q [2]),
	.dataout(\U3|BusWires[2]~27_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[2]~27_DATAD_routing_wire_inst  (
	.datain(\U3|Equal6~1_combout ),
	.dataout(\U3|BusWires[2]~27_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N10
cycloneive_lcell_comb \U3|BusWires[2]~27 (
// Equation(s):
// \U3|BusWires[2]~27_combout  = (\U3|reg_4|Q [2] & ((\U3|Equal4~1_combout ) # ((\U3|reg_6|Q [2] & \U3|Equal6~1_combout )))) # (!\U3|reg_4|Q [2] & (((\U3|reg_6|Q [2] & \U3|Equal6~1_combout ))))

	.dataa(\U3|BusWires[2]~27_DATAA_driver ),
	.datab(\U3|BusWires[2]~27_DATAB_driver ),
	.datac(\U3|BusWires[2]~27_DATAC_driver ),
	.datad(\U3|BusWires[2]~27_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[2]~27 .lut_mask = 16'hF888;
defparam \U3|BusWires[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[2]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_2|Q[2]~feeder_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N6
cycloneive_lcell_comb \U3|reg_2|Q[2]~feeder (
// Equation(s):
// \U3|reg_2|Q[2]~feeder_combout  = \U3|BusWires[2]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_2|Q[2]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_2|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_2|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_2|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_2|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_2|Q[2]_D_routing_wire_inst  (
	.datain(\U3|reg_2|Q[2]~feeder_combout ),
	.dataout(\U3|reg_2|Q[2]_D_driver ));

cycloneive_routing_wire \U3|reg_2|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Selector19~0_combout ),
	.dataout(\U3|reg_2|Q[2]_ENA_driver ));

// Location: FF_X85_Y51_N7
dffeas \U3|reg_2|Q[2] (
	.clk(\U3|reg_2|Q[2]_CLK_driver ),
	.d(\U3|reg_2|Q[2]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_2|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[2]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_A|Q[2]~feeder_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N12
cycloneive_lcell_comb \U3|reg_A|Q[2]~feeder (
// Equation(s):
// \U3|reg_A|Q[2]~feeder_combout  = \U3|BusWires[2]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_A|Q[2]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_A|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_A|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_A|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_A|Q[2]_D_routing_wire_inst  (
	.datain(\U3|reg_A|Q[2]~feeder_combout ),
	.dataout(\U3|reg_A|Q[2]_D_driver ));

cycloneive_routing_wire \U3|reg_A|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Ain~0_combout ),
	.dataout(\U3|reg_A|Q[2]_ENA_driver ));

// Location: FF_X87_Y52_N13
dffeas \U3|reg_A|Q[2] (
	.clk(\U3|reg_A|Q[2]_CLK_driver ),
	.d(\U3|reg_A|Q[2]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Add0~2_DATAB_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|Add0~2_DATAB_driver ));

cycloneive_routing_wire \U3|Add0~2_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Add0~2_DATAC_driver ));

cycloneive_routing_wire \U3|Add0~2_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Add0~2_DATAD_driver ));

// Location: LCCOMB_X85_Y52_N26
cycloneive_lcell_comb \U3|Add0~2 (
// Equation(s):
// \U3|Add0~2_combout  = \U3|BusWires[2]~33_combout  $ (((\U3|Decoder15~0_combout  & \U3|Tstep_Q.T2~q )))

	.dataa(gnd),
	.datab(\U3|Add0~2_DATAB_driver ),
	.datac(\U3|Add0~2_DATAC_driver ),
	.datad(\U3|Add0~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~2 .lut_mask = 16'h3CF0;
defparam \U3|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[2]~16_DATAA_routing_wire_inst  (
	.datain(\U3|reg_A|Q [2]),
	.dataout(\U3|reg_G|Q[2]~16_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[2]~16_DATAB_routing_wire_inst  (
	.datain(\U3|Add0~2_combout ),
	.dataout(\U3|reg_G|Q[2]~16_DATAB_driver ));

cycloneive_routing_wire \U3|reg_G|Q[2]~16_CIN_routing_wire_inst  (
	.datain(\U3|reg_G|Q[1]~15 ),
	.dataout(\U3|reg_G|Q[2]~16_CIN_driver ));

// Location: LCCOMB_X85_Y52_N10
cycloneive_lcell_comb \U3|reg_G|Q[2]~16 (
// Equation(s):
// \U3|reg_G|Q[2]~16_combout  = (\U3|reg_A|Q [2] & ((\U3|Add0~2_combout  & (\U3|reg_G|Q[1]~15  & VCC)) # (!\U3|Add0~2_combout  & (!\U3|reg_G|Q[1]~15 )))) # (!\U3|reg_A|Q [2] & ((\U3|Add0~2_combout  & (!\U3|reg_G|Q[1]~15 )) # (!\U3|Add0~2_combout  & 
// ((\U3|reg_G|Q[1]~15 ) # (GND)))))
// \U3|reg_G|Q[2]~17  = CARRY((\U3|reg_A|Q [2] & (!\U3|Add0~2_combout  & !\U3|reg_G|Q[1]~15 )) # (!\U3|reg_A|Q [2] & ((!\U3|reg_G|Q[1]~15 ) # (!\U3|Add0~2_combout ))))

	.dataa(\U3|reg_G|Q[2]~16_DATAA_driver ),
	.datab(\U3|reg_G|Q[2]~16_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_G|Q[2]~16_CIN_driver ),
	.combout(\U3|reg_G|Q[2]~16_combout ),
	.cout(\U3|reg_G|Q[2]~17 ));
// synopsys translate_off
defparam \U3|reg_G|Q[2]~16 .lut_mask = 16'h9617;
defparam \U3|reg_G|Q[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_G|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_G|Q[2]_D_routing_wire_inst  (
	.datain(\U3|reg_G|Q[2]~16_combout ),
	.dataout(\U3|reg_G|Q[2]_D_driver ));

cycloneive_routing_wire \U3|reg_G|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Gin~0_combout ),
	.dataout(\U3|reg_G|Q[2]_ENA_driver ));

// Location: FF_X85_Y52_N11
dffeas \U3|reg_G|Q[2] (
	.clk(\U3|reg_G|Q[2]_CLK_driver ),
	.d(\U3|reg_G|Q[2]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_G|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_B|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_B|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_B|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_B|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_B|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Bin~0_combout ),
	.dataout(\U3|reg_B|Q[2]_ENA_driver ));

// Location: FF_X84_Y50_N1
dffeas \U3|reg_B|Q[2] (
	.clk(\U3|reg_B|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_B|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_B|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_B|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_B|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_B|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result[2]~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|result[2]~2_DATAB_driver ));

cycloneive_routing_wire \U3|result[2]~2_DATAC_routing_wire_inst  (
	.datain(\U3|reg_B|Q [2]),
	.dataout(\U3|result[2]~2_DATAC_driver ));

cycloneive_routing_wire \U3|result[2]~2_DATAD_routing_wire_inst  (
	.datain(\U3|AndOr~0_combout ),
	.dataout(\U3|result[2]~2_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N0
cycloneive_lcell_comb \U3|result[2]~2 (
// Equation(s):
// \U3|result[2]~2_combout  = (\U3|BusWires[2]~33_combout  & ((\U3|reg_B|Q [2]) # (\U3|AndOr~0_combout ))) # (!\U3|BusWires[2]~33_combout  & (\U3|reg_B|Q [2] & \U3|AndOr~0_combout ))

	.dataa(gnd),
	.datab(\U3|result[2]~2_DATAB_driver ),
	.datac(\U3|result[2]~2_DATAC_driver ),
	.datad(\U3|result[2]~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result[2]~2 .lut_mask = 16'hFCC0;
defparam \U3|result[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_H|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_H|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_H|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|result[2]~2_combout ),
	.dataout(\U3|reg_H|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_H|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Hin~0_combout ),
	.dataout(\U3|reg_H|Q[2]_ENA_driver ));

// Location: FF_X84_Y52_N5
dffeas \U3|reg_H|Q[2] (
	.clk(\U3|reg_H|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_H|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_H|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_H|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_H|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_H|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[2]~29_DATAA_routing_wire_inst  (
	.datain(\U3|Hout~0_combout ),
	.dataout(\U3|BusWires[2]~29_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[2]~29_DATAB_routing_wire_inst  (
	.datain(\U3|reg_G|Q [2]),
	.dataout(\U3|BusWires[2]~29_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[2]~29_DATAC_routing_wire_inst  (
	.datain(\U3|reg_H|Q [2]),
	.dataout(\U3|BusWires[2]~29_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[2]~29_DATAD_routing_wire_inst  (
	.datain(\U3|Gout~0_combout ),
	.dataout(\U3|BusWires[2]~29_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N4
cycloneive_lcell_comb \U3|BusWires[2]~29 (
// Equation(s):
// \U3|BusWires[2]~29_combout  = (\U3|Hout~0_combout  & ((\U3|reg_H|Q [2]) # ((\U3|reg_G|Q [2] & \U3|Gout~0_combout )))) # (!\U3|Hout~0_combout  & (\U3|reg_G|Q [2] & ((\U3|Gout~0_combout ))))

	.dataa(\U3|BusWires[2]~29_DATAA_driver ),
	.datab(\U3|BusWires[2]~29_DATAB_driver ),
	.datac(\U3|BusWires[2]~29_DATAC_driver ),
	.datad(\U3|BusWires[2]~29_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[2]~29 .lut_mask = 16'hECA0;
defparam \U3|BusWires[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_E|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_E|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_E|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_E|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_E|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Ein~0_combout ),
	.dataout(\U3|reg_E|Q[2]_ENA_driver ));

// Location: FF_X84_Y50_N3
dffeas \U3|reg_E|Q[2] (
	.clk(\U3|reg_E|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_E|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_E|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_E|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_E|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_E|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result4[2]~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|result4[2]~2_DATAB_driver ));

cycloneive_routing_wire \U3|result4[2]~2_DATAC_routing_wire_inst  (
	.datain(\U3|reg_E|Q [2]),
	.dataout(\U3|result4[2]~2_DATAC_driver ));

cycloneive_routing_wire \U3|result4[2]~2_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~1_combout ),
	.dataout(\U3|result4[2]~2_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N2
cycloneive_lcell_comb \U3|result4[2]~2 (
// Equation(s):
// \U3|result4[2]~2_combout  = \U3|BusWires[2]~33_combout  $ (\U3|reg_E|Q [2] $ (\U3|XorXnor~1_combout ))

	.dataa(gnd),
	.datab(\U3|result4[2]~2_DATAB_driver ),
	.datac(\U3|result4[2]~2_DATAC_driver ),
	.datad(\U3|result4[2]~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result4[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result4[2]~2 .lut_mask = 16'hC33C;
defparam \U3|result4[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_L|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_L|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_L|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|result4[2]~2_combout ),
	.dataout(\U3|reg_L|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_L|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Lin~0_combout ),
	.dataout(\U3|reg_L|Q[2]_ENA_driver ));

// Location: FF_X85_Y51_N21
dffeas \U3|reg_L|Q[2] (
	.clk(\U3|reg_L|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_L|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_L|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_L|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_L|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_L|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_7|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_7|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_7|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_7|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Selector24~0_combout ),
	.dataout(\U3|reg_7|Q[3]_ENA_driver ));

// Location: FF_X82_Y53_N9
dffeas \U3|reg_7|Q[3] (
	.clk(\U3|reg_7|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_7|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_7|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_7|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_7|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_5|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_5|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_5|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_5|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_5|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Selector22~0_combout ),
	.dataout(\U3|reg_5|Q[3]_ENA_driver ));

// Location: FF_X82_Y53_N27
dffeas \U3|reg_5|Q[3] (
	.clk(\U3|reg_5|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_5|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[3]~36_DATAA_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[3]~36_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[3]~36_DATAB_routing_wire_inst  (
	.datain(\U3|reg_7|Q [3]),
	.dataout(\U3|BusWires[3]~36_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[3]~36_DATAC_routing_wire_inst  (
	.datain(\U3|reg_5|Q [3]),
	.dataout(\U3|BusWires[3]~36_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[3]~36_DATAD_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[3]~36_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N26
cycloneive_lcell_comb \U3|BusWires[3]~36 (
// Equation(s):
// \U3|BusWires[3]~36_combout  = (\U3|Equal7~1_combout  & ((\U3|reg_7|Q [3]) # ((\U3|reg_5|Q [3] & \U3|Equal5~1_combout )))) # (!\U3|Equal7~1_combout  & (((\U3|reg_5|Q [3] & \U3|Equal5~1_combout ))))

	.dataa(\U3|BusWires[3]~36_DATAA_driver ),
	.datab(\U3|BusWires[3]~36_DATAB_driver ),
	.datac(\U3|BusWires[3]~36_DATAC_driver ),
	.datad(\U3|BusWires[3]~36_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[3]~36 .lut_mask = 16'hF888;
defparam \U3|BusWires[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_4|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_4|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_4|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_4|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Selector21~0_combout ),
	.dataout(\U3|reg_4|Q[3]_ENA_driver ));

// Location: FF_X79_Y54_N11
dffeas \U3|reg_4|Q[3] (
	.clk(\U3|reg_4|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_4|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_6|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_6|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_6|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_6|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_6|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Selector23~0_combout ),
	.dataout(\U3|reg_6|Q[3]_ENA_driver ));

// Location: FF_X80_Y54_N5
dffeas \U3|reg_6|Q[3] (
	.clk(\U3|reg_6|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_6|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[3]~37_DATAA_routing_wire_inst  (
	.datain(\U3|reg_4|Q [3]),
	.dataout(\U3|BusWires[3]~37_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[3]~37_DATAB_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[3]~37_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[3]~37_DATAC_routing_wire_inst  (
	.datain(\U3|reg_6|Q [3]),
	.dataout(\U3|BusWires[3]~37_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[3]~37_DATAD_routing_wire_inst  (
	.datain(\U3|Equal6~1_combout ),
	.dataout(\U3|BusWires[3]~37_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N4
cycloneive_lcell_comb \U3|BusWires[3]~37 (
// Equation(s):
// \U3|BusWires[3]~37_combout  = (\U3|reg_4|Q [3] & ((\U3|Equal4~1_combout ) # ((\U3|reg_6|Q [3] & \U3|Equal6~1_combout )))) # (!\U3|reg_4|Q [3] & (((\U3|reg_6|Q [3] & \U3|Equal6~1_combout ))))

	.dataa(\U3|BusWires[3]~37_DATAA_driver ),
	.datab(\U3|BusWires[3]~37_DATAB_driver ),
	.datac(\U3|BusWires[3]~37_DATAC_driver ),
	.datad(\U3|BusWires[3]~37_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[3]~37 .lut_mask = 16'hF888;
defparam \U3|BusWires[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[3]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_A|Q[3]~feeder_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N10
cycloneive_lcell_comb \U3|reg_A|Q[3]~feeder (
// Equation(s):
// \U3|reg_A|Q[3]~feeder_combout  = \U3|BusWires[3]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_A|Q[3]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_A|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_A|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_A|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_A|Q[3]_D_routing_wire_inst  (
	.datain(\U3|reg_A|Q[3]~feeder_combout ),
	.dataout(\U3|reg_A|Q[3]_D_driver ));

cycloneive_routing_wire \U3|reg_A|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Ain~0_combout ),
	.dataout(\U3|reg_A|Q[3]_ENA_driver ));

// Location: FF_X87_Y52_N11
dffeas \U3|reg_A|Q[3] (
	.clk(\U3|reg_A|Q[3]_CLK_driver ),
	.d(\U3|reg_A|Q[3]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Add0~3_DATAA_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Add0~3_DATAA_driver ));

cycloneive_routing_wire \U3|Add0~3_DATAC_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|Add0~3_DATAC_driver ));

cycloneive_routing_wire \U3|Add0~3_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Add0~3_DATAD_driver ));

// Location: LCCOMB_X85_Y52_N0
cycloneive_lcell_comb \U3|Add0~3 (
// Equation(s):
// \U3|Add0~3_combout  = \U3|BusWires[3]~43_combout  $ (((\U3|Tstep_Q.T2~q  & \U3|Decoder15~0_combout )))

	.dataa(\U3|Add0~3_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Add0~3_DATAC_driver ),
	.datad(\U3|Add0~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~3 .lut_mask = 16'h5FA0;
defparam \U3|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[3]~18_DATAA_routing_wire_inst  (
	.datain(\U3|reg_A|Q [3]),
	.dataout(\U3|reg_G|Q[3]~18_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[3]~18_DATAB_routing_wire_inst  (
	.datain(\U3|Add0~3_combout ),
	.dataout(\U3|reg_G|Q[3]~18_DATAB_driver ));

cycloneive_routing_wire \U3|reg_G|Q[3]~18_CIN_routing_wire_inst  (
	.datain(\U3|reg_G|Q[2]~17 ),
	.dataout(\U3|reg_G|Q[3]~18_CIN_driver ));

// Location: LCCOMB_X85_Y52_N12
cycloneive_lcell_comb \U3|reg_G|Q[3]~18 (
// Equation(s):
// \U3|reg_G|Q[3]~18_combout  = ((\U3|reg_A|Q [3] $ (\U3|Add0~3_combout  $ (!\U3|reg_G|Q[2]~17 )))) # (GND)
// \U3|reg_G|Q[3]~19  = CARRY((\U3|reg_A|Q [3] & ((\U3|Add0~3_combout ) # (!\U3|reg_G|Q[2]~17 ))) # (!\U3|reg_A|Q [3] & (\U3|Add0~3_combout  & !\U3|reg_G|Q[2]~17 )))

	.dataa(\U3|reg_G|Q[3]~18_DATAA_driver ),
	.datab(\U3|reg_G|Q[3]~18_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_G|Q[3]~18_CIN_driver ),
	.combout(\U3|reg_G|Q[3]~18_combout ),
	.cout(\U3|reg_G|Q[3]~19 ));
// synopsys translate_off
defparam \U3|reg_G|Q[3]~18 .lut_mask = 16'h698E;
defparam \U3|reg_G|Q[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_G|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_G|Q[3]_D_routing_wire_inst  (
	.datain(\U3|reg_G|Q[3]~18_combout ),
	.dataout(\U3|reg_G|Q[3]_D_driver ));

cycloneive_routing_wire \U3|reg_G|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Gin~0_combout ),
	.dataout(\U3|reg_G|Q[3]_ENA_driver ));

// Location: FF_X85_Y52_N13
dffeas \U3|reg_G|Q[3] (
	.clk(\U3|reg_G|Q[3]_CLK_driver ),
	.d(\U3|reg_G|Q[3]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_B|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_B|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_B|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_B|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_B|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Bin~0_combout ),
	.dataout(\U3|reg_B|Q[3]_ENA_driver ));

// Location: FF_X84_Y50_N25
dffeas \U3|reg_B|Q[3] (
	.clk(\U3|reg_B|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_B|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_B|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_B|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_B|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_B|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result[3]~3_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|result[3]~3_DATAA_driver ));

cycloneive_routing_wire \U3|result[3]~3_DATAC_routing_wire_inst  (
	.datain(\U3|reg_B|Q [3]),
	.dataout(\U3|result[3]~3_DATAC_driver ));

cycloneive_routing_wire \U3|result[3]~3_DATAD_routing_wire_inst  (
	.datain(\U3|AndOr~0_combout ),
	.dataout(\U3|result[3]~3_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N24
cycloneive_lcell_comb \U3|result[3]~3 (
// Equation(s):
// \U3|result[3]~3_combout  = (\U3|BusWires[3]~43_combout  & ((\U3|reg_B|Q [3]) # (\U3|AndOr~0_combout ))) # (!\U3|BusWires[3]~43_combout  & (\U3|reg_B|Q [3] & \U3|AndOr~0_combout ))

	.dataa(\U3|result[3]~3_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|result[3]~3_DATAC_driver ),
	.datad(\U3|result[3]~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result[3]~3 .lut_mask = 16'hFAA0;
defparam \U3|result[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_H|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_H|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_H|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|result[3]~3_combout ),
	.dataout(\U3|reg_H|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_H|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Hin~0_combout ),
	.dataout(\U3|reg_H|Q[3]_ENA_driver ));

// Location: FF_X84_Y52_N19
dffeas \U3|reg_H|Q[3] (
	.clk(\U3|reg_H|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_H|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_H|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_H|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_H|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_H|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[3]~39_DATAA_routing_wire_inst  (
	.datain(\U3|Hout~0_combout ),
	.dataout(\U3|BusWires[3]~39_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[3]~39_DATAB_routing_wire_inst  (
	.datain(\U3|reg_G|Q [3]),
	.dataout(\U3|BusWires[3]~39_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[3]~39_DATAC_routing_wire_inst  (
	.datain(\U3|reg_H|Q [3]),
	.dataout(\U3|BusWires[3]~39_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[3]~39_DATAD_routing_wire_inst  (
	.datain(\U3|Gout~0_combout ),
	.dataout(\U3|BusWires[3]~39_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N18
cycloneive_lcell_comb \U3|BusWires[3]~39 (
// Equation(s):
// \U3|BusWires[3]~39_combout  = (\U3|Hout~0_combout  & ((\U3|reg_H|Q [3]) # ((\U3|reg_G|Q [3] & \U3|Gout~0_combout )))) # (!\U3|Hout~0_combout  & (\U3|reg_G|Q [3] & ((\U3|Gout~0_combout ))))

	.dataa(\U3|BusWires[3]~39_DATAA_driver ),
	.datab(\U3|BusWires[3]~39_DATAB_driver ),
	.datac(\U3|BusWires[3]~39_DATAC_driver ),
	.datad(\U3|BusWires[3]~39_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[3]~39 .lut_mask = 16'hECA0;
defparam \U3|BusWires[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_E|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_E|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_E|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_E|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_E|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Ein~0_combout ),
	.dataout(\U3|reg_E|Q[3]_ENA_driver ));

// Location: FF_X84_Y50_N19
dffeas \U3|reg_E|Q[3] (
	.clk(\U3|reg_E|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_E|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_E|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_E|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_E|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_E|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result4[3]~3_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|result4[3]~3_DATAA_driver ));

cycloneive_routing_wire \U3|result4[3]~3_DATAC_routing_wire_inst  (
	.datain(\U3|reg_E|Q [3]),
	.dataout(\U3|result4[3]~3_DATAC_driver ));

cycloneive_routing_wire \U3|result4[3]~3_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~1_combout ),
	.dataout(\U3|result4[3]~3_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N18
cycloneive_lcell_comb \U3|result4[3]~3 (
// Equation(s):
// \U3|result4[3]~3_combout  = \U3|BusWires[3]~43_combout  $ (\U3|reg_E|Q [3] $ (\U3|XorXnor~1_combout ))

	.dataa(\U3|result4[3]~3_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|result4[3]~3_DATAC_driver ),
	.datad(\U3|result4[3]~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result4[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result4[3]~3 .lut_mask = 16'hA55A;
defparam \U3|result4[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_L|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_L|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_L|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|result4[3]~3_combout ),
	.dataout(\U3|reg_L|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_L|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Lin~0_combout ),
	.dataout(\U3|reg_L|Q[3]_ENA_driver ));

// Location: FF_X85_Y51_N27
dffeas \U3|reg_L|Q[3] (
	.clk(\U3|reg_L|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_L|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_L|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_L|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_L|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_L|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[4]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_4|Q[4]~feeder_DATAD_driver ));

// Location: LCCOMB_X79_Y54_N16
cycloneive_lcell_comb \U3|reg_4|Q[4]~feeder (
// Equation(s):
// \U3|reg_4|Q[4]~feeder_combout  = \U3|BusWires[4]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_4|Q[4]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_4|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_4|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_4|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_4|Q[4]_D_routing_wire_inst  (
	.datain(\U3|reg_4|Q[4]~feeder_combout ),
	.dataout(\U3|reg_4|Q[4]_D_driver ));

cycloneive_routing_wire \U3|reg_4|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Selector21~0_combout ),
	.dataout(\U3|reg_4|Q[4]_ENA_driver ));

// Location: FF_X79_Y54_N17
dffeas \U3|reg_4|Q[4] (
	.clk(\U3|reg_4|Q[4]_CLK_driver ),
	.d(\U3|reg_4|Q[4]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_6|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_6|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_6|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_6|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_6|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Selector23~0_combout ),
	.dataout(\U3|reg_6|Q[4]_ENA_driver ));

// Location: FF_X80_Y54_N15
dffeas \U3|reg_6|Q[4] (
	.clk(\U3|reg_6|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_6|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[4]~47_DATAA_routing_wire_inst  (
	.datain(\U3|reg_4|Q [4]),
	.dataout(\U3|BusWires[4]~47_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[4]~47_DATAB_routing_wire_inst  (
	.datain(\U3|Equal6~1_combout ),
	.dataout(\U3|BusWires[4]~47_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[4]~47_DATAC_routing_wire_inst  (
	.datain(\U3|reg_6|Q [4]),
	.dataout(\U3|BusWires[4]~47_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[4]~47_DATAD_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[4]~47_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N14
cycloneive_lcell_comb \U3|BusWires[4]~47 (
// Equation(s):
// \U3|BusWires[4]~47_combout  = (\U3|reg_4|Q [4] & ((\U3|Equal4~1_combout ) # ((\U3|Equal6~1_combout  & \U3|reg_6|Q [4])))) # (!\U3|reg_4|Q [4] & (\U3|Equal6~1_combout  & (\U3|reg_6|Q [4])))

	.dataa(\U3|BusWires[4]~47_DATAA_driver ),
	.datab(\U3|BusWires[4]~47_DATAB_driver ),
	.datac(\U3|BusWires[4]~47_DATAC_driver ),
	.datad(\U3|BusWires[4]~47_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[4]~47 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_7|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_7|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_7|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_7|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Selector24~0_combout ),
	.dataout(\U3|reg_7|Q[4]_ENA_driver ));

// Location: FF_X82_Y53_N21
dffeas \U3|reg_7|Q[4] (
	.clk(\U3|reg_7|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_7|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_7|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_7|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_7|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_5|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_5|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_5|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_5|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_5|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Selector22~0_combout ),
	.dataout(\U3|reg_5|Q[4]_ENA_driver ));

// Location: FF_X82_Y53_N7
dffeas \U3|reg_5|Q[4] (
	.clk(\U3|reg_5|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_5|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[4]~46_DATAA_routing_wire_inst  (
	.datain(\U3|reg_7|Q [4]),
	.dataout(\U3|BusWires[4]~46_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[4]~46_DATAB_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[4]~46_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[4]~46_DATAC_routing_wire_inst  (
	.datain(\U3|reg_5|Q [4]),
	.dataout(\U3|BusWires[4]~46_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[4]~46_DATAD_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[4]~46_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N6
cycloneive_lcell_comb \U3|BusWires[4]~46 (
// Equation(s):
// \U3|BusWires[4]~46_combout  = (\U3|reg_7|Q [4] & ((\U3|Equal7~1_combout ) # ((\U3|Equal5~1_combout  & \U3|reg_5|Q [4])))) # (!\U3|reg_7|Q [4] & (\U3|Equal5~1_combout  & (\U3|reg_5|Q [4])))

	.dataa(\U3|BusWires[4]~46_DATAA_driver ),
	.datab(\U3|BusWires[4]~46_DATAB_driver ),
	.datac(\U3|BusWires[4]~46_DATAC_driver ),
	.datad(\U3|BusWires[4]~46_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[4]~46 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_2|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_2|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_2|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_2|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Selector19~0_combout ),
	.dataout(\U3|reg_2|Q[4]_ENA_driver ));

// Location: FF_X81_Y54_N31
dffeas \U3|reg_2|Q[4] (
	.clk(\U3|reg_2|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_2|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_4|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_4|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_4|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_4|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Selector21~0_combout ),
	.dataout(\U3|reg_4|Q[5]_ENA_driver ));

// Location: FF_X79_Y54_N15
dffeas \U3|reg_4|Q[5] (
	.clk(\U3|reg_4|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_4|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_6|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_6|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_6|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_6|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_6|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Selector23~0_combout ),
	.dataout(\U3|reg_6|Q[5]_ENA_driver ));

// Location: FF_X80_Y54_N9
dffeas \U3|reg_6|Q[5] (
	.clk(\U3|reg_6|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_6|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[5]~57_DATAA_routing_wire_inst  (
	.datain(\U3|reg_4|Q [5]),
	.dataout(\U3|BusWires[5]~57_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[5]~57_DATAB_routing_wire_inst  (
	.datain(\U3|Equal6~1_combout ),
	.dataout(\U3|BusWires[5]~57_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[5]~57_DATAC_routing_wire_inst  (
	.datain(\U3|reg_6|Q [5]),
	.dataout(\U3|BusWires[5]~57_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[5]~57_DATAD_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[5]~57_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N8
cycloneive_lcell_comb \U3|BusWires[5]~57 (
// Equation(s):
// \U3|BusWires[5]~57_combout  = (\U3|reg_4|Q [5] & ((\U3|Equal4~1_combout ) # ((\U3|Equal6~1_combout  & \U3|reg_6|Q [5])))) # (!\U3|reg_4|Q [5] & (\U3|Equal6~1_combout  & (\U3|reg_6|Q [5])))

	.dataa(\U3|BusWires[5]~57_DATAA_driver ),
	.datab(\U3|BusWires[5]~57_DATAB_driver ),
	.datac(\U3|BusWires[5]~57_DATAC_driver ),
	.datad(\U3|BusWires[5]~57_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[5]~57 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_2|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_2|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_2|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_2|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Selector19~0_combout ),
	.dataout(\U3|reg_2|Q[5]_ENA_driver ));

// Location: FF_X81_Y54_N11
dffeas \U3|reg_2|Q[5] (
	.clk(\U3|reg_2|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_2|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_4|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_4|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_4|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_4|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Selector21~0_combout ),
	.dataout(\U3|reg_4|Q[6]_ENA_driver ));

// Location: FF_X80_Y54_N31
dffeas \U3|reg_4|Q[6] (
	.clk(\U3|reg_4|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_4|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_6|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_6|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_6|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_6|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_6|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Selector23~0_combout ),
	.dataout(\U3|reg_6|Q[6]_ENA_driver ));

// Location: FF_X80_Y54_N13
dffeas \U3|reg_6|Q[6] (
	.clk(\U3|reg_6|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_6|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[6]~67_DATAA_routing_wire_inst  (
	.datain(\U3|reg_4|Q [6]),
	.dataout(\U3|BusWires[6]~67_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[6]~67_DATAB_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[6]~67_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[6]~67_DATAC_routing_wire_inst  (
	.datain(\U3|reg_6|Q [6]),
	.dataout(\U3|BusWires[6]~67_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[6]~67_DATAD_routing_wire_inst  (
	.datain(\U3|Equal6~1_combout ),
	.dataout(\U3|BusWires[6]~67_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N12
cycloneive_lcell_comb \U3|BusWires[6]~67 (
// Equation(s):
// \U3|BusWires[6]~67_combout  = (\U3|reg_4|Q [6] & ((\U3|Equal4~1_combout ) # ((\U3|reg_6|Q [6] & \U3|Equal6~1_combout )))) # (!\U3|reg_4|Q [6] & (((\U3|reg_6|Q [6] & \U3|Equal6~1_combout ))))

	.dataa(\U3|BusWires[6]~67_DATAA_driver ),
	.datab(\U3|BusWires[6]~67_DATAB_driver ),
	.datac(\U3|BusWires[6]~67_DATAC_driver ),
	.datad(\U3|BusWires[6]~67_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[6]~67 .lut_mask = 16'hF888;
defparam \U3|BusWires[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_CLK_driver ));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_ENA_driver ));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[0]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [0]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[1]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [1]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[2]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [2]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[3]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [3]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[4]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [4]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[5]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [5]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[6]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [6]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[7]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [7]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[8]_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [8]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[9]_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [9]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[10]_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [10]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[11]_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [11]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[12]_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [12]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[13]_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [13]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[14]_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [14]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[15]_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [15]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[16]_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [16]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAA[17]_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus [17]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[0]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [0]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[1]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [1]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[2]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [2]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[3]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [3]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[4]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [4]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[5]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [5]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[6]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [6]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[7]_routing_wire_inst  (
	.datain(gnd),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [7]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[8]_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [8]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[9]_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [9]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[10]_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [10]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[11]_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [11]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[12]_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [12]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[13]_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [13]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[14]_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [14]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[15]_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [15]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[16]_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [16]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_mult1_DATAB[17]_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus [17]));

// Location: DSPMULT_X93_Y52_N0
cycloneive_mac_mult \U3|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\U3|Mult0|auto_generated|mac_mult1_CLK_driver ),
	.aclr(gnd),
	.ena(\U3|Mult0|auto_generated|mac_mult1_ENA_driver ),
	.dataa(\U3|Mult0|auto_generated|mac_mult1_DATAA_bus ),
	.datab(\U3|Mult0|auto_generated|mac_mult1_DATAB_bus ),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \U3|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \U3|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \U3|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \U3|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \U3|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \U3|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[0]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~0 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [0]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[1]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~1 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [1]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[2]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~2 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [2]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[3]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~3 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [3]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[4]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~4 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [4]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[5]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~5 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [5]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[6]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~6 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [6]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[7]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~7 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [7]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[8]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~8 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [8]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[9]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~9 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [9]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[10]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~10 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [10]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[11]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~11 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [11]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[12]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~12 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [12]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[13]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~13 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [13]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[14]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~14 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [14]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[15]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~15 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [15]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[16]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~dataout ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [16]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[17]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT1 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [17]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[18]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT2 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [18]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[19]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT3 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [19]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[20]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT4 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [20]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[21]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT5 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [21]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[22]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT6 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [22]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[23]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT7 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [23]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[24]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT8 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [24]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[25]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT9 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [25]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[26]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT10 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [26]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[27]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT11 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [27]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[28]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT12 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [28]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[29]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT13 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [29]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[30]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT14 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [30]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[31]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT15 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [31]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[32]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT16 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [32]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[33]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT17 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [33]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[34]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT18 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [34]));

cycloneive_routing_wire \U3|Mult0|auto_generated|mac_out2_DATAA[35]_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_mult1~DATAOUT19 ),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAA_bus [35]));

// Location: DSPOUT_X93_Y52_N2
cycloneive_mac_out \U3|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa(\U3|Mult0|auto_generated|mac_out2_DATAA_bus ),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\U3|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \U3|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \U3|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

cycloneive_routing_wire \U3|result3[6]~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|result3[6]~6_DATAA_driver ));

cycloneive_routing_wire \U3|result3[6]~6_DATAB_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.dataout(\U3|result3[6]~6_DATAB_driver ));

cycloneive_routing_wire \U3|result3[6]~6_DATAC_routing_wire_inst  (
	.datain(\U3|MulDiv~0_combout ),
	.dataout(\U3|result3[6]~6_DATAC_driver ));

// Location: LCCOMB_X88_Y52_N18
cycloneive_lcell_comb \U3|result3[6]~6 (
// Equation(s):
// \U3|result3[6]~6_combout  = (\U3|MulDiv~0_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout )) # (!\U3|MulDiv~0_combout  & ((\U3|Mult0|auto_generated|mac_out2~DATAOUT6 )))

	.dataa(\U3|result3[6]~6_DATAA_driver ),
	.datab(\U3|result3[6]~6_DATAB_driver ),
	.datac(\U3|result3[6]~6_DATAC_driver ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|result3[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result3[6]~6 .lut_mask = 16'h5C5C;
defparam \U3|result3[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Kin~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Kin~0_DATAA_driver ));

cycloneive_routing_wire \U3|Kin~0_DATAB_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Kin~0_DATAB_driver ));

cycloneive_routing_wire \U3|Kin~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Kin~0_DATAC_driver ));

cycloneive_routing_wire \U3|Kin~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Kin~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N0
cycloneive_lcell_comb \U3|Kin~0 (
// Equation(s):
// \U3|Kin~0_combout  = (!\U3|reg_IR|Q [7] & (\U3|Tstep_Q.T2~q  & (!\U3|reg_IR|Q [8] & \U3|reg_IR|Q [9])))

	.dataa(\U3|Kin~0_DATAA_driver ),
	.datab(\U3|Kin~0_DATAB_driver ),
	.datac(\U3|Kin~0_DATAC_driver ),
	.datad(\U3|Kin~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Kin~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Kin~0 .lut_mask = 16'h0400;
defparam \U3|Kin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_K|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_K|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_K|Q[6]_D_routing_wire_inst  (
	.datain(\U3|result3[6]~6_combout ),
	.dataout(\U3|reg_K|Q[6]_D_driver ));

cycloneive_routing_wire \U3|reg_K|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Kin~0_combout ),
	.dataout(\U3|reg_K|Q[6]_ENA_driver ));

// Location: FF_X88_Y52_N19
dffeas \U3|reg_K|Q[6] (
	.clk(\U3|reg_K|Q[6]_CLK_driver ),
	.d(\U3|reg_K|Q[6]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_K|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_K|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_K|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_K|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Cin~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Cin~0_DATAA_driver ));

cycloneive_routing_wire \U3|Cin~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Cin~0_DATAB_driver ));

cycloneive_routing_wire \U3|Cin~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Cin~0_DATAC_driver ));

cycloneive_routing_wire \U3|Cin~0_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T1~q ),
	.dataout(\U3|Cin~0_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N0
cycloneive_lcell_comb \U3|Cin~0 (
// Equation(s):
// \U3|Cin~0_combout  = (!\U3|reg_IR|Q [9] & (\U3|reg_IR|Q [8] & (\U3|reg_IR|Q [7] & \U3|Tstep_Q.T1~q )))

	.dataa(\U3|Cin~0_DATAA_driver ),
	.datab(\U3|Cin~0_DATAB_driver ),
	.datac(\U3|Cin~0_DATAC_driver ),
	.datad(\U3|Cin~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Cin~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Cin~0 .lut_mask = 16'h4000;
defparam \U3|Cin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_C|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_C|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_C|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_C|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Cin~0_combout ),
	.dataout(\U3|reg_C|Q[5]_ENA_driver ));

// Location: FF_X84_Y53_N31
dffeas \U3|reg_C|Q[5] (
	.clk(\U3|reg_C|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_C|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_C|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_C|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_C|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_C|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_C|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_C|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_C|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_C|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Cin~0_combout ),
	.dataout(\U3|reg_C|Q[6]_ENA_driver ));

// Location: FF_X84_Y53_N1
dffeas \U3|reg_C|Q[6] (
	.clk(\U3|reg_C|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_C|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_C|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_C|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_C|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_C|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~13_DATAA_routing_wire_inst  (
	.datain(\U3|reg_C|Q [5]),
	.dataout(\U3|ShiftLeft0~13_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~13_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~13_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~13_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [6]),
	.dataout(\U3|ShiftLeft0~13_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N14
cycloneive_lcell_comb \U3|ShiftLeft0~13 (
// Equation(s):
// \U3|ShiftLeft0~13_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [5])) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [6])))

	.dataa(\U3|ShiftLeft0~13_DATAA_driver ),
	.datab(\U3|ShiftLeft0~13_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|ShiftLeft0~13_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~13 .lut_mask = 16'hBB88;
defparam \U3|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_C|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_C|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_C|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_C|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Cin~0_combout ),
	.dataout(\U3|reg_C|Q[3]_ENA_driver ));

// Location: FF_X84_Y53_N21
dffeas \U3|reg_C|Q[3] (
	.clk(\U3|reg_C|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_C|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_C|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_C|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_C|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_C|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_C|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_C|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_C|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_C|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Cin~0_combout ),
	.dataout(\U3|reg_C|Q[4]_ENA_driver ));

// Location: FF_X84_Y53_N29
dffeas \U3|reg_C|Q[4] (
	.clk(\U3|reg_C|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_C|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_C|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_C|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_C|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_C|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~7_DATAA_routing_wire_inst  (
	.datain(\U3|reg_C|Q [3]),
	.dataout(\U3|ShiftLeft0~7_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~7_DATAC_routing_wire_inst  (
	.datain(\U3|reg_C|Q [4]),
	.dataout(\U3|ShiftLeft0~7_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~7_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~7_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N28
cycloneive_lcell_comb \U3|ShiftLeft0~7 (
// Equation(s):
// \U3|ShiftLeft0~7_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [3])) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [4])))

	.dataa(\U3|ShiftLeft0~7_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|ShiftLeft0~7_DATAC_driver ),
	.datad(\U3|ShiftLeft0~7_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~7 .lut_mask = 16'hAAF0;
defparam \U3|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_C|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_C|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_C|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_C|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Cin~0_combout ),
	.dataout(\U3|reg_C|Q[8]_ENA_driver ));

// Location: FF_X81_Y53_N29
dffeas \U3|reg_C|Q[8] (
	.clk(\U3|reg_C|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_C|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_C|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_C|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_C|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_C|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_C|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_C|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_C|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_C|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Cin~0_combout ),
	.dataout(\U3|reg_C|Q[9]_ENA_driver ));

// Location: FF_X84_Y53_N11
dffeas \U3|reg_C|Q[9] (
	.clk(\U3|reg_C|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_C|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_C|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_C|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_C|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_C|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftRight0~4_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftRight0~4_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [8]),
	.dataout(\U3|ShiftRight0~4_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftRight0~4_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [9]),
	.dataout(\U3|ShiftRight0~4_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N16
cycloneive_lcell_comb \U3|ShiftRight0~4 (
// Equation(s):
// \U3|ShiftRight0~4_combout  = (\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [9]))) # (!\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [8]))

	.dataa(\U3|ShiftRight0~4_DATAA_driver ),
	.datab(\U3|ShiftRight0~4_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|ShiftRight0~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~4 .lut_mask = 16'hEE44;
defparam \U3|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[7]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_C|Q[7]~feeder_DATAD_driver ));

// Location: LCCOMB_X81_Y53_N16
cycloneive_lcell_comb \U3|reg_C|Q[7]~feeder (
// Equation(s):
// \U3|reg_C|Q[7]~feeder_combout  = \U3|BusWires[7]~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_C|Q[7]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_C|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_C|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_C|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_C|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_C|Q[7]_D_routing_wire_inst  (
	.datain(\U3|reg_C|Q[7]~feeder_combout ),
	.dataout(\U3|reg_C|Q[7]_D_driver ));

cycloneive_routing_wire \U3|reg_C|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Cin~0_combout ),
	.dataout(\U3|reg_C|Q[7]_ENA_driver ));

// Location: FF_X81_Y53_N17
dffeas \U3|reg_C|Q[7] (
	.clk(\U3|reg_C|Q[7]_CLK_driver ),
	.d(\U3|reg_C|Q[7]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_C|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_C|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_C|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_C|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~1_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftRight0~1_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftRight0~1_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [7]),
	.dataout(\U3|ShiftRight0~1_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftRight0~1_DATAC_routing_wire_inst  (
	.datain(\U3|reg_C|Q [6]),
	.dataout(\U3|ShiftRight0~1_DATAC_driver ));

// Location: LCCOMB_X81_Y53_N10
cycloneive_lcell_comb \U3|ShiftRight0~1 (
// Equation(s):
// \U3|ShiftRight0~1_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [7])) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [6])))

	.dataa(\U3|ShiftRight0~1_DATAA_driver ),
	.datab(\U3|ShiftRight0~1_DATAB_driver ),
	.datac(\U3|ShiftRight0~1_DATAC_driver ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~1 .lut_mask = 16'hD8D8;
defparam \U3|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAD_driver ));

// Location: LCCOMB_X82_Y54_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|selnose[95]~0 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  = (!\U3|BusWires[8]~93_combout  & (!\U3|BusWires[9]~103_combout  & (!\U3|BusWires[7]~83_combout  & !\U3|BusWires[6]~73_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|selnose[95]~0 .lut_mask = 16'h0001;
defparam \U3|Div0|auto_generated|divider|divider|selnose[95]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAD_driver ));

// Location: LCCOMB_X82_Y54_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|selnose[38]~1 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout  = (!\U3|BusWires[4]~53_combout  & (!\U3|BusWires[3]~43_combout  & (!\U3|BusWires[5]~63_combout  & \U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|selnose[38]~1 .lut_mask = 16'h0100;
defparam \U3|Div0|auto_generated|divider|divider|selnose[38]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[2]~0_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|reg_J|Q[2]~0_DATAB_driver ));

cycloneive_routing_wire \U3|reg_J|Q[2]~0_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_J|Q[2]~0_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N20
cycloneive_lcell_comb \U3|reg_J|Q[2]~0 (
// Equation(s):
// \U3|reg_J|Q[2]~0_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout  & !\U3|BusWires[2]~33_combout )

	.dataa(gnd),
	.datab(\U3|reg_J|Q[2]~0_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|reg_J|Q[2]~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_J|Q[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_J|Q[2]~0 .lut_mask = 16'h00CC;
defparam \U3|reg_J|Q[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[6]~22_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|result2[6]~22_DATAA_driver ));

cycloneive_routing_wire \U3|result2[6]~22_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~4_combout ),
	.dataout(\U3|result2[6]~22_DATAB_driver ));

cycloneive_routing_wire \U3|result2[6]~22_DATAC_routing_wire_inst  (
	.datain(\U3|ShiftRight0~1_combout ),
	.dataout(\U3|result2[6]~22_DATAC_driver ));

cycloneive_routing_wire \U3|result2[6]~22_DATAD_routing_wire_inst  (
	.datain(\U3|reg_J|Q[2]~0_combout ),
	.dataout(\U3|result2[6]~22_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N22
cycloneive_lcell_comb \U3|result2[6]~22 (
// Equation(s):
// \U3|result2[6]~22_combout  = (\U3|reg_J|Q[2]~0_combout  & ((\U3|BusWires[1]~23_combout  & (\U3|ShiftRight0~4_combout )) # (!\U3|BusWires[1]~23_combout  & ((\U3|ShiftRight0~1_combout )))))

	.dataa(\U3|result2[6]~22_DATAA_driver ),
	.datab(\U3|result2[6]~22_DATAB_driver ),
	.datac(\U3|result2[6]~22_DATAC_driver ),
	.datad(\U3|result2[6]~22_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[6]~22 .lut_mask = 16'hD800;
defparam \U3|result2[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Shift~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Shift~0_DATAA_driver ));

cycloneive_routing_wire \U3|Shift~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Shift~0_DATAB_driver ));

cycloneive_routing_wire \U3|Shift~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Shift~0_DATAC_driver ));

cycloneive_routing_wire \U3|Shift~0_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~0_combout ),
	.dataout(\U3|Shift~0_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N8
cycloneive_lcell_comb \U3|Shift~0 (
// Equation(s):
// \U3|Shift~0_combout  = (\U3|reg_IR|Q [9]) # (((!\U3|XorXnor~0_combout ) # (!\U3|reg_IR|Q [7])) # (!\U3|reg_IR|Q [8]))

	.dataa(\U3|Shift~0_DATAA_driver ),
	.datab(\U3|Shift~0_DATAB_driver ),
	.datac(\U3|Shift~0_DATAC_driver ),
	.datad(\U3|Shift~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Shift~0 .lut_mask = 16'hBFFF;
defparam \U3|Shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[6]~8_DATAA_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|reg_J|Q[6]~8_DATAA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[6]~8_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|reg_J|Q[6]~8_DATAB_driver ));

cycloneive_routing_wire \U3|reg_J|Q[6]~8_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_J|Q[6]~8_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N24
cycloneive_lcell_comb \U3|reg_J|Q[6]~8 (
// Equation(s):
// \U3|reg_J|Q[6]~8_combout  = ((\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout  & \U3|BusWires[2]~33_combout )) # (!\U3|Shift~0_combout )

	.dataa(\U3|reg_J|Q[6]~8_DATAA_driver ),
	.datab(\U3|reg_J|Q[6]~8_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|reg_J|Q[6]~8_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_J|Q[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_J|Q[6]~8 .lut_mask = 16'hDD55;
defparam \U3|reg_J|Q[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[6]~9_DATAA_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|reg_J|Q[6]~9_DATAA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[6]~9_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_J|Q[6]~9_DATAB_driver ));

cycloneive_routing_wire \U3|reg_J|Q[6]~9_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|reg_J|Q[6]~9_DATAC_driver ));

cycloneive_routing_wire \U3|reg_J|Q[6]~9_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_J|Q[6]~9_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N2
cycloneive_lcell_comb \U3|reg_J|Q[6]~9 (
// Equation(s):
// \U3|reg_J|Q[6]~9_combout  = (\U3|Shift~0_combout  & ((\U3|BusWires[2]~33_combout ) # ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ))))

	.dataa(\U3|reg_J|Q[6]~9_DATAA_driver ),
	.datab(\U3|reg_J|Q[6]~9_DATAB_driver ),
	.datac(\U3|reg_J|Q[6]~9_DATAC_driver ),
	.datad(\U3|reg_J|Q[6]~9_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_J|Q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_J|Q[6]~9 .lut_mask = 16'hAA8A;
defparam \U3|reg_J|Q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_C|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_C|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_C|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_C|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Cin~0_combout ),
	.dataout(\U3|reg_C|Q[1]_ENA_driver ));

// Location: FF_X84_Y53_N15
dffeas \U3|reg_C|Q[1] (
	.clk(\U3|reg_C|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_C|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_C|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_C|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_C|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_C|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_C|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_C|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_C|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_C|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Cin~0_combout ),
	.dataout(\U3|reg_C|Q[2]_ENA_driver ));

// Location: FF_X84_Y53_N19
dffeas \U3|reg_C|Q[2] (
	.clk(\U3|reg_C|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_C|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_C|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_C|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_C|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_C|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_C|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_C|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_C|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_C|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_C|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Cin~0_combout ),
	.dataout(\U3|reg_C|Q[0]_ENA_driver ));

// Location: FF_X84_Y53_N5
dffeas \U3|reg_C|Q[0] (
	.clk(\U3|reg_C|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_C|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_C|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_C|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_C|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_C|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~3_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~3_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~3_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [2]),
	.dataout(\U3|ShiftLeft0~3_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~3_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftLeft0~3_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~3_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [0]),
	.dataout(\U3|ShiftLeft0~3_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N14
cycloneive_lcell_comb \U3|ShiftLeft0~3 (
// Equation(s):
// \U3|ShiftLeft0~3_combout  = (!\U3|BusWires[0]~13_combout  & ((\U3|BusWires[1]~23_combout  & ((\U3|reg_C|Q [0]))) # (!\U3|BusWires[1]~23_combout  & (\U3|reg_C|Q [2]))))

	.dataa(\U3|ShiftLeft0~3_DATAA_driver ),
	.datab(\U3|ShiftLeft0~3_DATAB_driver ),
	.datac(\U3|ShiftLeft0~3_DATAC_driver ),
	.datad(\U3|ShiftLeft0~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~3 .lut_mask = 16'h5404;
defparam \U3|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~15_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~15_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~15_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftLeft0~15_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~15_DATAC_routing_wire_inst  (
	.datain(\U3|reg_C|Q [1]),
	.dataout(\U3|ShiftLeft0~15_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~15_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~3_combout ),
	.dataout(\U3|ShiftLeft0~15_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N2
cycloneive_lcell_comb \U3|ShiftLeft0~15 (
// Equation(s):
// \U3|ShiftLeft0~15_combout  = (\U3|ShiftLeft0~3_combout ) # ((\U3|BusWires[0]~13_combout  & (!\U3|BusWires[1]~23_combout  & \U3|reg_C|Q [1])))

	.dataa(\U3|ShiftLeft0~15_DATAA_driver ),
	.datab(\U3|ShiftLeft0~15_DATAB_driver ),
	.datac(\U3|ShiftLeft0~15_DATAC_driver ),
	.datad(\U3|ShiftLeft0~15_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~15 .lut_mask = 16'hFF20;
defparam \U3|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[6]~23_DATAA_routing_wire_inst  (
	.datain(\U3|result2[6]~22_combout ),
	.dataout(\U3|result2[6]~23_DATAA_driver ));

cycloneive_routing_wire \U3|result2[6]~23_DATAB_routing_wire_inst  (
	.datain(\U3|reg_J|Q[6]~8_combout ),
	.dataout(\U3|result2[6]~23_DATAB_driver ));

cycloneive_routing_wire \U3|result2[6]~23_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[6]~9_combout ),
	.dataout(\U3|result2[6]~23_DATAC_driver ));

cycloneive_routing_wire \U3|result2[6]~23_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~15_combout ),
	.dataout(\U3|result2[6]~23_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N4
cycloneive_lcell_comb \U3|result2[6]~23 (
// Equation(s):
// \U3|result2[6]~23_combout  = (\U3|reg_J|Q[6]~8_combout  & ((\U3|reg_J|Q[6]~9_combout  & ((\U3|ShiftLeft0~15_combout ))) # (!\U3|reg_J|Q[6]~9_combout  & (\U3|result2[6]~22_combout )))) # (!\U3|reg_J|Q[6]~8_combout  & (((!\U3|reg_J|Q[6]~9_combout ))))

	.dataa(\U3|result2[6]~23_DATAA_driver ),
	.datab(\U3|result2[6]~23_DATAB_driver ),
	.datac(\U3|result2[6]~23_DATAC_driver ),
	.datad(\U3|result2[6]~23_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[6]~23 .lut_mask = 16'hCB0B;
defparam \U3|result2[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[6]~7_DATAA_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|reg_J|Q[6]~7_DATAA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[6]~7_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|reg_J|Q[6]~7_DATAB_driver ));

cycloneive_routing_wire \U3|reg_J|Q[6]~7_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_J|Q[6]~7_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N16
cycloneive_lcell_comb \U3|reg_J|Q[6]~7 (
// Equation(s):
// \U3|reg_J|Q[6]~7_combout  = ((\U3|BusWires[2]~33_combout ) # (!\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout )) # (!\U3|Shift~0_combout )

	.dataa(\U3|reg_J|Q[6]~7_DATAA_driver ),
	.datab(\U3|reg_J|Q[6]~7_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|reg_J|Q[6]~7_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_J|Q[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_J|Q[6]~7 .lut_mask = 16'hFF77;
defparam \U3|reg_J|Q[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[6]_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~13_combout ),
	.dataout(\U3|result2[6]_DATAA_driver ));

cycloneive_routing_wire \U3|result2[6]_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~7_combout ),
	.dataout(\U3|result2[6]_DATAB_driver ));

cycloneive_routing_wire \U3|result2[6]_DATAC_routing_wire_inst  (
	.datain(\U3|result2[6]~23_combout ),
	.dataout(\U3|result2[6]_DATAC_driver ));

cycloneive_routing_wire \U3|result2[6]_DATAD_routing_wire_inst  (
	.datain(\U3|reg_J|Q[6]~7_combout ),
	.dataout(\U3|result2[6]_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N30
cycloneive_lcell_comb \U3|result2[6] (
// Equation(s):
// \U3|result2 [6] = (\U3|result2[6]~23_combout  & ((\U3|ShiftLeft0~13_combout ) # ((\U3|reg_J|Q[6]~7_combout )))) # (!\U3|result2[6]~23_combout  & (((\U3|ShiftLeft0~7_combout  & !\U3|reg_J|Q[6]~7_combout ))))

	.dataa(\U3|result2[6]_DATAA_driver ),
	.datab(\U3|result2[6]_DATAB_driver ),
	.datac(\U3|result2[6]_DATAC_driver ),
	.datad(\U3|result2[6]_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2 [6]),
	.cout());
// synopsys translate_off
defparam \U3|result2[6] .lut_mask = 16'hF0AC;
defparam \U3|result2[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Jin~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [7]),
	.dataout(\U3|Jin~0_DATAA_driver ));

cycloneive_routing_wire \U3|Jin~0_DATAB_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Jin~0_DATAB_driver ));

cycloneive_routing_wire \U3|Jin~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [8]),
	.dataout(\U3|Jin~0_DATAC_driver ));

cycloneive_routing_wire \U3|Jin~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [9]),
	.dataout(\U3|Jin~0_DATAD_driver ));

// Location: LCCOMB_X86_Y52_N22
cycloneive_lcell_comb \U3|Jin~0 (
// Equation(s):
// \U3|Jin~0_combout  = (\U3|reg_IR|Q [7] & (\U3|Tstep_Q.T2~q  & (\U3|reg_IR|Q [8] & !\U3|reg_IR|Q [9])))

	.dataa(\U3|Jin~0_DATAA_driver ),
	.datab(\U3|Jin~0_DATAB_driver ),
	.datac(\U3|Jin~0_DATAC_driver ),
	.datad(\U3|Jin~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Jin~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Jin~0 .lut_mask = 16'h0080;
defparam \U3|Jin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_J|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_J|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|result2 [6]),
	.dataout(\U3|reg_J|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Jin~0_combout ),
	.dataout(\U3|reg_J|Q[6]_ENA_driver ));

// Location: FF_X88_Y52_N9
dffeas \U3|reg_J|Q[6] (
	.clk(\U3|reg_J|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_J|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_J|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_J|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_J|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_J|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[6]~70_DATAA_routing_wire_inst  (
	.datain(\U3|Jout~0_combout ),
	.dataout(\U3|BusWires[6]~70_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[6]~70_DATAB_routing_wire_inst  (
	.datain(\U3|reg_K|Q [6]),
	.dataout(\U3|BusWires[6]~70_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[6]~70_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q [6]),
	.dataout(\U3|BusWires[6]~70_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[6]~70_DATAD_routing_wire_inst  (
	.datain(\U3|Kout~0_combout ),
	.dataout(\U3|BusWires[6]~70_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N8
cycloneive_lcell_comb \U3|BusWires[6]~70 (
// Equation(s):
// \U3|BusWires[6]~70_combout  = (\U3|Jout~0_combout  & ((\U3|reg_J|Q [6]) # ((\U3|reg_K|Q [6] & \U3|Kout~0_combout )))) # (!\U3|Jout~0_combout  & (\U3|reg_K|Q [6] & ((\U3|Kout~0_combout ))))

	.dataa(\U3|BusWires[6]~70_DATAA_driver ),
	.datab(\U3|BusWires[6]~70_DATAB_driver ),
	.datac(\U3|BusWires[6]~70_DATAC_driver ),
	.datad(\U3|BusWires[6]~70_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[6]~70 .lut_mask = 16'hECA0;
defparam \U3|BusWires[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_E|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_E|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_E|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_E|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_E|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Ein~0_combout ),
	.dataout(\U3|reg_E|Q[6]_ENA_driver ));

// Location: FF_X84_Y50_N27
dffeas \U3|reg_E|Q[6] (
	.clk(\U3|reg_E|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_E|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_E|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_E|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_E|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_E|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result4[6]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|result4[6]~6_DATAB_driver ));

cycloneive_routing_wire \U3|result4[6]~6_DATAC_routing_wire_inst  (
	.datain(\U3|reg_E|Q [6]),
	.dataout(\U3|result4[6]~6_DATAC_driver ));

cycloneive_routing_wire \U3|result4[6]~6_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~1_combout ),
	.dataout(\U3|result4[6]~6_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N26
cycloneive_lcell_comb \U3|result4[6]~6 (
// Equation(s):
// \U3|result4[6]~6_combout  = \U3|BusWires[6]~73_combout  $ (\U3|reg_E|Q [6] $ (\U3|XorXnor~1_combout ))

	.dataa(gnd),
	.datab(\U3|result4[6]~6_DATAB_driver ),
	.datac(\U3|result4[6]~6_DATAC_driver ),
	.datad(\U3|result4[6]~6_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result4[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result4[6]~6 .lut_mask = 16'hC33C;
defparam \U3|result4[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_L|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_L|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_L|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|result4[6]~6_combout ),
	.dataout(\U3|reg_L|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_L|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Lin~0_combout ),
	.dataout(\U3|reg_L|Q[6]_ENA_driver ));

// Location: FF_X84_Y52_N15
dffeas \U3|reg_L|Q[6] (
	.clk(\U3|reg_L|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_L|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_L|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_L|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_L|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_L|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_B|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_B|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_B|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_B|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_B|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Bin~0_combout ),
	.dataout(\U3|reg_B|Q[6]_ENA_driver ));

// Location: FF_X84_Y50_N9
dffeas \U3|reg_B|Q[6] (
	.clk(\U3|reg_B|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_B|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_B|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_B|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_B|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_B|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result[6]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|result[6]~6_DATAB_driver ));

cycloneive_routing_wire \U3|result[6]~6_DATAC_routing_wire_inst  (
	.datain(\U3|reg_B|Q [6]),
	.dataout(\U3|result[6]~6_DATAC_driver ));

cycloneive_routing_wire \U3|result[6]~6_DATAD_routing_wire_inst  (
	.datain(\U3|AndOr~0_combout ),
	.dataout(\U3|result[6]~6_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N8
cycloneive_lcell_comb \U3|result[6]~6 (
// Equation(s):
// \U3|result[6]~6_combout  = (\U3|BusWires[6]~73_combout  & ((\U3|reg_B|Q [6]) # (\U3|AndOr~0_combout ))) # (!\U3|BusWires[6]~73_combout  & (\U3|reg_B|Q [6] & \U3|AndOr~0_combout ))

	.dataa(gnd),
	.datab(\U3|result[6]~6_DATAB_driver ),
	.datac(\U3|result[6]~6_DATAC_driver ),
	.datad(\U3|result[6]~6_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result[6]~6 .lut_mask = 16'hFCC0;
defparam \U3|result[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_H|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_H|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_H|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|result[6]~6_combout ),
	.dataout(\U3|reg_H|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_H|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Hin~0_combout ),
	.dataout(\U3|reg_H|Q[6]_ENA_driver ));

// Location: FF_X84_Y52_N1
dffeas \U3|reg_H|Q[6] (
	.clk(\U3|reg_H|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_H|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_H|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_H|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_H|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_H|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[6]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_A|Q[6]~feeder_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N16
cycloneive_lcell_comb \U3|reg_A|Q[6]~feeder (
// Equation(s):
// \U3|reg_A|Q[6]~feeder_combout  = \U3|BusWires[6]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_A|Q[6]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_A|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_A|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_A|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_A|Q[6]_D_routing_wire_inst  (
	.datain(\U3|reg_A|Q[6]~feeder_combout ),
	.dataout(\U3|reg_A|Q[6]_D_driver ));

cycloneive_routing_wire \U3|reg_A|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Ain~0_combout ),
	.dataout(\U3|reg_A|Q[6]_ENA_driver ));

// Location: FF_X87_Y52_N17
dffeas \U3|reg_A|Q[6] (
	.clk(\U3|reg_A|Q[6]_CLK_driver ),
	.d(\U3|reg_A|Q[6]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Add0~6_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Add0~6_DATAA_driver ));

cycloneive_routing_wire \U3|Add0~6_DATAC_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|Add0~6_DATAC_driver ));

cycloneive_routing_wire \U3|Add0~6_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Add0~6_DATAD_driver ));

// Location: LCCOMB_X85_Y50_N0
cycloneive_lcell_comb \U3|Add0~6 (
// Equation(s):
// \U3|Add0~6_combout  = \U3|BusWires[6]~73_combout  $ (((\U3|Decoder15~0_combout  & \U3|Tstep_Q.T2~q )))

	.dataa(\U3|Add0~6_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Add0~6_DATAC_driver ),
	.datad(\U3|Add0~6_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~6 .lut_mask = 16'h5AAA;
defparam \U3|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Add0~5_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Add0~5_DATAA_driver ));

cycloneive_routing_wire \U3|Add0~5_DATAC_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|Add0~5_DATAC_driver ));

cycloneive_routing_wire \U3|Add0~5_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Add0~5_DATAD_driver ));

// Location: LCCOMB_X85_Y50_N2
cycloneive_lcell_comb \U3|Add0~5 (
// Equation(s):
// \U3|Add0~5_combout  = \U3|BusWires[5]~63_combout  $ (((\U3|Decoder15~0_combout  & \U3|Tstep_Q.T2~q )))

	.dataa(\U3|Add0~5_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Add0~5_DATAC_driver ),
	.datad(\U3|Add0~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~5 .lut_mask = 16'h5AAA;
defparam \U3|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[5]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_A|Q[5]~feeder_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N20
cycloneive_lcell_comb \U3|reg_A|Q[5]~feeder (
// Equation(s):
// \U3|reg_A|Q[5]~feeder_combout  = \U3|BusWires[5]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_A|Q[5]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_A|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_A|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_A|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_A|Q[5]_D_routing_wire_inst  (
	.datain(\U3|reg_A|Q[5]~feeder_combout ),
	.dataout(\U3|reg_A|Q[5]_D_driver ));

cycloneive_routing_wire \U3|reg_A|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Ain~0_combout ),
	.dataout(\U3|reg_A|Q[5]_ENA_driver ));

// Location: FF_X87_Y52_N21
dffeas \U3|reg_A|Q[5] (
	.clk(\U3|reg_A|Q[5]_CLK_driver ),
	.d(\U3|reg_A|Q[5]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Add0~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Add0~4_DATAA_driver ));

cycloneive_routing_wire \U3|Add0~4_DATAC_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|Add0~4_DATAC_driver ));

cycloneive_routing_wire \U3|Add0~4_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Add0~4_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N14
cycloneive_lcell_comb \U3|Add0~4 (
// Equation(s):
// \U3|Add0~4_combout  = \U3|BusWires[4]~53_combout  $ (((\U3|Decoder15~0_combout  & \U3|Tstep_Q.T2~q )))

	.dataa(\U3|Add0~4_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Add0~4_DATAC_driver ),
	.datad(\U3|Add0~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~4 .lut_mask = 16'h5AAA;
defparam \U3|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_A|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_A|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_A|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_A|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Ain~0_combout ),
	.dataout(\U3|reg_A|Q[4]_ENA_driver ));

// Location: FF_X87_Y52_N9
dffeas \U3|reg_A|Q[4] (
	.clk(\U3|reg_A|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_A|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_A|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[4]~20_DATAA_routing_wire_inst  (
	.datain(\U3|Add0~4_combout ),
	.dataout(\U3|reg_G|Q[4]~20_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[4]~20_DATAB_routing_wire_inst  (
	.datain(\U3|reg_A|Q [4]),
	.dataout(\U3|reg_G|Q[4]~20_DATAB_driver ));

cycloneive_routing_wire \U3|reg_G|Q[4]~20_CIN_routing_wire_inst  (
	.datain(\U3|reg_G|Q[3]~19 ),
	.dataout(\U3|reg_G|Q[4]~20_CIN_driver ));

// Location: LCCOMB_X85_Y52_N14
cycloneive_lcell_comb \U3|reg_G|Q[4]~20 (
// Equation(s):
// \U3|reg_G|Q[4]~20_combout  = (\U3|Add0~4_combout  & ((\U3|reg_A|Q [4] & (\U3|reg_G|Q[3]~19  & VCC)) # (!\U3|reg_A|Q [4] & (!\U3|reg_G|Q[3]~19 )))) # (!\U3|Add0~4_combout  & ((\U3|reg_A|Q [4] & (!\U3|reg_G|Q[3]~19 )) # (!\U3|reg_A|Q [4] & 
// ((\U3|reg_G|Q[3]~19 ) # (GND)))))
// \U3|reg_G|Q[4]~21  = CARRY((\U3|Add0~4_combout  & (!\U3|reg_A|Q [4] & !\U3|reg_G|Q[3]~19 )) # (!\U3|Add0~4_combout  & ((!\U3|reg_G|Q[3]~19 ) # (!\U3|reg_A|Q [4]))))

	.dataa(\U3|reg_G|Q[4]~20_DATAA_driver ),
	.datab(\U3|reg_G|Q[4]~20_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_G|Q[4]~20_CIN_driver ),
	.combout(\U3|reg_G|Q[4]~20_combout ),
	.cout(\U3|reg_G|Q[4]~21 ));
// synopsys translate_off
defparam \U3|reg_G|Q[4]~20 .lut_mask = 16'h9617;
defparam \U3|reg_G|Q[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[5]~22_DATAA_routing_wire_inst  (
	.datain(\U3|Add0~5_combout ),
	.dataout(\U3|reg_G|Q[5]~22_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[5]~22_DATAB_routing_wire_inst  (
	.datain(\U3|reg_A|Q [5]),
	.dataout(\U3|reg_G|Q[5]~22_DATAB_driver ));

cycloneive_routing_wire \U3|reg_G|Q[5]~22_CIN_routing_wire_inst  (
	.datain(\U3|reg_G|Q[4]~21 ),
	.dataout(\U3|reg_G|Q[5]~22_CIN_driver ));

// Location: LCCOMB_X85_Y52_N16
cycloneive_lcell_comb \U3|reg_G|Q[5]~22 (
// Equation(s):
// \U3|reg_G|Q[5]~22_combout  = ((\U3|Add0~5_combout  $ (\U3|reg_A|Q [5] $ (!\U3|reg_G|Q[4]~21 )))) # (GND)
// \U3|reg_G|Q[5]~23  = CARRY((\U3|Add0~5_combout  & ((\U3|reg_A|Q [5]) # (!\U3|reg_G|Q[4]~21 ))) # (!\U3|Add0~5_combout  & (\U3|reg_A|Q [5] & !\U3|reg_G|Q[4]~21 )))

	.dataa(\U3|reg_G|Q[5]~22_DATAA_driver ),
	.datab(\U3|reg_G|Q[5]~22_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_G|Q[5]~22_CIN_driver ),
	.combout(\U3|reg_G|Q[5]~22_combout ),
	.cout(\U3|reg_G|Q[5]~23 ));
// synopsys translate_off
defparam \U3|reg_G|Q[5]~22 .lut_mask = 16'h698E;
defparam \U3|reg_G|Q[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[6]~24_DATAA_routing_wire_inst  (
	.datain(\U3|reg_A|Q [6]),
	.dataout(\U3|reg_G|Q[6]~24_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[6]~24_DATAB_routing_wire_inst  (
	.datain(\U3|Add0~6_combout ),
	.dataout(\U3|reg_G|Q[6]~24_DATAB_driver ));

cycloneive_routing_wire \U3|reg_G|Q[6]~24_CIN_routing_wire_inst  (
	.datain(\U3|reg_G|Q[5]~23 ),
	.dataout(\U3|reg_G|Q[6]~24_CIN_driver ));

// Location: LCCOMB_X85_Y52_N18
cycloneive_lcell_comb \U3|reg_G|Q[6]~24 (
// Equation(s):
// \U3|reg_G|Q[6]~24_combout  = (\U3|reg_A|Q [6] & ((\U3|Add0~6_combout  & (\U3|reg_G|Q[5]~23  & VCC)) # (!\U3|Add0~6_combout  & (!\U3|reg_G|Q[5]~23 )))) # (!\U3|reg_A|Q [6] & ((\U3|Add0~6_combout  & (!\U3|reg_G|Q[5]~23 )) # (!\U3|Add0~6_combout  & 
// ((\U3|reg_G|Q[5]~23 ) # (GND)))))
// \U3|reg_G|Q[6]~25  = CARRY((\U3|reg_A|Q [6] & (!\U3|Add0~6_combout  & !\U3|reg_G|Q[5]~23 )) # (!\U3|reg_A|Q [6] & ((!\U3|reg_G|Q[5]~23 ) # (!\U3|Add0~6_combout ))))

	.dataa(\U3|reg_G|Q[6]~24_DATAA_driver ),
	.datab(\U3|reg_G|Q[6]~24_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_G|Q[6]~24_CIN_driver ),
	.combout(\U3|reg_G|Q[6]~24_combout ),
	.cout(\U3|reg_G|Q[6]~25 ));
// synopsys translate_off
defparam \U3|reg_G|Q[6]~24 .lut_mask = 16'h9617;
defparam \U3|reg_G|Q[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_G|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_G|Q[6]_D_routing_wire_inst  (
	.datain(\U3|reg_G|Q[6]~24_combout ),
	.dataout(\U3|reg_G|Q[6]_D_driver ));

cycloneive_routing_wire \U3|reg_G|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Gin~0_combout ),
	.dataout(\U3|reg_G|Q[6]_ENA_driver ));

// Location: FF_X85_Y52_N19
dffeas \U3|reg_G|Q[6] (
	.clk(\U3|reg_G|Q[6]_CLK_driver ),
	.d(\U3|reg_G|Q[6]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_G|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[6]~69_DATAA_routing_wire_inst  (
	.datain(\U3|Hout~0_combout ),
	.dataout(\U3|BusWires[6]~69_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[6]~69_DATAB_routing_wire_inst  (
	.datain(\U3|Gout~0_combout ),
	.dataout(\U3|BusWires[6]~69_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[6]~69_DATAC_routing_wire_inst  (
	.datain(\U3|reg_H|Q [6]),
	.dataout(\U3|BusWires[6]~69_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[6]~69_DATAD_routing_wire_inst  (
	.datain(\U3|reg_G|Q [6]),
	.dataout(\U3|BusWires[6]~69_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N0
cycloneive_lcell_comb \U3|BusWires[6]~69 (
// Equation(s):
// \U3|BusWires[6]~69_combout  = (\U3|Hout~0_combout  & ((\U3|reg_H|Q [6]) # ((\U3|Gout~0_combout  & \U3|reg_G|Q [6])))) # (!\U3|Hout~0_combout  & (\U3|Gout~0_combout  & ((\U3|reg_G|Q [6]))))

	.dataa(\U3|BusWires[6]~69_DATAA_driver ),
	.datab(\U3|BusWires[6]~69_DATAB_driver ),
	.datac(\U3|BusWires[6]~69_DATAC_driver ),
	.datad(\U3|BusWires[6]~69_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[6]~69 .lut_mask = 16'hECA0;
defparam \U3|BusWires[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[6]~71_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~70_combout ),
	.dataout(\U3|BusWires[6]~71_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[6]~71_DATAB_routing_wire_inst  (
	.datain(\U3|Lout~0_combout ),
	.dataout(\U3|BusWires[6]~71_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[6]~71_DATAC_routing_wire_inst  (
	.datain(\U3|reg_L|Q [6]),
	.dataout(\U3|BusWires[6]~71_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[6]~71_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[6]~69_combout ),
	.dataout(\U3|BusWires[6]~71_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N14
cycloneive_lcell_comb \U3|BusWires[6]~71 (
// Equation(s):
// \U3|BusWires[6]~71_combout  = (\U3|BusWires[6]~70_combout ) # ((\U3|BusWires[6]~69_combout ) # ((\U3|Lout~0_combout  & \U3|reg_L|Q [6])))

	.dataa(\U3|BusWires[6]~71_DATAA_driver ),
	.datab(\U3|BusWires[6]~71_DATAB_driver ),
	.datac(\U3|BusWires[6]~71_DATAC_driver ),
	.datad(\U3|BusWires[6]~71_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[6]~71 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_2|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_2|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_2|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_2|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Selector19~0_combout ),
	.dataout(\U3|reg_2|Q[6]_ENA_driver ));

// Location: FF_X81_Y51_N17
dffeas \U3|reg_2|Q[6] (
	.clk(\U3|reg_2|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_2|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector17~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector17~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector17~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector17~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector17~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector17~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector17~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector18~0_combout ),
	.dataout(\U3|Selector17~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N24
cycloneive_lcell_comb \U3|Selector17~0 (
// Equation(s):
// \U3|Selector17~0_combout  = (!\U3|reg_IR|Q [5] & (!\U3|reg_IR|Q [3] & (!\U3|reg_IR|Q [4] & \U3|Selector18~0_combout )))

	.dataa(\U3|Selector17~0_DATAA_driver ),
	.datab(\U3|Selector17~0_DATAB_driver ),
	.datac(\U3|Selector17~0_DATAC_driver ),
	.datad(\U3|Selector17~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector17~0 .lut_mask = 16'h0100;
defparam \U3|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_0|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_0|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_0|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_0|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Selector17~0_combout ),
	.dataout(\U3|reg_0|Q[6]_ENA_driver ));

// Location: FF_X82_Y51_N3
dffeas \U3|reg_0|Q[6] (
	.clk(\U3|reg_0|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_0|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_0|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal0~3_DATAA_routing_wire_inst  (
	.datain(\U3|Selector16~1_combout ),
	.dataout(\U3|Equal0~3_DATAA_driver ));

cycloneive_routing_wire \U3|Equal0~3_DATAB_routing_wire_inst  (
	.datain(\U3|Equal0~2_combout ),
	.dataout(\U3|Equal0~3_DATAB_driver ));

cycloneive_routing_wire \U3|Equal0~3_DATAD_routing_wire_inst  (
	.datain(\U3|Selector15~2_combout ),
	.dataout(\U3|Equal0~3_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N0
cycloneive_lcell_comb \U3|Equal0~3 (
// Equation(s):
// \U3|Equal0~3_combout  = (!\U3|Selector16~1_combout  & (\U3|Equal0~2_combout  & !\U3|Selector15~2_combout ))

	.dataa(\U3|Equal0~3_DATAA_driver ),
	.datab(\U3|Equal0~3_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Equal0~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal0~3 .lut_mask = 16'h0044;
defparam \U3|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[6]~68_DATAA_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[6]~68_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[6]~68_DATAB_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[6]~68_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[6]~68_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [6]),
	.dataout(\U3|BusWires[6]~68_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[6]~68_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[6]~68_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N2
cycloneive_lcell_comb \U3|BusWires[6]~68 (
// Equation(s):
// \U3|BusWires[6]~68_combout  = (\U3|Equal0~0_combout  & (\U3|Selector9~8_combout  & (\U3|reg_0|Q [6] & \U3|Equal0~3_combout )))

	.dataa(\U3|BusWires[6]~68_DATAA_driver ),
	.datab(\U3|BusWires[6]~68_DATAB_driver ),
	.datac(\U3|BusWires[6]~68_DATAC_driver ),
	.datad(\U3|BusWires[6]~68_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[6]~68 .lut_mask = 16'h8000;
defparam \U3|BusWires[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[6]~72_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~71_combout ),
	.dataout(\U3|BusWires[6]~72_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[6]~72_DATAB_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[6]~72_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[6]~72_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [6]),
	.dataout(\U3|BusWires[6]~72_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[6]~72_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[6]~68_combout ),
	.dataout(\U3|BusWires[6]~72_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N2
cycloneive_lcell_comb \U3|BusWires[6]~72 (
// Equation(s):
// \U3|BusWires[6]~72_combout  = (\U3|BusWires[6]~71_combout ) # ((\U3|BusWires[6]~68_combout ) # ((\U3|Equal2~1_combout  & \U3|reg_2|Q [6])))

	.dataa(\U3|BusWires[6]~72_DATAA_driver ),
	.datab(\U3|BusWires[6]~72_DATAB_driver ),
	.datac(\U3|BusWires[6]~72_DATAC_driver ),
	.datad(\U3|BusWires[6]~72_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[6]~72 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_7|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_7|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_7|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_7|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Selector24~0_combout ),
	.dataout(\U3|reg_7|Q[6]_ENA_driver ));

// Location: FF_X82_Y53_N13
dffeas \U3|reg_7|Q[6] (
	.clk(\U3|reg_7|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_7|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_7|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_7|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_7|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_5|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_5|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_5|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_5|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_5|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Selector22~0_combout ),
	.dataout(\U3|reg_5|Q[6]_ENA_driver ));

// Location: FF_X82_Y53_N19
dffeas \U3|reg_5|Q[6] (
	.clk(\U3|reg_5|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_5|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[6]~66_DATAA_routing_wire_inst  (
	.datain(\U3|reg_7|Q [6]),
	.dataout(\U3|BusWires[6]~66_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[6]~66_DATAB_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[6]~66_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[6]~66_DATAC_routing_wire_inst  (
	.datain(\U3|reg_5|Q [6]),
	.dataout(\U3|BusWires[6]~66_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[6]~66_DATAD_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[6]~66_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N18
cycloneive_lcell_comb \U3|BusWires[6]~66 (
// Equation(s):
// \U3|BusWires[6]~66_combout  = (\U3|reg_7|Q [6] & ((\U3|Equal7~1_combout ) # ((\U3|Equal5~1_combout  & \U3|reg_5|Q [6])))) # (!\U3|reg_7|Q [6] & (\U3|Equal5~1_combout  & (\U3|reg_5|Q [6])))

	.dataa(\U3|BusWires[6]~66_DATAA_driver ),
	.datab(\U3|BusWires[6]~66_DATAB_driver ),
	.datac(\U3|BusWires[6]~66_DATAC_driver ),
	.datad(\U3|BusWires[6]~66_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[6]~66 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector18~1_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector18~1_DATAA_driver ));

cycloneive_routing_wire \U3|Selector18~1_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector18~1_DATAB_driver ));

cycloneive_routing_wire \U3|Selector18~1_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector18~1_DATAC_driver ));

cycloneive_routing_wire \U3|Selector18~1_DATAD_routing_wire_inst  (
	.datain(\U3|Selector18~0_combout ),
	.dataout(\U3|Selector18~1_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N22
cycloneive_lcell_comb \U3|Selector18~1 (
// Equation(s):
// \U3|Selector18~1_combout  = (!\U3|reg_IR|Q [5] & (\U3|reg_IR|Q [3] & (!\U3|reg_IR|Q [4] & \U3|Selector18~0_combout )))

	.dataa(\U3|Selector18~1_DATAA_driver ),
	.datab(\U3|Selector18~1_DATAB_driver ),
	.datac(\U3|Selector18~1_DATAC_driver ),
	.datad(\U3|Selector18~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector18~1 .lut_mask = 16'h0400;
defparam \U3|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_1|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_1|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_1|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_1|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Selector18~1_combout ),
	.dataout(\U3|reg_1|Q[6]_ENA_driver ));

// Location: FF_X80_Y51_N17
dffeas \U3|reg_1|Q[6] (
	.clk(\U3|reg_1|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_1|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal1~0_DATAA_routing_wire_inst  (
	.datain(\U3|Equal0~1_combout ),
	.dataout(\U3|Equal1~0_DATAA_driver ));

cycloneive_routing_wire \U3|Equal1~0_DATAB_routing_wire_inst  (
	.datain(\U3|Selector10~2_combout ),
	.dataout(\U3|Equal1~0_DATAB_driver ));

cycloneive_routing_wire \U3|Equal1~0_DATAC_routing_wire_inst  (
	.datain(\U3|Selector10~1_combout ),
	.dataout(\U3|Equal1~0_DATAC_driver ));

cycloneive_routing_wire \U3|Equal1~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector10~3_combout ),
	.dataout(\U3|Equal1~0_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N24
cycloneive_lcell_comb \U3|Equal1~0 (
// Equation(s):
// \U3|Equal1~0_combout  = (\U3|Equal0~1_combout  & ((\U3|Selector10~2_combout ) # ((\U3|Selector10~1_combout ) # (\U3|Selector10~3_combout ))))

	.dataa(\U3|Equal1~0_DATAA_driver ),
	.datab(\U3|Equal1~0_DATAB_driver ),
	.datac(\U3|Equal1~0_DATAC_driver ),
	.datad(\U3|Equal1~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal1~0 .lut_mask = 16'hAAA8;
defparam \U3|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal1~1_DATAC_routing_wire_inst  (
	.datain(\U3|Selector16~1_combout ),
	.dataout(\U3|Equal1~1_DATAC_driver ));

cycloneive_routing_wire \U3|Equal1~1_DATAD_routing_wire_inst  (
	.datain(\U3|Equal1~0_combout ),
	.dataout(\U3|Equal1~1_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N22
cycloneive_lcell_comb \U3|Equal1~1 (
// Equation(s):
// \U3|Equal1~1_combout  = (!\U3|Selector16~1_combout  & \U3|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Equal1~1_DATAC_driver ),
	.datad(\U3|Equal1~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal1~1 .lut_mask = 16'h0F00;
defparam \U3|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal1~2_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|Equal1~2_DATAA_driver ));

cycloneive_routing_wire \U3|Equal1~2_DATAB_routing_wire_inst  (
	.datain(\U3|Selector15~2_combout ),
	.dataout(\U3|Equal1~2_DATAB_driver ));

cycloneive_routing_wire \U3|Equal1~2_DATAC_routing_wire_inst  (
	.datain(\U3|Equal1~1_combout ),
	.dataout(\U3|Equal1~2_DATAC_driver ));

cycloneive_routing_wire \U3|Equal1~2_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|Equal1~2_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N4
cycloneive_lcell_comb \U3|Equal1~2 (
// Equation(s):
// \U3|Equal1~2_combout  = (!\U3|Selector9~8_combout  & (!\U3|Selector15~2_combout  & (\U3|Equal1~1_combout  & \U3|Equal0~0_combout )))

	.dataa(\U3|Equal1~2_DATAA_driver ),
	.datab(\U3|Equal1~2_DATAB_driver ),
	.datac(\U3|Equal1~2_DATAC_driver ),
	.datad(\U3|Equal1~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal1~2 .lut_mask = 16'h1000;
defparam \U3|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector20~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [4]),
	.dataout(\U3|Selector20~0_DATAA_driver ));

cycloneive_routing_wire \U3|Selector20~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [3]),
	.dataout(\U3|Selector20~0_DATAB_driver ));

cycloneive_routing_wire \U3|Selector20~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_IR|Q [5]),
	.dataout(\U3|Selector20~0_DATAC_driver ));

cycloneive_routing_wire \U3|Selector20~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector18~0_combout ),
	.dataout(\U3|Selector20~0_DATAD_driver ));

// Location: LCCOMB_X80_Y52_N8
cycloneive_lcell_comb \U3|Selector20~0 (
// Equation(s):
// \U3|Selector20~0_combout  = (\U3|reg_IR|Q [4] & (\U3|reg_IR|Q [3] & (!\U3|reg_IR|Q [5] & \U3|Selector18~0_combout )))

	.dataa(\U3|Selector20~0_DATAA_driver ),
	.datab(\U3|Selector20~0_DATAB_driver ),
	.datac(\U3|Selector20~0_DATAC_driver ),
	.datad(\U3|Selector20~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector20~0 .lut_mask = 16'h0800;
defparam \U3|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_3|Q[6]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_3|Q[6]_CLK_driver ));

cycloneive_routing_wire \U3|reg_3|Q[6]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_3|Q[6]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_3|Q[6]_ENA_routing_wire_inst  (
	.datain(\U3|Selector20~0_combout ),
	.dataout(\U3|reg_3|Q[6]_ENA_driver ));

// Location: FF_X81_Y51_N13
dffeas \U3|reg_3|Q[6] (
	.clk(\U3|reg_3|Q[6]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_3|Q[6]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[6]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[6] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal3~0_DATAB_routing_wire_inst  (
	.datain(\U3|Selector12~2_combout ),
	.dataout(\U3|Equal3~0_DATAB_driver ));

cycloneive_routing_wire \U3|Equal3~0_DATAD_routing_wire_inst  (
	.datain(\U3|Selector14~1_combout ),
	.dataout(\U3|Equal3~0_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N4
cycloneive_lcell_comb \U3|Equal3~0 (
// Equation(s):
// \U3|Equal3~0_combout  = (\U3|Selector12~2_combout  & !\U3|Selector14~1_combout )

	.dataa(gnd),
	.datab(\U3|Equal3~0_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Equal3~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal3~0 .lut_mask = 16'h00CC;
defparam \U3|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Equal3~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector13~4_combout ),
	.dataout(\U3|Equal3~1_DATAA_driver ));

cycloneive_routing_wire \U3|Equal3~1_DATAB_routing_wire_inst  (
	.datain(\U3|Selector11~3_combout ),
	.dataout(\U3|Equal3~1_DATAB_driver ));

cycloneive_routing_wire \U3|Equal3~1_DATAC_routing_wire_inst  (
	.datain(\U3|Equal3~0_combout ),
	.dataout(\U3|Equal3~1_DATAC_driver ));

cycloneive_routing_wire \U3|Equal3~1_DATAD_routing_wire_inst  (
	.datain(\U3|Equal2~0_combout ),
	.dataout(\U3|Equal3~1_DATAD_driver ));

// Location: LCCOMB_X81_Y52_N10
cycloneive_lcell_comb \U3|Equal3~1 (
// Equation(s):
// \U3|Equal3~1_combout  = (!\U3|Selector13~4_combout  & (!\U3|Selector11~3_combout  & (\U3|Equal3~0_combout  & \U3|Equal2~0_combout )))

	.dataa(\U3|Equal3~1_DATAA_driver ),
	.datab(\U3|Equal3~1_DATAB_driver ),
	.datac(\U3|Equal3~1_DATAC_driver ),
	.datad(\U3|Equal3~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Equal3~1 .lut_mask = 16'h1000;
defparam \U3|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[6]~64_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [6]),
	.dataout(\U3|BusWires[6]~64_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[6]~64_DATAB_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[6]~64_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[6]~64_DATAC_routing_wire_inst  (
	.datain(\U3|reg_3|Q [6]),
	.dataout(\U3|BusWires[6]~64_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[6]~64_DATAD_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[6]~64_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N12
cycloneive_lcell_comb \U3|BusWires[6]~64 (
// Equation(s):
// \U3|BusWires[6]~64_combout  = (\U3|reg_1|Q [6] & ((\U3|Equal1~2_combout ) # ((\U3|reg_3|Q [6] & \U3|Equal3~1_combout )))) # (!\U3|reg_1|Q [6] & (((\U3|reg_3|Q [6] & \U3|Equal3~1_combout ))))

	.dataa(\U3|BusWires[6]~64_DATAA_driver ),
	.datab(\U3|BusWires[6]~64_DATAB_driver ),
	.datac(\U3|BusWires[6]~64_DATAC_driver ),
	.datad(\U3|BusWires[6]~64_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[6]~64 .lut_mask = 16'hF888;
defparam \U3|BusWires[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~2_DATAA_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[0]~2_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~2_DATAB_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[0]~2_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~2_DATAC_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[0]~2_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~2_DATAD_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[0]~2_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N26
cycloneive_lcell_comb \U3|BusWires[0]~2 (
// Equation(s):
// \U3|BusWires[0]~2_combout  = (!\U3|Equal7~1_combout  & (!\U3|Equal1~2_combout  & (!\U3|Equal5~1_combout  & !\U3|Equal3~1_combout )))

	.dataa(\U3|BusWires[0]~2_DATAA_driver ),
	.datab(\U3|BusWires[0]~2_DATAB_driver ),
	.datac(\U3|BusWires[0]~2_DATAC_driver ),
	.datad(\U3|BusWires[0]~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~2 .lut_mask = 16'h0001;
defparam \U3|BusWires[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~3_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[0]~3_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~3_DATAB_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[0]~3_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~3_DATAC_routing_wire_inst  (
	.datain(\U3|Equal6~0_combout ),
	.dataout(\U3|BusWires[0]~3_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~3_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[0]~3_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N30
cycloneive_lcell_comb \U3|BusWires[0]~3 (
// Equation(s):
// \U3|BusWires[0]~3_combout  = ((\U3|Selector9~8_combout  & (!\U3|Equal0~3_combout )) # (!\U3|Selector9~8_combout  & ((!\U3|Equal6~0_combout )))) # (!\U3|Equal0~0_combout )

	.dataa(\U3|BusWires[0]~3_DATAA_driver ),
	.datab(\U3|BusWires[0]~3_DATAB_driver ),
	.datac(\U3|BusWires[0]~3_DATAC_driver ),
	.datad(\U3|BusWires[0]~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~3 .lut_mask = 16'h27FF;
defparam \U3|BusWires[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~0_combout ),
	.dataout(\U3|BusWires[0]~4_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~4_DATAB_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[0]~4_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~4_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~3_combout ),
	.dataout(\U3|BusWires[0]~4_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~4_DATAD_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[0]~4_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N20
cycloneive_lcell_comb \U3|BusWires[0]~4 (
// Equation(s):
// \U3|BusWires[0]~4_combout  = (\U3|BusWires[0]~0_combout  & (!\U3|Equal2~1_combout  & (\U3|BusWires[0]~3_combout  & !\U3|Equal4~1_combout )))

	.dataa(\U3|BusWires[0]~4_DATAA_driver ),
	.datab(\U3|BusWires[0]~4_DATAB_driver ),
	.datac(\U3|BusWires[0]~4_DATAC_driver ),
	.datad(\U3|BusWires[0]~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~4 .lut_mask = 16'h0020;
defparam \U3|BusWires[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[6]~65_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~64_combout ),
	.dataout(\U3|BusWires[6]~65_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[6]~65_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~2_combout ),
	.dataout(\U3|BusWires[6]~65_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[6]~65_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~4_combout ),
	.dataout(\U3|BusWires[6]~65_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[6]~65_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [6]),
	.dataout(\U3|BusWires[6]~65_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N10
cycloneive_lcell_comb \U3|BusWires[6]~65 (
// Equation(s):
// \U3|BusWires[6]~65_combout  = (\U3|BusWires[6]~64_combout ) # ((\U3|BusWires[0]~2_combout  & (\U3|BusWires[0]~4_combout  & \U4|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\U3|BusWires[6]~65_DATAA_driver ),
	.datab(\U3|BusWires[6]~65_DATAB_driver ),
	.datac(\U3|BusWires[6]~65_DATAC_driver ),
	.datad(\U3|BusWires[6]~65_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[6]~65 .lut_mask = 16'hEAAA;
defparam \U3|BusWires[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[6]~73_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~67_combout ),
	.dataout(\U3|BusWires[6]~73_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[6]~73_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[6]~72_combout ),
	.dataout(\U3|BusWires[6]~73_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[6]~73_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[6]~66_combout ),
	.dataout(\U3|BusWires[6]~73_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[6]~73_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[6]~65_combout ),
	.dataout(\U3|BusWires[6]~73_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N20
cycloneive_lcell_comb \U3|BusWires[6]~73 (
// Equation(s):
// \U3|BusWires[6]~73_combout  = (\U3|BusWires[6]~67_combout ) # ((\U3|BusWires[6]~72_combout ) # ((\U3|BusWires[6]~66_combout ) # (\U3|BusWires[6]~65_combout )))

	.dataa(\U3|BusWires[6]~73_DATAA_driver ),
	.datab(\U3|BusWires[6]~73_DATAB_driver ),
	.datac(\U3|BusWires[6]~73_DATAC_driver ),
	.datad(\U3|BusWires[6]~73_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[6]~73 .lut_mask = 16'hFFFE;
defparam \U3|BusWires[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|selnose[114]~3 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  = (!\U3|BusWires[7]~83_combout  & (!\U3|BusWires[8]~93_combout  & !\U3|BusWires[9]~103_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|selnose[114]~3 .lut_mask = 16'h0011;
defparam \U3|Div0|auto_generated|divider|divider|selnose[114]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|selnose[57]~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  = (!\U3|BusWires[4]~53_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & !\U3|BusWires[5]~63_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|selnose[57]~2 .lut_mask = 16'h0050;
defparam \U3|Div0|auto_generated|divider|divider|selnose[57]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_9~1_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_9~1_DATAA_driver ));

// Location: LCCOMB_X86_Y54_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_9~1_cout  = CARRY(!\U3|BusWires[0]~13_combout )

	.dataa(\U3|Div0|auto_generated|divider|divider|op_9~1_DATAA_driver ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|op_9~1_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 16'h0055;
defparam \U3|Div0|auto_generated|divider|divider|op_9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_9~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_9~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_9~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_9~1_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_9~2_CIN_driver ));

// Location: LCCOMB_X86_Y54_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_9~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_9~2_combout  = (\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|op_9~1_cout ) # (GND))) # (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|op_9~1_cout ))
// \U3|Div0|auto_generated|divider|divider|op_9~3  = CARRY((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_9~1_cout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|op_9~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_9~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_9~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_9~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_9~2 .lut_mask = 16'hC3CF;
defparam \U3|Div0|auto_generated|divider|divider|op_9~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_9~4_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_9~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_9~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_9~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_9~4_CIN_driver ));

// Location: LCCOMB_X86_Y54_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_9~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_9~4_combout  = (\U3|BusWires[2]~33_combout  & (!\U3|Div0|auto_generated|divider|divider|op_9~3  & VCC)) # (!\U3|BusWires[2]~33_combout  & (\U3|Div0|auto_generated|divider|divider|op_9~3  $ (GND)))
// \U3|Div0|auto_generated|divider|divider|op_9~5  = CARRY((!\U3|BusWires[2]~33_combout  & !\U3|Div0|auto_generated|divider|divider|op_9~3 ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|op_9~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_9~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_9~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_9~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_9~4 .lut_mask = 16'h3C03;
defparam \U3|Div0|auto_generated|divider|divider|op_9~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_9~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_9~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_9~6_CIN_driver ));

// Location: LCCOMB_X86_Y54_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_9~6_combout  = !\U3|Div0|auto_generated|divider|divider|op_9~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|op_9~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|op_9~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAD_driver ));

// Location: LCCOMB_X86_Y54_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[22]~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout  = (\U3|BusWires[0]~13_combout  & (!\U3|Div0|auto_generated|divider|divider|op_9~6_combout  & \U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[22]~16 .lut_mask = 16'h0A00;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[22]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_9~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAD_driver ));

// Location: LCCOMB_X86_Y54_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[24]~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout  = (!\U3|Div0|auto_generated|divider|divider|op_9~6_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout  & \U3|Div0|auto_generated|divider|divider|op_9~4_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[24]~14 .lut_mask = 16'h5000;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_9~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_9~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAD_driver ));

// Location: LCCOMB_X86_Y54_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[23]~15 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[23]~15_combout  = (!\U3|Div0|auto_generated|divider|divider|op_9~6_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout  & \U3|Div0|auto_generated|divider|divider|op_9~2_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[23]~15 .lut_mask = 16'h5000;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~1_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~1_DATAA_driver ));

// Location: LCCOMB_X86_Y54_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_10~1_cout  = CARRY(!\U3|BusWires[0]~13_combout )

	.dataa(\U3|Div0|auto_generated|divider|divider|op_10~1_DATAA_driver ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|op_10~1_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 16'h0055;
defparam \U3|Div0|auto_generated|divider|divider|op_10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~2_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~1_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~2_CIN_driver ));

// Location: LCCOMB_X86_Y54_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_10~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_10~2_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout  & ((\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|op_10~1_cout )) # (!\U3|BusWires[1]~23_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_10~1_cout  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout  & ((\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|op_10~1_cout ) # (GND))) # 
// (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|op_10~1_cout ))))
// \U3|Div0|auto_generated|divider|divider|op_10~3  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|op_10~1_cout )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_10~1_cout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_10~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_10~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_10~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_10~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_10~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_10~2 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|op_10~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~4_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~4_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~4_CIN_driver ));

// Location: LCCOMB_X86_Y54_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_10~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_10~4_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_combout  $ (\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|op_10~3 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_10~5  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_combout  & ((!\U3|Div0|auto_generated|divider|divider|op_10~3 ) # (!\U3|BusWires[2]~33_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_combout  & (!\U3|BusWires[2]~33_combout  & !\U3|Div0|auto_generated|divider|divider|op_10~3 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_10~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_10~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_10~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_10~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_10~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_10~4 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|op_10~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~6_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~6_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~6_CIN_driver ));

// Location: LCCOMB_X86_Y54_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_10~6_combout  = (\U3|BusWires[3]~43_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout  & (!\U3|Div0|auto_generated|divider|divider|op_10~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout  & ((\U3|Div0|auto_generated|divider|divider|op_10~5 ) # (GND))))) # (!\U3|BusWires[3]~43_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_10~5  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout  & (!\U3|Div0|auto_generated|divider|divider|op_10~5 ))))
// \U3|Div0|auto_generated|divider|divider|op_10~7  = CARRY((\U3|BusWires[3]~43_combout  & ((!\U3|Div0|auto_generated|divider|divider|op_10~5 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout ))) # (!\U3|BusWires[3]~43_combout  & 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout  & !\U3|Div0|auto_generated|divider|divider|op_10~5 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_10~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_10~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_10~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_10~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_10~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_10~6 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|op_10~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_10~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_10~8_CIN_driver ));

// Location: LCCOMB_X86_Y54_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_10~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_10~8_combout  = \U3|Div0|auto_generated|divider|divider|op_10~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|op_10~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_10~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_10~8 .lut_mask = 16'hF0F0;
defparam \U3|Div0|auto_generated|divider|divider|op_10~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[34]~19 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[34]~19_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & ((\U3|Div0|auto_generated|divider|divider|op_10~8_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_10~8_combout  & ((\U3|Div0|auto_generated|divider|divider|op_10~2_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[22]~16_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[34]~19 .lut_mask = 16'hCEC4;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[34]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[33]~20 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout  = (\U3|BusWires[0]~13_combout  & (!\U3|Div0|auto_generated|divider|divider|op_10~8_combout  & \U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[33]~20 .lut_mask = 16'h0C00;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[33]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~1_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~1_DATAB_driver ));

// Location: LCCOMB_X84_Y54_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_11~1_cout  = CARRY(!\U3|BusWires[0]~13_combout )

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|op_11~1_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|op_11~1_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_11~1 .lut_mask = 16'h0033;
defparam \U3|Div0|auto_generated|divider|divider|op_11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~2_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~1_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~2_CIN_driver ));

// Location: LCCOMB_X84_Y54_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_11~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_11~2_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout  & ((\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|op_11~1_cout )) # (!\U3|BusWires[1]~23_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_11~1_cout  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout  & ((\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|op_11~1_cout ) # (GND))) # 
// (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|op_11~1_cout ))))
// \U3|Div0|auto_generated|divider|divider|op_11~3  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|op_11~1_cout )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_11~1_cout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_11~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_11~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_11~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_11~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_11~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_11~2 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|op_11~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~4_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~4_CIN_driver ));

// Location: LCCOMB_X84_Y54_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_11~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_11~4_combout  = ((\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_combout  $ (\U3|Div0|auto_generated|divider|divider|op_11~3 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_11~5  = CARRY((\U3|BusWires[2]~33_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_combout  & !\U3|Div0|auto_generated|divider|divider|op_11~3 )) # (!\U3|BusWires[2]~33_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_11~3 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_11~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_11~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_11~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_11~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_11~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_11~4 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|op_11~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAD_driver ));

// Location: LCCOMB_X84_Y54_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[36]~17 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[36]~17_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & ((\U3|Div0|auto_generated|divider|divider|op_10~8_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_10~8_combout  & ((\U3|Div0|auto_generated|divider|divider|op_10~6_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[24]~14_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[36]~17 .lut_mask = 16'hAEA2;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[36]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_10~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[35]~18 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & ((\U3|Div0|auto_generated|divider|divider|op_10~8_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_10~8_combout  & ((\U3|Div0|auto_generated|divider|divider|op_10~4_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[23]~15_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[35]~18 .lut_mask = 16'hCEC4;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[35]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~6_CIN_driver ));

// Location: LCCOMB_X84_Y54_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_11~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_11~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|op_11~5 )) # (!\U3|BusWires[3]~43_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_11~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout  & ((\U3|BusWires[3]~43_combout  & ((\U3|Div0|auto_generated|divider|divider|op_11~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout 
//  & (!\U3|Div0|auto_generated|divider|divider|op_11~5 ))))
// \U3|Div0|auto_generated|divider|divider|op_11~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|op_11~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_11~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_11~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_11~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_11~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_11~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_11~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_11~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|op_11~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~8_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~8_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~8_CIN_driver ));

// Location: LCCOMB_X84_Y54_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_11~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_11~8_combout  = ((\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_combout  $ (\U3|Div0|auto_generated|divider|divider|op_11~7 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_11~9  = CARRY((\U3|BusWires[4]~53_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_combout  & !\U3|Div0|auto_generated|divider|divider|op_11~7 )) # (!\U3|BusWires[4]~53_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_11~7 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_11~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_11~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_11~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_11~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_11~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_11~8 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|op_11~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_11~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_11~10_CIN_driver ));

// Location: LCCOMB_X84_Y54_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_11~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_11~10_combout  = !\U3|Div0|auto_generated|divider|divider|op_11~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|op_11~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_11~10_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_11~10 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|op_11~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftRight0~5_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[46]~23 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout  = (\U3|ShiftRight0~5_combout  & ((\U3|Div0|auto_generated|divider|divider|op_11~10_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|op_11~10_combout  & (\U3|Div0|auto_generated|divider|divider|op_11~4_combout )))) # (!\U3|ShiftRight0~5_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[34]~19_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[46]~23 .lut_mask = 16'hF0D8;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[46]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftRight0~5_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[45]~24 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[45]~24_combout  = (\U3|ShiftRight0~5_combout  & ((\U3|Div0|auto_generated|divider|divider|op_11~10_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|op_11~10_combout  & (\U3|Div0|auto_generated|divider|divider|op_11~2_combout )))) # (!\U3|ShiftRight0~5_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[33]~20_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[45]~24 .lut_mask = 16'hF0D8;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[45]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[44]~25 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & (\U3|BusWires[0]~13_combout  & (!\U3|BusWires[5]~63_combout  & !\U3|Div0|auto_generated|divider|divider|op_11~10_combout 
// )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[44]~25 .lut_mask = 16'h0008;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[44]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~1_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~1_DATAB_driver ));

// Location: LCCOMB_X84_Y54_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_12~1_cout  = CARRY(!\U3|BusWires[0]~13_combout )

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|op_12~1_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|op_12~1_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_12~1 .lut_mask = 16'h0033;
defparam \U3|Div0|auto_generated|divider|divider|op_12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~2_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~2_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~1_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~2_CIN_driver ));

// Location: LCCOMB_X84_Y54_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_12~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_12~2_combout  = (\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout  & (!\U3|Div0|auto_generated|divider|divider|op_12~1_cout )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~1_cout ) # (GND))))) # (!\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_12~1_cout  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout  & (!\U3|Div0|auto_generated|divider|divider|op_12~1_cout ))))
// \U3|Div0|auto_generated|divider|divider|op_12~3  = CARRY((\U3|BusWires[1]~23_combout  & ((!\U3|Div0|auto_generated|divider|divider|op_12~1_cout ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout ))) # (!\U3|BusWires[1]~23_combout  & 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout  & !\U3|Div0|auto_generated|divider|divider|op_12~1_cout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_12~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_12~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_12~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_12~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_12~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_12~2 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|op_12~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~4_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~4_CIN_driver ));

// Location: LCCOMB_X84_Y54_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_12~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_12~4_combout  = ((\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_combout  $ (\U3|Div0|auto_generated|divider|divider|op_12~3 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_12~5  = CARRY((\U3|BusWires[2]~33_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_combout  & !\U3|Div0|auto_generated|divider|divider|op_12~3 )) # (!\U3|BusWires[2]~33_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_12~3 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_12~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_12~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_12~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_12~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_12~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_12~4 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|op_12~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~6_CIN_driver ));

// Location: LCCOMB_X84_Y54_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_12~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_12~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|op_12~5 )) # (!\U3|BusWires[3]~43_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_12~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout  & ((\U3|BusWires[3]~43_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout 
//  & (!\U3|Div0|auto_generated|divider|divider|op_12~5 ))))
// \U3|Div0|auto_generated|divider|divider|op_12~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|op_12~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_12~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_12~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_12~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_12~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_12~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_12~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_12~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|op_12~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~5_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAD_driver ));

// Location: LCCOMB_X84_Y54_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[47]~22 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[47]~22_combout  = (\U3|ShiftRight0~5_combout  & ((\U3|Div0|auto_generated|divider|divider|op_11~10_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|op_11~10_combout  & (\U3|Div0|auto_generated|divider|divider|op_11~6_combout )))) # (!\U3|ShiftRight0~5_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[35]~18_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[47]~22 .lut_mask = 16'hFB08;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[47]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~8_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~8_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~8_CIN_driver ));

// Location: LCCOMB_X84_Y54_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_12~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_12~8_combout  = ((\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_combout  $ (\U3|Div0|auto_generated|divider|divider|op_12~7 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_12~9  = CARRY((\U3|BusWires[4]~53_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_combout  & !\U3|Div0|auto_generated|divider|divider|op_12~7 )) # (!\U3|BusWires[4]~53_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_12~7 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_12~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_12~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_12~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_12~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_12~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_12~8 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|op_12~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~10_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~10_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~10_CIN_driver ));

// Location: LCCOMB_X84_Y54_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_12~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_12~10_combout  = (\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout  & (!\U3|Div0|auto_generated|divider|divider|op_12~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~9 ) # (GND))))) # (!\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_12~9  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout  & (!\U3|Div0|auto_generated|divider|divider|op_12~9 ))))
// \U3|Div0|auto_generated|divider|divider|op_12~11  = CARRY((\U3|BusWires[5]~63_combout  & ((!\U3|Div0|auto_generated|divider|divider|op_12~9 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout ))) # (!\U3|BusWires[5]~63_combout  & 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout  & !\U3|Div0|auto_generated|divider|divider|op_12~9 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_12~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_12~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_12~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_12~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_12~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_12~10 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|op_12~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_12~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_12~12_CIN_driver ));

// Location: LCCOMB_X84_Y54_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_12~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_12~12_combout  = \U3|Div0|auto_generated|divider|divider|op_12~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|op_12~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_12~12_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_12~12 .lut_mask = 16'hF0F0;
defparam \U3|Div0|auto_generated|divider|divider|op_12~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAD_driver ));

// Location: LCCOMB_X83_Y54_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[58]~28 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[58]~28_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~12_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_12~12_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~6_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[46]~23_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[58]~28 .lut_mask = 16'hAAE2;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[58]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAD_driver ));

// Location: LCCOMB_X83_Y54_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[57]~29 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~12_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_12~12_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~4_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[45]~24_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[57]~29 .lut_mask = 16'hAAE2;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[57]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAD_driver ));

// Location: LCCOMB_X83_Y54_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[56]~30 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[56]~30_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~12_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_12~12_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~2_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[44]~25_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[56]~30 .lut_mask = 16'hAAE2;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[56]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAD_driver ));

// Location: LCCOMB_X85_Y54_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[55]~31 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout  = (\U3|BusWires[0]~13_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & !\U3|Div0|auto_generated|divider|divider|op_12~12_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[55]~31 .lut_mask = 16'h00C0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[55]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~1_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~1_DATAB_driver ));

// Location: LCCOMB_X83_Y54_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_13~1 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_13~1_cout  = CARRY(!\U3|BusWires[0]~13_combout )

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|op_13~1_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|op_13~1_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_13~1 .lut_mask = 16'h0033;
defparam \U3|Div0|auto_generated|divider|divider|op_13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~2_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~1_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~2_CIN_driver ));

// Location: LCCOMB_X83_Y54_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_13~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_13~2_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout  & ((\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|op_13~1_cout )) # (!\U3|BusWires[1]~23_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_13~1_cout  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout  & ((\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~1_cout ) # (GND))) # 
// (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|op_13~1_cout ))))
// \U3|Div0|auto_generated|divider|divider|op_13~3  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|op_13~1_cout )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_13~1_cout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_13~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_13~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_13~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_13~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_13~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_13~2 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|op_13~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~4_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~4_CIN_driver ));

// Location: LCCOMB_X83_Y54_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_13~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_13~4_combout  = ((\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_combout  $ (\U3|Div0|auto_generated|divider|divider|op_13~3 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_13~5  = CARRY((\U3|BusWires[2]~33_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_combout  & !\U3|Div0|auto_generated|divider|divider|op_13~3 )) # (!\U3|BusWires[2]~33_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_13~3 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_13~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_13~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_13~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_13~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_13~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_13~4 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|op_13~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~6_CIN_driver ));

// Location: LCCOMB_X83_Y54_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_13~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_13~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|op_13~5 )) # (!\U3|BusWires[3]~43_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_13~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout  & ((\U3|BusWires[3]~43_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout 
//  & (!\U3|Div0|auto_generated|divider|divider|op_13~5 ))))
// \U3|Div0|auto_generated|divider|divider|op_13~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|op_13~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_13~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_13~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_13~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_13~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_13~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_13~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_13~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|op_13~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~8_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~8_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~8_CIN_driver ));

// Location: LCCOMB_X83_Y54_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_13~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_13~8_combout  = ((\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_combout  $ (\U3|Div0|auto_generated|divider|divider|op_13~7 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_13~9  = CARRY((\U3|BusWires[4]~53_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_combout  & !\U3|Div0|auto_generated|divider|divider|op_13~7 )) # (!\U3|BusWires[4]~53_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_13~7 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_13~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_13~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_13~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_13~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_13~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_13~8 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|op_13~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAD_driver ));

// Location: LCCOMB_X83_Y54_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[59]~27 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~12_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_12~12_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~8_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[47]~22_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[59]~27 .lut_mask = 16'hCCE4;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[59]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~10_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~10_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~10_CIN_driver ));

// Location: LCCOMB_X83_Y54_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_13~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_13~10_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout  & ((\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|op_13~9 )) # (!\U3|BusWires[5]~63_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_13~9  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout  & ((\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~9 ) # (GND))) # (!\U3|BusWires[5]~63_combout 
//  & (!\U3|Div0|auto_generated|divider|divider|op_13~9 ))))
// \U3|Div0|auto_generated|divider|divider|op_13~11  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout  & (\U3|BusWires[5]~63_combout  & !\U3|Div0|auto_generated|divider|divider|op_13~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout  & ((\U3|BusWires[5]~63_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_13~9 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_13~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_13~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_13~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_13~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_13~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_13~10 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|op_13~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~12_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~12_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~12_CIN_driver ));

// Location: LCCOMB_X83_Y54_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_13~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_13~12_combout  = ((\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_combout  $ (\U3|Div0|auto_generated|divider|divider|op_13~11 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_13~13  = CARRY((\U3|BusWires[6]~73_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_combout  & !\U3|Div0|auto_generated|divider|divider|op_13~11 )) # (!\U3|BusWires[6]~73_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_13~11 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_13~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_13~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_13~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_13~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_13~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_13~12 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|op_13~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_13~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_13~14_CIN_driver ));

// Location: LCCOMB_X83_Y54_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_13~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_13~14_combout  = !\U3|Div0|auto_generated|divider|divider|op_13~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|op_13~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_13~14_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_13~14 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|op_13~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAD_driver ));

// Location: LCCOMB_X82_Y54_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[70]~34 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~8_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[58]~28_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[70]~34 .lut_mask = 16'hCCE4;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[70]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[133]~4_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|selnose[133]~4_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|selnose[133]~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  = (!\U3|BusWires[9]~103_combout  & !\U3|BusWires[8]~93_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|selnose[133]~4 .lut_mask = 16'h000F;
defparam \U3|Div0|auto_generated|divider|divider|selnose[133]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAD_driver ));

// Location: LCCOMB_X83_Y54_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[69]~35 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[69]~35_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout ))) # (!\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & (\U3|Div0|auto_generated|divider|divider|op_13~6_combout )))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[57]~29_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[69]~35 .lut_mask = 16'hF0B8;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[69]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAD_driver ));

// Location: LCCOMB_X82_Y54_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[68]~36 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~4_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[56]~30_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[68]~36 .lut_mask = 16'hCCE4;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[68]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAD_driver ));

// Location: LCCOMB_X82_Y54_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[67]~37 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[67]~37_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout ))) # (!\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & (\U3|Div0|auto_generated|divider|divider|op_13~2_combout )))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[55]~31_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[67]~37 .lut_mask = 16'hCCAC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[67]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[66]~38 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & (\U3|BusWires[0]~13_combout  & !\U3|Div0|auto_generated|divider|divider|op_13~14_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[66]~38 .lut_mask = 16'h00C0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[66]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~1_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~1_DATAB_driver ));

// Location: LCCOMB_X82_Y54_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_14~1_cout  = CARRY(!\U3|BusWires[0]~13_combout )

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|op_14~1_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|op_14~1_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_14~1 .lut_mask = 16'h0033;
defparam \U3|Div0|auto_generated|divider|divider|op_14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~2_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~1_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~2_CIN_driver ));

// Location: LCCOMB_X82_Y54_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_14~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_14~2_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout  & ((\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|op_14~1_cout )) # (!\U3|BusWires[1]~23_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_14~1_cout  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout  & ((\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~1_cout ) # (GND))) # 
// (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|op_14~1_cout ))))
// \U3|Div0|auto_generated|divider|divider|op_14~3  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|op_14~1_cout )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_14~1_cout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_14~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_14~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_14~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_14~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_14~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_14~2 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|op_14~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~4_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~4_CIN_driver ));

// Location: LCCOMB_X82_Y54_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_14~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_14~4_combout  = ((\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_combout  $ (\U3|Div0|auto_generated|divider|divider|op_14~3 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_14~5  = CARRY((\U3|BusWires[2]~33_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_combout  & !\U3|Div0|auto_generated|divider|divider|op_14~3 )) # (!\U3|BusWires[2]~33_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_combout ) # (!\U3|Div0|auto_generated|divider|divider|op_14~3 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_14~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_14~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_14~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_14~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_14~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_14~4 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|op_14~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~6_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~6_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~6_CIN_driver ));

// Location: LCCOMB_X82_Y54_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_14~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_14~6_combout  = (\U3|BusWires[3]~43_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout  & (!\U3|Div0|auto_generated|divider|divider|op_14~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~5 ) # (GND))))) # (!\U3|BusWires[3]~43_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_14~5  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout  & (!\U3|Div0|auto_generated|divider|divider|op_14~5 ))))
// \U3|Div0|auto_generated|divider|divider|op_14~7  = CARRY((\U3|BusWires[3]~43_combout  & ((!\U3|Div0|auto_generated|divider|divider|op_14~5 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout ))) # (!\U3|BusWires[3]~43_combout  & 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout  & !\U3|Div0|auto_generated|divider|divider|op_14~5 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_14~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_14~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_14~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_14~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_14~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_14~6 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|op_14~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~8_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~8_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~8_CIN_driver ));

// Location: LCCOMB_X82_Y54_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_14~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_14~8_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_combout  $ (\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|op_14~7 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_14~9  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_combout  & ((!\U3|Div0|auto_generated|divider|divider|op_14~7 ) # (!\U3|BusWires[4]~53_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_combout  & (!\U3|BusWires[4]~53_combout  & !\U3|Div0|auto_generated|divider|divider|op_14~7 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_14~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_14~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_14~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_14~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_14~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_14~8 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|op_14~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~10_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~10_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~10_CIN_driver ));

// Location: LCCOMB_X82_Y54_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_14~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_14~10_combout  = (\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout  & (!\U3|Div0|auto_generated|divider|divider|op_14~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~9 ) # (GND))))) # (!\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_14~9  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout  & (!\U3|Div0|auto_generated|divider|divider|op_14~9 ))))
// \U3|Div0|auto_generated|divider|divider|op_14~11  = CARRY((\U3|BusWires[5]~63_combout  & ((!\U3|Div0|auto_generated|divider|divider|op_14~9 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout ))) # (!\U3|BusWires[5]~63_combout  & 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout  & !\U3|Div0|auto_generated|divider|divider|op_14~9 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_14~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_14~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_14~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_14~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_14~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_14~10 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|op_14~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAD_driver ));

// Location: LCCOMB_X83_Y54_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[71]~33 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[71]~33_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout ))) # (!\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & (\U3|Div0|auto_generated|divider|divider|op_13~10_combout )))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[59]~27_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[71]~33 .lut_mask = 16'hF0D8;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[71]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~12_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~12_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~12_CIN_driver ));

// Location: LCCOMB_X82_Y54_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_14~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_14~12_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_combout  $ (\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|op_14~11 )))) # (GND)
// \U3|Div0|auto_generated|divider|divider|op_14~13  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_combout  & ((!\U3|Div0|auto_generated|divider|divider|op_14~11 ) # (!\U3|BusWires[6]~73_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_combout  & (!\U3|BusWires[6]~73_combout  & !\U3|Div0|auto_generated|divider|divider|op_14~11 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_14~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_14~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_14~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_14~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_14~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_14~12 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|op_14~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~14_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~14_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~14_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~14_CIN_driver ));

// Location: LCCOMB_X82_Y54_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_14~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_14~14_combout  = (\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout  & (!\U3|Div0|auto_generated|divider|divider|op_14~13 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~13 ) # (GND))))) # (!\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout  & 
// (\U3|Div0|auto_generated|divider|divider|op_14~13  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout  & (!\U3|Div0|auto_generated|divider|divider|op_14~13 ))))
// \U3|Div0|auto_generated|divider|divider|op_14~15  = CARRY((\U3|BusWires[7]~83_combout  & ((!\U3|Div0|auto_generated|divider|divider|op_14~13 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout ))) # (!\U3|BusWires[7]~83_combout  & 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout  & !\U3|Div0|auto_generated|divider|divider|op_14~13 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|op_14~14_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|op_14~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|op_14~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_14~14_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|op_14~15 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_14~14 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|op_14~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|op_14~16_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~15 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|op_14~16_CIN_driver ));

// Location: LCCOMB_X82_Y54_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|op_14~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|op_14~16_combout  = \U3|Div0|auto_generated|divider|divider|op_14~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|op_14~16_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|op_14~16_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|op_14~16 .lut_mask = 16'hF0F0;
defparam \U3|Div0|auto_generated|divider|divider|op_14~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAD_driver ));

// Location: LCCOMB_X83_Y56_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[82]~42 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[82]~42_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~10_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[70]~34_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[82]~42 .lut_mask = 16'hAAE2;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[82]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAD_driver ));

// Location: LCCOMB_X83_Y56_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[81]~43 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~8_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[69]~35_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[81]~43 .lut_mask = 16'hAAE2;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[81]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[80]~44 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[80]~44_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout ))) # (!\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & (\U3|Div0|auto_generated|divider|divider|op_14~6_combout )))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[68]~36_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[80]~44 .lut_mask = 16'hCCAC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[80]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[79]~45 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~4_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[67]~37_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[79]~45 .lut_mask = 16'hCCE4;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[79]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[78]~46 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[78]~46_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout ))) # (!\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & (\U3|Div0|auto_generated|divider|divider|op_14~2_combout )))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[66]~38_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[78]~46 .lut_mask = 16'hF0B8;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[78]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[77]~39 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout  = (!\U3|BusWires[9]~103_combout  & (!\U3|BusWires[8]~93_combout  & (\U3|BusWires[0]~13_combout  & !\U3|Div0|auto_generated|divider|divider|op_14~16_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[77]~39 .lut_mask = 16'h0010;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[77]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_D|Q[9]~_Duplicate_1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_D|Q[9]~_Duplicate_1_CLK_driver ));

cycloneive_routing_wire \U3|reg_D|Q[9]~_Duplicate_1_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_D|Q[9]~_Duplicate_1_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_D|Q[9]~_Duplicate_1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|reg_D|Q[9]~_Duplicate_1_ENA_driver ));

// Location: FF_X83_Y56_N5
dffeas \U3|reg_D|Q[9]~_Duplicate_1 (
	.clk(\U3|reg_D|Q[9]~_Duplicate_1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_D|Q[9]~_Duplicate_1_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_D|Q[9]~_Duplicate_1_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_D|Q[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_D|Q[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \U3|reg_D|Q[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[9]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_DATAB_driver ));

// Location: LCCOMB_X83_Y56_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_D|Q[9]~_Duplicate_1_q  $ (VCC))) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_D|Q[9]~_Duplicate_1_q ) # (GND)))
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  = CARRY((\U3|reg_D|Q[9]~_Duplicate_1_q ) # (!\U3|BusWires[0]~13_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_CIN_driver ));

// Location: LCCOMB_X83_Y56_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout  & ((\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # 
// (!\U3|BusWires[1]~23_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout  & ((\U3|BusWires[1]~23_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ) # (GND))) # (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_CIN_driver ));

// Location: LCCOMB_X83_Y56_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_combout  $ (\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 ) # (!\U3|BusWires[2]~33_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_combout  & (!\U3|BusWires[2]~33_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_CIN_driver ));

// Location: LCCOMB_X83_Y56_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) # 
// (!\U3|BusWires[3]~43_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout  & ((\U3|BusWires[3]~43_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_CIN_driver ));

// Location: LCCOMB_X83_Y56_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout  = ((\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  = CARRY((\U3|BusWires[4]~53_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 )) # 
// (!\U3|BusWires[4]~53_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_CIN_driver ));

// Location: LCCOMB_X83_Y56_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout  = (\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # (GND))))) # (!\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout  & 
// (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11  = CARRY((\U3|BusWires[5]~63_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout ))) # 
// (!\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_CIN_driver ));

// Location: LCCOMB_X83_Y56_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_combout  $ (\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 ) # (!\U3|BusWires[6]~73_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_combout  & (!\U3|BusWires[6]~73_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAD_driver ));

// Location: LCCOMB_X83_Y56_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[83]~41 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout  = (\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_combout )))) # 
// (!\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & ((\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~12_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[71]~33_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[83]~41 .lut_mask = 16'hF4B0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[83]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_CIN_driver ));

// Location: LCCOMB_X83_Y56_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout  = (\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (GND))))) # (!\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout  & 
// (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15  = CARRY((\U3|BusWires[7]~83_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout ))) # 
// (!\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_CIN_driver ));

// Location: LCCOMB_X83_Y56_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_combout  $ (\U3|BusWires[8]~93_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 ) # (!\U3|BusWires[8]~93_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_combout  & (!\U3|BusWires[8]~93_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_CIN_driver ));

// Location: LCCOMB_X83_Y56_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  = !\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAD_driver ));

// Location: LCCOMB_X82_Y56_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[94]~51 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[94]~51_combout  = (\U3|BusWires[9]~103_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_combout )))) # (!\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[82]~42_combout ))) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[94]~51 .lut_mask = 16'hF0E4;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[94]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAD_driver ));

// Location: LCCOMB_X82_Y56_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[93]~52 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[93]~52_combout  = (\U3|BusWires[9]~103_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout )) # (!\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[81]~43_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[93]~52 .lut_mask = 16'hCCD8;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[93]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[92]~53 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[92]~53_combout  = (\U3|BusWires[9]~103_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_combout )) # (!\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[80]~44_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[92]~53 .lut_mask = 16'hAAB8;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[92]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[91]~54 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[91]~54_combout  = (\U3|BusWires[9]~103_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout )) # (!\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[79]~45_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[91]~54 .lut_mask = 16'hAAB8;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[91]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[90]~55 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[90]~55_combout  = (\U3|BusWires[9]~103_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_combout )) # (!\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[78]~46_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[90]~55 .lut_mask = 16'hCCD8;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[90]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[89]~47 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[89]~47_combout  = (\U3|BusWires[9]~103_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout )) # (!\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[77]~39_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[89]~47 .lut_mask = 16'hCCD8;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[89]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[9]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAD_driver ));

// Location: LCCOMB_X82_Y56_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[88]~48 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout  = (\U3|BusWires[9]~103_combout  & (((\U3|reg_D|Q[9]~_Duplicate_1_q )))) # (!\U3|BusWires[9]~103_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// ((\U3|reg_D|Q[9]~_Duplicate_1_q ))) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[88]~48 .lut_mask = 16'hCCCA;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[88]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_D|Q[8]~_Duplicate_1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_D|Q[8]~_Duplicate_1_CLK_driver ));

cycloneive_routing_wire \U3|reg_D|Q[8]~_Duplicate_1_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_D|Q[8]~_Duplicate_1_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_D|Q[8]~_Duplicate_1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|reg_D|Q[8]~_Duplicate_1_ENA_driver ));

// Location: FF_X82_Y56_N5
dffeas \U3|reg_D|Q[8]~_Duplicate_1 (
	.clk(\U3|reg_D|Q[8]~_Duplicate_1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_D|Q[8]~_Duplicate_1_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_D|Q[8]~_Duplicate_1_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_D|Q[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_D|Q[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \U3|reg_D|Q[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[8]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_DATAB_driver ));

// Location: LCCOMB_X82_Y56_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_D|Q[8]~_Duplicate_1_q  $ (VCC))) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_D|Q[8]~_Duplicate_1_q ) # (GND)))
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  = CARRY((\U3|reg_D|Q[8]~_Duplicate_1_q ) # (!\U3|BusWires[0]~13_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_CIN_driver ));

// Location: LCCOMB_X82_Y56_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (GND))))) # (!\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout  & 
// (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\U3|BusWires[1]~23_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout ))) # 
// (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_CIN_driver ));

// Location: LCCOMB_X82_Y56_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_combout  $ (\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ) # (!\U3|BusWires[2]~33_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_combout  & (!\U3|BusWires[2]~33_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_CIN_driver ));

// Location: LCCOMB_X82_Y56_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # 
// (!\U3|BusWires[3]~43_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_combout  & ((\U3|BusWires[3]~43_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_CIN_driver ));

// Location: LCCOMB_X82_Y56_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_combout  $ (\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ) # (!\U3|BusWires[4]~53_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_combout  & (!\U3|BusWires[4]~53_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_CIN_driver ));

// Location: LCCOMB_X82_Y56_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_combout  & ((\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # 
// (!\U3|BusWires[5]~63_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_combout  & ((\U3|BusWires[5]~63_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ) # (GND))) # (!\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_combout  & (\U3|BusWires[5]~63_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_combout  & ((\U3|BusWires[5]~63_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_CIN_driver ));

// Location: LCCOMB_X82_Y56_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_combout  $ (\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 ) # (!\U3|BusWires[6]~73_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_combout  & (!\U3|BusWires[6]~73_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_CIN_driver ));

// Location: LCCOMB_X82_Y56_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_combout  & ((\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # 
// (!\U3|BusWires[7]~83_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_combout  & ((\U3|BusWires[7]~83_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ) # (GND))) # (!\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_combout  & (\U3|BusWires[7]~83_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_combout  & ((\U3|BusWires[7]~83_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAD_driver ));

// Location: LCCOMB_X82_Y56_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[106]~62 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[94]~51_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[106]~62 .lut_mask = 16'hF0CC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[106]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAD_driver ));

// Location: LCCOMB_X83_Y56_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[95]~50 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout  = (\U3|BusWires[9]~103_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout )))) # (!\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[83]~41_combout ))) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[95]~50 .lut_mask = 16'hF0E4;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[95]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_CIN_driver ));

// Location: LCCOMB_X82_Y56_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout  $ (\U3|BusWires[8]~93_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 ) # (!\U3|BusWires[8]~93_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout  & (!\U3|BusWires[8]~93_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_CIN_driver ));

// Location: LCCOMB_X82_Y56_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_combout  & ((\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )) # 
// (!\U3|BusWires[9]~103_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_combout  & ((\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ) # (GND))) # (!\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_combout  & (\U3|BusWires[9]~103_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_combout  & ((\U3|BusWires[9]~103_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[108]~60_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[108]~60_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[108]~60_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[108]~60_DATAD_driver ));

// Location: LCCOMB_X82_Y56_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[108]~60 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[108]~60_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[108]~60_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[108]~60_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[108]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[108]~60 .lut_mask = 16'h00F0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[108]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[108]~59_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[108]~59_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[108]~59_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[108]~59_DATAD_driver ));

// Location: LCCOMB_X81_Y56_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[108]~59 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[108]~59_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_combout  & \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout )

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[108]~59_DATAA_driver ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[108]~59_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[108]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[108]~59 .lut_mask = 16'hAA00;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[108]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAD_driver ));

// Location: LCCOMB_X81_Y56_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[107]~61 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[107]~61_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[107]~61 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[107]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAD_driver ));

// Location: LCCOMB_X81_Y56_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[105]~63 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[93]~52_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[105]~63 .lut_mask = 16'hF3C0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[105]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[104]~64 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[104]~64_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[92]~53_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[104]~64 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[104]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[103]~65 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[91]~54_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[103]~65 .lut_mask = 16'hAFA0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[103]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[102]~66 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[102]~66_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[90]~55_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[102]~66 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[102]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[101]~56 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[89]~47_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[101]~56 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[101]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[100]~57 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[100]~57_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[88]~48_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[100]~57 .lut_mask = 16'hAACC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[100]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAC_routing_wire_inst  (
	.datain(\U3|reg_D|Q[8]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[99]~58 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[99]~58_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\U3|reg_D|Q[8]~_Duplicate_1_q ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[99]~58 .lut_mask = 16'hF0CC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[99]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_D|Q[7]~_Duplicate_1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_D|Q[7]~_Duplicate_1_CLK_driver ));

cycloneive_routing_wire \U3|reg_D|Q[7]~_Duplicate_1_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_D|Q[7]~_Duplicate_1_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_D|Q[7]~_Duplicate_1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|reg_D|Q[7]~_Duplicate_1_ENA_driver ));

// Location: FF_X81_Y56_N7
dffeas \U3|reg_D|Q[7]~_Duplicate_1 (
	.clk(\U3|reg_D|Q[7]~_Duplicate_1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_D|Q[7]~_Duplicate_1_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_D|Q[7]~_Duplicate_1_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_D|Q[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_D|Q[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \U3|reg_D|Q[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_D|Q[7]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_DATAB_driver ));

// Location: LCCOMB_X81_Y56_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout  = (\U3|reg_D|Q[7]~_Duplicate_1_q  & ((GND) # (!\U3|BusWires[0]~13_combout ))) # (!\U3|reg_D|Q[7]~_Duplicate_1_q  & (\U3|BusWires[0]~13_combout  $ (GND)))
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  = CARRY((\U3|reg_D|Q[7]~_Duplicate_1_q ) # (!\U3|BusWires[0]~13_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_CIN_driver ));

// Location: LCCOMB_X81_Y56_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_combout  & ((\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # 
// (!\U3|BusWires[1]~23_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_combout  & ((\U3|BusWires[1]~23_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ) # (GND))) # (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_CIN_driver ));

// Location: LCCOMB_X81_Y56_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout  = ((\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  = CARRY((\U3|BusWires[2]~33_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 )) # 
// (!\U3|BusWires[2]~33_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_CIN_driver ));

// Location: LCCOMB_X81_Y56_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout  = (\U3|BusWires[3]~43_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # (GND))))) # (!\U3|BusWires[3]~43_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout  
// & (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7  = CARRY((\U3|BusWires[3]~43_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout ))) # 
// (!\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_CIN_driver ));

// Location: LCCOMB_X81_Y56_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout  = ((\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  = CARRY((\U3|BusWires[4]~53_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 )) # 
// (!\U3|BusWires[4]~53_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_CIN_driver ));

// Location: LCCOMB_X81_Y56_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # (GND))))) # (!\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout  
// & (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11  = CARRY((\U3|BusWires[5]~63_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout ))) # 
// (!\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_CIN_driver ));

// Location: LCCOMB_X81_Y56_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout  = ((\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  = CARRY((\U3|BusWires[6]~73_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 )) # 
// (!\U3|BusWires[6]~73_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_CIN_driver ));

// Location: LCCOMB_X81_Y56_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout  = (\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # (GND))))) # (!\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout  
// & (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15  = CARRY((\U3|BusWires[7]~83_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout ))) # 
// (!\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_CIN_driver ));

// Location: LCCOMB_X81_Y56_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout  $ (\U3|BusWires[8]~93_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 ) # (!\U3|BusWires[8]~93_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout  & (!\U3|BusWires[8]~93_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_CIN_driver ));

// Location: LCCOMB_X81_Y56_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_combout  & ((\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )) # 
// (!\U3|BusWires[9]~103_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_combout  & ((\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ) # (GND))) # (!\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_combout  & (\U3|BusWires[9]~103_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[107]~61_combout  & ((\U3|BusWires[9]~103_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[108]~60_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[108]~59_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_CIN_driver ));

// Location: LCCOMB_X81_Y56_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[108]~60_combout ) # ((\U3|Div0|auto_generated|divider|divider|StageOut[108]~59_combout ) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 .lut_mask = 16'h00EF;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_CIN_driver ));

// Location: LCCOMB_X81_Y56_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  = !\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAD_driver ));

// Location: LCCOMB_X81_Y55_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[118]~72 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[118]~72_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[118]~72 .lut_mask = 16'hCFC0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[118]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAD_driver ));

// Location: LCCOMB_X81_Y56_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[117]~73 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[105]~63_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[117]~73 .lut_mask = 16'hF0CC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[117]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAD_driver ));

// Location: LCCOMB_X81_Y55_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[116]~74 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[104]~64_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[116]~74 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[116]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[115]~75 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[115]~75_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[103]~65_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[115]~75 .lut_mask = 16'hF0CC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[115]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[114]~76 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[114]~76_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[102]~66_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[114]~76 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[114]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[113]~67 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[113]~67_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[101]~56_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[113]~67 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[113]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[112]~68 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[112]~68_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[100]~57_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[112]~68 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[112]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[111]~69 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[111]~69_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[99]~58_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[111]~69 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[111]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAC_routing_wire_inst  (
	.datain(\U3|reg_D|Q[7]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[110]~70 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[110]~70_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|reg_D|Q[7]~_Duplicate_1_q ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[110]~70 .lut_mask = 16'hF0CC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[110]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_D|Q[6]~_Duplicate_1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_D|Q[6]~_Duplicate_1_CLK_driver ));

cycloneive_routing_wire \U3|reg_D|Q[6]~_Duplicate_1_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|reg_D|Q[6]~_Duplicate_1_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_D|Q[6]~_Duplicate_1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|reg_D|Q[6]~_Duplicate_1_ENA_driver ));

// Location: FF_X81_Y55_N9
dffeas \U3|reg_D|Q[6]~_Duplicate_1 (
	.clk(\U3|reg_D|Q[6]~_Duplicate_1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_D|Q[6]~_Duplicate_1_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_D|Q[6]~_Duplicate_1_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_D|Q[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_D|Q[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \U3|reg_D|Q[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[6]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_DATAB_driver ));

// Location: LCCOMB_X81_Y55_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_D|Q[6]~_Duplicate_1_q  $ (VCC))) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_D|Q[6]~_Duplicate_1_q ) # (GND)))
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  = CARRY((\U3|reg_D|Q[6]~_Duplicate_1_q ) # (!\U3|BusWires[0]~13_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_CIN_driver ));

// Location: LCCOMB_X81_Y55_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_combout  & ((\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # 
// (!\U3|BusWires[1]~23_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_combout  & ((\U3|BusWires[1]~23_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ) # (GND))) # (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_CIN_driver ));

// Location: LCCOMB_X81_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout  = ((\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  = CARRY((\U3|BusWires[2]~33_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 )) # 
// (!\U3|BusWires[2]~33_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_CIN_driver ));

// Location: LCCOMB_X81_Y55_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # 
// (!\U3|BusWires[3]~43_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_combout  & ((\U3|BusWires[3]~43_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_CIN_driver ));

// Location: LCCOMB_X81_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_combout  $ (\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 ) # (!\U3|BusWires[4]~53_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_combout  & (!\U3|BusWires[4]~53_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_CIN_driver ));

// Location: LCCOMB_X81_Y55_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_combout  & ((\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # 
// (!\U3|BusWires[5]~63_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_combout  & ((\U3|BusWires[5]~63_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ) # (GND))) # (!\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_combout  & (\U3|BusWires[5]~63_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_combout  & ((\U3|BusWires[5]~63_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_CIN_driver ));

// Location: LCCOMB_X81_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout  = ((\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  = CARRY((\U3|BusWires[6]~73_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 )) # 
// (!\U3|BusWires[6]~73_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_CIN_driver ));

// Location: LCCOMB_X81_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout  = (\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # (GND))))) # (!\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout  
// & (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15  = CARRY((\U3|BusWires[7]~83_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout ))) # 
// (!\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_CIN_driver ));

// Location: LCCOMB_X81_Y55_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout  $ (\U3|BusWires[8]~93_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 ) # (!\U3|BusWires[8]~93_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout  & (!\U3|BusWires[8]~93_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_CIN_driver ));

// Location: LCCOMB_X81_Y55_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  = (\U3|BusWires[9]~103_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ) # (GND))))) # (!\U3|BusWires[9]~103_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_combout 
//  & (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19  = CARRY((\U3|BusWires[9]~103_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_combout ))) 
// # (!\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[118]~72_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~82_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[130]~82_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~82_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[130]~82_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[130]~82 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[130]~82_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[130]~82_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[130]~82_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[130]~82_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[130]~82 .lut_mask = 16'h00F0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[130]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[130]~138 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[130]~138_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[106]~62_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[130]~138 .lut_mask = 16'hB800;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[130]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAD_driver ));

// Location: LCCOMB_X83_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[129]~83 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[129]~83_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[129]~83 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[129]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAD_driver ));

// Location: LCCOMB_X81_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[128]~84 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[116]~74_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[128]~84 .lut_mask = 16'hFA0A;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[128]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAD_driver ));

// Location: LCCOMB_X83_Y55_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[127]~85 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[127]~85_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[115]~75_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[127]~85 .lut_mask = 16'hAACC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[127]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAD_driver ));

// Location: LCCOMB_X80_Y56_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[126]~86 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[126]~86_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[114]~76_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[126]~86 .lut_mask = 16'hCFC0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[126]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[125]~77 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[125]~77_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[113]~67_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[125]~77 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[125]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[124]~78 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[124]~78_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[112]~68_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[124]~78 .lut_mask = 16'hF0AA;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[124]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[123]~79 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[123]~79_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[111]~69_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[123]~79 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[123]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[122]~80 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[122]~80_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[110]~70_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[122]~80 .lut_mask = 16'hAACC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[122]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAC_routing_wire_inst  (
	.datain(\U3|reg_D|Q[6]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[121]~81 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[121]~81_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|reg_D|Q[6]~_Duplicate_1_q ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[121]~81 .lut_mask = 16'hF0AA;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[121]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_D|Q[5]~_Duplicate_1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_D|Q[5]~_Duplicate_1_CLK_driver ));

cycloneive_routing_wire \U3|reg_D|Q[5]~_Duplicate_1_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_D|Q[5]~_Duplicate_1_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_D|Q[5]~_Duplicate_1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|reg_D|Q[5]~_Duplicate_1_ENA_driver ));

// Location: FF_X83_Y55_N1
dffeas \U3|reg_D|Q[5]~_Duplicate_1 (
	.clk(\U3|reg_D|Q[5]~_Duplicate_1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_D|Q[5]~_Duplicate_1_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_D|Q[5]~_Duplicate_1_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_D|Q[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_D|Q[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \U3|reg_D|Q[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[5]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_DATAB_driver ));

// Location: LCCOMB_X83_Y55_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_D|Q[5]~_Duplicate_1_q  $ (VCC))) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_D|Q[5]~_Duplicate_1_q ) # (GND)))
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  = CARRY((\U3|reg_D|Q[5]~_Duplicate_1_q ) # (!\U3|BusWires[0]~13_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_CIN_driver ));

// Location: LCCOMB_X83_Y55_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_combout  & ((\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # 
// (!\U3|BusWires[1]~23_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_combout  & ((\U3|BusWires[1]~23_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ) # (GND))) # (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_CIN_driver ));

// Location: LCCOMB_X83_Y55_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_combout  $ (\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 ) # (!\U3|BusWires[2]~33_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_combout  & (!\U3|BusWires[2]~33_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_CIN_driver ));

// Location: LCCOMB_X83_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # 
// (!\U3|BusWires[3]~43_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_combout  & ((\U3|BusWires[3]~43_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_CIN_driver ));

// Location: LCCOMB_X83_Y55_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_combout  $ (\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 ) # (!\U3|BusWires[4]~53_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_combout  & (!\U3|BusWires[4]~53_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_CIN_driver ));

// Location: LCCOMB_X83_Y55_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_combout  & ((\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # 
// (!\U3|BusWires[5]~63_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_combout  & ((\U3|BusWires[5]~63_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ) # (GND))) # (!\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_combout  & (\U3|BusWires[5]~63_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_combout  & ((\U3|BusWires[5]~63_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_CIN_driver ));

// Location: LCCOMB_X83_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout  = ((\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  = CARRY((\U3|BusWires[6]~73_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 )) # 
// (!\U3|BusWires[6]~73_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_CIN_driver ));

// Location: LCCOMB_X83_Y55_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_combout  & ((\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # 
// (!\U3|BusWires[7]~83_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_combout  & ((\U3|BusWires[7]~83_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ) # (GND))) # (!\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_combout  & (\U3|BusWires[7]~83_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_combout  & ((\U3|BusWires[7]~83_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_CIN_driver ));

// Location: LCCOMB_X83_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout  = ((\U3|BusWires[8]~93_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  = CARRY((\U3|BusWires[8]~93_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 )) # 
// (!\U3|BusWires[8]~93_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_CIN_driver ));

// Location: LCCOMB_X83_Y55_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout  = (\U3|BusWires[9]~103_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ) # (GND))))) # (!\U3|BusWires[9]~103_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_combout 
//  & (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19  = CARRY((\U3|BusWires[9]~103_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_combout ))) 
// # (!\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[129]~83_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[130]~82_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_CIN_driver ));

// Location: LCCOMB_X83_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[130]~82_combout ) # ((\U3|Div0|auto_generated|divider|divider|StageOut[130]~138_combout ) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 .lut_mask = 16'h00EF;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_CIN_driver ));

// Location: LCCOMB_X83_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  = !\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|result3[5]~5_DATAA_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.dataout(\U3|result3[5]~5_DATAA_driver ));

cycloneive_routing_wire \U3|result3[5]~5_DATAC_routing_wire_inst  (
	.datain(\U3|MulDiv~0_combout ),
	.dataout(\U3|result3[5]~5_DATAC_driver ));

cycloneive_routing_wire \U3|result3[5]~5_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|result3[5]~5_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N10
cycloneive_lcell_comb \U3|result3[5]~5 (
// Equation(s):
// \U3|result3[5]~5_combout  = (\U3|MulDiv~0_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ))) # (!\U3|MulDiv~0_combout  & (\U3|Mult0|auto_generated|mac_out2~DATAOUT5 ))

	.dataa(\U3|result3[5]~5_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|result3[5]~5_DATAC_driver ),
	.datad(\U3|result3[5]~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result3[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result3[5]~5 .lut_mask = 16'h0AFA;
defparam \U3|result3[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_K|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_K|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_K|Q[5]_D_routing_wire_inst  (
	.datain(\U3|result3[5]~5_combout ),
	.dataout(\U3|reg_K|Q[5]_D_driver ));

cycloneive_routing_wire \U3|reg_K|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Kin~0_combout ),
	.dataout(\U3|reg_K|Q[5]_ENA_driver ));

// Location: FF_X88_Y52_N11
dffeas \U3|reg_K|Q[5] (
	.clk(\U3|reg_K|Q[5]_CLK_driver ),
	.d(\U3|reg_K|Q[5]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_K|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_K|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_K|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_K|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~4_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~4_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~4_DATAC_routing_wire_inst  (
	.datain(\U3|reg_C|Q [3]),
	.dataout(\U3|ShiftLeft0~4_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~4_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [2]),
	.dataout(\U3|ShiftLeft0~4_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N20
cycloneive_lcell_comb \U3|ShiftLeft0~4 (
// Equation(s):
// \U3|ShiftLeft0~4_combout  = (\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [2]))) # (!\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [3]))

	.dataa(gnd),
	.datab(\U3|ShiftLeft0~4_DATAB_driver ),
	.datac(\U3|ShiftLeft0~4_DATAC_driver ),
	.datad(\U3|ShiftLeft0~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~4 .lut_mask = 16'hFC30;
defparam \U3|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~10_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [4]),
	.dataout(\U3|ShiftLeft0~10_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~10_DATAC_routing_wire_inst  (
	.datain(\U3|reg_C|Q [5]),
	.dataout(\U3|ShiftLeft0~10_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~10_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~10_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N24
cycloneive_lcell_comb \U3|ShiftLeft0~10 (
// Equation(s):
// \U3|ShiftLeft0~10_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [4])) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [5])))

	.dataa(gnd),
	.datab(\U3|ShiftLeft0~10_DATAB_driver ),
	.datac(\U3|ShiftLeft0~10_DATAC_driver ),
	.datad(\U3|ShiftLeft0~10_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~10 .lut_mask = 16'hCCF0;
defparam \U3|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~11_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~4_combout ),
	.dataout(\U3|ShiftLeft0~11_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~11_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftLeft0~11_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~11_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~10_combout ),
	.dataout(\U3|ShiftLeft0~11_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N26
cycloneive_lcell_comb \U3|ShiftLeft0~11 (
// Equation(s):
// \U3|ShiftLeft0~11_combout  = (\U3|BusWires[1]~23_combout  & (\U3|ShiftLeft0~4_combout )) # (!\U3|BusWires[1]~23_combout  & ((\U3|ShiftLeft0~10_combout )))

	.dataa(gnd),
	.datab(\U3|ShiftLeft0~11_DATAB_driver ),
	.datac(\U3|ShiftLeft0~11_DATAC_driver ),
	.datad(\U3|ShiftLeft0~11_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~11 .lut_mask = 16'hCFC0;
defparam \U3|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~8_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftRight0~8_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftRight0~8_DATAC_routing_wire_inst  (
	.datain(\U3|reg_C|Q [5]),
	.dataout(\U3|ShiftRight0~8_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftRight0~8_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [6]),
	.dataout(\U3|ShiftRight0~8_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N30
cycloneive_lcell_comb \U3|ShiftRight0~8 (
// Equation(s):
// \U3|ShiftRight0~8_combout  = (\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [6]))) # (!\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [5]))

	.dataa(gnd),
	.datab(\U3|ShiftRight0~8_DATAB_driver ),
	.datac(\U3|ShiftRight0~8_DATAC_driver ),
	.datad(\U3|ShiftRight0~8_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~8 .lut_mask = 16'hFC30;
defparam \U3|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~7_DATAA_routing_wire_inst  (
	.datain(\U3|reg_C|Q [7]),
	.dataout(\U3|ShiftRight0~7_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftRight0~7_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftRight0~7_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftRight0~7_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftRight0~7_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftRight0~7_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [8]),
	.dataout(\U3|ShiftRight0~7_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N24
cycloneive_lcell_comb \U3|ShiftRight0~7 (
// Equation(s):
// \U3|ShiftRight0~7_combout  = (\U3|BusWires[1]~23_combout  & ((\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [8]))) # (!\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [7]))))

	.dataa(\U3|ShiftRight0~7_DATAA_driver ),
	.datab(\U3|ShiftRight0~7_DATAB_driver ),
	.datac(\U3|ShiftRight0~7_DATAC_driver ),
	.datad(\U3|ShiftRight0~7_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~7 .lut_mask = 16'hC808;
defparam \U3|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~9_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftRight0~8_combout ),
	.dataout(\U3|ShiftRight0~9_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftRight0~9_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~7_combout ),
	.dataout(\U3|ShiftRight0~9_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftRight0~9_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftRight0~9_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N26
cycloneive_lcell_comb \U3|ShiftRight0~9 (
// Equation(s):
// \U3|ShiftRight0~9_combout  = (\U3|ShiftRight0~7_combout ) # ((\U3|ShiftRight0~8_combout  & !\U3|BusWires[1]~23_combout ))

	.dataa(\U3|ShiftRight0~9_DATAA_driver ),
	.datab(\U3|ShiftRight0~9_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|ShiftRight0~9_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~9 .lut_mask = 16'hCCEE;
defparam \U3|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~12_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [9]),
	.dataout(\U3|ShiftRight0~12_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftRight0~12_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftRight0~12_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftRight0~12_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftRight0~12_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N0
cycloneive_lcell_comb \U3|ShiftRight0~12 (
// Equation(s):
// \U3|ShiftRight0~12_combout  = (\U3|reg_C|Q [9] & (!\U3|BusWires[0]~13_combout  & !\U3|BusWires[1]~23_combout ))

	.dataa(gnd),
	.datab(\U3|ShiftRight0~12_DATAB_driver ),
	.datac(\U3|ShiftRight0~12_DATAC_driver ),
	.datad(\U3|ShiftRight0~12_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~12 .lut_mask = 16'h000C;
defparam \U3|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[5]~19_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftRight0~9_combout ),
	.dataout(\U3|result2[5]~19_DATAA_driver ));

cycloneive_routing_wire \U3|result2[5]~19_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~12_combout ),
	.dataout(\U3|result2[5]~19_DATAB_driver ));

cycloneive_routing_wire \U3|result2[5]~19_DATAC_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[5]~19_DATAC_driver ));

cycloneive_routing_wire \U3|result2[5]~19_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|result2[5]~19_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N22
cycloneive_lcell_comb \U3|result2[5]~19 (
// Equation(s):
// \U3|result2[5]~19_combout  = (\U3|Shift~0_combout  & (((\U3|BusWires[2]~33_combout )))) # (!\U3|Shift~0_combout  & ((\U3|BusWires[2]~33_combout  & ((\U3|ShiftRight0~12_combout ))) # (!\U3|BusWires[2]~33_combout  & (\U3|ShiftRight0~9_combout ))))

	.dataa(\U3|result2[5]~19_DATAA_driver ),
	.datab(\U3|result2[5]~19_DATAB_driver ),
	.datac(\U3|result2[5]~19_DATAC_driver ),
	.datad(\U3|result2[5]~19_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[5]~19 .lut_mask = 16'hFC0A;
defparam \U3|result2[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~12_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~12_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~12_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftLeft0~12_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~12_DATAC_routing_wire_inst  (
	.datain(\U3|reg_C|Q [1]),
	.dataout(\U3|ShiftLeft0~12_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~12_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [0]),
	.dataout(\U3|ShiftLeft0~12_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N12
cycloneive_lcell_comb \U3|ShiftLeft0~12 (
// Equation(s):
// \U3|ShiftLeft0~12_combout  = (!\U3|BusWires[1]~23_combout  & ((\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [0]))) # (!\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [1]))))

	.dataa(\U3|ShiftLeft0~12_DATAA_driver ),
	.datab(\U3|ShiftLeft0~12_DATAB_driver ),
	.datac(\U3|ShiftLeft0~12_DATAC_driver ),
	.datad(\U3|ShiftLeft0~12_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~12 .lut_mask = 16'h3210;
defparam \U3|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[5]~20_DATAA_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[5]~20_DATAA_driver ));

cycloneive_routing_wire \U3|result2[5]~20_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~11_combout ),
	.dataout(\U3|result2[5]~20_DATAB_driver ));

cycloneive_routing_wire \U3|result2[5]~20_DATAC_routing_wire_inst  (
	.datain(\U3|result2[5]~19_combout ),
	.dataout(\U3|result2[5]~20_DATAC_driver ));

cycloneive_routing_wire \U3|result2[5]~20_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~12_combout ),
	.dataout(\U3|result2[5]~20_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N10
cycloneive_lcell_comb \U3|result2[5]~20 (
// Equation(s):
// \U3|result2[5]~20_combout  = (\U3|Shift~0_combout  & ((\U3|result2[5]~19_combout  & ((\U3|ShiftLeft0~12_combout ))) # (!\U3|result2[5]~19_combout  & (\U3|ShiftLeft0~11_combout )))) # (!\U3|Shift~0_combout  & (((\U3|result2[5]~19_combout ))))

	.dataa(\U3|result2[5]~20_DATAA_driver ),
	.datab(\U3|result2[5]~20_DATAB_driver ),
	.datac(\U3|result2[5]~20_DATAC_driver ),
	.datad(\U3|result2[5]~20_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[5]~20 .lut_mask = 16'hF858;
defparam \U3|result2[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[5]~21_DATAA_routing_wire_inst  (
	.datain(\U3|result2[5]~20_combout ),
	.dataout(\U3|result2[5]~21_DATAA_driver ));

cycloneive_routing_wire \U3|result2[5]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.dataout(\U3|result2[5]~21_DATAB_driver ));

cycloneive_routing_wire \U3|result2[5]~21_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|result2[5]~21_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N14
cycloneive_lcell_comb \U3|result2[5]~21 (
// Equation(s):
// \U3|result2[5]~21_combout  = (\U3|result2[5]~20_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & !\U3|BusWires[3]~43_combout ))

	.dataa(\U3|result2[5]~21_DATAA_driver ),
	.datab(\U3|result2[5]~21_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|result2[5]~21_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[5]~21 .lut_mask = 16'h0088;
defparam \U3|result2[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_J|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_J|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|result2[5]~21_combout ),
	.dataout(\U3|reg_J|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Jin~0_combout ),
	.dataout(\U3|reg_J|Q[5]_ENA_driver ));

// Location: FF_X88_Y52_N1
dffeas \U3|reg_J|Q[5] (
	.clk(\U3|reg_J|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_J|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_J|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_J|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_J|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_J|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[5]~60_DATAA_routing_wire_inst  (
	.datain(\U3|Jout~0_combout ),
	.dataout(\U3|BusWires[5]~60_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[5]~60_DATAB_routing_wire_inst  (
	.datain(\U3|reg_K|Q [5]),
	.dataout(\U3|BusWires[5]~60_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[5]~60_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q [5]),
	.dataout(\U3|BusWires[5]~60_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[5]~60_DATAD_routing_wire_inst  (
	.datain(\U3|Kout~0_combout ),
	.dataout(\U3|BusWires[5]~60_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N0
cycloneive_lcell_comb \U3|BusWires[5]~60 (
// Equation(s):
// \U3|BusWires[5]~60_combout  = (\U3|Jout~0_combout  & ((\U3|reg_J|Q [5]) # ((\U3|reg_K|Q [5] & \U3|Kout~0_combout )))) # (!\U3|Jout~0_combout  & (\U3|reg_K|Q [5] & ((\U3|Kout~0_combout ))))

	.dataa(\U3|BusWires[5]~60_DATAA_driver ),
	.datab(\U3|BusWires[5]~60_DATAB_driver ),
	.datac(\U3|BusWires[5]~60_DATAC_driver ),
	.datad(\U3|BusWires[5]~60_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[5]~60 .lut_mask = 16'hECA0;
defparam \U3|BusWires[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_E|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_E|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_E|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_E|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_E|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Ein~0_combout ),
	.dataout(\U3|reg_E|Q[5]_ENA_driver ));

// Location: FF_X81_Y54_N23
dffeas \U3|reg_E|Q[5] (
	.clk(\U3|reg_E|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_E|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_E|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_E|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_E|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_E|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result4[5]~5_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|result4[5]~5_DATAA_driver ));

cycloneive_routing_wire \U3|result4[5]~5_DATAC_routing_wire_inst  (
	.datain(\U3|reg_E|Q [5]),
	.dataout(\U3|result4[5]~5_DATAC_driver ));

cycloneive_routing_wire \U3|result4[5]~5_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~1_combout ),
	.dataout(\U3|result4[5]~5_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N22
cycloneive_lcell_comb \U3|result4[5]~5 (
// Equation(s):
// \U3|result4[5]~5_combout  = \U3|BusWires[5]~63_combout  $ (\U3|reg_E|Q [5] $ (\U3|XorXnor~1_combout ))

	.dataa(\U3|result4[5]~5_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|result4[5]~5_DATAC_driver ),
	.datad(\U3|result4[5]~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result4[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result4[5]~5 .lut_mask = 16'hA55A;
defparam \U3|result4[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_L|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_L|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_L|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|result4[5]~5_combout ),
	.dataout(\U3|reg_L|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_L|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Lin~0_combout ),
	.dataout(\U3|reg_L|Q[5]_ENA_driver ));

// Location: FF_X84_Y52_N23
dffeas \U3|reg_L|Q[5] (
	.clk(\U3|reg_L|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_L|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_L|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_L|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_L|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_L|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_B|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_B|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_B|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_B|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_B|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Bin~0_combout ),
	.dataout(\U3|reg_B|Q[5]_ENA_driver ));

// Location: FF_X84_Y50_N23
dffeas \U3|reg_B|Q[5] (
	.clk(\U3|reg_B|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_B|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_B|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_B|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_B|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_B|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result[5]~5_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|result[5]~5_DATAB_driver ));

cycloneive_routing_wire \U3|result[5]~5_DATAC_routing_wire_inst  (
	.datain(\U3|reg_B|Q [5]),
	.dataout(\U3|result[5]~5_DATAC_driver ));

cycloneive_routing_wire \U3|result[5]~5_DATAD_routing_wire_inst  (
	.datain(\U3|AndOr~0_combout ),
	.dataout(\U3|result[5]~5_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N22
cycloneive_lcell_comb \U3|result[5]~5 (
// Equation(s):
// \U3|result[5]~5_combout  = (\U3|BusWires[5]~63_combout  & ((\U3|reg_B|Q [5]) # (\U3|AndOr~0_combout ))) # (!\U3|BusWires[5]~63_combout  & (\U3|reg_B|Q [5] & \U3|AndOr~0_combout ))

	.dataa(gnd),
	.datab(\U3|result[5]~5_DATAB_driver ),
	.datac(\U3|result[5]~5_DATAC_driver ),
	.datad(\U3|result[5]~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result[5]~5 .lut_mask = 16'hFCC0;
defparam \U3|result[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_H|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_H|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_H|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|result[5]~5_combout ),
	.dataout(\U3|reg_H|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_H|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Hin~0_combout ),
	.dataout(\U3|reg_H|Q[5]_ENA_driver ));

// Location: FF_X84_Y52_N25
dffeas \U3|reg_H|Q[5] (
	.clk(\U3|reg_H|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_H|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_H|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_H|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_H|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_H|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_G|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_G|Q[5]_D_routing_wire_inst  (
	.datain(\U3|reg_G|Q[5]~22_combout ),
	.dataout(\U3|reg_G|Q[5]_D_driver ));

cycloneive_routing_wire \U3|reg_G|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Gin~0_combout ),
	.dataout(\U3|reg_G|Q[5]_ENA_driver ));

// Location: FF_X85_Y52_N17
dffeas \U3|reg_G|Q[5] (
	.clk(\U3|reg_G|Q[5]_CLK_driver ),
	.d(\U3|reg_G|Q[5]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_G|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[5]~59_DATAA_routing_wire_inst  (
	.datain(\U3|Hout~0_combout ),
	.dataout(\U3|BusWires[5]~59_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[5]~59_DATAB_routing_wire_inst  (
	.datain(\U3|Gout~0_combout ),
	.dataout(\U3|BusWires[5]~59_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[5]~59_DATAC_routing_wire_inst  (
	.datain(\U3|reg_H|Q [5]),
	.dataout(\U3|BusWires[5]~59_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[5]~59_DATAD_routing_wire_inst  (
	.datain(\U3|reg_G|Q [5]),
	.dataout(\U3|BusWires[5]~59_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N24
cycloneive_lcell_comb \U3|BusWires[5]~59 (
// Equation(s):
// \U3|BusWires[5]~59_combout  = (\U3|Hout~0_combout  & ((\U3|reg_H|Q [5]) # ((\U3|Gout~0_combout  & \U3|reg_G|Q [5])))) # (!\U3|Hout~0_combout  & (\U3|Gout~0_combout  & ((\U3|reg_G|Q [5]))))

	.dataa(\U3|BusWires[5]~59_DATAA_driver ),
	.datab(\U3|BusWires[5]~59_DATAB_driver ),
	.datac(\U3|BusWires[5]~59_DATAC_driver ),
	.datad(\U3|BusWires[5]~59_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[5]~59 .lut_mask = 16'hECA0;
defparam \U3|BusWires[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[5]~61_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~60_combout ),
	.dataout(\U3|BusWires[5]~61_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[5]~61_DATAB_routing_wire_inst  (
	.datain(\U3|Lout~0_combout ),
	.dataout(\U3|BusWires[5]~61_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[5]~61_DATAC_routing_wire_inst  (
	.datain(\U3|reg_L|Q [5]),
	.dataout(\U3|BusWires[5]~61_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[5]~61_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[5]~59_combout ),
	.dataout(\U3|BusWires[5]~61_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N22
cycloneive_lcell_comb \U3|BusWires[5]~61 (
// Equation(s):
// \U3|BusWires[5]~61_combout  = (\U3|BusWires[5]~60_combout ) # ((\U3|BusWires[5]~59_combout ) # ((\U3|Lout~0_combout  & \U3|reg_L|Q [5])))

	.dataa(\U3|BusWires[5]~61_DATAA_driver ),
	.datab(\U3|BusWires[5]~61_DATAB_driver ),
	.datac(\U3|BusWires[5]~61_DATAC_driver ),
	.datad(\U3|BusWires[5]~61_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[5]~61 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_0|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_0|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_0|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_0|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Selector17~0_combout ),
	.dataout(\U3|reg_0|Q[5]_ENA_driver ));

// Location: FF_X82_Y52_N7
dffeas \U3|reg_0|Q[5] (
	.clk(\U3|reg_0|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_0|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_0|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[5]~58_DATAA_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[5]~58_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[5]~58_DATAB_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[5]~58_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[5]~58_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [5]),
	.dataout(\U3|BusWires[5]~58_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[5]~58_DATAD_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[5]~58_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N6
cycloneive_lcell_comb \U3|BusWires[5]~58 (
// Equation(s):
// \U3|BusWires[5]~58_combout  = (\U3|Equal0~0_combout  & (\U3|Equal0~3_combout  & (\U3|reg_0|Q [5] & \U3|Selector9~8_combout )))

	.dataa(\U3|BusWires[5]~58_DATAA_driver ),
	.datab(\U3|BusWires[5]~58_DATAB_driver ),
	.datac(\U3|BusWires[5]~58_DATAC_driver ),
	.datad(\U3|BusWires[5]~58_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[5]~58 .lut_mask = 16'h8000;
defparam \U3|BusWires[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[5]~62_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [5]),
	.dataout(\U3|BusWires[5]~62_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[5]~62_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[5]~61_combout ),
	.dataout(\U3|BusWires[5]~62_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[5]~62_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[5]~58_combout ),
	.dataout(\U3|BusWires[5]~62_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[5]~62_DATAD_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[5]~62_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N24
cycloneive_lcell_comb \U3|BusWires[5]~62 (
// Equation(s):
// \U3|BusWires[5]~62_combout  = (\U3|BusWires[5]~61_combout ) # ((\U3|BusWires[5]~58_combout ) # ((\U3|reg_2|Q [5] & \U3|Equal2~1_combout )))

	.dataa(\U3|BusWires[5]~62_DATAA_driver ),
	.datab(\U3|BusWires[5]~62_DATAB_driver ),
	.datac(\U3|BusWires[5]~62_DATAC_driver ),
	.datad(\U3|BusWires[5]~62_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[5]~62 .lut_mask = 16'hFEFC;
defparam \U3|BusWires[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_7|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_7|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_7|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_7|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Selector24~0_combout ),
	.dataout(\U3|reg_7|Q[5]_ENA_driver ));

// Location: FF_X82_Y53_N5
dffeas \U3|reg_7|Q[5] (
	.clk(\U3|reg_7|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_7|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_7|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_7|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_7|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_5|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_5|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_5|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_5|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_5|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Selector22~0_combout ),
	.dataout(\U3|reg_5|Q[5]_ENA_driver ));

// Location: FF_X82_Y53_N23
dffeas \U3|reg_5|Q[5] (
	.clk(\U3|reg_5|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_5|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[5]~56_DATAA_routing_wire_inst  (
	.datain(\U3|reg_7|Q [5]),
	.dataout(\U3|BusWires[5]~56_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[5]~56_DATAB_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[5]~56_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[5]~56_DATAC_routing_wire_inst  (
	.datain(\U3|reg_5|Q [5]),
	.dataout(\U3|BusWires[5]~56_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[5]~56_DATAD_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[5]~56_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N22
cycloneive_lcell_comb \U3|BusWires[5]~56 (
// Equation(s):
// \U3|BusWires[5]~56_combout  = (\U3|reg_7|Q [5] & ((\U3|Equal7~1_combout ) # ((\U3|Equal5~1_combout  & \U3|reg_5|Q [5])))) # (!\U3|reg_7|Q [5] & (\U3|Equal5~1_combout  & (\U3|reg_5|Q [5])))

	.dataa(\U3|BusWires[5]~56_DATAA_driver ),
	.datab(\U3|BusWires[5]~56_DATAB_driver ),
	.datac(\U3|BusWires[5]~56_DATAC_driver ),
	.datad(\U3|BusWires[5]~56_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[5]~56 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_1|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_1|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_1|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_1|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Selector18~1_combout ),
	.dataout(\U3|reg_1|Q[5]_ENA_driver ));

// Location: FF_X81_Y50_N7
dffeas \U3|reg_1|Q[5] (
	.clk(\U3|reg_1|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_1|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_3|Q[5]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_3|Q[5]_CLK_driver ));

cycloneive_routing_wire \U3|reg_3|Q[5]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|reg_3|Q[5]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_3|Q[5]_ENA_routing_wire_inst  (
	.datain(\U3|Selector20~0_combout ),
	.dataout(\U3|reg_3|Q[5]_ENA_driver ));

// Location: FF_X81_Y50_N17
dffeas \U3|reg_3|Q[5] (
	.clk(\U3|reg_3|Q[5]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_3|Q[5]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[5]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[5] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[5]~54_DATAA_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[5]~54_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[5]~54_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [5]),
	.dataout(\U3|BusWires[5]~54_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[5]~54_DATAC_routing_wire_inst  (
	.datain(\U3|reg_3|Q [5]),
	.dataout(\U3|BusWires[5]~54_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[5]~54_DATAD_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[5]~54_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N16
cycloneive_lcell_comb \U3|BusWires[5]~54 (
// Equation(s):
// \U3|BusWires[5]~54_combout  = (\U3|Equal3~1_combout  & ((\U3|reg_3|Q [5]) # ((\U3|reg_1|Q [5] & \U3|Equal1~2_combout )))) # (!\U3|Equal3~1_combout  & (\U3|reg_1|Q [5] & ((\U3|Equal1~2_combout ))))

	.dataa(\U3|BusWires[5]~54_DATAA_driver ),
	.datab(\U3|BusWires[5]~54_DATAB_driver ),
	.datac(\U3|BusWires[5]~54_DATAC_driver ),
	.datad(\U3|BusWires[5]~54_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[5]~54 .lut_mask = 16'hECA0;
defparam \U3|BusWires[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[5]~55_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~2_combout ),
	.dataout(\U3|BusWires[5]~55_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[5]~55_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~4_combout ),
	.dataout(\U3|BusWires[5]~55_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[5]~55_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[5]~54_combout ),
	.dataout(\U3|BusWires[5]~55_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[5]~55_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [5]),
	.dataout(\U3|BusWires[5]~55_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N0
cycloneive_lcell_comb \U3|BusWires[5]~55 (
// Equation(s):
// \U3|BusWires[5]~55_combout  = (\U3|BusWires[5]~54_combout ) # ((\U3|BusWires[0]~2_combout  & (\U3|BusWires[0]~4_combout  & \U4|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\U3|BusWires[5]~55_DATAA_driver ),
	.datab(\U3|BusWires[5]~55_DATAB_driver ),
	.datac(\U3|BusWires[5]~55_DATAC_driver ),
	.datad(\U3|BusWires[5]~55_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[5]~55 .lut_mask = 16'hF8F0;
defparam \U3|BusWires[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[5]~63_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~57_combout ),
	.dataout(\U3|BusWires[5]~63_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[5]~63_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[5]~62_combout ),
	.dataout(\U3|BusWires[5]~63_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[5]~63_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[5]~56_combout ),
	.dataout(\U3|BusWires[5]~63_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[5]~63_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[5]~55_combout ),
	.dataout(\U3|BusWires[5]~63_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N26
cycloneive_lcell_comb \U3|BusWires[5]~63 (
// Equation(s):
// \U3|BusWires[5]~63_combout  = (\U3|BusWires[5]~57_combout ) # ((\U3|BusWires[5]~62_combout ) # ((\U3|BusWires[5]~56_combout ) # (\U3|BusWires[5]~55_combout )))

	.dataa(\U3|BusWires[5]~63_DATAA_driver ),
	.datab(\U3|BusWires[5]~63_DATAB_driver ),
	.datac(\U3|BusWires[5]~63_DATAC_driver ),
	.datad(\U3|BusWires[5]~63_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[5]~63 .lut_mask = 16'hFFFE;
defparam \U3|BusWires[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~5_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|ShiftRight0~5_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftRight0~5_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.dataout(\U3|ShiftRight0~5_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N20
cycloneive_lcell_comb \U3|ShiftRight0~5 (
// Equation(s):
// \U3|ShiftRight0~5_combout  = (!\U3|BusWires[5]~63_combout  & \U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|ShiftRight0~5_DATAC_driver ),
	.datad(\U3|ShiftRight0~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~5 .lut_mask = 16'h0F00;
defparam \U3|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftRight0~5_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_11~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAD_driver ));

// Location: LCCOMB_X84_Y54_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[48]~21 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout  = (\U3|ShiftRight0~5_combout  & ((\U3|Div0|auto_generated|divider|divider|op_11~10_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|op_11~10_combout  & ((\U3|Div0|auto_generated|divider|divider|op_11~8_combout ))))) # (!\U3|ShiftRight0~5_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[36]~17_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[48]~21 .lut_mask = 16'hCEC4;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[48]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_12~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAD_driver ));

// Location: LCCOMB_X83_Y54_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[60]~26 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[60]~26_combout  = (\U3|Div0|auto_generated|divider|divider|op_12~12_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|op_12~12_combout  & ((\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & ((\U3|Div0|auto_generated|divider|divider|op_12~10_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[95]~0_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[48]~21_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[60]~26 .lut_mask = 16'hBA8A;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[60]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_13~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAD_driver ));

// Location: LCCOMB_X83_Y54_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[72]~32 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout  = (\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|op_13~14_combout  & ((\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & ((\U3|Div0|auto_generated|divider|divider|op_13~12_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[114]~3_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[60]~26_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[72]~32 .lut_mask = 16'hBA8A;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[72]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|op_14~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAD_driver ));

// Location: LCCOMB_X83_Y56_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[84]~40 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[84]~40_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout )) # (!\U3|Div0|auto_generated|divider|divider|op_14~16_combout  & ((\U3|Div0|auto_generated|divider|divider|op_14~14_combout ))))) # 
// (!\U3|Div0|auto_generated|divider|divider|selnose[133]~4_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[72]~32_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[84]~40 .lut_mask = 16'hAAE2;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[84]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAD_driver ));

// Location: LCCOMB_X83_Y56_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[96]~49 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[96]~49_combout  = (\U3|BusWires[9]~103_combout  & (((\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_combout )))) # (!\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[84]~40_combout ))) # (!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout  & 
// (\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[96]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[96]~49 .lut_mask = 16'hCCCA;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[96]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_CIN_driver ));

// Location: LCCOMB_X82_Y56_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  = \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .lut_mask = 16'hF0F0;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAD_driver ));

// Location: LCCOMB_X80_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[119]~137 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[119]~137_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[95]~50_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[119]~137 .lut_mask = 16'hD800;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[119]~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~71_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[119]~71_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[119]~71_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[119]~71_DATAD_driver ));

// Location: LCCOMB_X81_Y55_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[119]~71 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[119]~71_combout  = (!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout  & \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[119]~71_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[119]~71_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[119]~71_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[119]~71 .lut_mask = 16'h0F00;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[119]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[119]~71_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_CIN_driver ));

// Location: LCCOMB_X81_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[119]~137_combout ) # ((\U3|Div0|auto_generated|divider|divider|StageOut[119]~71_combout ) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 .lut_mask = 16'h00EF;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_CIN_driver ));

// Location: LCCOMB_X81_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  = !\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAD_driver ));

// Location: LCCOMB_X84_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[141]~139 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[141]~139_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[117]~73_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[141]~139 .lut_mask = 16'hD800;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[141]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~93_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[141]~93_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[141]~93_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[141]~93_DATAD_driver ));

// Location: LCCOMB_X84_Y55_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[141]~93 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[141]~93_combout  = (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[141]~93_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[141]~93_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[141]~93_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[141]~93 .lut_mask = 16'h3300;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[141]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAD_driver ));

// Location: LCCOMB_X84_Y55_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[140]~94 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[140]~94_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[140]~94 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[140]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAD_driver ));

// Location: LCCOMB_X83_Y55_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[139]~95 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[127]~85_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[139]~95 .lut_mask = 16'hFC0C;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[139]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAD_driver ));

// Location: LCCOMB_X83_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[138]~96 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[126]~86_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[138]~96 .lut_mask = 16'hCFC0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[138]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[137]~87 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[137]~87_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[125]~77_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[137]~87 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[137]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[136]~88 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[124]~78_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[136]~88 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[136]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[135]~89 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[135]~89_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[123]~79_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[135]~89 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[135]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[134]~90 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[134]~90_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[122]~80_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[134]~90 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[134]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[133]~91 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[133]~91_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[121]~81_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[133]~91 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[133]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[5]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[132]~92 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[132]~92_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & (\U3|reg_D|Q[5]~_Duplicate_1_q )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[132]~92 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[132]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_D|Q[4]~_Duplicate_1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_D|Q[4]~_Duplicate_1_CLK_driver ));

cycloneive_routing_wire \U3|reg_D|Q[4]~_Duplicate_1_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_D|Q[4]~_Duplicate_1_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_D|Q[4]~_Duplicate_1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|reg_D|Q[4]~_Duplicate_1_ENA_driver ));

// Location: FF_X84_Y55_N9
dffeas \U3|reg_D|Q[4]~_Duplicate_1 (
	.clk(\U3|reg_D|Q[4]~_Duplicate_1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_D|Q[4]~_Duplicate_1_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_D|Q[4]~_Duplicate_1_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_D|Q[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_D|Q[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \U3|reg_D|Q[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[4]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_DATAB_driver ));

// Location: LCCOMB_X84_Y55_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_D|Q[4]~_Duplicate_1_q  $ (VCC))) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_D|Q[4]~_Duplicate_1_q ) # (GND)))
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  = CARRY((\U3|reg_D|Q[4]~_Duplicate_1_q ) # (!\U3|BusWires[0]~13_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_CIN_driver ));

// Location: LCCOMB_X84_Y55_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_combout  & ((\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # 
// (!\U3|BusWires[1]~23_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_combout  & ((\U3|BusWires[1]~23_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ) # (GND))) # (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_CIN_driver ));

// Location: LCCOMB_X84_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_combout  $ (\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 ) # (!\U3|BusWires[2]~33_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_combout  & (!\U3|BusWires[2]~33_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_CIN_driver ));

// Location: LCCOMB_X84_Y55_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # 
// (!\U3|BusWires[3]~43_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_combout  & ((\U3|BusWires[3]~43_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_CIN_driver ));

// Location: LCCOMB_X84_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_combout  $ (\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 ) # (!\U3|BusWires[4]~53_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_combout  & (!\U3|BusWires[4]~53_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_CIN_driver ));

// Location: LCCOMB_X84_Y55_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (GND))))) # (!\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout  
// & (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11  = CARRY((\U3|BusWires[5]~63_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout ))) # 
// (!\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_CIN_driver ));

// Location: LCCOMB_X84_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_combout  $ (\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 ) # (!\U3|BusWires[6]~73_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_combout  & (!\U3|BusWires[6]~73_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_CIN_driver ));

// Location: LCCOMB_X84_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout  = (\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (GND))))) # (!\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout  
// & (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15  = CARRY((\U3|BusWires[7]~83_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout ))) # 
// (!\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_CIN_driver ));

// Location: LCCOMB_X84_Y55_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout  = ((\U3|BusWires[8]~93_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  = CARRY((\U3|BusWires[8]~93_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 )) # 
// (!\U3|BusWires[8]~93_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_CIN_driver ));

// Location: LCCOMB_X84_Y55_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  = (\U3|BusWires[9]~103_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ) # (GND))))) # (!\U3|BusWires[9]~103_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_combout 
//  & (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19  = CARRY((\U3|BusWires[9]~103_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_combout ))) 
// # (!\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[140]~94_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[141]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_CIN_driver ));

// Location: LCCOMB_X84_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[141]~139_combout ) # ((\U3|Div0|auto_generated|divider|divider|StageOut[141]~93_combout ) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 .lut_mask = 16'h00EF;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_CIN_driver ));

// Location: LCCOMB_X84_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  = !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|result3[4]~4_DATAB_routing_wire_inst  (
	.datain(\U3|MulDiv~0_combout ),
	.dataout(\U3|result3[4]~4_DATAB_driver ));

cycloneive_routing_wire \U3|result3[4]~4_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|result3[4]~4_DATAC_driver ));

cycloneive_routing_wire \U3|result3[4]~4_DATAD_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.dataout(\U3|result3[4]~4_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N26
cycloneive_lcell_comb \U3|result3[4]~4 (
// Equation(s):
// \U3|result3[4]~4_combout  = (\U3|MulDiv~0_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout )) # (!\U3|MulDiv~0_combout  & ((\U3|Mult0|auto_generated|mac_out2~DATAOUT4 )))

	.dataa(gnd),
	.datab(\U3|result3[4]~4_DATAB_driver ),
	.datac(\U3|result3[4]~4_DATAC_driver ),
	.datad(\U3|result3[4]~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result3[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result3[4]~4 .lut_mask = 16'h3F0C;
defparam \U3|result3[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_K|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_K|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_K|Q[4]_D_routing_wire_inst  (
	.datain(\U3|result3[4]~4_combout ),
	.dataout(\U3|reg_K|Q[4]_D_driver ));

cycloneive_routing_wire \U3|reg_K|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Kin~0_combout ),
	.dataout(\U3|reg_K|Q[4]_ENA_driver ));

// Location: FF_X88_Y52_N27
dffeas \U3|reg_K|Q[4] (
	.clk(\U3|reg_K|Q[4]_CLK_driver ),
	.d(\U3|reg_K|Q[4]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_K|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_K|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_K|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_K|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~11_DATAA_routing_wire_inst  (
	.datain(\U3|reg_C|Q [9]),
	.dataout(\U3|ShiftRight0~11_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftRight0~11_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftRight0~11_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftRight0~11_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftRight0~11_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftRight0~11_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [8]),
	.dataout(\U3|ShiftRight0~11_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N28
cycloneive_lcell_comb \U3|ShiftRight0~11 (
// Equation(s):
// \U3|ShiftRight0~11_combout  = (!\U3|BusWires[1]~23_combout  & ((\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [9])) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [8])))))

	.dataa(\U3|ShiftRight0~11_DATAA_driver ),
	.datab(\U3|ShiftRight0~11_DATAB_driver ),
	.datac(\U3|ShiftRight0~11_DATAC_driver ),
	.datad(\U3|ShiftRight0~11_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~11 .lut_mask = 16'h0B08;
defparam \U3|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~2_DATAA_routing_wire_inst  (
	.datain(\U3|reg_C|Q [5]),
	.dataout(\U3|ShiftRight0~2_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftRight0~2_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [4]),
	.dataout(\U3|ShiftRight0~2_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftRight0~2_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftRight0~2_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N0
cycloneive_lcell_comb \U3|ShiftRight0~2 (
// Equation(s):
// \U3|ShiftRight0~2_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [5])) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [4])))

	.dataa(\U3|ShiftRight0~2_DATAA_driver ),
	.datab(\U3|ShiftRight0~2_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|ShiftRight0~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~2 .lut_mask = 16'hAACC;
defparam \U3|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~3_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftRight0~3_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftRight0~3_DATAC_routing_wire_inst  (
	.datain(\U3|ShiftRight0~2_combout ),
	.dataout(\U3|ShiftRight0~3_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftRight0~3_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftRight0~1_combout ),
	.dataout(\U3|ShiftRight0~3_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N16
cycloneive_lcell_comb \U3|ShiftRight0~3 (
// Equation(s):
// \U3|ShiftRight0~3_combout  = (\U3|BusWires[1]~23_combout  & ((\U3|ShiftRight0~1_combout ))) # (!\U3|BusWires[1]~23_combout  & (\U3|ShiftRight0~2_combout ))

	.dataa(gnd),
	.datab(\U3|ShiftRight0~3_DATAB_driver ),
	.datac(\U3|ShiftRight0~3_DATAC_driver ),
	.datad(\U3|ShiftRight0~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~3 .lut_mask = 16'hFC30;
defparam \U3|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[4]~16_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftRight0~11_combout ),
	.dataout(\U3|result2[4]~16_DATAA_driver ));

cycloneive_routing_wire \U3|result2[4]~16_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~3_combout ),
	.dataout(\U3|result2[4]~16_DATAB_driver ));

cycloneive_routing_wire \U3|result2[4]~16_DATAC_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[4]~16_DATAC_driver ));

cycloneive_routing_wire \U3|result2[4]~16_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|result2[4]~16_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N30
cycloneive_lcell_comb \U3|result2[4]~16 (
// Equation(s):
// \U3|result2[4]~16_combout  = (\U3|Shift~0_combout  & (((\U3|BusWires[2]~33_combout )))) # (!\U3|Shift~0_combout  & ((\U3|BusWires[2]~33_combout  & (\U3|ShiftRight0~11_combout )) # (!\U3|BusWires[2]~33_combout  & ((\U3|ShiftRight0~3_combout )))))

	.dataa(\U3|result2[4]~16_DATAA_driver ),
	.datab(\U3|result2[4]~16_DATAB_driver ),
	.datac(\U3|result2[4]~16_DATAC_driver ),
	.datad(\U3|result2[4]~16_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[4]~16 .lut_mask = 16'hFA0C;
defparam \U3|result2[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~9_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftLeft0~9_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~9_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~9_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~9_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [0]),
	.dataout(\U3|ShiftLeft0~9_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N8
cycloneive_lcell_comb \U3|ShiftLeft0~9 (
// Equation(s):
// \U3|ShiftLeft0~9_combout  = (!\U3|BusWires[1]~23_combout  & (!\U3|BusWires[0]~13_combout  & \U3|reg_C|Q [0]))

	.dataa(gnd),
	.datab(\U3|ShiftLeft0~9_DATAB_driver ),
	.datac(\U3|ShiftLeft0~9_DATAC_driver ),
	.datad(\U3|ShiftLeft0~9_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~9 .lut_mask = 16'h0300;
defparam \U3|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~6_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~6_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftLeft0~6_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~6_DATAC_routing_wire_inst  (
	.datain(\U3|reg_C|Q [1]),
	.dataout(\U3|ShiftLeft0~6_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~6_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [2]),
	.dataout(\U3|ShiftLeft0~6_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N28
cycloneive_lcell_comb \U3|ShiftLeft0~6 (
// Equation(s):
// \U3|ShiftLeft0~6_combout  = (\U3|BusWires[1]~23_combout  & ((\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [1])) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [2])))))

	.dataa(\U3|ShiftLeft0~6_DATAA_driver ),
	.datab(\U3|ShiftLeft0~6_DATAB_driver ),
	.datac(\U3|ShiftLeft0~6_DATAC_driver ),
	.datad(\U3|ShiftLeft0~6_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~6 .lut_mask = 16'hC480;
defparam \U3|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~8_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~7_combout ),
	.dataout(\U3|ShiftLeft0~8_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~8_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftLeft0~8_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~8_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~6_combout ),
	.dataout(\U3|ShiftLeft0~8_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N6
cycloneive_lcell_comb \U3|ShiftLeft0~8 (
// Equation(s):
// \U3|ShiftLeft0~8_combout  = (\U3|ShiftLeft0~6_combout ) # ((\U3|ShiftLeft0~7_combout  & !\U3|BusWires[1]~23_combout ))

	.dataa(\U3|ShiftLeft0~8_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|ShiftLeft0~8_DATAC_driver ),
	.datad(\U3|ShiftLeft0~8_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~8 .lut_mask = 16'hFF0A;
defparam \U3|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[4]~17_DATAA_routing_wire_inst  (
	.datain(\U3|result2[4]~16_combout ),
	.dataout(\U3|result2[4]~17_DATAA_driver ));

cycloneive_routing_wire \U3|result2[4]~17_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~9_combout ),
	.dataout(\U3|result2[4]~17_DATAB_driver ));

cycloneive_routing_wire \U3|result2[4]~17_DATAC_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[4]~17_DATAC_driver ));

cycloneive_routing_wire \U3|result2[4]~17_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~8_combout ),
	.dataout(\U3|result2[4]~17_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N6
cycloneive_lcell_comb \U3|result2[4]~17 (
// Equation(s):
// \U3|result2[4]~17_combout  = (\U3|result2[4]~16_combout  & ((\U3|ShiftLeft0~9_combout ) # ((!\U3|Shift~0_combout )))) # (!\U3|result2[4]~16_combout  & (((\U3|Shift~0_combout  & \U3|ShiftLeft0~8_combout ))))

	.dataa(\U3|result2[4]~17_DATAA_driver ),
	.datab(\U3|result2[4]~17_DATAB_driver ),
	.datac(\U3|result2[4]~17_DATAC_driver ),
	.datad(\U3|result2[4]~17_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[4]~17 .lut_mask = 16'hDA8A;
defparam \U3|result2[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[4]~18_DATAA_routing_wire_inst  (
	.datain(\U3|result2[4]~17_combout ),
	.dataout(\U3|result2[4]~18_DATAA_driver ));

cycloneive_routing_wire \U3|result2[4]~18_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.dataout(\U3|result2[4]~18_DATAB_driver ));

cycloneive_routing_wire \U3|result2[4]~18_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|result2[4]~18_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N6
cycloneive_lcell_comb \U3|result2[4]~18 (
// Equation(s):
// \U3|result2[4]~18_combout  = (\U3|result2[4]~17_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & !\U3|BusWires[3]~43_combout ))

	.dataa(\U3|result2[4]~18_DATAA_driver ),
	.datab(\U3|result2[4]~18_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|result2[4]~18_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[4]~18 .lut_mask = 16'h0088;
defparam \U3|result2[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_J|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_J|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|result2[4]~18_combout ),
	.dataout(\U3|reg_J|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Jin~0_combout ),
	.dataout(\U3|reg_J|Q[4]_ENA_driver ));

// Location: FF_X88_Y52_N25
dffeas \U3|reg_J|Q[4] (
	.clk(\U3|reg_J|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_J|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_J|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_J|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_J|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_J|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[4]~50_DATAA_routing_wire_inst  (
	.datain(\U3|Jout~0_combout ),
	.dataout(\U3|BusWires[4]~50_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[4]~50_DATAB_routing_wire_inst  (
	.datain(\U3|reg_K|Q [4]),
	.dataout(\U3|BusWires[4]~50_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[4]~50_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q [4]),
	.dataout(\U3|BusWires[4]~50_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[4]~50_DATAD_routing_wire_inst  (
	.datain(\U3|Kout~0_combout ),
	.dataout(\U3|BusWires[4]~50_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N24
cycloneive_lcell_comb \U3|BusWires[4]~50 (
// Equation(s):
// \U3|BusWires[4]~50_combout  = (\U3|Jout~0_combout  & ((\U3|reg_J|Q [4]) # ((\U3|reg_K|Q [4] & \U3|Kout~0_combout )))) # (!\U3|Jout~0_combout  & (\U3|reg_K|Q [4] & ((\U3|Kout~0_combout ))))

	.dataa(\U3|BusWires[4]~50_DATAA_driver ),
	.datab(\U3|BusWires[4]~50_DATAB_driver ),
	.datac(\U3|BusWires[4]~50_DATAC_driver ),
	.datad(\U3|BusWires[4]~50_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[4]~50 .lut_mask = 16'hECA0;
defparam \U3|BusWires[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_E|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_E|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_E|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_E|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_E|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Ein~0_combout ),
	.dataout(\U3|reg_E|Q[4]_ENA_driver ));

// Location: FF_X81_Y54_N3
dffeas \U3|reg_E|Q[4] (
	.clk(\U3|reg_E|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_E|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_E|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_E|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_E|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_E|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result4[4]~4_DATAA_routing_wire_inst  (
	.datain(\U3|reg_E|Q [4]),
	.dataout(\U3|result4[4]~4_DATAA_driver ));

cycloneive_routing_wire \U3|result4[4]~4_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|result4[4]~4_DATAC_driver ));

cycloneive_routing_wire \U3|result4[4]~4_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~1_combout ),
	.dataout(\U3|result4[4]~4_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N30
cycloneive_lcell_comb \U3|result4[4]~4 (
// Equation(s):
// \U3|result4[4]~4_combout  = \U3|reg_E|Q [4] $ (\U3|BusWires[4]~53_combout  $ (\U3|XorXnor~1_combout ))

	.dataa(\U3|result4[4]~4_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|result4[4]~4_DATAC_driver ),
	.datad(\U3|result4[4]~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result4[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result4[4]~4 .lut_mask = 16'hA55A;
defparam \U3|result4[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_L|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_L|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_L|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|result4[4]~4_combout ),
	.dataout(\U3|reg_L|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_L|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Lin~0_combout ),
	.dataout(\U3|reg_L|Q[4]_ENA_driver ));

// Location: FF_X84_Y52_N7
dffeas \U3|reg_L|Q[4] (
	.clk(\U3|reg_L|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_L|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_L|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_L|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_L|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_L|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_G|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_G|Q[4]_D_routing_wire_inst  (
	.datain(\U3|reg_G|Q[4]~20_combout ),
	.dataout(\U3|reg_G|Q[4]_D_driver ));

cycloneive_routing_wire \U3|reg_G|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Gin~0_combout ),
	.dataout(\U3|reg_G|Q[4]_ENA_driver ));

// Location: FF_X85_Y52_N15
dffeas \U3|reg_G|Q[4] (
	.clk(\U3|reg_G|Q[4]_CLK_driver ),
	.d(\U3|reg_G|Q[4]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_G|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_B|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_B|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_B|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_B|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_B|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Bin~0_combout ),
	.dataout(\U3|reg_B|Q[4]_ENA_driver ));

// Location: FF_X84_Y50_N13
dffeas \U3|reg_B|Q[4] (
	.clk(\U3|reg_B|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_B|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_B|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_B|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_B|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_B|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result[4]~4_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|result[4]~4_DATAB_driver ));

cycloneive_routing_wire \U3|result[4]~4_DATAC_routing_wire_inst  (
	.datain(\U3|reg_B|Q [4]),
	.dataout(\U3|result[4]~4_DATAC_driver ));

cycloneive_routing_wire \U3|result[4]~4_DATAD_routing_wire_inst  (
	.datain(\U3|AndOr~0_combout ),
	.dataout(\U3|result[4]~4_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N12
cycloneive_lcell_comb \U3|result[4]~4 (
// Equation(s):
// \U3|result[4]~4_combout  = (\U3|BusWires[4]~53_combout  & ((\U3|reg_B|Q [4]) # (\U3|AndOr~0_combout ))) # (!\U3|BusWires[4]~53_combout  & (\U3|reg_B|Q [4] & \U3|AndOr~0_combout ))

	.dataa(gnd),
	.datab(\U3|result[4]~4_DATAB_driver ),
	.datac(\U3|result[4]~4_DATAC_driver ),
	.datad(\U3|result[4]~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result[4]~4 .lut_mask = 16'hFCC0;
defparam \U3|result[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_H|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_H|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_H|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|result[4]~4_combout ),
	.dataout(\U3|reg_H|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_H|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Hin~0_combout ),
	.dataout(\U3|reg_H|Q[4]_ENA_driver ));

// Location: FF_X84_Y52_N29
dffeas \U3|reg_H|Q[4] (
	.clk(\U3|reg_H|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_H|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_H|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_H|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_H|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_H|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[4]~49_DATAA_routing_wire_inst  (
	.datain(\U3|Hout~0_combout ),
	.dataout(\U3|BusWires[4]~49_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[4]~49_DATAB_routing_wire_inst  (
	.datain(\U3|reg_G|Q [4]),
	.dataout(\U3|BusWires[4]~49_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[4]~49_DATAC_routing_wire_inst  (
	.datain(\U3|reg_H|Q [4]),
	.dataout(\U3|BusWires[4]~49_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[4]~49_DATAD_routing_wire_inst  (
	.datain(\U3|Gout~0_combout ),
	.dataout(\U3|BusWires[4]~49_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N28
cycloneive_lcell_comb \U3|BusWires[4]~49 (
// Equation(s):
// \U3|BusWires[4]~49_combout  = (\U3|Hout~0_combout  & ((\U3|reg_H|Q [4]) # ((\U3|reg_G|Q [4] & \U3|Gout~0_combout )))) # (!\U3|Hout~0_combout  & (\U3|reg_G|Q [4] & ((\U3|Gout~0_combout ))))

	.dataa(\U3|BusWires[4]~49_DATAA_driver ),
	.datab(\U3|BusWires[4]~49_DATAB_driver ),
	.datac(\U3|BusWires[4]~49_DATAC_driver ),
	.datad(\U3|BusWires[4]~49_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[4]~49 .lut_mask = 16'hECA0;
defparam \U3|BusWires[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[4]~51_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~50_combout ),
	.dataout(\U3|BusWires[4]~51_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[4]~51_DATAB_routing_wire_inst  (
	.datain(\U3|Lout~0_combout ),
	.dataout(\U3|BusWires[4]~51_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[4]~51_DATAC_routing_wire_inst  (
	.datain(\U3|reg_L|Q [4]),
	.dataout(\U3|BusWires[4]~51_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[4]~51_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[4]~49_combout ),
	.dataout(\U3|BusWires[4]~51_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N6
cycloneive_lcell_comb \U3|BusWires[4]~51 (
// Equation(s):
// \U3|BusWires[4]~51_combout  = (\U3|BusWires[4]~50_combout ) # ((\U3|BusWires[4]~49_combout ) # ((\U3|Lout~0_combout  & \U3|reg_L|Q [4])))

	.dataa(\U3|BusWires[4]~51_DATAA_driver ),
	.datab(\U3|BusWires[4]~51_DATAB_driver ),
	.datac(\U3|BusWires[4]~51_DATAC_driver ),
	.datad(\U3|BusWires[4]~51_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[4]~51 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_0|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_0|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_0|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_0|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Selector17~0_combout ),
	.dataout(\U3|reg_0|Q[4]_ENA_driver ));

// Location: FF_X82_Y51_N1
dffeas \U3|reg_0|Q[4] (
	.clk(\U3|reg_0|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_0|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_0|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[4]~48_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[4]~48_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[4]~48_DATAB_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[4]~48_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[4]~48_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [4]),
	.dataout(\U3|BusWires[4]~48_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[4]~48_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[4]~48_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N0
cycloneive_lcell_comb \U3|BusWires[4]~48 (
// Equation(s):
// \U3|BusWires[4]~48_combout  = (\U3|Selector9~8_combout  & (\U3|Equal0~3_combout  & (\U3|reg_0|Q [4] & \U3|Equal0~0_combout )))

	.dataa(\U3|BusWires[4]~48_DATAA_driver ),
	.datab(\U3|BusWires[4]~48_DATAB_driver ),
	.datac(\U3|BusWires[4]~48_DATAC_driver ),
	.datad(\U3|BusWires[4]~48_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[4]~48 .lut_mask = 16'h8000;
defparam \U3|BusWires[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[4]~52_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [4]),
	.dataout(\U3|BusWires[4]~52_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[4]~52_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[4]~51_combout ),
	.dataout(\U3|BusWires[4]~52_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[4]~52_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[4]~48_combout ),
	.dataout(\U3|BusWires[4]~52_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[4]~52_DATAD_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[4]~52_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N4
cycloneive_lcell_comb \U3|BusWires[4]~52 (
// Equation(s):
// \U3|BusWires[4]~52_combout  = (\U3|BusWires[4]~51_combout ) # ((\U3|BusWires[4]~48_combout ) # ((\U3|reg_2|Q [4] & \U3|Equal2~1_combout )))

	.dataa(\U3|BusWires[4]~52_DATAA_driver ),
	.datab(\U3|BusWires[4]~52_DATAB_driver ),
	.datac(\U3|BusWires[4]~52_DATAC_driver ),
	.datad(\U3|BusWires[4]~52_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[4]~52 .lut_mask = 16'hFEFC;
defparam \U3|BusWires[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_1|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_1|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_1|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_1|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Selector18~1_combout ),
	.dataout(\U3|reg_1|Q[4]_ENA_driver ));

// Location: FF_X81_Y50_N19
dffeas \U3|reg_1|Q[4] (
	.clk(\U3|reg_1|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_1|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_3|Q[4]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_3|Q[4]_CLK_driver ));

cycloneive_routing_wire \U3|reg_3|Q[4]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|reg_3|Q[4]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_3|Q[4]_ENA_routing_wire_inst  (
	.datain(\U3|Selector20~0_combout ),
	.dataout(\U3|reg_3|Q[4]_ENA_driver ));

// Location: FF_X81_Y50_N1
dffeas \U3|reg_3|Q[4] (
	.clk(\U3|reg_3|Q[4]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_3|Q[4]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[4]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[4] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[4]~44_DATAA_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[4]~44_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[4]~44_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [4]),
	.dataout(\U3|BusWires[4]~44_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[4]~44_DATAC_routing_wire_inst  (
	.datain(\U3|reg_3|Q [4]),
	.dataout(\U3|BusWires[4]~44_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[4]~44_DATAD_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[4]~44_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N0
cycloneive_lcell_comb \U3|BusWires[4]~44 (
// Equation(s):
// \U3|BusWires[4]~44_combout  = (\U3|Equal1~2_combout  & ((\U3|reg_1|Q [4]) # ((\U3|reg_3|Q [4] & \U3|Equal3~1_combout )))) # (!\U3|Equal1~2_combout  & (((\U3|reg_3|Q [4] & \U3|Equal3~1_combout ))))

	.dataa(\U3|BusWires[4]~44_DATAA_driver ),
	.datab(\U3|BusWires[4]~44_DATAB_driver ),
	.datac(\U3|BusWires[4]~44_DATAC_driver ),
	.datad(\U3|BusWires[4]~44_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[4]~44 .lut_mask = 16'hF888;
defparam \U3|BusWires[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[4]~45_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~2_combout ),
	.dataout(\U3|BusWires[4]~45_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[4]~45_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~4_combout ),
	.dataout(\U3|BusWires[4]~45_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[4]~45_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [4]),
	.dataout(\U3|BusWires[4]~45_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[4]~45_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[4]~44_combout ),
	.dataout(\U3|BusWires[4]~45_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N12
cycloneive_lcell_comb \U3|BusWires[4]~45 (
// Equation(s):
// \U3|BusWires[4]~45_combout  = (\U3|BusWires[4]~44_combout ) # ((\U3|BusWires[0]~2_combout  & (\U3|BusWires[0]~4_combout  & \U4|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\U3|BusWires[4]~45_DATAA_driver ),
	.datab(\U3|BusWires[4]~45_DATAB_driver ),
	.datac(\U3|BusWires[4]~45_DATAC_driver ),
	.datad(\U3|BusWires[4]~45_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[4]~45 .lut_mask = 16'hFF80;
defparam \U3|BusWires[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[4]~53_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~47_combout ),
	.dataout(\U3|BusWires[4]~53_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[4]~53_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[4]~46_combout ),
	.dataout(\U3|BusWires[4]~53_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[4]~53_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[4]~52_combout ),
	.dataout(\U3|BusWires[4]~53_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[4]~53_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[4]~45_combout ),
	.dataout(\U3|BusWires[4]~53_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N14
cycloneive_lcell_comb \U3|BusWires[4]~53 (
// Equation(s):
// \U3|BusWires[4]~53_combout  = (\U3|BusWires[4]~47_combout ) # ((\U3|BusWires[4]~46_combout ) # ((\U3|BusWires[4]~52_combout ) # (\U3|BusWires[4]~45_combout )))

	.dataa(\U3|BusWires[4]~53_DATAA_driver ),
	.datab(\U3|BusWires[4]~53_DATAB_driver ),
	.datac(\U3|BusWires[4]~53_DATAC_driver ),
	.datad(\U3|BusWires[4]~53_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[4]~53 .lut_mask = 16'hFFFE;
defparam \U3|BusWires[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[152]~140 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[152]~140_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[128]~84_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[152]~140 .lut_mask = 16'hB800;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[152]~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~104_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[152]~104_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[152]~104_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[152]~104_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[152]~104 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[152]~104_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[152]~104_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[152]~104_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[152]~104_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[152]~104 .lut_mask = 16'h00F0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[152]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAD_driver ));

// Location: LCCOMB_X86_Y55_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[151]~105 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[151]~105_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[151]~105 .lut_mask = 16'hAFA0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[151]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAD_driver ));

// Location: LCCOMB_X84_Y55_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[150]~106 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[138]~96_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[150]~106 .lut_mask = 16'hFA0A;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[150]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAD_driver ));

// Location: LCCOMB_X86_Y55_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[149]~97 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[137]~87_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[149]~97 .lut_mask = 16'hCFC0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[149]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAD_driver ));

// Location: LCCOMB_X82_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[148]~98 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[148]~98_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[136]~88_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[148]~98 .lut_mask = 16'hAFA0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[148]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[147]~99 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[147]~99_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[135]~89_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[147]~99 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[147]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[146]~100 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[146]~100_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[134]~90_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[146]~100 .lut_mask = 16'hF0AA;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[146]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[145]~101 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[145]~101_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[133]~91_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[145]~101 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[145]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[144]~102 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[144]~102_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[132]~92_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[144]~102 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[144]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAC_routing_wire_inst  (
	.datain(\U3|reg_D|Q[4]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[143]~103 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|reg_D|Q[4]~_Duplicate_1_q ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[143]~103 .lut_mask = 16'hF0CC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[143]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_D|Q[3]~_Duplicate_1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_D|Q[3]~_Duplicate_1_CLK_driver ));

cycloneive_routing_wire \U3|reg_D|Q[3]~_Duplicate_1_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_D|Q[3]~_Duplicate_1_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_D|Q[3]~_Duplicate_1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|reg_D|Q[3]~_Duplicate_1_ENA_driver ));

// Location: FF_X86_Y55_N1
dffeas \U3|reg_D|Q[3]~_Duplicate_1 (
	.clk(\U3|reg_D|Q[3]~_Duplicate_1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_D|Q[3]~_Duplicate_1_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_D|Q[3]~_Duplicate_1_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_D|Q[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_D|Q[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \U3|reg_D|Q[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[3]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_DATAB_driver ));

// Location: LCCOMB_X86_Y55_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_D|Q[3]~_Duplicate_1_q  $ (VCC))) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_D|Q[3]~_Duplicate_1_q ) # (GND)))
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  = CARRY((\U3|reg_D|Q[3]~_Duplicate_1_q ) # (!\U3|BusWires[0]~13_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_CIN_driver ));

// Location: LCCOMB_X86_Y55_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout  = (\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # (GND))))) # (!\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout 
//  & (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3  = CARRY((\U3|BusWires[1]~23_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout ))) # 
// (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_CIN_driver ));

// Location: LCCOMB_X86_Y55_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout  = ((\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  = CARRY((\U3|BusWires[2]~33_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 )) # 
// (!\U3|BusWires[2]~33_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_CIN_driver ));

// Location: LCCOMB_X86_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # 
// (!\U3|BusWires[3]~43_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_combout  & ((\U3|BusWires[3]~43_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_CIN_driver ));

// Location: LCCOMB_X86_Y55_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_combout  $ (\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 ) # (!\U3|BusWires[4]~53_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_combout  & (!\U3|BusWires[4]~53_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_CIN_driver ));

// Location: LCCOMB_X86_Y55_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_combout  & ((\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )) # 
// (!\U3|BusWires[5]~63_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_combout  & ((\U3|BusWires[5]~63_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ) # (GND))) # (!\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_combout  & (\U3|BusWires[5]~63_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_combout  & ((\U3|BusWires[5]~63_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_CIN_driver ));

// Location: LCCOMB_X86_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout  = ((\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  = CARRY((\U3|BusWires[6]~73_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 )) # 
// (!\U3|BusWires[6]~73_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_CIN_driver ));

// Location: LCCOMB_X86_Y55_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout  = (\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # (GND))))) # (!\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout  
// & (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15  = CARRY((\U3|BusWires[7]~83_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout ))) # 
// (!\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_CIN_driver ));

// Location: LCCOMB_X86_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout  = ((\U3|BusWires[8]~93_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )))) 
// # (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  = CARRY((\U3|BusWires[8]~93_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 )) # 
// (!\U3|BusWires[8]~93_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_CIN_driver ));

// Location: LCCOMB_X86_Y55_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_combout  & ((\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )) 
// # (!\U3|BusWires[9]~103_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_combout  & ((\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ) # (GND))) # (!\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_combout  & (\U3|BusWires[9]~103_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[151]~105_combout  & ((\U3|BusWires[9]~103_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[152]~104_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_CIN_driver ));

// Location: LCCOMB_X86_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[152]~140_combout ) # ((\U3|Div0|auto_generated|divider|divider|StageOut[152]~104_combout ) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 .lut_mask = 16'h00EF;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_CIN_driver ));

// Location: LCCOMB_X86_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  = !\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|result3[3]~3_DATAA_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.dataout(\U3|result3[3]~3_DATAA_driver ));

cycloneive_routing_wire \U3|result3[3]~3_DATAC_routing_wire_inst  (
	.datain(\U3|MulDiv~0_combout ),
	.dataout(\U3|result3[3]~3_DATAC_driver ));

cycloneive_routing_wire \U3|result3[3]~3_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|result3[3]~3_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N22
cycloneive_lcell_comb \U3|result3[3]~3 (
// Equation(s):
// \U3|result3[3]~3_combout  = (\U3|MulDiv~0_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ))) # (!\U3|MulDiv~0_combout  & (\U3|Mult0|auto_generated|mac_out2~DATAOUT3 ))

	.dataa(\U3|result3[3]~3_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|result3[3]~3_DATAC_driver ),
	.datad(\U3|result3[3]~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result3[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result3[3]~3 .lut_mask = 16'h0AFA;
defparam \U3|result3[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_K|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_K|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_K|Q[3]_D_routing_wire_inst  (
	.datain(\U3|result3[3]~3_combout ),
	.dataout(\U3|reg_K|Q[3]_D_driver ));

cycloneive_routing_wire \U3|reg_K|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Kin~0_combout ),
	.dataout(\U3|reg_K|Q[3]_ENA_driver ));

// Location: FF_X88_Y52_N23
dffeas \U3|reg_K|Q[3] (
	.clk(\U3|reg_K|Q[3]_CLK_driver ),
	.d(\U3|reg_K|Q[3]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_K|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_K|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_K|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_K|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[2]~3_DATAA_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|reg_J|Q[2]~3_DATAA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[2]~3_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|reg_J|Q[2]~3_DATAC_driver ));

cycloneive_routing_wire \U3|reg_J|Q[2]~3_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_J|Q[2]~3_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N12
cycloneive_lcell_comb \U3|reg_J|Q[2]~3 (
// Equation(s):
// \U3|reg_J|Q[2]~3_combout  = (\U3|Shift~0_combout ) # ((\U3|BusWires[2]~33_combout ) # (!\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ))

	.dataa(\U3|reg_J|Q[2]~3_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|reg_J|Q[2]~3_DATAC_driver ),
	.datad(\U3|reg_J|Q[2]~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_J|Q[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_J|Q[2]~3 .lut_mask = 16'hFFAF;
defparam \U3|reg_J|Q[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~6_DATAA_routing_wire_inst  (
	.datain(\U3|reg_C|Q [3]),
	.dataout(\U3|ShiftRight0~6_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftRight0~6_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftRight0~6_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftRight0~6_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [4]),
	.dataout(\U3|ShiftRight0~6_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N4
cycloneive_lcell_comb \U3|ShiftRight0~6 (
// Equation(s):
// \U3|ShiftRight0~6_combout  = (\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [4]))) # (!\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [3]))

	.dataa(\U3|ShiftRight0~6_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|ShiftRight0~6_DATAC_driver ),
	.datad(\U3|ShiftRight0~6_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~6 .lut_mask = 16'hFA0A;
defparam \U3|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~10_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftRight0~10_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftRight0~10_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [9]),
	.dataout(\U3|ShiftRight0~10_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftRight0~10_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftRight0~10_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftRight0~10_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [7]),
	.dataout(\U3|ShiftRight0~10_DATAD_driver ));

// Location: LCCOMB_X81_Y53_N8
cycloneive_lcell_comb \U3|ShiftRight0~10 (
// Equation(s):
// \U3|ShiftRight0~10_combout  = (!\U3|BusWires[0]~13_combout  & ((\U3|BusWires[1]~23_combout  & (\U3|reg_C|Q [9])) # (!\U3|BusWires[1]~23_combout  & ((\U3|reg_C|Q [7])))))

	.dataa(\U3|ShiftRight0~10_DATAA_driver ),
	.datab(\U3|ShiftRight0~10_DATAB_driver ),
	.datac(\U3|ShiftRight0~10_DATAC_driver ),
	.datad(\U3|ShiftRight0~10_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~10 .lut_mask = 16'h0D08;
defparam \U3|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[0]~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_J|Q[0]~4_DATAA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[0]~4_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_J|Q[0]~4_DATAC_driver ));

// Location: LCCOMB_X81_Y53_N22
cycloneive_lcell_comb \U3|reg_J|Q[0]~4 (
// Equation(s):
// \U3|reg_J|Q[0]~4_combout  = (!\U3|BusWires[1]~23_combout  & \U3|BusWires[0]~13_combout )

	.dataa(\U3|reg_J|Q[0]~4_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|reg_J|Q[0]~4_DATAC_driver ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_J|Q[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_J|Q[0]~4 .lut_mask = 16'h5050;
defparam \U3|reg_J|Q[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[3]~14_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|result2[3]~14_DATAA_driver ));

cycloneive_routing_wire \U3|result2[3]~14_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~10_combout ),
	.dataout(\U3|result2[3]~14_DATAB_driver ));

cycloneive_routing_wire \U3|result2[3]~14_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~4_combout ),
	.dataout(\U3|result2[3]~14_DATAC_driver ));

cycloneive_routing_wire \U3|result2[3]~14_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [8]),
	.dataout(\U3|result2[3]~14_DATAD_driver ));

// Location: LCCOMB_X81_Y53_N18
cycloneive_lcell_comb \U3|result2[3]~14 (
// Equation(s):
// \U3|result2[3]~14_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout  & ((\U3|ShiftRight0~10_combout ) # ((\U3|reg_J|Q[0]~4_combout  & \U3|reg_C|Q [8]))))

	.dataa(\U3|result2[3]~14_DATAA_driver ),
	.datab(\U3|result2[3]~14_DATAB_driver ),
	.datac(\U3|result2[3]~14_DATAC_driver ),
	.datad(\U3|result2[3]~14_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[3]~14 .lut_mask = 16'hA888;
defparam \U3|result2[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~2_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~2_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~2_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [1]),
	.dataout(\U3|ShiftLeft0~2_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~2_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [0]),
	.dataout(\U3|ShiftLeft0~2_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N10
cycloneive_lcell_comb \U3|ShiftLeft0~2 (
// Equation(s):
// \U3|ShiftLeft0~2_combout  = (\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [0]))) # (!\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [1]))

	.dataa(\U3|ShiftLeft0~2_DATAA_driver ),
	.datab(\U3|ShiftLeft0~2_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|ShiftLeft0~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~2 .lut_mask = 16'hEE44;
defparam \U3|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~5_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~2_combout ),
	.dataout(\U3|ShiftLeft0~5_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~5_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|ShiftLeft0~5_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~5_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~4_combout ),
	.dataout(\U3|ShiftLeft0~5_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N18
cycloneive_lcell_comb \U3|ShiftLeft0~5 (
// Equation(s):
// \U3|ShiftLeft0~5_combout  = (\U3|BusWires[1]~23_combout  & (\U3|ShiftLeft0~2_combout )) # (!\U3|BusWires[1]~23_combout  & ((\U3|ShiftLeft0~4_combout )))

	.dataa(\U3|ShiftLeft0~5_DATAA_driver ),
	.datab(\U3|ShiftLeft0~5_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|ShiftLeft0~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~5 .lut_mask = 16'hBB88;
defparam \U3|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[2]~6_DATAA_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|reg_J|Q[2]~6_DATAA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[2]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_J|Q[2]~6_DATAB_driver ));

cycloneive_routing_wire \U3|reg_J|Q[2]~6_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|reg_J|Q[2]~6_DATAC_driver ));

cycloneive_routing_wire \U3|reg_J|Q[2]~6_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_J|Q[2]~6_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N14
cycloneive_lcell_comb \U3|reg_J|Q[2]~6 (
// Equation(s):
// \U3|reg_J|Q[2]~6_combout  = (\U3|Shift~0_combout ) # ((!\U3|BusWires[2]~33_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout  & \U3|BusWires[1]~23_combout )))

	.dataa(\U3|reg_J|Q[2]~6_DATAA_driver ),
	.datab(\U3|reg_J|Q[2]~6_DATAB_driver ),
	.datac(\U3|reg_J|Q[2]~6_DATAC_driver ),
	.datad(\U3|reg_J|Q[2]~6_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_J|Q[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_J|Q[2]~6 .lut_mask = 16'hBAAA;
defparam \U3|reg_J|Q[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[2]~5_DATAA_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|reg_J|Q[2]~5_DATAA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[2]~5_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|reg_J|Q[2]~5_DATAB_driver ));

cycloneive_routing_wire \U3|reg_J|Q[2]~5_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_J|Q[2]~5_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N28
cycloneive_lcell_comb \U3|reg_J|Q[2]~5 (
// Equation(s):
// \U3|reg_J|Q[2]~5_combout  = \U3|Shift~0_combout  $ (((\U3|BusWires[2]~33_combout ) # (!\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout )))

	.dataa(\U3|reg_J|Q[2]~5_DATAA_driver ),
	.datab(\U3|reg_J|Q[2]~5_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|reg_J|Q[2]~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_J|Q[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_J|Q[2]~5 .lut_mask = 16'h5599;
defparam \U3|reg_J|Q[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[3]~15_DATAA_routing_wire_inst  (
	.datain(\U3|result2[3]~14_combout ),
	.dataout(\U3|result2[3]~15_DATAA_driver ));

cycloneive_routing_wire \U3|result2[3]~15_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~5_combout ),
	.dataout(\U3|result2[3]~15_DATAB_driver ));

cycloneive_routing_wire \U3|result2[3]~15_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[2]~6_combout ),
	.dataout(\U3|result2[3]~15_DATAC_driver ));

cycloneive_routing_wire \U3|result2[3]~15_DATAD_routing_wire_inst  (
	.datain(\U3|reg_J|Q[2]~5_combout ),
	.dataout(\U3|result2[3]~15_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N18
cycloneive_lcell_comb \U3|result2[3]~15 (
// Equation(s):
// \U3|result2[3]~15_combout  = (\U3|reg_J|Q[2]~6_combout  & (((\U3|ShiftLeft0~5_combout  & \U3|reg_J|Q[2]~5_combout )))) # (!\U3|reg_J|Q[2]~6_combout  & ((\U3|result2[3]~14_combout ) # ((!\U3|reg_J|Q[2]~5_combout ))))

	.dataa(\U3|result2[3]~15_DATAA_driver ),
	.datab(\U3|result2[3]~15_DATAB_driver ),
	.datac(\U3|result2[3]~15_DATAC_driver ),
	.datad(\U3|result2[3]~15_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[3]~15 .lut_mask = 16'hCA0F;
defparam \U3|result2[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[3]_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[2]~3_combout ),
	.dataout(\U3|result2[3]_DATAA_driver ));

cycloneive_routing_wire \U3|result2[3]_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~8_combout ),
	.dataout(\U3|result2[3]_DATAB_driver ));

cycloneive_routing_wire \U3|result2[3]_DATAC_routing_wire_inst  (
	.datain(\U3|ShiftRight0~6_combout ),
	.dataout(\U3|result2[3]_DATAC_driver ));

cycloneive_routing_wire \U3|result2[3]_DATAD_routing_wire_inst  (
	.datain(\U3|result2[3]~15_combout ),
	.dataout(\U3|result2[3]_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N8
cycloneive_lcell_comb \U3|result2[3] (
// Equation(s):
// \U3|result2 [3] = (\U3|reg_J|Q[2]~3_combout  & (((\U3|result2[3]~15_combout )))) # (!\U3|reg_J|Q[2]~3_combout  & ((\U3|result2[3]~15_combout  & ((\U3|ShiftRight0~6_combout ))) # (!\U3|result2[3]~15_combout  & (\U3|ShiftRight0~8_combout ))))

	.dataa(\U3|result2[3]_DATAA_driver ),
	.datab(\U3|result2[3]_DATAB_driver ),
	.datac(\U3|result2[3]_DATAC_driver ),
	.datad(\U3|result2[3]_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2 [3]),
	.cout());
// synopsys translate_off
defparam \U3|result2[3] .lut_mask = 16'hFA44;
defparam \U3|result2[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_J|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_J|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|result2 [3]),
	.dataout(\U3|reg_J|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Jin~0_combout ),
	.dataout(\U3|reg_J|Q[3]_ENA_driver ));

// Location: FF_X88_Y52_N13
dffeas \U3|reg_J|Q[3] (
	.clk(\U3|reg_J|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_J|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_J|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_J|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_J|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_J|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[3]~40_DATAA_routing_wire_inst  (
	.datain(\U3|Jout~0_combout ),
	.dataout(\U3|BusWires[3]~40_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[3]~40_DATAB_routing_wire_inst  (
	.datain(\U3|reg_K|Q [3]),
	.dataout(\U3|BusWires[3]~40_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[3]~40_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q [3]),
	.dataout(\U3|BusWires[3]~40_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[3]~40_DATAD_routing_wire_inst  (
	.datain(\U3|Kout~0_combout ),
	.dataout(\U3|BusWires[3]~40_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N12
cycloneive_lcell_comb \U3|BusWires[3]~40 (
// Equation(s):
// \U3|BusWires[3]~40_combout  = (\U3|Jout~0_combout  & ((\U3|reg_J|Q [3]) # ((\U3|reg_K|Q [3] & \U3|Kout~0_combout )))) # (!\U3|Jout~0_combout  & (\U3|reg_K|Q [3] & ((\U3|Kout~0_combout ))))

	.dataa(\U3|BusWires[3]~40_DATAA_driver ),
	.datab(\U3|BusWires[3]~40_DATAB_driver ),
	.datac(\U3|BusWires[3]~40_DATAC_driver ),
	.datad(\U3|BusWires[3]~40_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[3]~40 .lut_mask = 16'hECA0;
defparam \U3|BusWires[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[3]~41_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~39_combout ),
	.dataout(\U3|BusWires[3]~41_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[3]~41_DATAB_routing_wire_inst  (
	.datain(\U3|Lout~0_combout ),
	.dataout(\U3|BusWires[3]~41_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[3]~41_DATAC_routing_wire_inst  (
	.datain(\U3|reg_L|Q [3]),
	.dataout(\U3|BusWires[3]~41_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[3]~41_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[3]~40_combout ),
	.dataout(\U3|BusWires[3]~41_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N26
cycloneive_lcell_comb \U3|BusWires[3]~41 (
// Equation(s):
// \U3|BusWires[3]~41_combout  = (\U3|BusWires[3]~39_combout ) # ((\U3|BusWires[3]~40_combout ) # ((\U3|Lout~0_combout  & \U3|reg_L|Q [3])))

	.dataa(\U3|BusWires[3]~41_DATAA_driver ),
	.datab(\U3|BusWires[3]~41_DATAB_driver ),
	.datac(\U3|BusWires[3]~41_DATAC_driver ),
	.datad(\U3|BusWires[3]~41_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[3]~41 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_2|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_2|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_2|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_2|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Selector19~0_combout ),
	.dataout(\U3|reg_2|Q[3]_ENA_driver ));

// Location: FF_X85_Y51_N9
dffeas \U3|reg_2|Q[3] (
	.clk(\U3|reg_2|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_2|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_0|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_0|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_0|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_0|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Selector17~0_combout ),
	.dataout(\U3|reg_0|Q[3]_ENA_driver ));

// Location: FF_X82_Y51_N5
dffeas \U3|reg_0|Q[3] (
	.clk(\U3|reg_0|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_0|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_0|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[3]~38_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[3]~38_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[3]~38_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [3]),
	.dataout(\U3|BusWires[3]~38_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[3]~38_DATAC_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[3]~38_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[3]~38_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[3]~38_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N26
cycloneive_lcell_comb \U3|BusWires[3]~38 (
// Equation(s):
// \U3|BusWires[3]~38_combout  = (\U3|Selector9~8_combout  & (\U3|reg_0|Q [3] & (\U3|Equal0~0_combout  & \U3|Equal0~3_combout )))

	.dataa(\U3|BusWires[3]~38_DATAA_driver ),
	.datab(\U3|BusWires[3]~38_DATAB_driver ),
	.datac(\U3|BusWires[3]~38_DATAC_driver ),
	.datad(\U3|BusWires[3]~38_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[3]~38 .lut_mask = 16'h8000;
defparam \U3|BusWires[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[3]~42_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~41_combout ),
	.dataout(\U3|BusWires[3]~42_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[3]~42_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [3]),
	.dataout(\U3|BusWires[3]~42_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[3]~42_DATAC_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[3]~42_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[3]~42_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[3]~38_combout ),
	.dataout(\U3|BusWires[3]~42_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N18
cycloneive_lcell_comb \U3|BusWires[3]~42 (
// Equation(s):
// \U3|BusWires[3]~42_combout  = (\U3|BusWires[3]~41_combout ) # ((\U3|BusWires[3]~38_combout ) # ((\U3|reg_2|Q [3] & \U3|Equal2~1_combout )))

	.dataa(\U3|BusWires[3]~42_DATAA_driver ),
	.datab(\U3|BusWires[3]~42_DATAB_driver ),
	.datac(\U3|BusWires[3]~42_DATAC_driver ),
	.datad(\U3|BusWires[3]~42_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[3]~42 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_1|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_1|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_1|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_1|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Selector18~1_combout ),
	.dataout(\U3|reg_1|Q[3]_ENA_driver ));

// Location: FF_X82_Y50_N29
dffeas \U3|reg_1|Q[3] (
	.clk(\U3|reg_1|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_1|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_3|Q[3]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_3|Q[3]_CLK_driver ));

cycloneive_routing_wire \U3|reg_3|Q[3]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|reg_3|Q[3]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_3|Q[3]_ENA_routing_wire_inst  (
	.datain(\U3|Selector20~0_combout ),
	.dataout(\U3|reg_3|Q[3]_ENA_driver ));

// Location: FF_X82_Y50_N19
dffeas \U3|reg_3|Q[3] (
	.clk(\U3|reg_3|Q[3]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_3|Q[3]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[3]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[3] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[3]~34_DATAA_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[3]~34_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[3]~34_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [3]),
	.dataout(\U3|BusWires[3]~34_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[3]~34_DATAC_routing_wire_inst  (
	.datain(\U3|reg_3|Q [3]),
	.dataout(\U3|BusWires[3]~34_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[3]~34_DATAD_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[3]~34_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N18
cycloneive_lcell_comb \U3|BusWires[3]~34 (
// Equation(s):
// \U3|BusWires[3]~34_combout  = (\U3|Equal1~2_combout  & ((\U3|reg_1|Q [3]) # ((\U3|reg_3|Q [3] & \U3|Equal3~1_combout )))) # (!\U3|Equal1~2_combout  & (((\U3|reg_3|Q [3] & \U3|Equal3~1_combout ))))

	.dataa(\U3|BusWires[3]~34_DATAA_driver ),
	.datab(\U3|BusWires[3]~34_DATAB_driver ),
	.datac(\U3|BusWires[3]~34_DATAC_driver ),
	.datad(\U3|BusWires[3]~34_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[3]~34 .lut_mask = 16'hF888;
defparam \U3|BusWires[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[3]~35_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~2_combout ),
	.dataout(\U3|BusWires[3]~35_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[3]~35_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~34_combout ),
	.dataout(\U3|BusWires[3]~35_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[3]~35_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [3]),
	.dataout(\U3|BusWires[3]~35_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[3]~35_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~4_combout ),
	.dataout(\U3|BusWires[3]~35_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N10
cycloneive_lcell_comb \U3|BusWires[3]~35 (
// Equation(s):
// \U3|BusWires[3]~35_combout  = (\U3|BusWires[3]~34_combout ) # ((\U3|BusWires[0]~2_combout  & (\U4|altsyncram_component|auto_generated|q_a [3] & \U3|BusWires[0]~4_combout )))

	.dataa(\U3|BusWires[3]~35_DATAA_driver ),
	.datab(\U3|BusWires[3]~35_DATAB_driver ),
	.datac(\U3|BusWires[3]~35_DATAC_driver ),
	.datad(\U3|BusWires[3]~35_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[3]~35 .lut_mask = 16'hECCC;
defparam \U3|BusWires[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[3]~43_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[3]~36_combout ),
	.dataout(\U3|BusWires[3]~43_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[3]~43_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~37_combout ),
	.dataout(\U3|BusWires[3]~43_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[3]~43_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[3]~42_combout ),
	.dataout(\U3|BusWires[3]~43_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[3]~43_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[3]~35_combout ),
	.dataout(\U3|BusWires[3]~43_DATAD_driver ));

// Location: LCCOMB_X82_Y54_N4
cycloneive_lcell_comb \U3|BusWires[3]~43 (
// Equation(s):
// \U3|BusWires[3]~43_combout  = (\U3|BusWires[3]~36_combout ) # ((\U3|BusWires[3]~37_combout ) # ((\U3|BusWires[3]~42_combout ) # (\U3|BusWires[3]~35_combout )))

	.dataa(\U3|BusWires[3]~43_DATAA_driver ),
	.datab(\U3|BusWires[3]~43_DATAB_driver ),
	.datac(\U3|BusWires[3]~43_DATAC_driver ),
	.datad(\U3|BusWires[3]~43_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[3]~43 .lut_mask = 16'hFFFE;
defparam \U3|BusWires[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~115_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[163]~115_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~115_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[163]~115_DATAD_driver ));

// Location: LCCOMB_X87_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[163]~115 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[163]~115_combout  = (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[163]~115_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[163]~115_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[163]~115_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[163]~115 .lut_mask = 16'h3300;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[163]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[163]~141 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[163]~141_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[139]~95_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[163]~141 .lut_mask = 16'hAC00;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[163]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAD_driver ));

// Location: LCCOMB_X87_Y55_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[162]~116 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[162]~116_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[162]~116 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[162]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAD_driver ));

// Location: LCCOMB_X86_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[161]~107 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[149]~97_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[161]~107 .lut_mask = 16'hFA50;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[161]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAD_driver ));

// Location: LCCOMB_X87_Y55_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[160]~108 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[148]~98_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[160]~108 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[160]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAD_driver ));

// Location: LCCOMB_X86_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[159]~109 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[159]~109_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[147]~99_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[159]~109 .lut_mask = 16'hAFA0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[159]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[158]~110 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[158]~110_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[146]~100_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[158]~110 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[158]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[157]~111 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[157]~111_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[145]~101_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[157]~111 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[157]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[156]~112 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[156]~112_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[144]~102_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[156]~112 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[156]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[155]~113 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[155]~113_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[143]~103_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[155]~113 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[155]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAA_routing_wire_inst  (
	.datain(\U3|reg_D|Q[3]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAD_driver ));

// Location: LCCOMB_X91_Y55_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[154]~114 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & (\U3|reg_D|Q[3]~_Duplicate_1_q )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[154]~114 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[154]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_D|Q[2]~_Duplicate_1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_D|Q[2]~_Duplicate_1_CLK_driver ));

cycloneive_routing_wire \U3|reg_D|Q[2]~_Duplicate_1_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_D|Q[2]~_Duplicate_1_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_D|Q[2]~_Duplicate_1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|reg_D|Q[2]~_Duplicate_1_ENA_driver ));

// Location: FF_X87_Y55_N7
dffeas \U3|reg_D|Q[2]~_Duplicate_1 (
	.clk(\U3|reg_D|Q[2]~_Duplicate_1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_D|Q[2]~_Duplicate_1_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_D|Q[2]~_Duplicate_1_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_D|Q[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_D|Q[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \U3|reg_D|Q[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_D|Q[2]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_DATAB_driver ));

// Location: LCCOMB_X87_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout  = (\U3|reg_D|Q[2]~_Duplicate_1_q  & ((GND) # (!\U3|BusWires[0]~13_combout ))) # (!\U3|reg_D|Q[2]~_Duplicate_1_q  & (\U3|BusWires[0]~13_combout  $ (GND)))
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1  = CARRY((\U3|reg_D|Q[2]~_Duplicate_1_q ) # (!\U3|BusWires[0]~13_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 .lut_mask = 16'h66BB;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_CIN_driver ));

// Location: LCCOMB_X87_Y55_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout  = (\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ) # (GND))))) # (!\U3|BusWires[1]~23_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout 
//  & (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3  = CARRY((\U3|BusWires[1]~23_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout ))) # 
// (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_CIN_driver ));

// Location: LCCOMB_X87_Y55_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout  = ((\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5  = CARRY((\U3|BusWires[2]~33_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 )) # 
// (!\U3|BusWires[2]~33_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_CIN_driver ));

// Location: LCCOMB_X87_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 )) # 
// (!\U3|BusWires[3]~43_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_combout  & ((\U3|BusWires[3]~43_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_CIN_driver ));

// Location: LCCOMB_X87_Y55_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_combout  $ (\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 ) # (!\U3|BusWires[4]~53_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_combout  & (!\U3|BusWires[4]~53_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_CIN_driver ));

// Location: LCCOMB_X87_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_combout  & ((\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 )) # 
// (!\U3|BusWires[5]~63_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_combout  & ((\U3|BusWires[5]~63_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ) # (GND))) # (!\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_combout  & (\U3|BusWires[5]~63_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_combout  & ((\U3|BusWires[5]~63_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_CIN_driver ));

// Location: LCCOMB_X87_Y55_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout  = ((\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 )))) 
// # (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13  = CARRY((\U3|BusWires[6]~73_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 )) # 
// (!\U3|BusWires[6]~73_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_CIN_driver ));

// Location: LCCOMB_X87_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout  = (\U3|BusWires[7]~83_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ) # (GND))))) # (!\U3|BusWires[7]~83_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout  & 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15  = CARRY((\U3|BusWires[7]~83_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout ))) 
// # (!\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_CIN_driver ));

// Location: LCCOMB_X87_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout  = ((\U3|BusWires[8]~93_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 )))) 
// # (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17  = CARRY((\U3|BusWires[8]~93_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 )) # 
// (!\U3|BusWires[8]~93_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_CIN_driver ));

// Location: LCCOMB_X87_Y55_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout  = (\U3|BusWires[9]~103_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 )) 
// # (!\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ) # (GND))))) # (!\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_combout  & 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19  = CARRY((\U3|BusWires[9]~103_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_combout ))) 
// # (!\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[162]~116_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[163]~115_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_CIN_driver ));

// Location: LCCOMB_X87_Y55_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[163]~115_combout ) # ((\U3|Div0|auto_generated|divider|divider|StageOut[163]~141_combout ) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 .lut_mask = 16'h00EF;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_CIN_driver ));

// Location: LCCOMB_X87_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  = !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|result3[2]~2_DATAB_routing_wire_inst  (
	.datain(\U3|MulDiv~0_combout ),
	.dataout(\U3|result3[2]~2_DATAB_driver ));

cycloneive_routing_wire \U3|result3[2]~2_DATAC_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.dataout(\U3|result3[2]~2_DATAC_driver ));

cycloneive_routing_wire \U3|result3[2]~2_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|result3[2]~2_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N6
cycloneive_lcell_comb \U3|result3[2]~2 (
// Equation(s):
// \U3|result3[2]~2_combout  = (\U3|MulDiv~0_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ))) # (!\U3|MulDiv~0_combout  & (\U3|Mult0|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(gnd),
	.datab(\U3|result3[2]~2_DATAB_driver ),
	.datac(\U3|result3[2]~2_DATAC_driver ),
	.datad(\U3|result3[2]~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result3[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result3[2]~2 .lut_mask = 16'h30FC;
defparam \U3|result3[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_K|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_K|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_K|Q[2]_D_routing_wire_inst  (
	.datain(\U3|result3[2]~2_combout ),
	.dataout(\U3|reg_K|Q[2]_D_driver ));

cycloneive_routing_wire \U3|reg_K|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Kin~0_combout ),
	.dataout(\U3|reg_K|Q[2]_ENA_driver ));

// Location: FF_X88_Y52_N7
dffeas \U3|reg_K|Q[2] (
	.clk(\U3|reg_K|Q[2]_CLK_driver ),
	.d(\U3|reg_K|Q[2]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_K|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_K|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_K|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_K|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftRight0~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_C|Q [3]),
	.dataout(\U3|ShiftRight0~0_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftRight0~0_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftRight0~0_DATAC_driver ));

cycloneive_routing_wire \U3|ShiftRight0~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [2]),
	.dataout(\U3|ShiftRight0~0_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N24
cycloneive_lcell_comb \U3|ShiftRight0~0 (
// Equation(s):
// \U3|ShiftRight0~0_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [3])) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [2])))

	.dataa(\U3|ShiftRight0~0_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|ShiftRight0~0_DATAC_driver ),
	.datad(\U3|ShiftRight0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftRight0~0 .lut_mask = 16'hAFA0;
defparam \U3|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[2]~12_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftRight0~1_combout ),
	.dataout(\U3|result2[2]~12_DATAA_driver ));

cycloneive_routing_wire \U3|result2[2]~12_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~4_combout ),
	.dataout(\U3|result2[2]~12_DATAB_driver ));

cycloneive_routing_wire \U3|result2[2]~12_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|result2[2]~12_DATAC_driver ));

cycloneive_routing_wire \U3|result2[2]~12_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|result2[2]~12_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N10
cycloneive_lcell_comb \U3|result2[2]~12 (
// Equation(s):
// \U3|result2[2]~12_combout  = (\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout  & ((\U3|BusWires[1]~23_combout  & ((\U3|ShiftRight0~4_combout ))) # (!\U3|BusWires[1]~23_combout  & (\U3|ShiftRight0~1_combout ))))

	.dataa(\U3|result2[2]~12_DATAA_driver ),
	.datab(\U3|result2[2]~12_DATAB_driver ),
	.datac(\U3|result2[2]~12_DATAC_driver ),
	.datad(\U3|result2[2]~12_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[2]~12 .lut_mask = 16'hC0A0;
defparam \U3|result2[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[2]~13_DATAA_routing_wire_inst  (
	.datain(\U3|result2[2]~12_combout ),
	.dataout(\U3|result2[2]~13_DATAA_driver ));

cycloneive_routing_wire \U3|result2[2]~13_DATAB_routing_wire_inst  (
	.datain(\U3|reg_J|Q[2]~5_combout ),
	.dataout(\U3|result2[2]~13_DATAB_driver ));

cycloneive_routing_wire \U3|result2[2]~13_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[2]~6_combout ),
	.dataout(\U3|result2[2]~13_DATAC_driver ));

cycloneive_routing_wire \U3|result2[2]~13_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~15_combout ),
	.dataout(\U3|result2[2]~13_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N12
cycloneive_lcell_comb \U3|result2[2]~13 (
// Equation(s):
// \U3|result2[2]~13_combout  = (\U3|reg_J|Q[2]~5_combout  & ((\U3|reg_J|Q[2]~6_combout  & ((\U3|ShiftLeft0~15_combout ))) # (!\U3|reg_J|Q[2]~6_combout  & (\U3|result2[2]~12_combout )))) # (!\U3|reg_J|Q[2]~5_combout  & (((!\U3|reg_J|Q[2]~6_combout ))))

	.dataa(\U3|result2[2]~13_DATAA_driver ),
	.datab(\U3|result2[2]~13_DATAB_driver ),
	.datac(\U3|result2[2]~13_DATAC_driver ),
	.datad(\U3|result2[2]~13_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[2]~13 .lut_mask = 16'hCB0B;
defparam \U3|result2[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[2]_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftRight0~2_combout ),
	.dataout(\U3|result2[2]_DATAA_driver ));

cycloneive_routing_wire \U3|result2[2]_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~0_combout ),
	.dataout(\U3|result2[2]_DATAB_driver ));

cycloneive_routing_wire \U3|result2[2]_DATAC_routing_wire_inst  (
	.datain(\U3|result2[2]~13_combout ),
	.dataout(\U3|result2[2]_DATAC_driver ));

cycloneive_routing_wire \U3|result2[2]_DATAD_routing_wire_inst  (
	.datain(\U3|reg_J|Q[2]~3_combout ),
	.dataout(\U3|result2[2]_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N22
cycloneive_lcell_comb \U3|result2[2] (
// Equation(s):
// \U3|result2 [2] = (\U3|result2[2]~13_combout  & (((\U3|ShiftRight0~0_combout ) # (\U3|reg_J|Q[2]~3_combout )))) # (!\U3|result2[2]~13_combout  & (\U3|ShiftRight0~2_combout  & ((!\U3|reg_J|Q[2]~3_combout ))))

	.dataa(\U3|result2[2]_DATAA_driver ),
	.datab(\U3|result2[2]_DATAB_driver ),
	.datac(\U3|result2[2]_DATAC_driver ),
	.datad(\U3|result2[2]_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2 [2]),
	.cout());
// synopsys translate_off
defparam \U3|result2[2] .lut_mask = 16'hF0CA;
defparam \U3|result2[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_J|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_J|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|result2 [2]),
	.dataout(\U3|reg_J|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Jin~0_combout ),
	.dataout(\U3|reg_J|Q[2]_ENA_driver ));

// Location: FF_X88_Y52_N5
dffeas \U3|reg_J|Q[2] (
	.clk(\U3|reg_J|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_J|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_J|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_J|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_J|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_J|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[2]~30_DATAA_routing_wire_inst  (
	.datain(\U3|Jout~0_combout ),
	.dataout(\U3|BusWires[2]~30_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[2]~30_DATAB_routing_wire_inst  (
	.datain(\U3|reg_K|Q [2]),
	.dataout(\U3|BusWires[2]~30_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[2]~30_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q [2]),
	.dataout(\U3|BusWires[2]~30_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[2]~30_DATAD_routing_wire_inst  (
	.datain(\U3|Kout~0_combout ),
	.dataout(\U3|BusWires[2]~30_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N4
cycloneive_lcell_comb \U3|BusWires[2]~30 (
// Equation(s):
// \U3|BusWires[2]~30_combout  = (\U3|Jout~0_combout  & ((\U3|reg_J|Q [2]) # ((\U3|reg_K|Q [2] & \U3|Kout~0_combout )))) # (!\U3|Jout~0_combout  & (\U3|reg_K|Q [2] & ((\U3|Kout~0_combout ))))

	.dataa(\U3|BusWires[2]~30_DATAA_driver ),
	.datab(\U3|BusWires[2]~30_DATAB_driver ),
	.datac(\U3|BusWires[2]~30_DATAC_driver ),
	.datad(\U3|BusWires[2]~30_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[2]~30 .lut_mask = 16'hECA0;
defparam \U3|BusWires[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[2]~31_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~29_combout ),
	.dataout(\U3|BusWires[2]~31_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[2]~31_DATAB_routing_wire_inst  (
	.datain(\U3|Lout~0_combout ),
	.dataout(\U3|BusWires[2]~31_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[2]~31_DATAC_routing_wire_inst  (
	.datain(\U3|reg_L|Q [2]),
	.dataout(\U3|BusWires[2]~31_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[2]~31_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~30_combout ),
	.dataout(\U3|BusWires[2]~31_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N20
cycloneive_lcell_comb \U3|BusWires[2]~31 (
// Equation(s):
// \U3|BusWires[2]~31_combout  = (\U3|BusWires[2]~29_combout ) # ((\U3|BusWires[2]~30_combout ) # ((\U3|Lout~0_combout  & \U3|reg_L|Q [2])))

	.dataa(\U3|BusWires[2]~31_DATAA_driver ),
	.datab(\U3|BusWires[2]~31_DATAB_driver ),
	.datac(\U3|BusWires[2]~31_DATAC_driver ),
	.datad(\U3|BusWires[2]~31_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[2]~31 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_0|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_0|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_0|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_0|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Selector17~0_combout ),
	.dataout(\U3|reg_0|Q[2]_ENA_driver ));

// Location: FF_X82_Y51_N9
dffeas \U3|reg_0|Q[2] (
	.clk(\U3|reg_0|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_0|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_0|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[2]~28_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[2]~28_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[2]~28_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [2]),
	.dataout(\U3|BusWires[2]~28_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[2]~28_DATAC_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[2]~28_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[2]~28_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[2]~28_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N14
cycloneive_lcell_comb \U3|BusWires[2]~28 (
// Equation(s):
// \U3|BusWires[2]~28_combout  = (\U3|Selector9~8_combout  & (\U3|reg_0|Q [2] & (\U3|Equal0~0_combout  & \U3|Equal0~3_combout )))

	.dataa(\U3|BusWires[2]~28_DATAA_driver ),
	.datab(\U3|BusWires[2]~28_DATAB_driver ),
	.datac(\U3|BusWires[2]~28_DATAC_driver ),
	.datad(\U3|BusWires[2]~28_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[2]~28 .lut_mask = 16'h8000;
defparam \U3|BusWires[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[2]~32_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [2]),
	.dataout(\U3|BusWires[2]~32_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[2]~32_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~31_combout ),
	.dataout(\U3|BusWires[2]~32_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[2]~32_DATAC_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[2]~32_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[2]~32_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~28_combout ),
	.dataout(\U3|BusWires[2]~32_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N16
cycloneive_lcell_comb \U3|BusWires[2]~32 (
// Equation(s):
// \U3|BusWires[2]~32_combout  = (\U3|BusWires[2]~31_combout ) # ((\U3|BusWires[2]~28_combout ) # ((\U3|reg_2|Q [2] & \U3|Equal2~1_combout )))

	.dataa(\U3|BusWires[2]~32_DATAA_driver ),
	.datab(\U3|BusWires[2]~32_DATAB_driver ),
	.datac(\U3|BusWires[2]~32_DATAC_driver ),
	.datad(\U3|BusWires[2]~32_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[2]~32 .lut_mask = 16'hFFEC;
defparam \U3|BusWires[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_1|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_1|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_1|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_1|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Selector18~1_combout ),
	.dataout(\U3|reg_1|Q[2]_ENA_driver ));

// Location: FF_X82_Y50_N27
dffeas \U3|reg_1|Q[2] (
	.clk(\U3|reg_1|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_1|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_3|Q[2]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_3|Q[2]_CLK_driver ));

cycloneive_routing_wire \U3|reg_3|Q[2]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_3|Q[2]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_3|Q[2]_ENA_routing_wire_inst  (
	.datain(\U3|Selector20~0_combout ),
	.dataout(\U3|reg_3|Q[2]_ENA_driver ));

// Location: FF_X82_Y50_N9
dffeas \U3|reg_3|Q[2] (
	.clk(\U3|reg_3|Q[2]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_3|Q[2]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[2]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[2] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[2]~24_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [2]),
	.dataout(\U3|BusWires[2]~24_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[2]~24_DATAB_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[2]~24_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[2]~24_DATAC_routing_wire_inst  (
	.datain(\U3|reg_3|Q [2]),
	.dataout(\U3|BusWires[2]~24_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[2]~24_DATAD_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[2]~24_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N8
cycloneive_lcell_comb \U3|BusWires[2]~24 (
// Equation(s):
// \U3|BusWires[2]~24_combout  = (\U3|reg_1|Q [2] & ((\U3|Equal1~2_combout ) # ((\U3|Equal3~1_combout  & \U3|reg_3|Q [2])))) # (!\U3|reg_1|Q [2] & (\U3|Equal3~1_combout  & (\U3|reg_3|Q [2])))

	.dataa(\U3|BusWires[2]~24_DATAA_driver ),
	.datab(\U3|BusWires[2]~24_DATAB_driver ),
	.datac(\U3|BusWires[2]~24_DATAC_driver ),
	.datad(\U3|BusWires[2]~24_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[2]~24 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[2]~25_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~2_combout ),
	.dataout(\U3|BusWires[2]~25_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[2]~25_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~24_combout ),
	.dataout(\U3|BusWires[2]~25_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[2]~25_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~4_combout ),
	.dataout(\U3|BusWires[2]~25_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[2]~25_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [2]),
	.dataout(\U3|BusWires[2]~25_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N24
cycloneive_lcell_comb \U3|BusWires[2]~25 (
// Equation(s):
// \U3|BusWires[2]~25_combout  = (\U3|BusWires[2]~24_combout ) # ((\U3|BusWires[0]~2_combout  & (\U3|BusWires[0]~4_combout  & \U4|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\U3|BusWires[2]~25_DATAA_driver ),
	.datab(\U3|BusWires[2]~25_DATAB_driver ),
	.datac(\U3|BusWires[2]~25_DATAC_driver ),
	.datad(\U3|BusWires[2]~25_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[2]~25 .lut_mask = 16'hECCC;
defparam \U3|BusWires[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[2]~33_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[2]~26_combout ),
	.dataout(\U3|BusWires[2]~33_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[2]~33_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~27_combout ),
	.dataout(\U3|BusWires[2]~33_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[2]~33_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[2]~32_combout ),
	.dataout(\U3|BusWires[2]~33_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[2]~33_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~25_combout ),
	.dataout(\U3|BusWires[2]~33_DATAD_driver ));

// Location: LCCOMB_X86_Y54_N14
cycloneive_lcell_comb \U3|BusWires[2]~33 (
// Equation(s):
// \U3|BusWires[2]~33_combout  = (\U3|BusWires[2]~26_combout ) # ((\U3|BusWires[2]~27_combout ) # ((\U3|BusWires[2]~32_combout ) # (\U3|BusWires[2]~25_combout )))

	.dataa(\U3|BusWires[2]~33_DATAA_driver ),
	.datab(\U3|BusWires[2]~33_DATAB_driver ),
	.datac(\U3|BusWires[2]~33_DATAC_driver ),
	.datad(\U3|BusWires[2]~33_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[2]~33 .lut_mask = 16'hFFFE;
defparam \U3|BusWires[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result3[7]~7_DATAA_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.dataout(\U3|result3[7]~7_DATAA_driver ));

cycloneive_routing_wire \U3|result3[7]~7_DATAB_routing_wire_inst  (
	.datain(\U3|MulDiv~0_combout ),
	.dataout(\U3|result3[7]~7_DATAB_driver ));

cycloneive_routing_wire \U3|result3[7]~7_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ),
	.dataout(\U3|result3[7]~7_DATAC_driver ));

// Location: LCCOMB_X88_Y52_N14
cycloneive_lcell_comb \U3|result3[7]~7 (
// Equation(s):
// \U3|result3[7]~7_combout  = (\U3|MulDiv~0_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout ))) # (!\U3|MulDiv~0_combout  & (\U3|Mult0|auto_generated|mac_out2~DATAOUT7 ))

	.dataa(\U3|result3[7]~7_DATAA_driver ),
	.datab(\U3|result3[7]~7_DATAB_driver ),
	.datac(\U3|result3[7]~7_DATAC_driver ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|result3[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result3[7]~7 .lut_mask = 16'h2E2E;
defparam \U3|result3[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_K|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_K|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_K|Q[7]_D_routing_wire_inst  (
	.datain(\U3|result3[7]~7_combout ),
	.dataout(\U3|reg_K|Q[7]_D_driver ));

cycloneive_routing_wire \U3|reg_K|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Kin~0_combout ),
	.dataout(\U3|reg_K|Q[7]_ENA_driver ));

// Location: FF_X88_Y52_N15
dffeas \U3|reg_K|Q[7] (
	.clk(\U3|reg_K|Q[7]_CLK_driver ),
	.d(\U3|reg_K|Q[7]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_K|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_K|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_K|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_K|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|ShiftLeft0~14_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|ShiftLeft0~14_DATAA_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~14_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [7]),
	.dataout(\U3|ShiftLeft0~14_DATAB_driver ));

cycloneive_routing_wire \U3|ShiftLeft0~14_DATAC_routing_wire_inst  (
	.datain(\U3|reg_C|Q [6]),
	.dataout(\U3|ShiftLeft0~14_DATAC_driver ));

// Location: LCCOMB_X81_Y53_N12
cycloneive_lcell_comb \U3|ShiftLeft0~14 (
// Equation(s):
// \U3|ShiftLeft0~14_combout  = (\U3|BusWires[0]~13_combout  & ((\U3|reg_C|Q [6]))) # (!\U3|BusWires[0]~13_combout  & (\U3|reg_C|Q [7]))

	.dataa(\U3|ShiftLeft0~14_DATAA_driver ),
	.datab(\U3|ShiftLeft0~14_DATAB_driver ),
	.datac(\U3|ShiftLeft0~14_DATAC_driver ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ShiftLeft0~14 .lut_mask = 16'hE4E4;
defparam \U3|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[7]~24_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~4_combout ),
	.dataout(\U3|result2[7]~24_DATAA_driver ));

cycloneive_routing_wire \U3|result2[7]~24_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~10_combout ),
	.dataout(\U3|result2[7]~24_DATAB_driver ));

cycloneive_routing_wire \U3|result2[7]~24_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[2]~0_combout ),
	.dataout(\U3|result2[7]~24_DATAC_driver ));

cycloneive_routing_wire \U3|result2[7]~24_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [8]),
	.dataout(\U3|result2[7]~24_DATAD_driver ));

// Location: LCCOMB_X81_Y53_N6
cycloneive_lcell_comb \U3|result2[7]~24 (
// Equation(s):
// \U3|result2[7]~24_combout  = (\U3|reg_J|Q[2]~0_combout  & ((\U3|ShiftRight0~10_combout ) # ((\U3|reg_J|Q[0]~4_combout  & \U3|reg_C|Q [8]))))

	.dataa(\U3|result2[7]~24_DATAA_driver ),
	.datab(\U3|result2[7]~24_DATAB_driver ),
	.datac(\U3|result2[7]~24_DATAC_driver ),
	.datad(\U3|result2[7]~24_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[7]~24 .lut_mask = 16'hE0C0;
defparam \U3|result2[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[7]~25_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[6]~9_combout ),
	.dataout(\U3|result2[7]~25_DATAA_driver ));

cycloneive_routing_wire \U3|result2[7]~25_DATAB_routing_wire_inst  (
	.datain(\U3|reg_J|Q[6]~8_combout ),
	.dataout(\U3|result2[7]~25_DATAB_driver ));

cycloneive_routing_wire \U3|result2[7]~25_DATAC_routing_wire_inst  (
	.datain(\U3|result2[7]~24_combout ),
	.dataout(\U3|result2[7]~25_DATAC_driver ));

cycloneive_routing_wire \U3|result2[7]~25_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~5_combout ),
	.dataout(\U3|result2[7]~25_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N8
cycloneive_lcell_comb \U3|result2[7]~25 (
// Equation(s):
// \U3|result2[7]~25_combout  = (\U3|reg_J|Q[6]~9_combout  & (\U3|reg_J|Q[6]~8_combout  & ((\U3|ShiftLeft0~5_combout )))) # (!\U3|reg_J|Q[6]~9_combout  & (((\U3|result2[7]~24_combout )) # (!\U3|reg_J|Q[6]~8_combout )))

	.dataa(\U3|result2[7]~25_DATAA_driver ),
	.datab(\U3|result2[7]~25_DATAB_driver ),
	.datac(\U3|result2[7]~25_DATAC_driver ),
	.datad(\U3|result2[7]~25_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[7]~25 .lut_mask = 16'hD951;
defparam \U3|result2[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[7]_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~14_combout ),
	.dataout(\U3|result2[7]_DATAA_driver ));

cycloneive_routing_wire \U3|result2[7]_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~10_combout ),
	.dataout(\U3|result2[7]_DATAB_driver ));

cycloneive_routing_wire \U3|result2[7]_DATAC_routing_wire_inst  (
	.datain(\U3|result2[7]~25_combout ),
	.dataout(\U3|result2[7]_DATAC_driver ));

cycloneive_routing_wire \U3|result2[7]_DATAD_routing_wire_inst  (
	.datain(\U3|reg_J|Q[6]~7_combout ),
	.dataout(\U3|result2[7]_DATAD_driver ));

// Location: LCCOMB_X85_Y53_N26
cycloneive_lcell_comb \U3|result2[7] (
// Equation(s):
// \U3|result2 [7] = (\U3|result2[7]~25_combout  & ((\U3|ShiftLeft0~14_combout ) # ((\U3|reg_J|Q[6]~7_combout )))) # (!\U3|result2[7]~25_combout  & (((\U3|ShiftLeft0~10_combout  & !\U3|reg_J|Q[6]~7_combout ))))

	.dataa(\U3|result2[7]_DATAA_driver ),
	.datab(\U3|result2[7]_DATAB_driver ),
	.datac(\U3|result2[7]_DATAC_driver ),
	.datad(\U3|result2[7]_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2 [7]),
	.cout());
// synopsys translate_off
defparam \U3|result2[7] .lut_mask = 16'hF0AC;
defparam \U3|result2[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_J|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_J|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|result2 [7]),
	.dataout(\U3|reg_J|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Jin~0_combout ),
	.dataout(\U3|reg_J|Q[7]_ENA_driver ));

// Location: FF_X88_Y52_N17
dffeas \U3|reg_J|Q[7] (
	.clk(\U3|reg_J|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_J|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_J|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_J|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_J|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_J|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[7]~80_DATAA_routing_wire_inst  (
	.datain(\U3|Jout~0_combout ),
	.dataout(\U3|BusWires[7]~80_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[7]~80_DATAB_routing_wire_inst  (
	.datain(\U3|reg_K|Q [7]),
	.dataout(\U3|BusWires[7]~80_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[7]~80_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q [7]),
	.dataout(\U3|BusWires[7]~80_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[7]~80_DATAD_routing_wire_inst  (
	.datain(\U3|Kout~0_combout ),
	.dataout(\U3|BusWires[7]~80_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N16
cycloneive_lcell_comb \U3|BusWires[7]~80 (
// Equation(s):
// \U3|BusWires[7]~80_combout  = (\U3|Jout~0_combout  & ((\U3|reg_J|Q [7]) # ((\U3|reg_K|Q [7] & \U3|Kout~0_combout )))) # (!\U3|Jout~0_combout  & (\U3|reg_K|Q [7] & ((\U3|Kout~0_combout ))))

	.dataa(\U3|BusWires[7]~80_DATAA_driver ),
	.datab(\U3|BusWires[7]~80_DATAB_driver ),
	.datac(\U3|BusWires[7]~80_DATAC_driver ),
	.datad(\U3|BusWires[7]~80_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[7]~80 .lut_mask = 16'hECA0;
defparam \U3|BusWires[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_E|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_E|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_E|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_E|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_E|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Ein~0_combout ),
	.dataout(\U3|reg_E|Q[7]_ENA_driver ));

// Location: FF_X84_Y50_N31
dffeas \U3|reg_E|Q[7] (
	.clk(\U3|reg_E|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_E|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_E|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_E|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_E|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_E|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result4[7]~7_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|result4[7]~7_DATAA_driver ));

cycloneive_routing_wire \U3|result4[7]~7_DATAC_routing_wire_inst  (
	.datain(\U3|reg_E|Q [7]),
	.dataout(\U3|result4[7]~7_DATAC_driver ));

cycloneive_routing_wire \U3|result4[7]~7_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~1_combout ),
	.dataout(\U3|result4[7]~7_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N30
cycloneive_lcell_comb \U3|result4[7]~7 (
// Equation(s):
// \U3|result4[7]~7_combout  = \U3|BusWires[7]~83_combout  $ (\U3|reg_E|Q [7] $ (\U3|XorXnor~1_combout ))

	.dataa(\U3|result4[7]~7_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|result4[7]~7_DATAC_driver ),
	.datad(\U3|result4[7]~7_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result4[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result4[7]~7 .lut_mask = 16'hA55A;
defparam \U3|result4[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_L|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_L|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_L|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|result4[7]~7_combout ),
	.dataout(\U3|reg_L|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_L|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Lin~0_combout ),
	.dataout(\U3|reg_L|Q[7]_ENA_driver ));

// Location: FF_X84_Y52_N27
dffeas \U3|reg_L|Q[7] (
	.clk(\U3|reg_L|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_L|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_L|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_L|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_L|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_L|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Add0~7_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Add0~7_DATAB_driver ));

cycloneive_routing_wire \U3|Add0~7_DATAC_routing_wire_inst  (
	.datain(\U3|Decoder15~0_combout ),
	.dataout(\U3|Add0~7_DATAC_driver ));

cycloneive_routing_wire \U3|Add0~7_DATAD_routing_wire_inst  (
	.datain(\U3|Tstep_Q.T2~q ),
	.dataout(\U3|Add0~7_DATAD_driver ));

// Location: LCCOMB_X85_Y52_N2
cycloneive_lcell_comb \U3|Add0~7 (
// Equation(s):
// \U3|Add0~7_combout  = \U3|BusWires[7]~83_combout  $ (((\U3|Decoder15~0_combout  & \U3|Tstep_Q.T2~q )))

	.dataa(gnd),
	.datab(\U3|Add0~7_DATAB_driver ),
	.datac(\U3|Add0~7_DATAC_driver ),
	.datad(\U3|Add0~7_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~7 .lut_mask = 16'h3CCC;
defparam \U3|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[7]~26_DATAA_routing_wire_inst  (
	.datain(\U3|reg_A|Q [7]),
	.dataout(\U3|reg_G|Q[7]~26_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[7]~26_DATAB_routing_wire_inst  (
	.datain(\U3|Add0~7_combout ),
	.dataout(\U3|reg_G|Q[7]~26_DATAB_driver ));

cycloneive_routing_wire \U3|reg_G|Q[7]~26_CIN_routing_wire_inst  (
	.datain(\U3|reg_G|Q[6]~25 ),
	.dataout(\U3|reg_G|Q[7]~26_CIN_driver ));

// Location: LCCOMB_X85_Y52_N20
cycloneive_lcell_comb \U3|reg_G|Q[7]~26 (
// Equation(s):
// \U3|reg_G|Q[7]~26_combout  = ((\U3|reg_A|Q [7] $ (\U3|Add0~7_combout  $ (!\U3|reg_G|Q[6]~25 )))) # (GND)
// \U3|reg_G|Q[7]~27  = CARRY((\U3|reg_A|Q [7] & ((\U3|Add0~7_combout ) # (!\U3|reg_G|Q[6]~25 ))) # (!\U3|reg_A|Q [7] & (\U3|Add0~7_combout  & !\U3|reg_G|Q[6]~25 )))

	.dataa(\U3|reg_G|Q[7]~26_DATAA_driver ),
	.datab(\U3|reg_G|Q[7]~26_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_G|Q[7]~26_CIN_driver ),
	.combout(\U3|reg_G|Q[7]~26_combout ),
	.cout(\U3|reg_G|Q[7]~27 ));
// synopsys translate_off
defparam \U3|reg_G|Q[7]~26 .lut_mask = 16'h698E;
defparam \U3|reg_G|Q[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_G|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_G|Q[7]_D_routing_wire_inst  (
	.datain(\U3|reg_G|Q[7]~26_combout ),
	.dataout(\U3|reg_G|Q[7]_D_driver ));

cycloneive_routing_wire \U3|reg_G|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Gin~0_combout ),
	.dataout(\U3|reg_G|Q[7]_ENA_driver ));

// Location: FF_X85_Y52_N21
dffeas \U3|reg_G|Q[7] (
	.clk(\U3|reg_G|Q[7]_CLK_driver ),
	.d(\U3|reg_G|Q[7]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_G|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_B|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_B|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_B|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_B|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_B|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Bin~0_combout ),
	.dataout(\U3|reg_B|Q[7]_ENA_driver ));

// Location: FF_X84_Y50_N5
dffeas \U3|reg_B|Q[7] (
	.clk(\U3|reg_B|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_B|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_B|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_B|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_B|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_B|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result[7]~7_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|result[7]~7_DATAB_driver ));

cycloneive_routing_wire \U3|result[7]~7_DATAC_routing_wire_inst  (
	.datain(\U3|reg_B|Q [7]),
	.dataout(\U3|result[7]~7_DATAC_driver ));

cycloneive_routing_wire \U3|result[7]~7_DATAD_routing_wire_inst  (
	.datain(\U3|AndOr~0_combout ),
	.dataout(\U3|result[7]~7_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N4
cycloneive_lcell_comb \U3|result[7]~7 (
// Equation(s):
// \U3|result[7]~7_combout  = (\U3|BusWires[7]~83_combout  & ((\U3|reg_B|Q [7]) # (\U3|AndOr~0_combout ))) # (!\U3|BusWires[7]~83_combout  & (\U3|reg_B|Q [7] & \U3|AndOr~0_combout ))

	.dataa(gnd),
	.datab(\U3|result[7]~7_DATAB_driver ),
	.datac(\U3|result[7]~7_DATAC_driver ),
	.datad(\U3|result[7]~7_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result[7]~7 .lut_mask = 16'hFCC0;
defparam \U3|result[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_H|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_H|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_H|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|result[7]~7_combout ),
	.dataout(\U3|reg_H|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_H|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Hin~0_combout ),
	.dataout(\U3|reg_H|Q[7]_ENA_driver ));

// Location: FF_X84_Y52_N21
dffeas \U3|reg_H|Q[7] (
	.clk(\U3|reg_H|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_H|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_H|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_H|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_H|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_H|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[7]~79_DATAA_routing_wire_inst  (
	.datain(\U3|Gout~0_combout ),
	.dataout(\U3|BusWires[7]~79_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[7]~79_DATAB_routing_wire_inst  (
	.datain(\U3|reg_G|Q [7]),
	.dataout(\U3|BusWires[7]~79_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[7]~79_DATAC_routing_wire_inst  (
	.datain(\U3|reg_H|Q [7]),
	.dataout(\U3|BusWires[7]~79_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[7]~79_DATAD_routing_wire_inst  (
	.datain(\U3|Hout~0_combout ),
	.dataout(\U3|BusWires[7]~79_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N20
cycloneive_lcell_comb \U3|BusWires[7]~79 (
// Equation(s):
// \U3|BusWires[7]~79_combout  = (\U3|Gout~0_combout  & ((\U3|reg_G|Q [7]) # ((\U3|reg_H|Q [7] & \U3|Hout~0_combout )))) # (!\U3|Gout~0_combout  & (((\U3|reg_H|Q [7] & \U3|Hout~0_combout ))))

	.dataa(\U3|BusWires[7]~79_DATAA_driver ),
	.datab(\U3|BusWires[7]~79_DATAB_driver ),
	.datac(\U3|BusWires[7]~79_DATAC_driver ),
	.datad(\U3|BusWires[7]~79_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[7]~79 .lut_mask = 16'hF888;
defparam \U3|BusWires[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[7]~81_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~80_combout ),
	.dataout(\U3|BusWires[7]~81_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[7]~81_DATAB_routing_wire_inst  (
	.datain(\U3|Lout~0_combout ),
	.dataout(\U3|BusWires[7]~81_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[7]~81_DATAC_routing_wire_inst  (
	.datain(\U3|reg_L|Q [7]),
	.dataout(\U3|BusWires[7]~81_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[7]~81_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[7]~79_combout ),
	.dataout(\U3|BusWires[7]~81_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N26
cycloneive_lcell_comb \U3|BusWires[7]~81 (
// Equation(s):
// \U3|BusWires[7]~81_combout  = (\U3|BusWires[7]~80_combout ) # ((\U3|BusWires[7]~79_combout ) # ((\U3|Lout~0_combout  & \U3|reg_L|Q [7])))

	.dataa(\U3|BusWires[7]~81_DATAA_driver ),
	.datab(\U3|BusWires[7]~81_DATAB_driver ),
	.datac(\U3|BusWires[7]~81_DATAC_driver ),
	.datad(\U3|BusWires[7]~81_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[7]~81 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[7]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_0|Q[7]~feeder_DATAD_driver ));

// Location: LCCOMB_X80_Y51_N24
cycloneive_lcell_comb \U3|reg_0|Q[7]~feeder (
// Equation(s):
// \U3|reg_0|Q[7]~feeder_combout  = \U3|BusWires[7]~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q[7]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_0|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_0|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_0|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_0|Q[7]_D_routing_wire_inst  (
	.datain(\U3|reg_0|Q[7]~feeder_combout ),
	.dataout(\U3|reg_0|Q[7]_D_driver ));

cycloneive_routing_wire \U3|reg_0|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Selector17~0_combout ),
	.dataout(\U3|reg_0|Q[7]_ENA_driver ));

// Location: FF_X80_Y51_N25
dffeas \U3|reg_0|Q[7] (
	.clk(\U3|reg_0|Q[7]_CLK_driver ),
	.d(\U3|reg_0|Q[7]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[7]~78_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [7]),
	.dataout(\U3|BusWires[7]~78_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[7]~78_DATAB_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[7]~78_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[7]~78_DATAC_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[7]~78_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[7]~78_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[7]~78_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N18
cycloneive_lcell_comb \U3|BusWires[7]~78 (
// Equation(s):
// \U3|BusWires[7]~78_combout  = (\U3|reg_0|Q [7] & (\U3|Selector9~8_combout  & (\U3|Equal0~0_combout  & \U3|Equal0~3_combout )))

	.dataa(\U3|BusWires[7]~78_DATAA_driver ),
	.datab(\U3|BusWires[7]~78_DATAB_driver ),
	.datac(\U3|BusWires[7]~78_DATAC_driver ),
	.datad(\U3|BusWires[7]~78_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[7]~78 .lut_mask = 16'h8000;
defparam \U3|BusWires[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[7]~82_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [7]),
	.dataout(\U3|BusWires[7]~82_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[7]~82_DATAB_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[7]~82_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[7]~82_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[7]~81_combout ),
	.dataout(\U3|BusWires[7]~82_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[7]~82_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[7]~78_combout ),
	.dataout(\U3|BusWires[7]~82_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N14
cycloneive_lcell_comb \U3|BusWires[7]~82 (
// Equation(s):
// \U3|BusWires[7]~82_combout  = (\U3|BusWires[7]~81_combout ) # ((\U3|BusWires[7]~78_combout ) # ((\U3|reg_2|Q [7] & \U3|Equal2~1_combout )))

	.dataa(\U3|BusWires[7]~82_DATAA_driver ),
	.datab(\U3|BusWires[7]~82_DATAB_driver ),
	.datac(\U3|BusWires[7]~82_DATAC_driver ),
	.datad(\U3|BusWires[7]~82_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[7]~82 .lut_mask = 16'hFFF8;
defparam \U3|BusWires[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_4|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_4|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_4|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_4|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_4|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Selector21~0_combout ),
	.dataout(\U3|reg_4|Q[7]_ENA_driver ));

// Location: FF_X80_Y54_N7
dffeas \U3|reg_4|Q[7] (
	.clk(\U3|reg_4|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_4|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_6|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_6|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_6|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_6|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_6|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Selector23~0_combout ),
	.dataout(\U3|reg_6|Q[7]_ENA_driver ));

// Location: FF_X80_Y54_N21
dffeas \U3|reg_6|Q[7] (
	.clk(\U3|reg_6|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_6|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[7]~77_DATAA_routing_wire_inst  (
	.datain(\U3|reg_4|Q [7]),
	.dataout(\U3|BusWires[7]~77_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[7]~77_DATAB_routing_wire_inst  (
	.datain(\U3|Equal4~1_combout ),
	.dataout(\U3|BusWires[7]~77_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[7]~77_DATAC_routing_wire_inst  (
	.datain(\U3|reg_6|Q [7]),
	.dataout(\U3|BusWires[7]~77_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[7]~77_DATAD_routing_wire_inst  (
	.datain(\U3|Equal6~1_combout ),
	.dataout(\U3|BusWires[7]~77_DATAD_driver ));

// Location: LCCOMB_X80_Y54_N20
cycloneive_lcell_comb \U3|BusWires[7]~77 (
// Equation(s):
// \U3|BusWires[7]~77_combout  = (\U3|reg_4|Q [7] & ((\U3|Equal4~1_combout ) # ((\U3|reg_6|Q [7] & \U3|Equal6~1_combout )))) # (!\U3|reg_4|Q [7] & (((\U3|reg_6|Q [7] & \U3|Equal6~1_combout ))))

	.dataa(\U3|BusWires[7]~77_DATAA_driver ),
	.datab(\U3|BusWires[7]~77_DATAB_driver ),
	.datac(\U3|BusWires[7]~77_DATAC_driver ),
	.datad(\U3|BusWires[7]~77_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[7]~77 .lut_mask = 16'hF888;
defparam \U3|BusWires[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[7]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_1|Q[7]~feeder_DATAD_driver ));

// Location: LCCOMB_X80_Y51_N30
cycloneive_lcell_comb \U3|reg_1|Q[7]~feeder (
// Equation(s):
// \U3|reg_1|Q[7]~feeder_combout  = \U3|BusWires[7]~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_1|Q[7]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_1|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_1|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_1|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_1|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_1|Q[7]_D_routing_wire_inst  (
	.datain(\U3|reg_1|Q[7]~feeder_combout ),
	.dataout(\U3|reg_1|Q[7]_D_driver ));

cycloneive_routing_wire \U3|reg_1|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Selector18~1_combout ),
	.dataout(\U3|reg_1|Q[7]_ENA_driver ));

// Location: FF_X80_Y51_N31
dffeas \U3|reg_1|Q[7] (
	.clk(\U3|reg_1|Q[7]_CLK_driver ),
	.d(\U3|reg_1|Q[7]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_1|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_3|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_3|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_3|Q[7]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_3|Q[7]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_3|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Selector20~0_combout ),
	.dataout(\U3|reg_3|Q[7]_ENA_driver ));

// Location: FF_X81_Y51_N7
dffeas \U3|reg_3|Q[7] (
	.clk(\U3|reg_3|Q[7]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_3|Q[7]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[7]~74_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [7]),
	.dataout(\U3|BusWires[7]~74_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[7]~74_DATAB_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[7]~74_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[7]~74_DATAC_routing_wire_inst  (
	.datain(\U3|reg_3|Q [7]),
	.dataout(\U3|BusWires[7]~74_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[7]~74_DATAD_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[7]~74_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N6
cycloneive_lcell_comb \U3|BusWires[7]~74 (
// Equation(s):
// \U3|BusWires[7]~74_combout  = (\U3|reg_1|Q [7] & ((\U3|Equal1~2_combout ) # ((\U3|reg_3|Q [7] & \U3|Equal3~1_combout )))) # (!\U3|reg_1|Q [7] & (((\U3|reg_3|Q [7] & \U3|Equal3~1_combout ))))

	.dataa(\U3|BusWires[7]~74_DATAA_driver ),
	.datab(\U3|BusWires[7]~74_DATAB_driver ),
	.datac(\U3|BusWires[7]~74_DATAC_driver ),
	.datad(\U3|BusWires[7]~74_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[7]~74 .lut_mask = 16'hF888;
defparam \U3|BusWires[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[7]~75_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~74_combout ),
	.dataout(\U3|BusWires[7]~75_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[7]~75_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~4_combout ),
	.dataout(\U3|BusWires[7]~75_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[7]~75_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [7]),
	.dataout(\U3|BusWires[7]~75_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[7]~75_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~2_combout ),
	.dataout(\U3|BusWires[7]~75_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N0
cycloneive_lcell_comb \U3|BusWires[7]~75 (
// Equation(s):
// \U3|BusWires[7]~75_combout  = (\U3|BusWires[7]~74_combout ) # ((\U3|BusWires[0]~4_combout  & (\U4|altsyncram_component|auto_generated|q_a [7] & \U3|BusWires[0]~2_combout )))

	.dataa(\U3|BusWires[7]~75_DATAA_driver ),
	.datab(\U3|BusWires[7]~75_DATAB_driver ),
	.datac(\U3|BusWires[7]~75_DATAC_driver ),
	.datad(\U3|BusWires[7]~75_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[7]~75 .lut_mask = 16'hEAAA;
defparam \U3|BusWires[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[7]~83_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~76_combout ),
	.dataout(\U3|BusWires[7]~83_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[7]~83_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[7]~82_combout ),
	.dataout(\U3|BusWires[7]~83_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[7]~83_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[7]~77_combout ),
	.dataout(\U3|BusWires[7]~83_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[7]~83_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[7]~75_combout ),
	.dataout(\U3|BusWires[7]~83_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N24
cycloneive_lcell_comb \U3|BusWires[7]~83 (
// Equation(s):
// \U3|BusWires[7]~83_combout  = (\U3|BusWires[7]~76_combout ) # ((\U3|BusWires[7]~82_combout ) # ((\U3|BusWires[7]~77_combout ) # (\U3|BusWires[7]~75_combout )))

	.dataa(\U3|BusWires[7]~83_DATAA_driver ),
	.datab(\U3|BusWires[7]~83_DATAB_driver ),
	.datac(\U3|BusWires[7]~83_DATAC_driver ),
	.datad(\U3|BusWires[7]~83_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[7]~83 .lut_mask = 16'hFFFE;
defparam \U3|BusWires[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[7]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|reg_A|Q[7]~feeder_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N22
cycloneive_lcell_comb \U3|reg_A|Q[7]~feeder (
// Equation(s):
// \U3|reg_A|Q[7]~feeder_combout  = \U3|BusWires[7]~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_A|Q[7]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_A|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_A|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[7]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_A|Q[7]_CLK_driver ));

cycloneive_routing_wire \U3|reg_A|Q[7]_D_routing_wire_inst  (
	.datain(\U3|reg_A|Q[7]~feeder_combout ),
	.dataout(\U3|reg_A|Q[7]_D_driver ));

cycloneive_routing_wire \U3|reg_A|Q[7]_ENA_routing_wire_inst  (
	.datain(\U3|Ain~0_combout ),
	.dataout(\U3|reg_A|Q[7]_ENA_driver ));

// Location: FF_X87_Y52_N23
dffeas \U3|reg_A|Q[7] (
	.clk(\U3|reg_A|Q[7]_CLK_driver ),
	.d(\U3|reg_A|Q[7]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[7]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[7] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[8]~28_DATAA_routing_wire_inst  (
	.datain(\U3|reg_A|Q [8]),
	.dataout(\U3|reg_G|Q[8]~28_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[8]~28_DATAB_routing_wire_inst  (
	.datain(\U3|Add0~8_combout ),
	.dataout(\U3|reg_G|Q[8]~28_DATAB_driver ));

cycloneive_routing_wire \U3|reg_G|Q[8]~28_CIN_routing_wire_inst  (
	.datain(\U3|reg_G|Q[7]~27 ),
	.dataout(\U3|reg_G|Q[8]~28_CIN_driver ));

// Location: LCCOMB_X85_Y52_N22
cycloneive_lcell_comb \U3|reg_G|Q[8]~28 (
// Equation(s):
// \U3|reg_G|Q[8]~28_combout  = (\U3|reg_A|Q [8] & ((\U3|Add0~8_combout  & (\U3|reg_G|Q[7]~27  & VCC)) # (!\U3|Add0~8_combout  & (!\U3|reg_G|Q[7]~27 )))) # (!\U3|reg_A|Q [8] & ((\U3|Add0~8_combout  & (!\U3|reg_G|Q[7]~27 )) # (!\U3|Add0~8_combout  & 
// ((\U3|reg_G|Q[7]~27 ) # (GND)))))
// \U3|reg_G|Q[8]~29  = CARRY((\U3|reg_A|Q [8] & (!\U3|Add0~8_combout  & !\U3|reg_G|Q[7]~27 )) # (!\U3|reg_A|Q [8] & ((!\U3|reg_G|Q[7]~27 ) # (!\U3|Add0~8_combout ))))

	.dataa(\U3|reg_G|Q[8]~28_DATAA_driver ),
	.datab(\U3|reg_G|Q[8]~28_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_G|Q[8]~28_CIN_driver ),
	.combout(\U3|reg_G|Q[8]~28_combout ),
	.cout(\U3|reg_G|Q[8]~29 ));
// synopsys translate_off
defparam \U3|reg_G|Q[8]~28 .lut_mask = 16'h9617;
defparam \U3|reg_G|Q[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_G|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_G|Q[8]_D_routing_wire_inst  (
	.datain(\U3|reg_G|Q[8]~28_combout ),
	.dataout(\U3|reg_G|Q[8]_D_driver ));

cycloneive_routing_wire \U3|reg_G|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Gin~0_combout ),
	.dataout(\U3|reg_G|Q[8]_ENA_driver ));

// Location: FF_X85_Y52_N23
dffeas \U3|reg_G|Q[8] (
	.clk(\U3|reg_G|Q[8]_CLK_driver ),
	.d(\U3|reg_G|Q[8]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_G|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[8]~89_DATAA_routing_wire_inst  (
	.datain(\U3|Hout~0_combout ),
	.dataout(\U3|BusWires[8]~89_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[8]~89_DATAB_routing_wire_inst  (
	.datain(\U3|Gout~0_combout ),
	.dataout(\U3|BusWires[8]~89_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[8]~89_DATAC_routing_wire_inst  (
	.datain(\U3|reg_H|Q [8]),
	.dataout(\U3|BusWires[8]~89_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[8]~89_DATAD_routing_wire_inst  (
	.datain(\U3|reg_G|Q [8]),
	.dataout(\U3|BusWires[8]~89_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N16
cycloneive_lcell_comb \U3|BusWires[8]~89 (
// Equation(s):
// \U3|BusWires[8]~89_combout  = (\U3|Hout~0_combout  & ((\U3|reg_H|Q [8]) # ((\U3|Gout~0_combout  & \U3|reg_G|Q [8])))) # (!\U3|Hout~0_combout  & (\U3|Gout~0_combout  & ((\U3|reg_G|Q [8]))))

	.dataa(\U3|BusWires[8]~89_DATAA_driver ),
	.datab(\U3|BusWires[8]~89_DATAB_driver ),
	.datac(\U3|BusWires[8]~89_DATAC_driver ),
	.datad(\U3|BusWires[8]~89_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[8]~89_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[8]~89 .lut_mask = 16'hECA0;
defparam \U3|BusWires[8]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_E|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_E|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_E|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_E|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_E|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Ein~0_combout ),
	.dataout(\U3|reg_E|Q[8]_ENA_driver ));

// Location: FF_X84_Y50_N7
dffeas \U3|reg_E|Q[8] (
	.clk(\U3|reg_E|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_E|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_E|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_E|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_E|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_E|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result4[8]~8_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|result4[8]~8_DATAA_driver ));

cycloneive_routing_wire \U3|result4[8]~8_DATAC_routing_wire_inst  (
	.datain(\U3|reg_E|Q [8]),
	.dataout(\U3|result4[8]~8_DATAC_driver ));

cycloneive_routing_wire \U3|result4[8]~8_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~1_combout ),
	.dataout(\U3|result4[8]~8_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N6
cycloneive_lcell_comb \U3|result4[8]~8 (
// Equation(s):
// \U3|result4[8]~8_combout  = \U3|BusWires[8]~93_combout  $ (\U3|reg_E|Q [8] $ (\U3|XorXnor~1_combout ))

	.dataa(\U3|result4[8]~8_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|result4[8]~8_DATAC_driver ),
	.datad(\U3|result4[8]~8_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result4[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result4[8]~8 .lut_mask = 16'hA55A;
defparam \U3|result4[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_L|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_L|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_L|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|result4[8]~8_combout ),
	.dataout(\U3|reg_L|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_L|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Lin~0_combout ),
	.dataout(\U3|reg_L|Q[8]_ENA_driver ));

// Location: FF_X83_Y51_N31
dffeas \U3|reg_L|Q[8] (
	.clk(\U3|reg_L|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_L|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_L|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_L|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_L|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_L|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[0]~1_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_J|Q[0]~1_DATAB_driver ));

cycloneive_routing_wire \U3|reg_J|Q[0]~1_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_J|Q[0]~1_DATAC_driver ));

cycloneive_routing_wire \U3|reg_J|Q[0]~1_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_J|Q[0]~1_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N0
cycloneive_lcell_comb \U3|reg_J|Q[0]~1 (
// Equation(s):
// \U3|reg_J|Q[0]~1_combout  = (\U3|BusWires[2]~33_combout ) # ((\U3|BusWires[0]~13_combout  & !\U3|BusWires[1]~23_combout ))

	.dataa(gnd),
	.datab(\U3|reg_J|Q[0]~1_DATAB_driver ),
	.datac(\U3|reg_J|Q[0]~1_DATAC_driver ),
	.datad(\U3|reg_J|Q[0]~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_J|Q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_J|Q[0]~1 .lut_mask = 16'hF0FC;
defparam \U3|reg_J|Q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[0]~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_J|Q[0]~2_DATAB_driver ));

cycloneive_routing_wire \U3|reg_J|Q[0]~2_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|reg_J|Q[0]~2_DATAD_driver ));

// Location: LCCOMB_X82_Y53_N4
cycloneive_lcell_comb \U3|reg_J|Q[0]~2 (
// Equation(s):
// \U3|reg_J|Q[0]~2_combout  = (\U3|BusWires[1]~23_combout ) # (\U3|BusWires[2]~33_combout )

	.dataa(gnd),
	.datab(\U3|reg_J|Q[0]~2_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|reg_J|Q[0]~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_J|Q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_J|Q[0]~2 .lut_mask = 16'hFFCC;
defparam \U3|reg_J|Q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[8]~27_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~13_combout ),
	.dataout(\U3|result2[8]~27_DATAA_driver ));

cycloneive_routing_wire \U3|result2[8]~27_DATAB_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~2_combout ),
	.dataout(\U3|result2[8]~27_DATAB_driver ));

cycloneive_routing_wire \U3|result2[8]~27_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~1_combout ),
	.dataout(\U3|result2[8]~27_DATAC_driver ));

cycloneive_routing_wire \U3|result2[8]~27_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [8]),
	.dataout(\U3|result2[8]~27_DATAD_driver ));

// Location: LCCOMB_X81_Y53_N20
cycloneive_lcell_comb \U3|result2[8]~27 (
// Equation(s):
// \U3|result2[8]~27_combout  = (\U3|reg_J|Q[0]~2_combout  & ((\U3|ShiftLeft0~13_combout ) # ((\U3|reg_J|Q[0]~1_combout )))) # (!\U3|reg_J|Q[0]~2_combout  & (((!\U3|reg_J|Q[0]~1_combout  & \U3|reg_C|Q [8]))))

	.dataa(\U3|result2[8]~27_DATAA_driver ),
	.datab(\U3|result2[8]~27_DATAB_driver ),
	.datac(\U3|result2[8]~27_DATAC_driver ),
	.datad(\U3|result2[8]~27_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[8]~27 .lut_mask = 16'hCBC8;
defparam \U3|result2[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[8]~28_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~8_combout ),
	.dataout(\U3|result2[8]~28_DATAA_driver ));

cycloneive_routing_wire \U3|result2[8]~28_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [7]),
	.dataout(\U3|result2[8]~28_DATAB_driver ));

cycloneive_routing_wire \U3|result2[8]~28_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~1_combout ),
	.dataout(\U3|result2[8]~28_DATAC_driver ));

cycloneive_routing_wire \U3|result2[8]~28_DATAD_routing_wire_inst  (
	.datain(\U3|result2[8]~27_combout ),
	.dataout(\U3|result2[8]~28_DATAD_driver ));

// Location: LCCOMB_X81_Y53_N30
cycloneive_lcell_comb \U3|result2[8]~28 (
// Equation(s):
// \U3|result2[8]~28_combout  = (\U3|reg_J|Q[0]~1_combout  & ((\U3|result2[8]~27_combout  & (\U3|ShiftLeft0~8_combout )) # (!\U3|result2[8]~27_combout  & ((\U3|reg_C|Q [7]))))) # (!\U3|reg_J|Q[0]~1_combout  & (((\U3|result2[8]~27_combout ))))

	.dataa(\U3|result2[8]~28_DATAA_driver ),
	.datab(\U3|result2[8]~28_DATAB_driver ),
	.datac(\U3|result2[8]~28_DATAC_driver ),
	.datad(\U3|result2[8]~28_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[8]~28 .lut_mask = 16'hAFC0;
defparam \U3|result2[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[1]~7_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|result2[1]~7_DATAA_driver ));

cycloneive_routing_wire \U3|result2[1]~7_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|result2[1]~7_DATAB_driver ));

cycloneive_routing_wire \U3|result2[1]~7_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|result2[1]~7_DATAC_driver ));

cycloneive_routing_wire \U3|result2[1]~7_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|result2[1]~7_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N16
cycloneive_lcell_comb \U3|result2[1]~7 (
// Equation(s):
// \U3|result2[1]~7_combout  = (!\U3|BusWires[0]~13_combout  & (\U3|BusWires[3]~43_combout  & (!\U3|BusWires[1]~23_combout  & !\U3|BusWires[2]~33_combout )))

	.dataa(\U3|result2[1]~7_DATAA_driver ),
	.datab(\U3|result2[1]~7_DATAB_driver ),
	.datac(\U3|result2[1]~7_DATAC_driver ),
	.datad(\U3|result2[1]~7_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[1]~7 .lut_mask = 16'h0004;
defparam \U3|result2[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[8]~29_DATAA_routing_wire_inst  (
	.datain(\U3|result2[8]~28_combout ),
	.dataout(\U3|result2[8]~29_DATAA_driver ));

cycloneive_routing_wire \U3|result2[8]~29_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [0]),
	.dataout(\U3|result2[8]~29_DATAB_driver ));

cycloneive_routing_wire \U3|result2[8]~29_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|result2[8]~29_DATAC_driver ));

cycloneive_routing_wire \U3|result2[8]~29_DATAD_routing_wire_inst  (
	.datain(\U3|result2[1]~7_combout ),
	.dataout(\U3|result2[8]~29_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N0
cycloneive_lcell_comb \U3|result2[8]~29 (
// Equation(s):
// \U3|result2[8]~29_combout  = (\U3|result2[8]~28_combout  & (((\U3|reg_C|Q [0] & \U3|result2[1]~7_combout )) # (!\U3|BusWires[3]~43_combout ))) # (!\U3|result2[8]~28_combout  & (\U3|reg_C|Q [0] & ((\U3|result2[1]~7_combout ))))

	.dataa(\U3|result2[8]~29_DATAA_driver ),
	.datab(\U3|result2[8]~29_DATAB_driver ),
	.datac(\U3|result2[8]~29_DATAC_driver ),
	.datad(\U3|result2[8]~29_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[8]~29 .lut_mask = 16'hCE0A;
defparam \U3|result2[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[8]~26_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~2_combout ),
	.dataout(\U3|result2[8]~26_DATAA_driver ));

cycloneive_routing_wire \U3|result2[8]~26_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|result2[8]~26_DATAB_driver ));

cycloneive_routing_wire \U3|result2[8]~26_DATAC_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[8]~26_DATAC_driver ));

cycloneive_routing_wire \U3|result2[8]~26_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftRight0~4_combout ),
	.dataout(\U3|result2[8]~26_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N22
cycloneive_lcell_comb \U3|result2[8]~26 (
// Equation(s):
// \U3|result2[8]~26_combout  = (!\U3|reg_J|Q[0]~2_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout  & (!\U3|Shift~0_combout  & \U3|ShiftRight0~4_combout )))

	.dataa(\U3|result2[8]~26_DATAA_driver ),
	.datab(\U3|result2[8]~26_DATAB_driver ),
	.datac(\U3|result2[8]~26_DATAC_driver ),
	.datad(\U3|result2[8]~26_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[8]~26 .lut_mask = 16'h0400;
defparam \U3|result2[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[8]~30_DATAA_routing_wire_inst  (
	.datain(\U3|result2[8]~29_combout ),
	.dataout(\U3|result2[8]~30_DATAA_driver ));

cycloneive_routing_wire \U3|result2[8]~30_DATAB_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[8]~30_DATAB_driver ));

cycloneive_routing_wire \U3|result2[8]~30_DATAC_routing_wire_inst  (
	.datain(\U3|result2[8]~26_combout ),
	.dataout(\U3|result2[8]~30_DATAC_driver ));

cycloneive_routing_wire \U3|result2[8]~30_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.dataout(\U3|result2[8]~30_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N10
cycloneive_lcell_comb \U3|result2[8]~30 (
// Equation(s):
// \U3|result2[8]~30_combout  = (\U3|Shift~0_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & ((\U3|result2[8]~29_combout ) # (\U3|result2[8]~26_combout )))) # (!\U3|Shift~0_combout  & (((\U3|result2[8]~26_combout ))))

	.dataa(\U3|result2[8]~30_DATAA_driver ),
	.datab(\U3|result2[8]~30_DATAB_driver ),
	.datac(\U3|result2[8]~30_DATAC_driver ),
	.datad(\U3|result2[8]~30_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[8]~30 .lut_mask = 16'hF830;
defparam \U3|result2[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_J|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_J|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|result2[8]~30_combout ),
	.dataout(\U3|reg_J|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Jin~0_combout ),
	.dataout(\U3|reg_J|Q[8]_ENA_driver ));

// Location: FF_X83_Y51_N29
dffeas \U3|reg_J|Q[8] (
	.clk(\U3|reg_J|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_J|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_J|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_J|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_J|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_J|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result3[8]~8_DATAB_routing_wire_inst  (
	.datain(\U3|MulDiv~0_combout ),
	.dataout(\U3|result3[8]~8_DATAB_driver ));

cycloneive_routing_wire \U3|result3[8]~8_DATAC_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.dataout(\U3|result3[8]~8_DATAC_driver ));

cycloneive_routing_wire \U3|result3[8]~8_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ),
	.dataout(\U3|result3[8]~8_DATAD_driver ));

// Location: LCCOMB_X87_Y51_N24
cycloneive_lcell_comb \U3|result3[8]~8 (
// Equation(s):
// \U3|result3[8]~8_combout  = (\U3|MulDiv~0_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout ))) # (!\U3|MulDiv~0_combout  & (\U3|Mult0|auto_generated|mac_out2~DATAOUT8 ))

	.dataa(gnd),
	.datab(\U3|result3[8]~8_DATAB_driver ),
	.datac(\U3|result3[8]~8_DATAC_driver ),
	.datad(\U3|result3[8]~8_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result3[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result3[8]~8 .lut_mask = 16'h30FC;
defparam \U3|result3[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_K|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_K|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_K|Q[8]_D_routing_wire_inst  (
	.datain(\U3|result3[8]~8_combout ),
	.dataout(\U3|reg_K|Q[8]_D_driver ));

cycloneive_routing_wire \U3|reg_K|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Kin~0_combout ),
	.dataout(\U3|reg_K|Q[8]_ENA_driver ));

// Location: FF_X87_Y51_N25
dffeas \U3|reg_K|Q[8] (
	.clk(\U3|reg_K|Q[8]_CLK_driver ),
	.d(\U3|reg_K|Q[8]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_K|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_K|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_K|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_K|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[8]~90_DATAA_routing_wire_inst  (
	.datain(\U3|Jout~0_combout ),
	.dataout(\U3|BusWires[8]~90_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[8]~90_DATAB_routing_wire_inst  (
	.datain(\U3|Kout~0_combout ),
	.dataout(\U3|BusWires[8]~90_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[8]~90_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q [8]),
	.dataout(\U3|BusWires[8]~90_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[8]~90_DATAD_routing_wire_inst  (
	.datain(\U3|reg_K|Q [8]),
	.dataout(\U3|BusWires[8]~90_DATAD_driver ));

// Location: LCCOMB_X83_Y51_N28
cycloneive_lcell_comb \U3|BusWires[8]~90 (
// Equation(s):
// \U3|BusWires[8]~90_combout  = (\U3|Jout~0_combout  & ((\U3|reg_J|Q [8]) # ((\U3|Kout~0_combout  & \U3|reg_K|Q [8])))) # (!\U3|Jout~0_combout  & (\U3|Kout~0_combout  & ((\U3|reg_K|Q [8]))))

	.dataa(\U3|BusWires[8]~90_DATAA_driver ),
	.datab(\U3|BusWires[8]~90_DATAB_driver ),
	.datac(\U3|BusWires[8]~90_DATAC_driver ),
	.datad(\U3|BusWires[8]~90_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[8]~90_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[8]~90 .lut_mask = 16'hECA0;
defparam \U3|BusWires[8]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[8]~91_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~89_combout ),
	.dataout(\U3|BusWires[8]~91_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[8]~91_DATAB_routing_wire_inst  (
	.datain(\U3|Lout~0_combout ),
	.dataout(\U3|BusWires[8]~91_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[8]~91_DATAC_routing_wire_inst  (
	.datain(\U3|reg_L|Q [8]),
	.dataout(\U3|BusWires[8]~91_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[8]~91_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[8]~90_combout ),
	.dataout(\U3|BusWires[8]~91_DATAD_driver ));

// Location: LCCOMB_X83_Y51_N30
cycloneive_lcell_comb \U3|BusWires[8]~91 (
// Equation(s):
// \U3|BusWires[8]~91_combout  = (\U3|BusWires[8]~89_combout ) # ((\U3|BusWires[8]~90_combout ) # ((\U3|Lout~0_combout  & \U3|reg_L|Q [8])))

	.dataa(\U3|BusWires[8]~91_DATAA_driver ),
	.datab(\U3|BusWires[8]~91_DATAB_driver ),
	.datac(\U3|BusWires[8]~91_DATAC_driver ),
	.datad(\U3|BusWires[8]~91_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[8]~91_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[8]~91 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[8]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_0|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_0|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_0|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_0|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Selector17~0_combout ),
	.dataout(\U3|reg_0|Q[8]_ENA_driver ));

// Location: FF_X82_Y51_N29
dffeas \U3|reg_0|Q[8] (
	.clk(\U3|reg_0|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_0|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_0|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[8]~88_DATAA_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[8]~88_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[8]~88_DATAB_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[8]~88_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[8]~88_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [8]),
	.dataout(\U3|BusWires[8]~88_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[8]~88_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[8]~88_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N28
cycloneive_lcell_comb \U3|BusWires[8]~88 (
// Equation(s):
// \U3|BusWires[8]~88_combout  = (\U3|Equal0~0_combout  & (\U3|Selector9~8_combout  & (\U3|reg_0|Q [8] & \U3|Equal0~3_combout )))

	.dataa(\U3|BusWires[8]~88_DATAA_driver ),
	.datab(\U3|BusWires[8]~88_DATAB_driver ),
	.datac(\U3|BusWires[8]~88_DATAC_driver ),
	.datad(\U3|BusWires[8]~88_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[8]~88_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[8]~88 .lut_mask = 16'h8000;
defparam \U3|BusWires[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_2|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_2|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_2|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_2|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Selector19~0_combout ),
	.dataout(\U3|reg_2|Q[8]_ENA_driver ));

// Location: FF_X82_Y51_N11
dffeas \U3|reg_2|Q[8] (
	.clk(\U3|reg_2|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_2|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[8]~92_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~91_combout ),
	.dataout(\U3|BusWires[8]~92_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[8]~92_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[8]~88_combout ),
	.dataout(\U3|BusWires[8]~92_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[8]~92_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [8]),
	.dataout(\U3|BusWires[8]~92_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[8]~92_DATAD_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[8]~92_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N10
cycloneive_lcell_comb \U3|BusWires[8]~92 (
// Equation(s):
// \U3|BusWires[8]~92_combout  = (\U3|BusWires[8]~91_combout ) # ((\U3|BusWires[8]~88_combout ) # ((\U3|reg_2|Q [8] & \U3|Equal2~1_combout )))

	.dataa(\U3|BusWires[8]~92_DATAA_driver ),
	.datab(\U3|BusWires[8]~92_DATAB_driver ),
	.datac(\U3|BusWires[8]~92_DATAC_driver ),
	.datad(\U3|BusWires[8]~92_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[8]~92_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[8]~92 .lut_mask = 16'hFEEE;
defparam \U3|BusWires[8]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_3|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_3|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_3|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_3|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_3|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Selector20~0_combout ),
	.dataout(\U3|reg_3|Q[8]_ENA_driver ));

// Location: FF_X81_Y50_N21
dffeas \U3|reg_3|Q[8] (
	.clk(\U3|reg_3|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_3|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_1|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_1|Q[8]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_1|Q[8]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_1|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Selector18~1_combout ),
	.dataout(\U3|reg_1|Q[8]_ENA_driver ));

// Location: FF_X81_Y50_N15
dffeas \U3|reg_1|Q[8] (
	.clk(\U3|reg_1|Q[8]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_1|Q[8]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[8]~84_DATAA_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[8]~84_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[8]~84_DATAB_routing_wire_inst  (
	.datain(\U3|reg_3|Q [8]),
	.dataout(\U3|BusWires[8]~84_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[8]~84_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [8]),
	.dataout(\U3|BusWires[8]~84_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[8]~84_DATAD_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[8]~84_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N14
cycloneive_lcell_comb \U3|BusWires[8]~84 (
// Equation(s):
// \U3|BusWires[8]~84_combout  = (\U3|Equal3~1_combout  & ((\U3|reg_3|Q [8]) # ((\U3|reg_1|Q [8] & \U3|Equal1~2_combout )))) # (!\U3|Equal3~1_combout  & (((\U3|reg_1|Q [8] & \U3|Equal1~2_combout ))))

	.dataa(\U3|BusWires[8]~84_DATAA_driver ),
	.datab(\U3|BusWires[8]~84_DATAB_driver ),
	.datac(\U3|BusWires[8]~84_DATAC_driver ),
	.datad(\U3|BusWires[8]~84_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[8]~84_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[8]~84 .lut_mask = 16'hF888;
defparam \U3|BusWires[8]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[8]~85_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~2_combout ),
	.dataout(\U3|BusWires[8]~85_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[8]~85_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~4_combout ),
	.dataout(\U3|BusWires[8]~85_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[8]~85_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [8]),
	.dataout(\U3|BusWires[8]~85_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[8]~85_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[8]~84_combout ),
	.dataout(\U3|BusWires[8]~85_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N8
cycloneive_lcell_comb \U3|BusWires[8]~85 (
// Equation(s):
// \U3|BusWires[8]~85_combout  = (\U3|BusWires[8]~84_combout ) # ((\U3|BusWires[0]~2_combout  & (\U3|BusWires[0]~4_combout  & \U4|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\U3|BusWires[8]~85_DATAA_driver ),
	.datab(\U3|BusWires[8]~85_DATAB_driver ),
	.datac(\U3|BusWires[8]~85_DATAC_driver ),
	.datad(\U3|BusWires[8]~85_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[8]~85_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[8]~85 .lut_mask = 16'hFF80;
defparam \U3|BusWires[8]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[8]~93_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~86_combout ),
	.dataout(\U3|BusWires[8]~93_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[8]~93_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[8]~87_combout ),
	.dataout(\U3|BusWires[8]~93_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[8]~93_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[8]~92_combout ),
	.dataout(\U3|BusWires[8]~93_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[8]~93_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[8]~85_combout ),
	.dataout(\U3|BusWires[8]~93_DATAD_driver ));

// Location: LCCOMB_X82_Y54_N6
cycloneive_lcell_comb \U3|BusWires[8]~93 (
// Equation(s):
// \U3|BusWires[8]~93_combout  = (\U3|BusWires[8]~86_combout ) # ((\U3|BusWires[8]~87_combout ) # ((\U3|BusWires[8]~92_combout ) # (\U3|BusWires[8]~85_combout )))

	.dataa(\U3|BusWires[8]~93_DATAA_driver ),
	.datab(\U3|BusWires[8]~93_DATAB_driver ),
	.datac(\U3|BusWires[8]~93_DATAC_driver ),
	.datad(\U3|BusWires[8]~93_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[8]~93_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[8]~93 .lut_mask = 16'hFFFE;
defparam \U3|BusWires[8]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[8]~feeder_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|reg_A|Q[8]~feeder_DATAD_driver ));

// Location: LCCOMB_X87_Y52_N28
cycloneive_lcell_comb \U3|reg_A|Q[8]~feeder (
// Equation(s):
// \U3|reg_A|Q[8]~feeder_combout  = \U3|BusWires[8]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_A|Q[8]~feeder_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|reg_A|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_A|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_A|Q[8]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_A|Q[8]_CLK_driver ));

cycloneive_routing_wire \U3|reg_A|Q[8]_D_routing_wire_inst  (
	.datain(\U3|reg_A|Q[8]~feeder_combout ),
	.dataout(\U3|reg_A|Q[8]_D_driver ));

cycloneive_routing_wire \U3|reg_A|Q[8]_ENA_routing_wire_inst  (
	.datain(\U3|Ain~0_combout ),
	.dataout(\U3|reg_A|Q[8]_ENA_driver ));

// Location: FF_X87_Y52_N29
dffeas \U3|reg_A|Q[8] (
	.clk(\U3|reg_A|Q[8]_CLK_driver ),
	.d(\U3|reg_A|Q[8]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[8]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[8] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[9]~30_DATAA_routing_wire_inst  (
	.datain(\U3|Add0~9_combout ),
	.dataout(\U3|reg_G|Q[9]~30_DATAA_driver ));

cycloneive_routing_wire \U3|reg_G|Q[9]~30_DATAD_routing_wire_inst  (
	.datain(\U3|reg_A|Q [9]),
	.dataout(\U3|reg_G|Q[9]~30_DATAD_driver ));

cycloneive_routing_wire \U3|reg_G|Q[9]~30_CIN_routing_wire_inst  (
	.datain(\U3|reg_G|Q[8]~29 ),
	.dataout(\U3|reg_G|Q[9]~30_CIN_driver ));

// Location: LCCOMB_X85_Y52_N24
cycloneive_lcell_comb \U3|reg_G|Q[9]~30 (
// Equation(s):
// \U3|reg_G|Q[9]~30_combout  = \U3|Add0~9_combout  $ (\U3|reg_G|Q[8]~29  $ (!\U3|reg_A|Q [9]))

	.dataa(\U3|reg_G|Q[9]~30_DATAA_driver ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_G|Q[9]~30_DATAD_driver ),
	.cin(\U3|reg_G|Q[9]~30_CIN_driver ),
	.combout(\U3|reg_G|Q[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_G|Q[9]~30 .lut_mask = 16'h5AA5;
defparam \U3|reg_G|Q[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_G|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_G|Q[9]_D_routing_wire_inst  (
	.datain(\U3|reg_G|Q[9]~30_combout ),
	.dataout(\U3|reg_G|Q[9]_D_driver ));

cycloneive_routing_wire \U3|reg_G|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Gin~0_combout ),
	.dataout(\U3|reg_G|Q[9]_ENA_driver ));

// Location: FF_X85_Y52_N25
dffeas \U3|reg_G|Q[9] (
	.clk(\U3|reg_G|Q[9]_CLK_driver ),
	.d(\U3|reg_G|Q[9]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_G|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[9]~99_DATAA_routing_wire_inst  (
	.datain(\U3|Hout~0_combout ),
	.dataout(\U3|BusWires[9]~99_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[9]~99_DATAB_routing_wire_inst  (
	.datain(\U3|Gout~0_combout ),
	.dataout(\U3|BusWires[9]~99_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[9]~99_DATAC_routing_wire_inst  (
	.datain(\U3|reg_H|Q [9]),
	.dataout(\U3|BusWires[9]~99_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[9]~99_DATAD_routing_wire_inst  (
	.datain(\U3|reg_G|Q [9]),
	.dataout(\U3|BusWires[9]~99_DATAD_driver ));

// Location: LCCOMB_X84_Y52_N30
cycloneive_lcell_comb \U3|BusWires[9]~99 (
// Equation(s):
// \U3|BusWires[9]~99_combout  = (\U3|Hout~0_combout  & ((\U3|reg_H|Q [9]) # ((\U3|Gout~0_combout  & \U3|reg_G|Q [9])))) # (!\U3|Hout~0_combout  & (\U3|Gout~0_combout  & ((\U3|reg_G|Q [9]))))

	.dataa(\U3|BusWires[9]~99_DATAA_driver ),
	.datab(\U3|BusWires[9]~99_DATAB_driver ),
	.datac(\U3|BusWires[9]~99_DATAC_driver ),
	.datad(\U3|BusWires[9]~99_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[9]~99 .lut_mask = 16'hECA0;
defparam \U3|BusWires[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_E|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_E|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_E|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_E|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_E|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Ein~0_combout ),
	.dataout(\U3|reg_E|Q[9]_ENA_driver ));

// Location: FF_X84_Y50_N11
dffeas \U3|reg_E|Q[9] (
	.clk(\U3|reg_E|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_E|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_E|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_E|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_E|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_E|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result4[9]~9_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|result4[9]~9_DATAB_driver ));

cycloneive_routing_wire \U3|result4[9]~9_DATAC_routing_wire_inst  (
	.datain(\U3|reg_E|Q [9]),
	.dataout(\U3|result4[9]~9_DATAC_driver ));

cycloneive_routing_wire \U3|result4[9]~9_DATAD_routing_wire_inst  (
	.datain(\U3|XorXnor~1_combout ),
	.dataout(\U3|result4[9]~9_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N10
cycloneive_lcell_comb \U3|result4[9]~9 (
// Equation(s):
// \U3|result4[9]~9_combout  = \U3|BusWires[9]~103_combout  $ (\U3|reg_E|Q [9] $ (\U3|XorXnor~1_combout ))

	.dataa(gnd),
	.datab(\U3|result4[9]~9_DATAB_driver ),
	.datac(\U3|result4[9]~9_DATAC_driver ),
	.datad(\U3|result4[9]~9_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result4[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result4[9]~9 .lut_mask = 16'hC33C;
defparam \U3|result4[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_L|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_L|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_L|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|result4[9]~9_combout ),
	.dataout(\U3|reg_L|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_L|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Lin~0_combout ),
	.dataout(\U3|reg_L|Q[9]_ENA_driver ));

// Location: FF_X84_Y51_N21
dffeas \U3|reg_L|Q[9] (
	.clk(\U3|reg_L|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_L|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_L|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_L|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_L|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_L|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result3[9]~9_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|result3[9]~9_DATAA_driver ));

cycloneive_routing_wire \U3|result3[9]~9_DATAB_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.dataout(\U3|result3[9]~9_DATAB_driver ));

cycloneive_routing_wire \U3|result3[9]~9_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout ),
	.dataout(\U3|result3[9]~9_DATAC_driver ));

cycloneive_routing_wire \U3|result3[9]~9_DATAD_routing_wire_inst  (
	.datain(\U3|MulDiv~0_combout ),
	.dataout(\U3|result3[9]~9_DATAD_driver ));

// Location: LCCOMB_X87_Y51_N14
cycloneive_lcell_comb \U3|result3[9]~9 (
// Equation(s):
// \U3|result3[9]~9_combout  = (\U3|MulDiv~0_combout  & (!\U3|BusWires[9]~103_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout )))) # (!\U3|MulDiv~0_combout  & (((\U3|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\U3|result3[9]~9_DATAA_driver ),
	.datab(\U3|result3[9]~9_DATAB_driver ),
	.datac(\U3|result3[9]~9_DATAC_driver ),
	.datad(\U3|result3[9]~9_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result3[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result3[9]~9 .lut_mask = 16'h05CC;
defparam \U3|result3[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_K|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_K|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_K|Q[9]_D_routing_wire_inst  (
	.datain(\U3|result3[9]~9_combout ),
	.dataout(\U3|reg_K|Q[9]_D_driver ));

cycloneive_routing_wire \U3|reg_K|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Kin~0_combout ),
	.dataout(\U3|reg_K|Q[9]_ENA_driver ));

// Location: FF_X87_Y51_N15
dffeas \U3|reg_K|Q[9] (
	.clk(\U3|reg_K|Q[9]_CLK_driver ),
	.d(\U3|reg_K|Q[9]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_K|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_K|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_K|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_K|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[9]~32_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~2_combout ),
	.dataout(\U3|result2[9]~32_DATAA_driver ));

cycloneive_routing_wire \U3|result2[9]~32_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [9]),
	.dataout(\U3|result2[9]~32_DATAB_driver ));

cycloneive_routing_wire \U3|result2[9]~32_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~1_combout ),
	.dataout(\U3|result2[9]~32_DATAC_driver ));

cycloneive_routing_wire \U3|result2[9]~32_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [8]),
	.dataout(\U3|result2[9]~32_DATAD_driver ));

// Location: LCCOMB_X81_Y53_N0
cycloneive_lcell_comb \U3|result2[9]~32 (
// Equation(s):
// \U3|result2[9]~32_combout  = (\U3|reg_J|Q[0]~2_combout  & (((\U3|reg_J|Q[0]~1_combout )))) # (!\U3|reg_J|Q[0]~2_combout  & ((\U3|reg_J|Q[0]~1_combout  & ((\U3|reg_C|Q [8]))) # (!\U3|reg_J|Q[0]~1_combout  & (\U3|reg_C|Q [9]))))

	.dataa(\U3|result2[9]~32_DATAA_driver ),
	.datab(\U3|result2[9]~32_DATAB_driver ),
	.datac(\U3|result2[9]~32_DATAC_driver ),
	.datad(\U3|result2[9]~32_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[9]~32 .lut_mask = 16'hF4A4;
defparam \U3|result2[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[9]~33_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~11_combout ),
	.dataout(\U3|result2[9]~33_DATAA_driver ));

cycloneive_routing_wire \U3|result2[9]~33_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~14_combout ),
	.dataout(\U3|result2[9]~33_DATAB_driver ));

cycloneive_routing_wire \U3|result2[9]~33_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~2_combout ),
	.dataout(\U3|result2[9]~33_DATAC_driver ));

cycloneive_routing_wire \U3|result2[9]~33_DATAD_routing_wire_inst  (
	.datain(\U3|result2[9]~32_combout ),
	.dataout(\U3|result2[9]~33_DATAD_driver ));

// Location: LCCOMB_X81_Y53_N14
cycloneive_lcell_comb \U3|result2[9]~33 (
// Equation(s):
// \U3|result2[9]~33_combout  = (\U3|reg_J|Q[0]~2_combout  & ((\U3|result2[9]~32_combout  & (\U3|ShiftLeft0~11_combout )) # (!\U3|result2[9]~32_combout  & ((\U3|ShiftLeft0~14_combout ))))) # (!\U3|reg_J|Q[0]~2_combout  & (((\U3|result2[9]~32_combout ))))

	.dataa(\U3|result2[9]~33_DATAA_driver ),
	.datab(\U3|result2[9]~33_DATAB_driver ),
	.datac(\U3|result2[9]~33_DATAC_driver ),
	.datad(\U3|result2[9]~33_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[9]~33 .lut_mask = 16'hAFC0;
defparam \U3|result2[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[9]~34_DATAA_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~2_combout ),
	.dataout(\U3|result2[9]~34_DATAA_driver ));

cycloneive_routing_wire \U3|result2[9]~34_DATAB_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~2_combout ),
	.dataout(\U3|result2[9]~34_DATAB_driver ));

cycloneive_routing_wire \U3|result2[9]~34_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|result2[9]~34_DATAC_driver ));

cycloneive_routing_wire \U3|result2[9]~34_DATAD_routing_wire_inst  (
	.datain(\U3|result2[9]~33_combout ),
	.dataout(\U3|result2[9]~34_DATAD_driver ));

// Location: LCCOMB_X84_Y53_N16
cycloneive_lcell_comb \U3|result2[9]~34 (
// Equation(s):
// \U3|result2[9]~34_combout  = (\U3|BusWires[3]~43_combout  & (\U3|ShiftLeft0~2_combout  & (!\U3|reg_J|Q[0]~2_combout ))) # (!\U3|BusWires[3]~43_combout  & (((\U3|result2[9]~33_combout ))))

	.dataa(\U3|result2[9]~34_DATAA_driver ),
	.datab(\U3|result2[9]~34_DATAB_driver ),
	.datac(\U3|result2[9]~34_DATAC_driver ),
	.datad(\U3|result2[9]~34_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[9]~34 .lut_mask = 16'h2F20;
defparam \U3|result2[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[0]~0_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|result2[0]~0_DATAC_driver ));

cycloneive_routing_wire \U3|result2[0]~0_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|result2[0]~0_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N30
cycloneive_lcell_comb \U3|result2[0]~0 (
// Equation(s):
// \U3|result2[0]~0_combout  = (!\U3|BusWires[1]~23_combout  & !\U3|BusWires[0]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|result2[0]~0_DATAC_driver ),
	.datad(\U3|result2[0]~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[0]~0 .lut_mask = 16'h000F;
defparam \U3|result2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[9]~31_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[2]~0_combout ),
	.dataout(\U3|result2[9]~31_DATAA_driver ));

cycloneive_routing_wire \U3|result2[9]~31_DATAB_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[9]~31_DATAB_driver ));

cycloneive_routing_wire \U3|result2[9]~31_DATAC_routing_wire_inst  (
	.datain(\U3|result2[0]~0_combout ),
	.dataout(\U3|result2[9]~31_DATAC_driver ));

cycloneive_routing_wire \U3|result2[9]~31_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [9]),
	.dataout(\U3|result2[9]~31_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N24
cycloneive_lcell_comb \U3|result2[9]~31 (
// Equation(s):
// \U3|result2[9]~31_combout  = (\U3|reg_J|Q[2]~0_combout  & (!\U3|Shift~0_combout  & (\U3|result2[0]~0_combout  & \U3|reg_C|Q [9])))

	.dataa(\U3|result2[9]~31_DATAA_driver ),
	.datab(\U3|result2[9]~31_DATAB_driver ),
	.datac(\U3|result2[9]~31_DATAC_driver ),
	.datad(\U3|result2[9]~31_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[9]~31 .lut_mask = 16'h2000;
defparam \U3|result2[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[9]~35_DATAA_routing_wire_inst  (
	.datain(\U3|result2[9]~34_combout ),
	.dataout(\U3|result2[9]~35_DATAA_driver ));

cycloneive_routing_wire \U3|result2[9]~35_DATAB_routing_wire_inst  (
	.datain(\U3|result2[9]~31_combout ),
	.dataout(\U3|result2[9]~35_DATAB_driver ));

cycloneive_routing_wire \U3|result2[9]~35_DATAC_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[9]~35_DATAC_driver ));

cycloneive_routing_wire \U3|result2[9]~35_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.dataout(\U3|result2[9]~35_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N26
cycloneive_lcell_comb \U3|result2[9]~35 (
// Equation(s):
// \U3|result2[9]~35_combout  = (\U3|Shift~0_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & ((\U3|result2[9]~34_combout ) # (\U3|result2[9]~31_combout )))) # (!\U3|Shift~0_combout  & (((\U3|result2[9]~31_combout ))))

	.dataa(\U3|result2[9]~35_DATAA_driver ),
	.datab(\U3|result2[9]~35_DATAB_driver ),
	.datac(\U3|result2[9]~35_DATAC_driver ),
	.datad(\U3|result2[9]~35_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[9]~35 .lut_mask = 16'hEC0C;
defparam \U3|result2[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_J|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_J|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|result2[9]~35_combout ),
	.dataout(\U3|reg_J|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Jin~0_combout ),
	.dataout(\U3|reg_J|Q[9]_ENA_driver ));

// Location: FF_X84_Y51_N7
dffeas \U3|reg_J|Q[9] (
	.clk(\U3|reg_J|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_J|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_J|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_J|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_J|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_J|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[9]~100_DATAA_routing_wire_inst  (
	.datain(\U3|Jout~0_combout ),
	.dataout(\U3|BusWires[9]~100_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[9]~100_DATAB_routing_wire_inst  (
	.datain(\U3|reg_K|Q [9]),
	.dataout(\U3|BusWires[9]~100_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[9]~100_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q [9]),
	.dataout(\U3|BusWires[9]~100_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[9]~100_DATAD_routing_wire_inst  (
	.datain(\U3|Kout~0_combout ),
	.dataout(\U3|BusWires[9]~100_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N6
cycloneive_lcell_comb \U3|BusWires[9]~100 (
// Equation(s):
// \U3|BusWires[9]~100_combout  = (\U3|Jout~0_combout  & ((\U3|reg_J|Q [9]) # ((\U3|reg_K|Q [9] & \U3|Kout~0_combout )))) # (!\U3|Jout~0_combout  & (\U3|reg_K|Q [9] & ((\U3|Kout~0_combout ))))

	.dataa(\U3|BusWires[9]~100_DATAA_driver ),
	.datab(\U3|BusWires[9]~100_DATAB_driver ),
	.datac(\U3|BusWires[9]~100_DATAC_driver ),
	.datad(\U3|BusWires[9]~100_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[9]~100_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[9]~100 .lut_mask = 16'hECA0;
defparam \U3|BusWires[9]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[9]~101_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~99_combout ),
	.dataout(\U3|BusWires[9]~101_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[9]~101_DATAB_routing_wire_inst  (
	.datain(\U3|Lout~0_combout ),
	.dataout(\U3|BusWires[9]~101_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[9]~101_DATAC_routing_wire_inst  (
	.datain(\U3|reg_L|Q [9]),
	.dataout(\U3|BusWires[9]~101_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[9]~101_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[9]~100_combout ),
	.dataout(\U3|BusWires[9]~101_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N20
cycloneive_lcell_comb \U3|BusWires[9]~101 (
// Equation(s):
// \U3|BusWires[9]~101_combout  = (\U3|BusWires[9]~99_combout ) # ((\U3|BusWires[9]~100_combout ) # ((\U3|Lout~0_combout  & \U3|reg_L|Q [9])))

	.dataa(\U3|BusWires[9]~101_DATAA_driver ),
	.datab(\U3|BusWires[9]~101_DATAB_driver ),
	.datac(\U3|BusWires[9]~101_DATAC_driver ),
	.datad(\U3|BusWires[9]~101_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[9]~101_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[9]~101 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[9]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_0|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_0|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_0|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_0|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Selector17~0_combout ),
	.dataout(\U3|reg_0|Q[9]_ENA_driver ));

// Location: FF_X82_Y52_N17
dffeas \U3|reg_0|Q[9] (
	.clk(\U3|reg_0|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_0|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_0|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[9]~98_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[9]~98_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[9]~98_DATAB_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[9]~98_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[9]~98_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [9]),
	.dataout(\U3|BusWires[9]~98_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[9]~98_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[9]~98_DATAD_driver ));

// Location: LCCOMB_X82_Y52_N16
cycloneive_lcell_comb \U3|BusWires[9]~98 (
// Equation(s):
// \U3|BusWires[9]~98_combout  = (\U3|Selector9~8_combout  & (\U3|Equal0~3_combout  & (\U3|reg_0|Q [9] & \U3|Equal0~0_combout )))

	.dataa(\U3|BusWires[9]~98_DATAA_driver ),
	.datab(\U3|BusWires[9]~98_DATAB_driver ),
	.datac(\U3|BusWires[9]~98_DATAC_driver ),
	.datad(\U3|BusWires[9]~98_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[9]~98 .lut_mask = 16'h8000;
defparam \U3|BusWires[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_2|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_2|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_2|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_2|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Selector19~0_combout ),
	.dataout(\U3|reg_2|Q[9]_ENA_driver ));

// Location: FF_X81_Y54_N29
dffeas \U3|reg_2|Q[9] (
	.clk(\U3|reg_2|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_2|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[9]~102_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~101_combout ),
	.dataout(\U3|BusWires[9]~102_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[9]~102_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~98_combout ),
	.dataout(\U3|BusWires[9]~102_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[9]~102_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [9]),
	.dataout(\U3|BusWires[9]~102_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[9]~102_DATAD_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[9]~102_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N28
cycloneive_lcell_comb \U3|BusWires[9]~102 (
// Equation(s):
// \U3|BusWires[9]~102_combout  = (\U3|BusWires[9]~101_combout ) # ((\U3|BusWires[9]~98_combout ) # ((\U3|reg_2|Q [9] & \U3|Equal2~1_combout )))

	.dataa(\U3|BusWires[9]~102_DATAA_driver ),
	.datab(\U3|BusWires[9]~102_DATAB_driver ),
	.datac(\U3|BusWires[9]~102_DATAC_driver ),
	.datad(\U3|BusWires[9]~102_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[9]~102_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[9]~102 .lut_mask = 16'hFEEE;
defparam \U3|BusWires[9]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_7|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_7|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_7|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_7|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_7|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Selector24~0_combout ),
	.dataout(\U3|reg_7|Q[9]_ENA_driver ));

// Location: FF_X80_Y53_N7
dffeas \U3|reg_7|Q[9] (
	.clk(\U3|reg_7|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_7|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_7|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_7|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_7|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_5|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_5|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_5|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_5|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_5|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Selector22~0_combout ),
	.dataout(\U3|reg_5|Q[9]_ENA_driver ));

// Location: FF_X81_Y53_N3
dffeas \U3|reg_5|Q[9] (
	.clk(\U3|reg_5|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_5|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[9]~96_DATAA_routing_wire_inst  (
	.datain(\U3|reg_7|Q [9]),
	.dataout(\U3|BusWires[9]~96_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[9]~96_DATAB_routing_wire_inst  (
	.datain(\U3|Equal5~1_combout ),
	.dataout(\U3|BusWires[9]~96_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[9]~96_DATAC_routing_wire_inst  (
	.datain(\U3|reg_5|Q [9]),
	.dataout(\U3|BusWires[9]~96_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[9]~96_DATAD_routing_wire_inst  (
	.datain(\U3|Equal7~1_combout ),
	.dataout(\U3|BusWires[9]~96_DATAD_driver ));

// Location: LCCOMB_X81_Y53_N2
cycloneive_lcell_comb \U3|BusWires[9]~96 (
// Equation(s):
// \U3|BusWires[9]~96_combout  = (\U3|reg_7|Q [9] & ((\U3|Equal7~1_combout ) # ((\U3|Equal5~1_combout  & \U3|reg_5|Q [9])))) # (!\U3|reg_7|Q [9] & (\U3|Equal5~1_combout  & (\U3|reg_5|Q [9])))

	.dataa(\U3|BusWires[9]~96_DATAA_driver ),
	.datab(\U3|BusWires[9]~96_DATAB_driver ),
	.datac(\U3|BusWires[9]~96_DATAC_driver ),
	.datad(\U3|BusWires[9]~96_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[9]~96_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[9]~96 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[9]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_3|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_3|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_3|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_3|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_3|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Selector20~0_combout ),
	.dataout(\U3|reg_3|Q[9]_ENA_driver ));

// Location: FF_X81_Y50_N29
dffeas \U3|reg_3|Q[9] (
	.clk(\U3|reg_3|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_3|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[9]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_1|Q[9]_CLK_driver ));

cycloneive_routing_wire \U3|reg_1|Q[9]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|reg_1|Q[9]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_1|Q[9]_ENA_routing_wire_inst  (
	.datain(\U3|Selector18~1_combout ),
	.dataout(\U3|reg_1|Q[9]_ENA_driver ));

// Location: FF_X81_Y50_N23
dffeas \U3|reg_1|Q[9] (
	.clk(\U3|reg_1|Q[9]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_1|Q[9]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[9]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[9] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[9]~94_DATAA_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[9]~94_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[9]~94_DATAB_routing_wire_inst  (
	.datain(\U3|reg_3|Q [9]),
	.dataout(\U3|BusWires[9]~94_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[9]~94_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [9]),
	.dataout(\U3|BusWires[9]~94_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[9]~94_DATAD_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[9]~94_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N22
cycloneive_lcell_comb \U3|BusWires[9]~94 (
// Equation(s):
// \U3|BusWires[9]~94_combout  = (\U3|Equal3~1_combout  & ((\U3|reg_3|Q [9]) # ((\U3|reg_1|Q [9] & \U3|Equal1~2_combout )))) # (!\U3|Equal3~1_combout  & (((\U3|reg_1|Q [9] & \U3|Equal1~2_combout ))))

	.dataa(\U3|BusWires[9]~94_DATAA_driver ),
	.datab(\U3|BusWires[9]~94_DATAB_driver ),
	.datac(\U3|BusWires[9]~94_DATAC_driver ),
	.datad(\U3|BusWires[9]~94_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[9]~94_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[9]~94 .lut_mask = 16'hF888;
defparam \U3|BusWires[9]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[9]~95_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~2_combout ),
	.dataout(\U3|BusWires[9]~95_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[9]~95_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~4_combout ),
	.dataout(\U3|BusWires[9]~95_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[9]~95_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [9]),
	.dataout(\U3|BusWires[9]~95_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[9]~95_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[9]~94_combout ),
	.dataout(\U3|BusWires[9]~95_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N18
cycloneive_lcell_comb \U3|BusWires[9]~95 (
// Equation(s):
// \U3|BusWires[9]~95_combout  = (\U3|BusWires[9]~94_combout ) # ((\U3|BusWires[0]~2_combout  & (\U3|BusWires[0]~4_combout  & \U4|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\U3|BusWires[9]~95_DATAA_driver ),
	.datab(\U3|BusWires[9]~95_DATAB_driver ),
	.datac(\U3|BusWires[9]~95_DATAC_driver ),
	.datad(\U3|BusWires[9]~95_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[9]~95_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[9]~95 .lut_mask = 16'hFF80;
defparam \U3|BusWires[9]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[9]~103_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~97_combout ),
	.dataout(\U3|BusWires[9]~103_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[9]~103_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~102_combout ),
	.dataout(\U3|BusWires[9]~103_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[9]~103_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[9]~96_combout ),
	.dataout(\U3|BusWires[9]~103_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[9]~103_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[9]~95_combout ),
	.dataout(\U3|BusWires[9]~103_DATAD_driver ));

// Location: LCCOMB_X81_Y54_N6
cycloneive_lcell_comb \U3|BusWires[9]~103 (
// Equation(s):
// \U3|BusWires[9]~103_combout  = (\U3|BusWires[9]~97_combout ) # ((\U3|BusWires[9]~102_combout ) # ((\U3|BusWires[9]~96_combout ) # (\U3|BusWires[9]~95_combout )))

	.dataa(\U3|BusWires[9]~103_DATAA_driver ),
	.datab(\U3|BusWires[9]~103_DATAB_driver ),
	.datac(\U3|BusWires[9]~103_DATAC_driver ),
	.datad(\U3|BusWires[9]~103_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[9]~103_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[9]~103 .lut_mask = 16'hFFFE;
defparam \U3|BusWires[9]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~118_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[174]~118_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~118_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[174]~118_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[174]~118 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[174]~118_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[174]~118_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[174]~118_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[174]~118_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[174]~118 .lut_mask = 16'h00F0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[174]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[174]~142 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[174]~142_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[150]~106_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[174]~142 .lut_mask = 16'hB800;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[174]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAD_driver ));

// Location: LCCOMB_X89_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[173]~117 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[173]~117_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[173]~117 .lut_mask = 16'hCFC0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[173]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAD_driver ));

// Location: LCCOMB_X87_Y55_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[172]~119 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[172]~119_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[160]~108_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[172]~119 .lut_mask = 16'hF0CC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[172]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[171]~120 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[171]~120_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[159]~109_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout ))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[171]~120 .lut_mask = 16'hF0CC;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[171]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAD_driver ));

// Location: LCCOMB_X85_Y55_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[170]~121 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[170]~121_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[158]~110_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[170]~121 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[170]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[169]~122 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[157]~111_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[169]~122 .lut_mask = 16'hF0AA;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[169]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[168]~123 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[168]~123_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[156]~112_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAB_driver ),
	.datac(gnd),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[168]~123 .lut_mask = 16'hCCAA;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[168]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[167]~124 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[167]~124_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[155]~113_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[167]~124 .lut_mask = 16'hF0AA;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[167]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAD_driver ));

// Location: LCCOMB_X91_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[166]~125 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[166]~125_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[154]~114_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[166]~125 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[166]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[2]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAD_driver ));

// Location: LCCOMB_X91_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[165]~126 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[165]~126_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & (\U3|reg_D|Q[2]~_Duplicate_1_q )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[165]~126 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[165]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_D|Q[1]~_Duplicate_1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_D|Q[1]~_Duplicate_1_CLK_driver ));

cycloneive_routing_wire \U3|reg_D|Q[1]~_Duplicate_1_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_D|Q[1]~_Duplicate_1_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_D|Q[1]~_Duplicate_1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|reg_D|Q[1]~_Duplicate_1_ENA_driver ));

// Location: FF_X89_Y55_N5
dffeas \U3|reg_D|Q[1]~_Duplicate_1 (
	.clk(\U3|reg_D|Q[1]~_Duplicate_1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_D|Q[1]~_Duplicate_1_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_D|Q[1]~_Duplicate_1_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_D|Q[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_D|Q[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \U3|reg_D|Q[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[1]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_DATAB_driver ));

// Location: LCCOMB_X89_Y55_N4
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout  = (\U3|BusWires[0]~13_combout  & (\U3|reg_D|Q[1]~_Duplicate_1_q  $ (VCC))) # (!\U3|BusWires[0]~13_combout  & ((\U3|reg_D|Q[1]~_Duplicate_1_q ) # (GND)))
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1  = CARRY((\U3|reg_D|Q[1]~_Duplicate_1_q ) # (!\U3|BusWires[0]~13_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0 .lut_mask = 16'h66DD;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_CIN_driver ));

// Location: LCCOMB_X89_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_combout  & ((\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 )) # 
// (!\U3|BusWires[1]~23_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_combout  & ((\U3|BusWires[1]~23_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ) # (GND))) # (!\U3|BusWires[1]~23_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~1 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_CIN_driver ));

// Location: LCCOMB_X89_Y55_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_combout  $ (\U3|BusWires[2]~33_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 ) # (!\U3|BusWires[2]~33_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_combout  & (!\U3|BusWires[2]~33_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~3 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_CIN_driver ));

// Location: LCCOMB_X89_Y55_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_combout  & ((\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 )) # 
// (!\U3|BusWires[3]~43_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_combout  & ((\U3|BusWires[3]~43_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ) # (GND))) # (!\U3|BusWires[3]~43_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~5 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_CIN_driver ));

// Location: LCCOMB_X89_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout  = ((\U3|BusWires[4]~53_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 )))) # 
// (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9  = CARRY((\U3|BusWires[4]~53_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 )) # 
// (!\U3|BusWires[4]~53_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~7 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_CIN_driver ));

// Location: LCCOMB_X89_Y55_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout  = (\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ) # (GND))))) # (!\U3|BusWires[5]~63_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout 
//  & (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11  = CARRY((\U3|BusWires[5]~63_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout ))) # 
// (!\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~9 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_CIN_driver ));

// Location: LCCOMB_X89_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout  = ((\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_combout  $ (\U3|BusWires[6]~73_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 )))) 
// # (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 ) # (!\U3|BusWires[6]~73_combout ))) 
// # (!\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_combout  & (!\U3|BusWires[6]~73_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~11 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12 .lut_mask = 16'h962B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_CIN_driver ));

// Location: LCCOMB_X89_Y55_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout  = (\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_combout  & ((\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 )) # 
// (!\U3|BusWires[7]~83_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13  & VCC)))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_combout  & ((\U3|BusWires[7]~83_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ) # (GND))) # (!\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_combout  & (\U3|BusWires[7]~83_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 )) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_combout  & ((\U3|BusWires[7]~83_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~13 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14 .lut_mask = 16'h694D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_CIN_driver ));

// Location: LCCOMB_X89_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout  = ((\U3|BusWires[8]~93_combout  $ (\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_combout  $ (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 )))) 
// # (GND)
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17  = CARRY((\U3|BusWires[8]~93_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 )) # 
// (!\U3|BusWires[8]~93_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~15 ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16 .lut_mask = 16'h964D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_CIN_driver ));

// Location: LCCOMB_X89_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout  = (\U3|BusWires[9]~103_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 )) 
// # (!\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ) # (GND))))) # (!\U3|BusWires[9]~103_combout  & 
// ((\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17  & VCC)) # (!\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_combout  & 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ))))
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19  = CARRY((\U3|BusWires[9]~103_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 ) # (!\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_combout ))) 
// # (!\U3|BusWires[9]~103_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[173]~117_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~17 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout ),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18 .lut_mask = 16'h692B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[174]~118_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_CIN_driver ));

// Location: LCCOMB_X89_Y55_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[174]~118_combout ) # ((\U3|Div0|auto_generated|divider|divider|StageOut[174]~142_combout ) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~19 )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 .lut_mask = 16'h00EF;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_CIN_driver ));

// Location: LCCOMB_X89_Y55_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  = !\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|result3[1]~1_DATAB_routing_wire_inst  (
	.datain(\U3|MulDiv~0_combout ),
	.dataout(\U3|result3[1]~1_DATAB_driver ));

cycloneive_routing_wire \U3|result3[1]~1_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|result3[1]~1_DATAC_driver ));

cycloneive_routing_wire \U3|result3[1]~1_DATAD_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.dataout(\U3|result3[1]~1_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N2
cycloneive_lcell_comb \U3|result3[1]~1 (
// Equation(s):
// \U3|result3[1]~1_combout  = (\U3|MulDiv~0_combout  & (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout )) # (!\U3|MulDiv~0_combout  & ((\U3|Mult0|auto_generated|mac_out2~DATAOUT1 )))

	.dataa(gnd),
	.datab(\U3|result3[1]~1_DATAB_driver ),
	.datac(\U3|result3[1]~1_DATAC_driver ),
	.datad(\U3|result3[1]~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result3[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result3[1]~1 .lut_mask = 16'h3F0C;
defparam \U3|result3[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_K|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_K|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_K|Q[1]_D_routing_wire_inst  (
	.datain(\U3|result3[1]~1_combout ),
	.dataout(\U3|reg_K|Q[1]_D_driver ));

cycloneive_routing_wire \U3|reg_K|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Kin~0_combout ),
	.dataout(\U3|reg_K|Q[1]_ENA_driver ));

// Location: FF_X88_Y52_N3
dffeas \U3|reg_K|Q[1] (
	.clk(\U3|reg_K|Q[1]_CLK_driver ),
	.d(\U3|reg_K|Q[1]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_K|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_K|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_K|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_K|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[1]~6_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~2_combout ),
	.dataout(\U3|result2[1]~6_DATAA_driver ));

cycloneive_routing_wire \U3|result2[1]~6_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftLeft0~2_combout ),
	.dataout(\U3|result2[1]~6_DATAB_driver ));

cycloneive_routing_wire \U3|result2[1]~6_DATAC_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[1]~6_DATAC_driver ));

cycloneive_routing_wire \U3|result2[1]~6_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout ),
	.dataout(\U3|result2[1]~6_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N18
cycloneive_lcell_comb \U3|result2[1]~6 (
// Equation(s):
// \U3|result2[1]~6_combout  = (!\U3|reg_J|Q[0]~2_combout  & (\U3|ShiftLeft0~2_combout  & (\U3|Shift~0_combout  & \U3|Div0|auto_generated|divider|divider|selnose[38]~1_combout )))

	.dataa(\U3|result2[1]~6_DATAA_driver ),
	.datab(\U3|result2[1]~6_DATAB_driver ),
	.datac(\U3|result2[1]~6_DATAC_driver ),
	.datad(\U3|result2[1]~6_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[1]~6 .lut_mask = 16'h4000;
defparam \U3|result2[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[1]~8_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~1_combout ),
	.dataout(\U3|result2[1]~8_DATAA_driver ));

cycloneive_routing_wire \U3|result2[1]~8_DATAB_routing_wire_inst  (
	.datain(\U3|reg_C|Q [1]),
	.dataout(\U3|result2[1]~8_DATAB_driver ));

cycloneive_routing_wire \U3|result2[1]~8_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~2_combout ),
	.dataout(\U3|result2[1]~8_DATAC_driver ));

cycloneive_routing_wire \U3|result2[1]~8_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftRight0~6_combout ),
	.dataout(\U3|result2[1]~8_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N20
cycloneive_lcell_comb \U3|result2[1]~8 (
// Equation(s):
// \U3|result2[1]~8_combout  = (\U3|reg_J|Q[0]~1_combout  & (((\U3|reg_J|Q[0]~2_combout )))) # (!\U3|reg_J|Q[0]~1_combout  & ((\U3|reg_J|Q[0]~2_combout  & ((\U3|ShiftRight0~6_combout ))) # (!\U3|reg_J|Q[0]~2_combout  & (\U3|reg_C|Q [1]))))

	.dataa(\U3|result2[1]~8_DATAA_driver ),
	.datab(\U3|result2[1]~8_DATAB_driver ),
	.datac(\U3|result2[1]~8_DATAC_driver ),
	.datad(\U3|result2[1]~8_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[1]~8 .lut_mask = 16'hF4A4;
defparam \U3|result2[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[1]~9_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~1_combout ),
	.dataout(\U3|result2[1]~9_DATAA_driver ));

cycloneive_routing_wire \U3|result2[1]~9_DATAB_routing_wire_inst  (
	.datain(\U3|result2[1]~8_combout ),
	.dataout(\U3|result2[1]~9_DATAB_driver ));

cycloneive_routing_wire \U3|result2[1]~9_DATAC_routing_wire_inst  (
	.datain(\U3|ShiftRight0~9_combout ),
	.dataout(\U3|result2[1]~9_DATAC_driver ));

cycloneive_routing_wire \U3|result2[1]~9_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [2]),
	.dataout(\U3|result2[1]~9_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N4
cycloneive_lcell_comb \U3|result2[1]~9 (
// Equation(s):
// \U3|result2[1]~9_combout  = (\U3|reg_J|Q[0]~1_combout  & ((\U3|result2[1]~8_combout  & (\U3|ShiftRight0~9_combout )) # (!\U3|result2[1]~8_combout  & ((\U3|reg_C|Q [2]))))) # (!\U3|reg_J|Q[0]~1_combout  & (\U3|result2[1]~8_combout ))

	.dataa(\U3|result2[1]~9_DATAA_driver ),
	.datab(\U3|result2[1]~9_DATAB_driver ),
	.datac(\U3|result2[1]~9_DATAC_driver ),
	.datad(\U3|result2[1]~9_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[1]~9 .lut_mask = 16'hE6C4;
defparam \U3|result2[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[1]~10_DATAA_routing_wire_inst  (
	.datain(\U3|result2[1]~9_combout ),
	.dataout(\U3|result2[1]~10_DATAA_driver ));

cycloneive_routing_wire \U3|result2[1]~10_DATAB_routing_wire_inst  (
	.datain(\U3|result2[1]~7_combout ),
	.dataout(\U3|result2[1]~10_DATAB_driver ));

cycloneive_routing_wire \U3|result2[1]~10_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|result2[1]~10_DATAC_driver ));

cycloneive_routing_wire \U3|result2[1]~10_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [9]),
	.dataout(\U3|result2[1]~10_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N2
cycloneive_lcell_comb \U3|result2[1]~10 (
// Equation(s):
// \U3|result2[1]~10_combout  = (\U3|result2[1]~9_combout  & (((\U3|result2[1]~7_combout  & \U3|reg_C|Q [9])) # (!\U3|BusWires[3]~43_combout ))) # (!\U3|result2[1]~9_combout  & (\U3|result2[1]~7_combout  & ((\U3|reg_C|Q [9]))))

	.dataa(\U3|result2[1]~10_DATAA_driver ),
	.datab(\U3|result2[1]~10_DATAB_driver ),
	.datac(\U3|result2[1]~10_DATAC_driver ),
	.datad(\U3|result2[1]~10_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[1]~10 .lut_mask = 16'hCE0A;
defparam \U3|result2[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[1]~11_DATAA_routing_wire_inst  (
	.datain(\U3|result2[1]~6_combout ),
	.dataout(\U3|result2[1]~11_DATAA_driver ));

cycloneive_routing_wire \U3|result2[1]~11_DATAB_routing_wire_inst  (
	.datain(\U3|result2[1]~10_combout ),
	.dataout(\U3|result2[1]~11_DATAB_driver ));

cycloneive_routing_wire \U3|result2[1]~11_DATAC_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[1]~11_DATAC_driver ));

cycloneive_routing_wire \U3|result2[1]~11_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.dataout(\U3|result2[1]~11_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N8
cycloneive_lcell_comb \U3|result2[1]~11 (
// Equation(s):
// \U3|result2[1]~11_combout  = (\U3|Shift~0_combout  & (\U3|result2[1]~6_combout )) # (!\U3|Shift~0_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & ((\U3|result2[1]~6_combout ) # (\U3|result2[1]~10_combout ))))

	.dataa(\U3|result2[1]~11_DATAA_driver ),
	.datab(\U3|result2[1]~11_DATAB_driver ),
	.datac(\U3|result2[1]~11_DATAC_driver ),
	.datad(\U3|result2[1]~11_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[1]~11 .lut_mask = 16'hAEA0;
defparam \U3|result2[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_J|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_J|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|result2[1]~11_combout ),
	.dataout(\U3|reg_J|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Jin~0_combout ),
	.dataout(\U3|reg_J|Q[1]_ENA_driver ));

// Location: FF_X88_Y52_N21
dffeas \U3|reg_J|Q[1] (
	.clk(\U3|reg_J|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_J|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_J|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_J|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_J|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_J|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[1]~20_DATAA_routing_wire_inst  (
	.datain(\U3|Kout~0_combout ),
	.dataout(\U3|BusWires[1]~20_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[1]~20_DATAB_routing_wire_inst  (
	.datain(\U3|reg_K|Q [1]),
	.dataout(\U3|BusWires[1]~20_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[1]~20_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q [1]),
	.dataout(\U3|BusWires[1]~20_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[1]~20_DATAD_routing_wire_inst  (
	.datain(\U3|Jout~0_combout ),
	.dataout(\U3|BusWires[1]~20_DATAD_driver ));

// Location: LCCOMB_X88_Y52_N20
cycloneive_lcell_comb \U3|BusWires[1]~20 (
// Equation(s):
// \U3|BusWires[1]~20_combout  = (\U3|Kout~0_combout  & ((\U3|reg_K|Q [1]) # ((\U3|reg_J|Q [1] & \U3|Jout~0_combout )))) # (!\U3|Kout~0_combout  & (((\U3|reg_J|Q [1] & \U3|Jout~0_combout ))))

	.dataa(\U3|BusWires[1]~20_DATAA_driver ),
	.datab(\U3|BusWires[1]~20_DATAB_driver ),
	.datac(\U3|BusWires[1]~20_DATAC_driver ),
	.datad(\U3|BusWires[1]~20_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[1]~20 .lut_mask = 16'hF888;
defparam \U3|BusWires[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[1]~21_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~19_combout ),
	.dataout(\U3|BusWires[1]~21_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[1]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Lout~0_combout ),
	.dataout(\U3|BusWires[1]~21_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[1]~21_DATAC_routing_wire_inst  (
	.datain(\U3|reg_L|Q [1]),
	.dataout(\U3|BusWires[1]~21_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[1]~21_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~20_combout ),
	.dataout(\U3|BusWires[1]~21_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N22
cycloneive_lcell_comb \U3|BusWires[1]~21 (
// Equation(s):
// \U3|BusWires[1]~21_combout  = (\U3|BusWires[1]~19_combout ) # ((\U3|BusWires[1]~20_combout ) # ((\U3|Lout~0_combout  & \U3|reg_L|Q [1])))

	.dataa(\U3|BusWires[1]~21_DATAA_driver ),
	.datab(\U3|BusWires[1]~21_DATAB_driver ),
	.datac(\U3|BusWires[1]~21_DATAC_driver ),
	.datad(\U3|BusWires[1]~21_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[1]~21 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_2|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_2|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_2|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_2|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Selector19~0_combout ),
	.dataout(\U3|reg_2|Q[1]_ENA_driver ));

// Location: FF_X85_Y51_N29
dffeas \U3|reg_2|Q[1] (
	.clk(\U3|reg_2|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_2|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_0|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_0|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_0|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_0|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Selector17~0_combout ),
	.dataout(\U3|reg_0|Q[1]_ENA_driver ));

// Location: FF_X82_Y51_N13
dffeas \U3|reg_0|Q[1] (
	.clk(\U3|reg_0|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_0|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_0|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[1]~18_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[1]~18_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[1]~18_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [1]),
	.dataout(\U3|BusWires[1]~18_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[1]~18_DATAC_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[1]~18_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[1]~18_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[1]~18_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N6
cycloneive_lcell_comb \U3|BusWires[1]~18 (
// Equation(s):
// \U3|BusWires[1]~18_combout  = (\U3|Selector9~8_combout  & (\U3|reg_0|Q [1] & (\U3|Equal0~0_combout  & \U3|Equal0~3_combout )))

	.dataa(\U3|BusWires[1]~18_DATAA_driver ),
	.datab(\U3|BusWires[1]~18_DATAB_driver ),
	.datac(\U3|BusWires[1]~18_DATAC_driver ),
	.datad(\U3|BusWires[1]~18_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[1]~18 .lut_mask = 16'h8000;
defparam \U3|BusWires[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[1]~22_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~21_combout ),
	.dataout(\U3|BusWires[1]~22_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[1]~22_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [1]),
	.dataout(\U3|BusWires[1]~22_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[1]~22_DATAC_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[1]~22_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[1]~22_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~18_combout ),
	.dataout(\U3|BusWires[1]~22_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N10
cycloneive_lcell_comb \U3|BusWires[1]~22 (
// Equation(s):
// \U3|BusWires[1]~22_combout  = (\U3|BusWires[1]~21_combout ) # ((\U3|BusWires[1]~18_combout ) # ((\U3|reg_2|Q [1] & \U3|Equal2~1_combout )))

	.dataa(\U3|BusWires[1]~22_DATAA_driver ),
	.datab(\U3|BusWires[1]~22_DATAB_driver ),
	.datac(\U3|BusWires[1]~22_DATAC_driver ),
	.datad(\U3|BusWires[1]~22_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[1]~22 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_1|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_1|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_1|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_1|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Selector18~1_combout ),
	.dataout(\U3|reg_1|Q[1]_ENA_driver ));

// Location: FF_X82_Y50_N21
dffeas \U3|reg_1|Q[1] (
	.clk(\U3|reg_1|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_1|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_3|Q[1]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_3|Q[1]_CLK_driver ));

cycloneive_routing_wire \U3|reg_3|Q[1]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|reg_3|Q[1]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_3|Q[1]_ENA_routing_wire_inst  (
	.datain(\U3|Selector20~0_combout ),
	.dataout(\U3|reg_3|Q[1]_ENA_driver ));

// Location: FF_X82_Y50_N15
dffeas \U3|reg_3|Q[1] (
	.clk(\U3|reg_3|Q[1]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_3|Q[1]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[1]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[1] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[1]~14_DATAA_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[1]~14_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[1]~14_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [1]),
	.dataout(\U3|BusWires[1]~14_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[1]~14_DATAC_routing_wire_inst  (
	.datain(\U3|reg_3|Q [1]),
	.dataout(\U3|BusWires[1]~14_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[1]~14_DATAD_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[1]~14_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N14
cycloneive_lcell_comb \U3|BusWires[1]~14 (
// Equation(s):
// \U3|BusWires[1]~14_combout  = (\U3|Equal1~2_combout  & ((\U3|reg_1|Q [1]) # ((\U3|reg_3|Q [1] & \U3|Equal3~1_combout )))) # (!\U3|Equal1~2_combout  & (((\U3|reg_3|Q [1] & \U3|Equal3~1_combout ))))

	.dataa(\U3|BusWires[1]~14_DATAA_driver ),
	.datab(\U3|BusWires[1]~14_DATAB_driver ),
	.datac(\U3|BusWires[1]~14_DATAC_driver ),
	.datad(\U3|BusWires[1]~14_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[1]~14 .lut_mask = 16'hF888;
defparam \U3|BusWires[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[1]~15_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~2_combout ),
	.dataout(\U3|BusWires[1]~15_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[1]~15_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~14_combout ),
	.dataout(\U3|BusWires[1]~15_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[1]~15_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~4_combout ),
	.dataout(\U3|BusWires[1]~15_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[1]~15_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [1]),
	.dataout(\U3|BusWires[1]~15_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N2
cycloneive_lcell_comb \U3|BusWires[1]~15 (
// Equation(s):
// \U3|BusWires[1]~15_combout  = (\U3|BusWires[1]~14_combout ) # ((\U3|BusWires[0]~2_combout  & (\U3|BusWires[0]~4_combout  & \U4|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\U3|BusWires[1]~15_DATAA_driver ),
	.datab(\U3|BusWires[1]~15_DATAB_driver ),
	.datac(\U3|BusWires[1]~15_DATAC_driver ),
	.datad(\U3|BusWires[1]~15_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[1]~15 .lut_mask = 16'hECCC;
defparam \U3|BusWires[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[1]~23_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[1]~16_combout ),
	.dataout(\U3|BusWires[1]~23_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[1]~23_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~17_combout ),
	.dataout(\U3|BusWires[1]~23_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[1]~23_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[1]~22_combout ),
	.dataout(\U3|BusWires[1]~23_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[1]~23_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[1]~15_combout ),
	.dataout(\U3|BusWires[1]~23_DATAD_driver ));

// Location: LCCOMB_X86_Y54_N28
cycloneive_lcell_comb \U3|BusWires[1]~23 (
// Equation(s):
// \U3|BusWires[1]~23_combout  = (\U3|BusWires[1]~16_combout ) # ((\U3|BusWires[1]~17_combout ) # ((\U3|BusWires[1]~22_combout ) # (\U3|BusWires[1]~15_combout )))

	.dataa(\U3|BusWires[1]~23_DATAA_driver ),
	.datab(\U3|BusWires[1]~23_DATAB_driver ),
	.datac(\U3|BusWires[1]~23_DATAC_driver ),
	.datad(\U3|BusWires[1]~23_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[1]~23 .lut_mask = 16'hFFFE;
defparam \U3|BusWires[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~127_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[185]~127_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~127_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[185]~127_DATAD_driver ));

// Location: LCCOMB_X89_Y55_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[185]~127 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[185]~127_combout  = (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[185]~127_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[185]~127_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[185]~127_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[185]~127 .lut_mask = 16'h0F00;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[185]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAD_driver ));

// Location: LCCOMB_X91_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[185]~143 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[185]~143_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & 
// (\U3|Div0|auto_generated|divider|divider|StageOut[161]~107_combout )) # (!\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout )))))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[185]~143 .lut_mask = 16'hB800;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[185]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAD_driver ));

// Location: LCCOMB_X89_Y55_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[184]~128 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[184]~128_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[172]~119_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~16_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[184]~128_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[184]~128_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[184]~128 .lut_mask = 16'hCFC0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[184]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAD_driver ));

// Location: LCCOMB_X90_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[183]~129 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[183]~129_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[171]~120_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~14_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[183]~129_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[183]~129_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[183]~129 .lut_mask = 16'hCFC0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[183]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAD_driver ));

// Location: LCCOMB_X90_Y55_N0
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[182]~130 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[182]~130_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[170]~121_combout ))) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~12_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[182]~130_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[182]~130_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[182]~130 .lut_mask = 16'hFA0A;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[182]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAD_driver ));

// Location: LCCOMB_X90_Y55_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[181]~131 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[181]~131_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[169]~122_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[181]~131_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[181]~131_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[181]~131 .lut_mask = 16'hAFA0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[181]~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAD_driver ));

// Location: LCCOMB_X89_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[180]~132 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[180]~132_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[168]~123_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~8_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[180]~132_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[180]~132_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[180]~132 .lut_mask = 16'hCFC0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[180]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAD_driver ));

// Location: LCCOMB_X88_Y55_N2
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[179]~133 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[179]~133_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[167]~124_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~6_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[179]~133_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[179]~133_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[179]~133 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[179]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAD_driver ));

// Location: LCCOMB_X91_Y55_N6
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[178]~134 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[178]~134_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[166]~125_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~4_combout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[178]~134_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[178]~134_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[178]~134 .lut_mask = 16'hAAF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[178]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAD_driver ));

// Location: LCCOMB_X91_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[177]~135 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[177]~135_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[165]~126_combout )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~2_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[177]~135_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[177]~135_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[177]~135 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[177]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAB_routing_wire_inst  (
	.datain(\U3|reg_D|Q[1]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAC_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAD_driver ));

// Location: LCCOMB_X91_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|StageOut[176]~136 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|StageOut[176]~136_combout  = (\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & (\U3|reg_D|Q[1]~_Duplicate_1_q )) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~22_combout  & ((\U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAB_driver ),
	.datac(\U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAC_driver ),
	.datad(\U3|Div0|auto_generated|divider|divider|StageOut[176]~136_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|Div0|auto_generated|divider|divider|StageOut[176]~136_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|StageOut[176]~136 .lut_mask = 16'hCCF0;
defparam \U3|Div0|auto_generated|divider|divider|StageOut[176]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_D|Q[0]~_Duplicate_1_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_D|Q[0]~_Duplicate_1_CLK_driver ));

cycloneive_routing_wire \U3|reg_D|Q[0]~_Duplicate_1_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_D|Q[0]~_Duplicate_1_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_D|Q[0]~_Duplicate_1_ENA_routing_wire_inst  (
	.datain(\U3|Din~0_combout ),
	.dataout(\U3|reg_D|Q[0]~_Duplicate_1_ENA_driver ));

// Location: FF_X90_Y55_N9
dffeas \U3|reg_D|Q[0]~_Duplicate_1 (
	.clk(\U3|reg_D|Q[0]~_Duplicate_1_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_D|Q[0]~_Duplicate_1_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_D|Q[0]~_Duplicate_1_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_D|Q[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_D|Q[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \U3|reg_D|Q[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_DATAA_routing_wire_inst  (
	.datain(\U3|reg_D|Q[0]~_Duplicate_1_q ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_DATAB_driver ));

// Location: LCCOMB_X90_Y55_N8
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_cout  = CARRY((\U3|reg_D|Q[0]~_Duplicate_1_q ) # (!\U3|BusWires[0]~13_combout ))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 .lut_mask = 16'h00BB;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[176]~136_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[1]~23_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_CIN_driver ));

// Location: LCCOMB_X90_Y55_N10
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[176]~136_combout  & (\U3|BusWires[1]~23_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_cout 
// )) # (!\U3|Div0|auto_generated|divider|divider|StageOut[176]~136_combout  & ((\U3|BusWires[1]~23_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[0]~1_cout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 .lut_mask = 16'h004D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[177]~135_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[2]~33_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_CIN_driver ));

// Location: LCCOMB_X90_Y55_N12
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[177]~135_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_cout ) # 
// (!\U3|BusWires[2]~33_combout ))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[177]~135_combout  & (!\U3|BusWires[2]~33_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~3_cout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 .lut_mask = 16'h002B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[178]~134_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_CIN_driver ));

// Location: LCCOMB_X90_Y55_N14
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[178]~134_combout  & (\U3|BusWires[3]~43_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_cout 
// )) # (!\U3|Div0|auto_generated|divider|divider|StageOut[178]~134_combout  & ((\U3|BusWires[3]~43_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~5_cout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 .lut_mask = 16'h004D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[4]~53_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[179]~133_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_CIN_driver ));

// Location: LCCOMB_X90_Y55_N16
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_cout  = CARRY((\U3|BusWires[4]~53_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[179]~133_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_cout 
// )) # (!\U3|BusWires[4]~53_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[179]~133_combout ) # (!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~7_cout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 .lut_mask = 16'h004D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[5]~63_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[180]~132_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_CIN_driver ));

// Location: LCCOMB_X90_Y55_N18
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout  = CARRY((\U3|BusWires[5]~63_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_cout ) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[180]~132_combout ))) # (!\U3|BusWires[5]~63_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[180]~132_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~9_cout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 .lut_mask = 16'h002B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[6]~73_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[181]~131_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_CIN_driver ));

// Location: LCCOMB_X90_Y55_N20
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_cout  = CARRY((\U3|BusWires[6]~73_combout  & (\U3|Div0|auto_generated|divider|divider|StageOut[181]~131_combout  & 
// !\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout )) # (!\U3|BusWires[6]~73_combout  & ((\U3|Div0|auto_generated|divider|divider|StageOut[181]~131_combout ) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~11_cout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 .lut_mask = 16'h004D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[7]~83_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[182]~130_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_CIN_driver ));

// Location: LCCOMB_X90_Y55_N22
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_cout  = CARRY((\U3|BusWires[7]~83_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_cout ) # 
// (!\U3|Div0|auto_generated|divider|divider|StageOut[182]~130_combout ))) # (!\U3|BusWires[7]~83_combout  & (!\U3|Div0|auto_generated|divider|divider|StageOut[182]~130_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~13_cout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 .lut_mask = 16'h002B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[183]~129_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[8]~93_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_CIN_driver ));

// Location: LCCOMB_X90_Y55_N24
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[183]~129_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_cout ) # 
// (!\U3|BusWires[8]~93_combout ))) # (!\U3|Div0|auto_generated|divider|divider|StageOut[183]~129_combout  & (!\U3|BusWires[8]~93_combout  & !\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~15_cout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 .lut_mask = 16'h002B;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[184]~128_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[9]~103_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_CIN_driver ));

// Location: LCCOMB_X90_Y55_N26
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[184]~128_combout  & (\U3|BusWires[9]~103_combout  & 
// !\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_cout )) # (!\U3|Div0|auto_generated|divider|divider|StageOut[184]~128_combout  & ((\U3|BusWires[9]~103_combout ) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~17_cout ))))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 .lut_mask = 16'h004D;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_DATAA_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[185]~127_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_DATAA_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_DATAB_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_combout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_DATAB_driver ));

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_CIN_driver ));

// Location: LCCOMB_X90_Y55_N28
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_cout  = CARRY((\U3|Div0|auto_generated|divider|divider|StageOut[185]~127_combout ) # ((\U3|Div0|auto_generated|divider|divider|StageOut[185]~143_combout ) # 
// (!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~19_cout )))

	.dataa(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_DATAA_driver ),
	.datab(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_DATAB_driver ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_CIN_driver ),
	.combout(),
	.cout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_cout ));
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 .lut_mask = 16'h00EF;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_CIN_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_cout ),
	.dataout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_CIN_driver ));

// Location: LCCOMB_X90_Y55_N30
cycloneive_lcell_comb \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22 (
// Equation(s):
// \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout  = !\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_CIN_driver ),
	.combout(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22 .lut_mask = 16'h0F0F;
defparam \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire \U3|result3[0]~0_DATAA_routing_wire_inst  (
	.datain(\U3|Mult0|auto_generated|mac_out2~dataout ),
	.dataout(\U3|result3[0]~0_DATAA_driver ));

cycloneive_routing_wire \U3|result3[0]~0_DATAC_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ),
	.dataout(\U3|result3[0]~0_DATAC_driver ));

cycloneive_routing_wire \U3|result3[0]~0_DATAD_routing_wire_inst  (
	.datain(\U3|MulDiv~0_combout ),
	.dataout(\U3|result3[0]~0_DATAD_driver ));

// Location: LCCOMB_X90_Y55_N4
cycloneive_lcell_comb \U3|result3[0]~0 (
// Equation(s):
// \U3|result3[0]~0_combout  = (\U3|MulDiv~0_combout  & ((!\U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~22_combout ))) # (!\U3|MulDiv~0_combout  & (\U3|Mult0|auto_generated|mac_out2~dataout ))

	.dataa(\U3|result3[0]~0_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|result3[0]~0_DATAC_driver ),
	.datad(\U3|result3[0]~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result3[0]~0 .lut_mask = 16'h0FAA;
defparam \U3|result3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_K|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_K|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_K|Q[0]_D_routing_wire_inst  (
	.datain(\U3|result3[0]~0_combout ),
	.dataout(\U3|reg_K|Q[0]_D_driver ));

cycloneive_routing_wire \U3|reg_K|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Kin~0_combout ),
	.dataout(\U3|reg_K|Q[0]_ENA_driver ));

// Location: FF_X90_Y55_N5
dffeas \U3|reg_K|Q[0] (
	.clk(\U3|reg_K|Q[0]_CLK_driver ),
	.d(\U3|reg_K|Q[0]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_K|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_K|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_K|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_K|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[0]~2_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~1_combout ),
	.dataout(\U3|result2[0]~2_DATAA_driver ));

cycloneive_routing_wire \U3|result2[0]~2_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~0_combout ),
	.dataout(\U3|result2[0]~2_DATAB_driver ));

cycloneive_routing_wire \U3|result2[0]~2_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~2_combout ),
	.dataout(\U3|result2[0]~2_DATAC_driver ));

cycloneive_routing_wire \U3|result2[0]~2_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [0]),
	.dataout(\U3|result2[0]~2_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N2
cycloneive_lcell_comb \U3|result2[0]~2 (
// Equation(s):
// \U3|result2[0]~2_combout  = (\U3|reg_J|Q[0]~1_combout  & (((\U3|reg_J|Q[0]~2_combout )))) # (!\U3|reg_J|Q[0]~1_combout  & ((\U3|reg_J|Q[0]~2_combout  & (\U3|ShiftRight0~0_combout )) # (!\U3|reg_J|Q[0]~2_combout  & ((\U3|reg_C|Q [0])))))

	.dataa(\U3|result2[0]~2_DATAA_driver ),
	.datab(\U3|result2[0]~2_DATAB_driver ),
	.datac(\U3|result2[0]~2_DATAC_driver ),
	.datad(\U3|result2[0]~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[0]~2 .lut_mask = 16'hE5E0;
defparam \U3|result2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[0]~3_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~1_combout ),
	.dataout(\U3|result2[0]~3_DATAA_driver ));

cycloneive_routing_wire \U3|result2[0]~3_DATAB_routing_wire_inst  (
	.datain(\U3|ShiftRight0~3_combout ),
	.dataout(\U3|result2[0]~3_DATAB_driver ));

cycloneive_routing_wire \U3|result2[0]~3_DATAC_routing_wire_inst  (
	.datain(\U3|reg_C|Q [1]),
	.dataout(\U3|result2[0]~3_DATAC_driver ));

cycloneive_routing_wire \U3|result2[0]~3_DATAD_routing_wire_inst  (
	.datain(\U3|result2[0]~2_combout ),
	.dataout(\U3|result2[0]~3_DATAD_driver ));

// Location: LCCOMB_X83_Y53_N18
cycloneive_lcell_comb \U3|result2[0]~3 (
// Equation(s):
// \U3|result2[0]~3_combout  = (\U3|reg_J|Q[0]~1_combout  & ((\U3|result2[0]~2_combout  & (\U3|ShiftRight0~3_combout )) # (!\U3|result2[0]~2_combout  & ((\U3|reg_C|Q [1]))))) # (!\U3|reg_J|Q[0]~1_combout  & (((\U3|result2[0]~2_combout ))))

	.dataa(\U3|result2[0]~3_DATAA_driver ),
	.datab(\U3|result2[0]~3_DATAB_driver ),
	.datac(\U3|result2[0]~3_DATAC_driver ),
	.datad(\U3|result2[0]~3_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[0]~3 .lut_mask = 16'hDDA0;
defparam \U3|result2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[0]~4_DATAA_routing_wire_inst  (
	.datain(\U3|result2[0]~3_combout ),
	.dataout(\U3|result2[0]~4_DATAA_driver ));

cycloneive_routing_wire \U3|result2[0]~4_DATAB_routing_wire_inst  (
	.datain(\U3|reg_J|Q[0]~2_combout ),
	.dataout(\U3|result2[0]~4_DATAB_driver ));

cycloneive_routing_wire \U3|result2[0]~4_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[3]~43_combout ),
	.dataout(\U3|result2[0]~4_DATAC_driver ));

cycloneive_routing_wire \U3|result2[0]~4_DATAD_routing_wire_inst  (
	.datain(\U3|ShiftRight0~4_combout ),
	.dataout(\U3|result2[0]~4_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N14
cycloneive_lcell_comb \U3|result2[0]~4 (
// Equation(s):
// \U3|result2[0]~4_combout  = (\U3|BusWires[3]~43_combout  & (((!\U3|reg_J|Q[0]~2_combout  & \U3|ShiftRight0~4_combout )))) # (!\U3|BusWires[3]~43_combout  & (\U3|result2[0]~3_combout ))

	.dataa(\U3|result2[0]~4_DATAA_driver ),
	.datab(\U3|result2[0]~4_DATAB_driver ),
	.datac(\U3|result2[0]~4_DATAC_driver ),
	.datad(\U3|result2[0]~4_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[0]~4 .lut_mask = 16'h3A0A;
defparam \U3|result2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[0]~1_DATAA_routing_wire_inst  (
	.datain(\U3|reg_J|Q[2]~0_combout ),
	.dataout(\U3|result2[0]~1_DATAA_driver ));

cycloneive_routing_wire \U3|result2[0]~1_DATAB_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[0]~1_DATAB_driver ));

cycloneive_routing_wire \U3|result2[0]~1_DATAC_routing_wire_inst  (
	.datain(\U3|result2[0]~0_combout ),
	.dataout(\U3|result2[0]~1_DATAC_driver ));

cycloneive_routing_wire \U3|result2[0]~1_DATAD_routing_wire_inst  (
	.datain(\U3|reg_C|Q [0]),
	.dataout(\U3|result2[0]~1_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N28
cycloneive_lcell_comb \U3|result2[0]~1 (
// Equation(s):
// \U3|result2[0]~1_combout  = (\U3|reg_J|Q[2]~0_combout  & (\U3|Shift~0_combout  & (\U3|result2[0]~0_combout  & \U3|reg_C|Q [0])))

	.dataa(\U3|result2[0]~1_DATAA_driver ),
	.datab(\U3|result2[0]~1_DATAB_driver ),
	.datac(\U3|result2[0]~1_DATAC_driver ),
	.datad(\U3|result2[0]~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[0]~1 .lut_mask = 16'h8000;
defparam \U3|result2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|result2[0]~5_DATAA_routing_wire_inst  (
	.datain(\U3|result2[0]~4_combout ),
	.dataout(\U3|result2[0]~5_DATAA_driver ));

cycloneive_routing_wire \U3|result2[0]~5_DATAB_routing_wire_inst  (
	.datain(\U3|result2[0]~1_combout ),
	.dataout(\U3|result2[0]~5_DATAB_driver ));

cycloneive_routing_wire \U3|result2[0]~5_DATAC_routing_wire_inst  (
	.datain(\U3|Shift~0_combout ),
	.dataout(\U3|result2[0]~5_DATAC_driver ));

cycloneive_routing_wire \U3|result2[0]~5_DATAD_routing_wire_inst  (
	.datain(\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout ),
	.dataout(\U3|result2[0]~5_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N4
cycloneive_lcell_comb \U3|result2[0]~5 (
// Equation(s):
// \U3|result2[0]~5_combout  = (\U3|Shift~0_combout  & (((\U3|result2[0]~1_combout )))) # (!\U3|Shift~0_combout  & (\U3|Div0|auto_generated|divider|divider|selnose[57]~2_combout  & ((\U3|result2[0]~4_combout ) # (\U3|result2[0]~1_combout ))))

	.dataa(\U3|result2[0]~5_DATAA_driver ),
	.datab(\U3|result2[0]~5_DATAB_driver ),
	.datac(\U3|result2[0]~5_DATAC_driver ),
	.datad(\U3|result2[0]~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result2[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result2[0]~5 .lut_mask = 16'hCEC0;
defparam \U3|result2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_J|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_J|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_J|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|result2[0]~5_combout ),
	.dataout(\U3|reg_J|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_J|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Jin~0_combout ),
	.dataout(\U3|reg_J|Q[0]_ENA_driver ));

// Location: FF_X84_Y51_N13
dffeas \U3|reg_J|Q[0] (
	.clk(\U3|reg_J|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_J|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_J|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_J|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_J|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_J|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~10_DATAA_routing_wire_inst  (
	.datain(\U3|Jout~0_combout ),
	.dataout(\U3|BusWires[0]~10_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~10_DATAB_routing_wire_inst  (
	.datain(\U3|reg_K|Q [0]),
	.dataout(\U3|BusWires[0]~10_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~10_DATAC_routing_wire_inst  (
	.datain(\U3|reg_J|Q [0]),
	.dataout(\U3|BusWires[0]~10_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~10_DATAD_routing_wire_inst  (
	.datain(\U3|Kout~0_combout ),
	.dataout(\U3|BusWires[0]~10_DATAD_driver ));

// Location: LCCOMB_X84_Y51_N12
cycloneive_lcell_comb \U3|BusWires[0]~10 (
// Equation(s):
// \U3|BusWires[0]~10_combout  = (\U3|Jout~0_combout  & ((\U3|reg_J|Q [0]) # ((\U3|reg_K|Q [0] & \U3|Kout~0_combout )))) # (!\U3|Jout~0_combout  & (\U3|reg_K|Q [0] & ((\U3|Kout~0_combout ))))

	.dataa(\U3|BusWires[0]~10_DATAA_driver ),
	.datab(\U3|BusWires[0]~10_DATAB_driver ),
	.datac(\U3|BusWires[0]~10_DATAC_driver ),
	.datad(\U3|BusWires[0]~10_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~10 .lut_mask = 16'hECA0;
defparam \U3|BusWires[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_E|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_E|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_E|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_E|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_E|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Ein~0_combout ),
	.dataout(\U3|reg_E|Q[0]_ENA_driver ));

// Location: FF_X84_Y54_N27
dffeas \U3|reg_E|Q[0] (
	.clk(\U3|reg_E|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_E|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_E|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_E|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_E|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_E|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result4[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|XorXnor~1_combout ),
	.dataout(\U3|result4[0]~0_DATAB_driver ));

cycloneive_routing_wire \U3|result4[0]~0_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|result4[0]~0_DATAC_driver ));

cycloneive_routing_wire \U3|result4[0]~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_E|Q [0]),
	.dataout(\U3|result4[0]~0_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N4
cycloneive_lcell_comb \U3|result4[0]~0 (
// Equation(s):
// \U3|result4[0]~0_combout  = \U3|XorXnor~1_combout  $ (\U3|BusWires[0]~13_combout  $ (\U3|reg_E|Q [0]))

	.dataa(gnd),
	.datab(\U3|result4[0]~0_DATAB_driver ),
	.datac(\U3|result4[0]~0_DATAC_driver ),
	.datad(\U3|result4[0]~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result4[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result4[0]~0 .lut_mask = 16'hC33C;
defparam \U3|result4[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_L|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_L|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_L|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|result4[0]~0_combout ),
	.dataout(\U3|reg_L|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_L|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Lin~0_combout ),
	.dataout(\U3|reg_L|Q[0]_ENA_driver ));

// Location: FF_X85_Y51_N13
dffeas \U3|reg_L|Q[0] (
	.clk(\U3|reg_L|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_L|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_L|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_L|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_L|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_L|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_G|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_G|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_G|Q[0]_D_routing_wire_inst  (
	.datain(\U3|reg_G|Q[0]~12_combout ),
	.dataout(\U3|reg_G|Q[0]_D_driver ));

cycloneive_routing_wire \U3|reg_G|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Gin~0_combout ),
	.dataout(\U3|reg_G|Q[0]_ENA_driver ));

// Location: FF_X85_Y52_N7
dffeas \U3|reg_G|Q[0] (
	.clk(\U3|reg_G|Q[0]_CLK_driver ),
	.d(\U3|reg_G|Q[0]_D_driver ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_G|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_B|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_B|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_B|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_B|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_B|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Bin~0_combout ),
	.dataout(\U3|reg_B|Q[0]_ENA_driver ));

// Location: FF_X84_Y50_N17
dffeas \U3|reg_B|Q[0] (
	.clk(\U3|reg_B|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_B|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_B|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_B|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_B|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_B|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|result[0]~0_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|result[0]~0_DATAB_driver ));

cycloneive_routing_wire \U3|result[0]~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_B|Q [0]),
	.dataout(\U3|result[0]~0_DATAC_driver ));

cycloneive_routing_wire \U3|result[0]~0_DATAD_routing_wire_inst  (
	.datain(\U3|AndOr~0_combout ),
	.dataout(\U3|result[0]~0_DATAD_driver ));

// Location: LCCOMB_X84_Y50_N16
cycloneive_lcell_comb \U3|result[0]~0 (
// Equation(s):
// \U3|result[0]~0_combout  = (\U3|BusWires[0]~13_combout  & ((\U3|reg_B|Q [0]) # (\U3|AndOr~0_combout ))) # (!\U3|BusWires[0]~13_combout  & (\U3|reg_B|Q [0] & \U3|AndOr~0_combout ))

	.dataa(gnd),
	.datab(\U3|result[0]~0_DATAB_driver ),
	.datac(\U3|result[0]~0_DATAC_driver ),
	.datad(\U3|result[0]~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|result[0]~0 .lut_mask = 16'hFCC0;
defparam \U3|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_H|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_H|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_H|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|result[0]~0_combout ),
	.dataout(\U3|reg_H|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_H|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Hin~0_combout ),
	.dataout(\U3|reg_H|Q[0]_ENA_driver ));

// Location: FF_X85_Y52_N29
dffeas \U3|reg_H|Q[0] (
	.clk(\U3|reg_H|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_H|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_H|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_H|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_H|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_H|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~9_DATAA_routing_wire_inst  (
	.datain(\U3|Gout~0_combout ),
	.dataout(\U3|BusWires[0]~9_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~9_DATAB_routing_wire_inst  (
	.datain(\U3|reg_G|Q [0]),
	.dataout(\U3|BusWires[0]~9_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~9_DATAC_routing_wire_inst  (
	.datain(\U3|reg_H|Q [0]),
	.dataout(\U3|BusWires[0]~9_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~9_DATAD_routing_wire_inst  (
	.datain(\U3|Hout~0_combout ),
	.dataout(\U3|BusWires[0]~9_DATAD_driver ));

// Location: LCCOMB_X85_Y52_N28
cycloneive_lcell_comb \U3|BusWires[0]~9 (
// Equation(s):
// \U3|BusWires[0]~9_combout  = (\U3|Gout~0_combout  & ((\U3|reg_G|Q [0]) # ((\U3|reg_H|Q [0] & \U3|Hout~0_combout )))) # (!\U3|Gout~0_combout  & (((\U3|reg_H|Q [0] & \U3|Hout~0_combout ))))

	.dataa(\U3|BusWires[0]~9_DATAA_driver ),
	.datab(\U3|BusWires[0]~9_DATAB_driver ),
	.datac(\U3|BusWires[0]~9_DATAC_driver ),
	.datad(\U3|BusWires[0]~9_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~9 .lut_mask = 16'hF888;
defparam \U3|BusWires[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~11_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~10_combout ),
	.dataout(\U3|BusWires[0]~11_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~11_DATAB_routing_wire_inst  (
	.datain(\U3|Lout~0_combout ),
	.dataout(\U3|BusWires[0]~11_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~11_DATAC_routing_wire_inst  (
	.datain(\U3|reg_L|Q [0]),
	.dataout(\U3|BusWires[0]~11_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~11_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~9_combout ),
	.dataout(\U3|BusWires[0]~11_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N12
cycloneive_lcell_comb \U3|BusWires[0]~11 (
// Equation(s):
// \U3|BusWires[0]~11_combout  = (\U3|BusWires[0]~10_combout ) # ((\U3|BusWires[0]~9_combout ) # ((\U3|Lout~0_combout  & \U3|reg_L|Q [0])))

	.dataa(\U3|BusWires[0]~11_DATAA_driver ),
	.datab(\U3|BusWires[0]~11_DATAB_driver ),
	.datac(\U3|BusWires[0]~11_DATAC_driver ),
	.datad(\U3|BusWires[0]~11_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~11 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_2|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_2|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_2|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_2|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_2|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Selector19~0_combout ),
	.dataout(\U3|reg_2|Q[0]_ENA_driver ));

// Location: FF_X85_Y51_N3
dffeas \U3|reg_2|Q[0] (
	.clk(\U3|reg_2|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_2|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_0|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_0|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_0|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_0|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_0|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Selector17~0_combout ),
	.dataout(\U3|reg_0|Q[0]_ENA_driver ));

// Location: FF_X82_Y51_N25
dffeas \U3|reg_0|Q[0] (
	.clk(\U3|reg_0|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_0|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_0|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~8_DATAA_routing_wire_inst  (
	.datain(\U3|Selector9~8_combout ),
	.dataout(\U3|BusWires[0]~8_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~8_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [0]),
	.dataout(\U3|BusWires[0]~8_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~8_DATAC_routing_wire_inst  (
	.datain(\U3|Equal0~0_combout ),
	.dataout(\U3|BusWires[0]~8_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~8_DATAD_routing_wire_inst  (
	.datain(\U3|Equal0~3_combout ),
	.dataout(\U3|BusWires[0]~8_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N22
cycloneive_lcell_comb \U3|BusWires[0]~8 (
// Equation(s):
// \U3|BusWires[0]~8_combout  = (\U3|Selector9~8_combout  & (\U3|reg_0|Q [0] & (\U3|Equal0~0_combout  & \U3|Equal0~3_combout )))

	.dataa(\U3|BusWires[0]~8_DATAA_driver ),
	.datab(\U3|BusWires[0]~8_DATAB_driver ),
	.datac(\U3|BusWires[0]~8_DATAC_driver ),
	.datad(\U3|BusWires[0]~8_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~8 .lut_mask = 16'h8000;
defparam \U3|BusWires[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~12_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~11_combout ),
	.dataout(\U3|BusWires[0]~12_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~12_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [0]),
	.dataout(\U3|BusWires[0]~12_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~12_DATAC_routing_wire_inst  (
	.datain(\U3|Equal2~1_combout ),
	.dataout(\U3|BusWires[0]~12_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~12_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~8_combout ),
	.dataout(\U3|BusWires[0]~12_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N24
cycloneive_lcell_comb \U3|BusWires[0]~12 (
// Equation(s):
// \U3|BusWires[0]~12_combout  = (\U3|BusWires[0]~11_combout ) # ((\U3|BusWires[0]~8_combout ) # ((\U3|reg_2|Q [0] & \U3|Equal2~1_combout )))

	.dataa(\U3|BusWires[0]~12_DATAA_driver ),
	.datab(\U3|BusWires[0]~12_DATAB_driver ),
	.datac(\U3|BusWires[0]~12_DATAC_driver ),
	.datad(\U3|BusWires[0]~12_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~12 .lut_mask = 16'hFFEA;
defparam \U3|BusWires[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_1|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_1|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_1|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_1|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_1|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Selector18~1_combout ),
	.dataout(\U3|reg_1|Q[0]_ENA_driver ));

// Location: FF_X82_Y50_N23
dffeas \U3|reg_1|Q[0] (
	.clk(\U3|reg_1|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_1|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|reg_3|Q[0]_CLK_routing_wire_inst  (
	.datain(\U1|Q~clkctrl_outclk ),
	.dataout(\U3|reg_3|Q[0]_CLK_driver ));

cycloneive_routing_wire \U3|reg_3|Q[0]_ASDATA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~13_combout ),
	.dataout(\U3|reg_3|Q[0]_ASDATA_driver ));

cycloneive_routing_wire \U3|reg_3|Q[0]_ENA_routing_wire_inst  (
	.datain(\U3|Selector20~0_combout ),
	.dataout(\U3|reg_3|Q[0]_ENA_driver ));

// Location: FF_X82_Y50_N5
dffeas \U3|reg_3|Q[0] (
	.clk(\U3|reg_3|Q[0]_CLK_driver ),
	.d(gnd),
	.asdata(\U3|reg_3|Q[0]_ASDATA_driver ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[0]_ENA_driver ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[0] .power_up = "low";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~1_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [0]),
	.dataout(\U3|BusWires[0]~1_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~1_DATAB_routing_wire_inst  (
	.datain(\U3|Equal3~1_combout ),
	.dataout(\U3|BusWires[0]~1_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~1_DATAC_routing_wire_inst  (
	.datain(\U3|reg_3|Q [0]),
	.dataout(\U3|BusWires[0]~1_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~1_DATAD_routing_wire_inst  (
	.datain(\U3|Equal1~2_combout ),
	.dataout(\U3|BusWires[0]~1_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N4
cycloneive_lcell_comb \U3|BusWires[0]~1 (
// Equation(s):
// \U3|BusWires[0]~1_combout  = (\U3|reg_1|Q [0] & ((\U3|Equal1~2_combout ) # ((\U3|Equal3~1_combout  & \U3|reg_3|Q [0])))) # (!\U3|reg_1|Q [0] & (\U3|Equal3~1_combout  & (\U3|reg_3|Q [0])))

	.dataa(\U3|BusWires[0]~1_DATAA_driver ),
	.datab(\U3|BusWires[0]~1_DATAB_driver ),
	.datac(\U3|BusWires[0]~1_DATAC_driver ),
	.datad(\U3|BusWires[0]~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~1 .lut_mask = 16'hEAC0;
defparam \U3|BusWires[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~5_DATAA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [0]),
	.dataout(\U3|BusWires[0]~5_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~5_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~1_combout ),
	.dataout(\U3|BusWires[0]~5_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~5_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~2_combout ),
	.dataout(\U3|BusWires[0]~5_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~5_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~4_combout ),
	.dataout(\U3|BusWires[0]~5_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N12
cycloneive_lcell_comb \U3|BusWires[0]~5 (
// Equation(s):
// \U3|BusWires[0]~5_combout  = (\U3|BusWires[0]~1_combout ) # ((\U4|altsyncram_component|auto_generated|q_a [0] & (\U3|BusWires[0]~2_combout  & \U3|BusWires[0]~4_combout )))

	.dataa(\U3|BusWires[0]~5_DATAA_driver ),
	.datab(\U3|BusWires[0]~5_DATAB_driver ),
	.datac(\U3|BusWires[0]~5_DATAC_driver ),
	.datad(\U3|BusWires[0]~5_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~5 .lut_mask = 16'hECCC;
defparam \U3|BusWires[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|BusWires[0]~13_DATAA_routing_wire_inst  (
	.datain(\U3|BusWires[0]~7_combout ),
	.dataout(\U3|BusWires[0]~13_DATAA_driver ));

cycloneive_routing_wire \U3|BusWires[0]~13_DATAB_routing_wire_inst  (
	.datain(\U3|BusWires[0]~6_combout ),
	.dataout(\U3|BusWires[0]~13_DATAB_driver ));

cycloneive_routing_wire \U3|BusWires[0]~13_DATAC_routing_wire_inst  (
	.datain(\U3|BusWires[0]~12_combout ),
	.dataout(\U3|BusWires[0]~13_DATAC_driver ));

cycloneive_routing_wire \U3|BusWires[0]~13_DATAD_routing_wire_inst  (
	.datain(\U3|BusWires[0]~5_combout ),
	.dataout(\U3|BusWires[0]~13_DATAD_driver ));

// Location: LCCOMB_X86_Y54_N26
cycloneive_lcell_comb \U3|BusWires[0]~13 (
// Equation(s):
// \U3|BusWires[0]~13_combout  = (\U3|BusWires[0]~7_combout ) # ((\U3|BusWires[0]~6_combout ) # ((\U3|BusWires[0]~12_combout ) # (\U3|BusWires[0]~5_combout )))

	.dataa(\U3|BusWires[0]~13_DATAA_driver ),
	.datab(\U3|BusWires[0]~13_DATAB_driver ),
	.datac(\U3|BusWires[0]~13_DATAC_driver ),
	.datad(\U3|BusWires[0]~13_DATAD_driver ),
	.cin(gnd),
	.combout(\U3|BusWires[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U3|BusWires[0]~13 .lut_mask = 16'hFFFE;
defparam \U3|BusWires[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U3|Selector25~1_DATAA_routing_wire_inst  (
	.datain(\U3|Selector25~0_combout ),
	.dataout(\U3|Selector25~1_DATAA_driver ));

cycloneive_routing_wire \U3|Selector25~1_DATAC_routing_wire_inst  (
	.datain(\U3|DINout~0_combout ),
	.dataout(\U3|Selector25~1_DATAC_driver ));

// Location: LCCOMB_X86_Y52_N6
cycloneive_lcell_comb \U3|Selector25~1 (
// Equation(s):
// \U3|Selector25~1_combout  = (\U3|Selector25~0_combout ) # (\U3|DINout~0_combout )

	.dataa(\U3|Selector25~1_DATAA_driver ),
	.datab(gnd),
	.datac(\U3|Selector25~1_DATAC_driver ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector25~1 .lut_mask = 16'hFAFA;
defparam \U3|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_0|WideOr6~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [3]),
	.dataout(\U6|HEX_0|WideOr6~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr6~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [0]),
	.dataout(\U6|HEX_0|WideOr6~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr6~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [1]),
	.dataout(\U6|HEX_0|WideOr6~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr6~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [2]),
	.dataout(\U6|HEX_0|WideOr6~0_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N12
cycloneive_lcell_comb \U6|HEX_0|WideOr6~0 (
// Equation(s):
// \U6|HEX_0|WideOr6~0_combout  = (\U3|reg_0|Q [3] & (\U3|reg_0|Q [0] & (\U3|reg_0|Q [1] $ (\U3|reg_0|Q [2])))) # (!\U3|reg_0|Q [3] & (!\U3|reg_0|Q [1] & (\U3|reg_0|Q [0] $ (\U3|reg_0|Q [2]))))

	.dataa(\U6|HEX_0|WideOr6~0_DATAA_driver ),
	.datab(\U6|HEX_0|WideOr6~0_DATAB_driver ),
	.datac(\U6|HEX_0|WideOr6~0_DATAC_driver ),
	.datad(\U6|HEX_0|WideOr6~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_0|WideOr6~0 .lut_mask = 16'h0984;
defparam \U6|HEX_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_0|WideOr5~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [2]),
	.dataout(\U6|HEX_0|WideOr5~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr5~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [1]),
	.dataout(\U6|HEX_0|WideOr5~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr5~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [0]),
	.dataout(\U6|HEX_0|WideOr5~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr5~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [3]),
	.dataout(\U6|HEX_0|WideOr5~0_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N24
cycloneive_lcell_comb \U6|HEX_0|WideOr5~0 (
// Equation(s):
// \U6|HEX_0|WideOr5~0_combout  = (\U3|reg_0|Q [1] & ((\U3|reg_0|Q [0] & ((\U3|reg_0|Q [3]))) # (!\U3|reg_0|Q [0] & (\U3|reg_0|Q [2])))) # (!\U3|reg_0|Q [1] & (\U3|reg_0|Q [2] & (\U3|reg_0|Q [0] $ (\U3|reg_0|Q [3]))))

	.dataa(\U6|HEX_0|WideOr5~0_DATAA_driver ),
	.datab(\U6|HEX_0|WideOr5~0_DATAB_driver ),
	.datac(\U6|HEX_0|WideOr5~0_DATAC_driver ),
	.datad(\U6|HEX_0|WideOr5~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_0|WideOr5~0 .lut_mask = 16'hCA28;
defparam \U6|HEX_0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_0|WideOr4~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [2]),
	.dataout(\U6|HEX_0|WideOr4~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr4~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [0]),
	.dataout(\U6|HEX_0|WideOr4~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr4~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [3]),
	.dataout(\U6|HEX_0|WideOr4~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr4~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [1]),
	.dataout(\U6|HEX_0|WideOr4~0_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N4
cycloneive_lcell_comb \U6|HEX_0|WideOr4~0 (
// Equation(s):
// \U6|HEX_0|WideOr4~0_combout  = (\U3|reg_0|Q [2] & (\U3|reg_0|Q [3] & ((\U3|reg_0|Q [1]) # (!\U3|reg_0|Q [0])))) # (!\U3|reg_0|Q [2] & (!\U3|reg_0|Q [0] & (!\U3|reg_0|Q [3] & \U3|reg_0|Q [1])))

	.dataa(\U6|HEX_0|WideOr4~0_DATAA_driver ),
	.datab(\U6|HEX_0|WideOr4~0_DATAB_driver ),
	.datac(\U6|HEX_0|WideOr4~0_DATAC_driver ),
	.datad(\U6|HEX_0|WideOr4~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_0|WideOr4~0 .lut_mask = 16'hA120;
defparam \U6|HEX_0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_0|WideOr3~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [1]),
	.dataout(\U6|HEX_0|WideOr3~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr3~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [0]),
	.dataout(\U6|HEX_0|WideOr3~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr3~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [2]),
	.dataout(\U6|HEX_0|WideOr3~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr3~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [3]),
	.dataout(\U6|HEX_0|WideOr3~0_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N8
cycloneive_lcell_comb \U6|HEX_0|WideOr3~0 (
// Equation(s):
// \U6|HEX_0|WideOr3~0_combout  = (\U3|reg_0|Q [1] & ((\U3|reg_0|Q [0] & (\U3|reg_0|Q [2])) # (!\U3|reg_0|Q [0] & (!\U3|reg_0|Q [2] & \U3|reg_0|Q [3])))) # (!\U3|reg_0|Q [1] & (!\U3|reg_0|Q [3] & (\U3|reg_0|Q [0] $ (\U3|reg_0|Q [2]))))

	.dataa(\U6|HEX_0|WideOr3~0_DATAA_driver ),
	.datab(\U6|HEX_0|WideOr3~0_DATAB_driver ),
	.datac(\U6|HEX_0|WideOr3~0_DATAC_driver ),
	.datad(\U6|HEX_0|WideOr3~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_0|WideOr3~0 .lut_mask = 16'h8294;
defparam \U6|HEX_0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_0|WideOr2~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [2]),
	.dataout(\U6|HEX_0|WideOr2~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr2~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [0]),
	.dataout(\U6|HEX_0|WideOr2~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr2~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [1]),
	.dataout(\U6|HEX_0|WideOr2~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr2~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [3]),
	.dataout(\U6|HEX_0|WideOr2~0_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N16
cycloneive_lcell_comb \U6|HEX_0|WideOr2~0 (
// Equation(s):
// \U6|HEX_0|WideOr2~0_combout  = (\U3|reg_0|Q [1] & (((\U3|reg_0|Q [0] & !\U3|reg_0|Q [3])))) # (!\U3|reg_0|Q [1] & ((\U3|reg_0|Q [2] & ((!\U3|reg_0|Q [3]))) # (!\U3|reg_0|Q [2] & (\U3|reg_0|Q [0]))))

	.dataa(\U6|HEX_0|WideOr2~0_DATAA_driver ),
	.datab(\U6|HEX_0|WideOr2~0_DATAB_driver ),
	.datac(\U6|HEX_0|WideOr2~0_DATAC_driver ),
	.datad(\U6|HEX_0|WideOr2~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_0|WideOr2~0 .lut_mask = 16'h04CE;
defparam \U6|HEX_0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_0|WideOr1~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [2]),
	.dataout(\U6|HEX_0|WideOr1~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr1~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [0]),
	.dataout(\U6|HEX_0|WideOr1~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr1~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [1]),
	.dataout(\U6|HEX_0|WideOr1~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr1~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [3]),
	.dataout(\U6|HEX_0|WideOr1~0_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N30
cycloneive_lcell_comb \U6|HEX_0|WideOr1~0 (
// Equation(s):
// \U6|HEX_0|WideOr1~0_combout  = (\U3|reg_0|Q [2] & (\U3|reg_0|Q [0] & (\U3|reg_0|Q [1] $ (\U3|reg_0|Q [3])))) # (!\U3|reg_0|Q [2] & (!\U3|reg_0|Q [3] & ((\U3|reg_0|Q [0]) # (\U3|reg_0|Q [1]))))

	.dataa(\U6|HEX_0|WideOr1~0_DATAA_driver ),
	.datab(\U6|HEX_0|WideOr1~0_DATAB_driver ),
	.datac(\U6|HEX_0|WideOr1~0_DATAC_driver ),
	.datad(\U6|HEX_0|WideOr1~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_0|WideOr1~0 .lut_mask = 16'h08D4;
defparam \U6|HEX_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_0|WideOr0~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [2]),
	.dataout(\U6|HEX_0|WideOr0~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr0~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [0]),
	.dataout(\U6|HEX_0|WideOr0~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr0~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [1]),
	.dataout(\U6|HEX_0|WideOr0~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_0|WideOr0~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [3]),
	.dataout(\U6|HEX_0|WideOr0~0_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N20
cycloneive_lcell_comb \U6|HEX_0|WideOr0~0 (
// Equation(s):
// \U6|HEX_0|WideOr0~0_combout  = (\U3|reg_0|Q [0] & ((\U3|reg_0|Q [3]) # (\U3|reg_0|Q [2] $ (\U3|reg_0|Q [1])))) # (!\U3|reg_0|Q [0] & ((\U3|reg_0|Q [1]) # (\U3|reg_0|Q [2] $ (\U3|reg_0|Q [3]))))

	.dataa(\U6|HEX_0|WideOr0~0_DATAA_driver ),
	.datab(\U6|HEX_0|WideOr0~0_DATAB_driver ),
	.datac(\U6|HEX_0|WideOr0~0_DATAC_driver ),
	.datad(\U6|HEX_0|WideOr0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_0|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \U6|HEX_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_1|WideOr6~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [6]),
	.dataout(\U6|HEX_1|WideOr6~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr6~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [4]),
	.dataout(\U6|HEX_1|WideOr6~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr6~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [7]),
	.dataout(\U6|HEX_1|WideOr6~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr6~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [5]),
	.dataout(\U6|HEX_1|WideOr6~0_DATAD_driver ));

// Location: LCCOMB_X111_Y28_N28
cycloneive_lcell_comb \U6|HEX_1|WideOr6~0 (
// Equation(s):
// \U6|HEX_1|WideOr6~0_combout  = (\U3|reg_0|Q [6] & (!\U3|reg_0|Q [5] & (\U3|reg_0|Q [4] $ (!\U3|reg_0|Q [7])))) # (!\U3|reg_0|Q [6] & (\U3|reg_0|Q [4] & (\U3|reg_0|Q [7] $ (!\U3|reg_0|Q [5]))))

	.dataa(\U6|HEX_1|WideOr6~0_DATAA_driver ),
	.datab(\U6|HEX_1|WideOr6~0_DATAB_driver ),
	.datac(\U6|HEX_1|WideOr6~0_DATAC_driver ),
	.datad(\U6|HEX_1|WideOr6~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_1|WideOr6~0 .lut_mask = 16'h4086;
defparam \U6|HEX_1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_1|WideOr5~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [6]),
	.dataout(\U6|HEX_1|WideOr5~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr5~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [4]),
	.dataout(\U6|HEX_1|WideOr5~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr5~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [7]),
	.dataout(\U6|HEX_1|WideOr5~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr5~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [5]),
	.dataout(\U6|HEX_1|WideOr5~0_DATAD_driver ));

// Location: LCCOMB_X111_Y28_N10
cycloneive_lcell_comb \U6|HEX_1|WideOr5~0 (
// Equation(s):
// \U6|HEX_1|WideOr5~0_combout  = (\U3|reg_0|Q [7] & ((\U3|reg_0|Q [4] & ((\U3|reg_0|Q [5]))) # (!\U3|reg_0|Q [4] & (\U3|reg_0|Q [6])))) # (!\U3|reg_0|Q [7] & (\U3|reg_0|Q [6] & (\U3|reg_0|Q [4] $ (\U3|reg_0|Q [5]))))

	.dataa(\U6|HEX_1|WideOr5~0_DATAA_driver ),
	.datab(\U6|HEX_1|WideOr5~0_DATAB_driver ),
	.datac(\U6|HEX_1|WideOr5~0_DATAC_driver ),
	.datad(\U6|HEX_1|WideOr5~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_1|WideOr5~0 .lut_mask = 16'hE228;
defparam \U6|HEX_1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_1|WideOr4~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [6]),
	.dataout(\U6|HEX_1|WideOr4~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr4~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [4]),
	.dataout(\U6|HEX_1|WideOr4~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr4~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [7]),
	.dataout(\U6|HEX_1|WideOr4~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr4~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [5]),
	.dataout(\U6|HEX_1|WideOr4~0_DATAD_driver ));

// Location: LCCOMB_X111_Y28_N4
cycloneive_lcell_comb \U6|HEX_1|WideOr4~0 (
// Equation(s):
// \U6|HEX_1|WideOr4~0_combout  = (\U3|reg_0|Q [6] & (\U3|reg_0|Q [7] & ((\U3|reg_0|Q [5]) # (!\U3|reg_0|Q [4])))) # (!\U3|reg_0|Q [6] & (!\U3|reg_0|Q [4] & (!\U3|reg_0|Q [7] & \U3|reg_0|Q [5])))

	.dataa(\U6|HEX_1|WideOr4~0_DATAA_driver ),
	.datab(\U6|HEX_1|WideOr4~0_DATAB_driver ),
	.datac(\U6|HEX_1|WideOr4~0_DATAC_driver ),
	.datad(\U6|HEX_1|WideOr4~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_1|WideOr4~0 .lut_mask = 16'hA120;
defparam \U6|HEX_1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_1|WideOr3~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [6]),
	.dataout(\U6|HEX_1|WideOr3~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr3~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [4]),
	.dataout(\U6|HEX_1|WideOr3~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr3~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [7]),
	.dataout(\U6|HEX_1|WideOr3~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr3~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [5]),
	.dataout(\U6|HEX_1|WideOr3~0_DATAD_driver ));

// Location: LCCOMB_X111_Y28_N22
cycloneive_lcell_comb \U6|HEX_1|WideOr3~0 (
// Equation(s):
// \U6|HEX_1|WideOr3~0_combout  = (\U3|reg_0|Q [5] & ((\U3|reg_0|Q [6] & (\U3|reg_0|Q [4])) # (!\U3|reg_0|Q [6] & (!\U3|reg_0|Q [4] & \U3|reg_0|Q [7])))) # (!\U3|reg_0|Q [5] & (!\U3|reg_0|Q [7] & (\U3|reg_0|Q [6] $ (\U3|reg_0|Q [4]))))

	.dataa(\U6|HEX_1|WideOr3~0_DATAA_driver ),
	.datab(\U6|HEX_1|WideOr3~0_DATAB_driver ),
	.datac(\U6|HEX_1|WideOr3~0_DATAC_driver ),
	.datad(\U6|HEX_1|WideOr3~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_1|WideOr3~0 .lut_mask = 16'h9806;
defparam \U6|HEX_1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_1|WideOr2~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [6]),
	.dataout(\U6|HEX_1|WideOr2~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr2~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [4]),
	.dataout(\U6|HEX_1|WideOr2~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr2~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [7]),
	.dataout(\U6|HEX_1|WideOr2~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr2~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [5]),
	.dataout(\U6|HEX_1|WideOr2~0_DATAD_driver ));

// Location: LCCOMB_X111_Y28_N16
cycloneive_lcell_comb \U6|HEX_1|WideOr2~0 (
// Equation(s):
// \U6|HEX_1|WideOr2~0_combout  = (\U3|reg_0|Q [5] & (((\U3|reg_0|Q [4] & !\U3|reg_0|Q [7])))) # (!\U3|reg_0|Q [5] & ((\U3|reg_0|Q [6] & ((!\U3|reg_0|Q [7]))) # (!\U3|reg_0|Q [6] & (\U3|reg_0|Q [4]))))

	.dataa(\U6|HEX_1|WideOr2~0_DATAA_driver ),
	.datab(\U6|HEX_1|WideOr2~0_DATAB_driver ),
	.datac(\U6|HEX_1|WideOr2~0_DATAC_driver ),
	.datad(\U6|HEX_1|WideOr2~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_1|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \U6|HEX_1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_1|WideOr1~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [6]),
	.dataout(\U6|HEX_1|WideOr1~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr1~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [4]),
	.dataout(\U6|HEX_1|WideOr1~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr1~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [7]),
	.dataout(\U6|HEX_1|WideOr1~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr1~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [5]),
	.dataout(\U6|HEX_1|WideOr1~0_DATAD_driver ));

// Location: LCCOMB_X111_Y28_N14
cycloneive_lcell_comb \U6|HEX_1|WideOr1~0 (
// Equation(s):
// \U6|HEX_1|WideOr1~0_combout  = (\U3|reg_0|Q [6] & (\U3|reg_0|Q [4] & (\U3|reg_0|Q [7] $ (\U3|reg_0|Q [5])))) # (!\U3|reg_0|Q [6] & (!\U3|reg_0|Q [7] & ((\U3|reg_0|Q [4]) # (\U3|reg_0|Q [5]))))

	.dataa(\U6|HEX_1|WideOr1~0_DATAA_driver ),
	.datab(\U6|HEX_1|WideOr1~0_DATAB_driver ),
	.datac(\U6|HEX_1|WideOr1~0_DATAC_driver ),
	.datad(\U6|HEX_1|WideOr1~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_1|WideOr1~0 .lut_mask = 16'h0D84;
defparam \U6|HEX_1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_1|WideOr0~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_0|Q [6]),
	.dataout(\U6|HEX_1|WideOr0~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr0~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_0|Q [4]),
	.dataout(\U6|HEX_1|WideOr0~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr0~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [7]),
	.dataout(\U6|HEX_1|WideOr0~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_1|WideOr0~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [5]),
	.dataout(\U6|HEX_1|WideOr0~0_DATAD_driver ));

// Location: LCCOMB_X111_Y28_N12
cycloneive_lcell_comb \U6|HEX_1|WideOr0~0 (
// Equation(s):
// \U6|HEX_1|WideOr0~0_combout  = (\U3|reg_0|Q [4] & ((\U3|reg_0|Q [7]) # (\U3|reg_0|Q [6] $ (\U3|reg_0|Q [5])))) # (!\U3|reg_0|Q [4] & ((\U3|reg_0|Q [5]) # (\U3|reg_0|Q [6] $ (\U3|reg_0|Q [7]))))

	.dataa(\U6|HEX_1|WideOr0~0_DATAA_driver ),
	.datab(\U6|HEX_1|WideOr0~0_DATAB_driver ),
	.datac(\U6|HEX_1|WideOr0~0_DATAC_driver ),
	.datad(\U6|HEX_1|WideOr0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_1|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \U6|HEX_1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_2|Decoder0~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [9]),
	.dataout(\U6|HEX_2|Decoder0~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_2|Decoder0~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [8]),
	.dataout(\U6|HEX_2|Decoder0~0_DATAD_driver ));

// Location: LCCOMB_X114_Y19_N20
cycloneive_lcell_comb \U6|HEX_2|Decoder0~0 (
// Equation(s):
// \U6|HEX_2|Decoder0~0_combout  = (!\U3|reg_0|Q [9] & \U3|reg_0|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U6|HEX_2|Decoder0~0_DATAC_driver ),
	.datad(\U6|HEX_2|Decoder0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_2|Decoder0~0 .lut_mask = 16'h0F00;
defparam \U6|HEX_2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_2|Decoder0~1_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [9]),
	.dataout(\U6|HEX_2|Decoder0~1_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_2|Decoder0~1_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [8]),
	.dataout(\U6|HEX_2|Decoder0~1_DATAD_driver ));

// Location: LCCOMB_X114_Y19_N2
cycloneive_lcell_comb \U6|HEX_2|Decoder0~1 (
// Equation(s):
// \U6|HEX_2|Decoder0~1_combout  = (\U3|reg_0|Q [9] & !\U3|reg_0|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U6|HEX_2|Decoder0~1_DATAC_driver ),
	.datad(\U6|HEX_2|Decoder0~1_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_2|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_2|Decoder0~1 .lut_mask = 16'h00F0;
defparam \U6|HEX_2|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_2|Decoder0~2_DATAC_routing_wire_inst  (
	.datain(\U3|reg_0|Q [9]),
	.dataout(\U6|HEX_2|Decoder0~2_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_2|Decoder0~2_DATAD_routing_wire_inst  (
	.datain(\U3|reg_0|Q [8]),
	.dataout(\U6|HEX_2|Decoder0~2_DATAD_driver ));

// Location: LCCOMB_X114_Y19_N0
cycloneive_lcell_comb \U6|HEX_2|Decoder0~2 (
// Equation(s):
// \U6|HEX_2|Decoder0~2_combout  = (\U3|reg_0|Q [9]) # (\U3|reg_0|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U6|HEX_2|Decoder0~2_DATAC_driver ),
	.datad(\U6|HEX_2|Decoder0~2_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_2|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_2|Decoder0~2 .lut_mask = 16'hFFF0;
defparam \U6|HEX_2|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_3|WideOr6~0_DATAA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [7]),
	.dataout(\U6|HEX_3|WideOr6~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr6~0_DATAB_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [8]),
	.dataout(\U6|HEX_3|WideOr6~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr6~0_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [9]),
	.dataout(\U6|HEX_3|WideOr6~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr6~0_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [6]),
	.dataout(\U6|HEX_3|WideOr6~0_DATAD_driver ));

// Location: LCCOMB_X83_Y50_N20
cycloneive_lcell_comb \U6|HEX_3|WideOr6~0 (
// Equation(s):
// \U6|HEX_3|WideOr6~0_combout  = (\U4|altsyncram_component|auto_generated|q_a [8] & (!\U4|altsyncram_component|auto_generated|q_a [7] & (\U4|altsyncram_component|auto_generated|q_a [9] $ (!\U4|altsyncram_component|auto_generated|q_a [6])))) # 
// (!\U4|altsyncram_component|auto_generated|q_a [8] & (\U4|altsyncram_component|auto_generated|q_a [6] & (\U4|altsyncram_component|auto_generated|q_a [7] $ (!\U4|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\U6|HEX_3|WideOr6~0_DATAA_driver ),
	.datab(\U6|HEX_3|WideOr6~0_DATAB_driver ),
	.datac(\U6|HEX_3|WideOr6~0_DATAC_driver ),
	.datad(\U6|HEX_3|WideOr6~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_3|WideOr6~0 .lut_mask = 16'h6104;
defparam \U6|HEX_3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_3|WideOr5~0_DATAA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [8]),
	.dataout(\U6|HEX_3|WideOr5~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr5~0_DATAB_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [6]),
	.dataout(\U6|HEX_3|WideOr5~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr5~0_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [7]),
	.dataout(\U6|HEX_3|WideOr5~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr5~0_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [9]),
	.dataout(\U6|HEX_3|WideOr5~0_DATAD_driver ));

// Location: LCCOMB_X82_Y51_N18
cycloneive_lcell_comb \U6|HEX_3|WideOr5~0 (
// Equation(s):
// \U6|HEX_3|WideOr5~0_combout  = (\U4|altsyncram_component|auto_generated|q_a [7] & ((\U4|altsyncram_component|auto_generated|q_a [6] & ((\U4|altsyncram_component|auto_generated|q_a [9]))) # (!\U4|altsyncram_component|auto_generated|q_a [6] & 
// (\U4|altsyncram_component|auto_generated|q_a [8])))) # (!\U4|altsyncram_component|auto_generated|q_a [7] & (\U4|altsyncram_component|auto_generated|q_a [8] & (\U4|altsyncram_component|auto_generated|q_a [6] $ (\U4|altsyncram_component|auto_generated|q_a 
// [9]))))

	.dataa(\U6|HEX_3|WideOr5~0_DATAA_driver ),
	.datab(\U6|HEX_3|WideOr5~0_DATAB_driver ),
	.datac(\U6|HEX_3|WideOr5~0_DATAC_driver ),
	.datad(\U6|HEX_3|WideOr5~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_3|WideOr5~0 .lut_mask = 16'hE228;
defparam \U6|HEX_3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_3|WideOr4~0_DATAA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [9]),
	.dataout(\U6|HEX_3|WideOr4~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr4~0_DATAB_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [8]),
	.dataout(\U6|HEX_3|WideOr4~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr4~0_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [7]),
	.dataout(\U6|HEX_3|WideOr4~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr4~0_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [6]),
	.dataout(\U6|HEX_3|WideOr4~0_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N30
cycloneive_lcell_comb \U6|HEX_3|WideOr4~0 (
// Equation(s):
// \U6|HEX_3|WideOr4~0_combout  = (\U4|altsyncram_component|auto_generated|q_a [9] & (\U4|altsyncram_component|auto_generated|q_a [8] & ((\U4|altsyncram_component|auto_generated|q_a [7]) # (!\U4|altsyncram_component|auto_generated|q_a [6])))) # 
// (!\U4|altsyncram_component|auto_generated|q_a [9] & (!\U4|altsyncram_component|auto_generated|q_a [8] & (\U4|altsyncram_component|auto_generated|q_a [7] & !\U4|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\U6|HEX_3|WideOr4~0_DATAA_driver ),
	.datab(\U6|HEX_3|WideOr4~0_DATAB_driver ),
	.datac(\U6|HEX_3|WideOr4~0_DATAC_driver ),
	.datad(\U6|HEX_3|WideOr4~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_3|WideOr4~0 .lut_mask = 16'h8098;
defparam \U6|HEX_3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_3|WideOr3~0_DATAA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [9]),
	.dataout(\U6|HEX_3|WideOr3~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr3~0_DATAB_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [8]),
	.dataout(\U6|HEX_3|WideOr3~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr3~0_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [7]),
	.dataout(\U6|HEX_3|WideOr3~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr3~0_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [6]),
	.dataout(\U6|HEX_3|WideOr3~0_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N8
cycloneive_lcell_comb \U6|HEX_3|WideOr3~0 (
// Equation(s):
// \U6|HEX_3|WideOr3~0_combout  = (\U4|altsyncram_component|auto_generated|q_a [7] & ((\U4|altsyncram_component|auto_generated|q_a [8] & ((\U4|altsyncram_component|auto_generated|q_a [6]))) # (!\U4|altsyncram_component|auto_generated|q_a [8] & 
// (\U4|altsyncram_component|auto_generated|q_a [9] & !\U4|altsyncram_component|auto_generated|q_a [6])))) # (!\U4|altsyncram_component|auto_generated|q_a [7] & (!\U4|altsyncram_component|auto_generated|q_a [9] & (\U4|altsyncram_component|auto_generated|q_a 
// [8] $ (\U4|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\U6|HEX_3|WideOr3~0_DATAA_driver ),
	.datab(\U6|HEX_3|WideOr3~0_DATAB_driver ),
	.datac(\U6|HEX_3|WideOr3~0_DATAC_driver ),
	.datad(\U6|HEX_3|WideOr3~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_3|WideOr3~0 .lut_mask = 16'hC124;
defparam \U6|HEX_3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_3|WideOr2~0_DATAA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [9]),
	.dataout(\U6|HEX_3|WideOr2~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr2~0_DATAB_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [8]),
	.dataout(\U6|HEX_3|WideOr2~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr2~0_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [7]),
	.dataout(\U6|HEX_3|WideOr2~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr2~0_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [6]),
	.dataout(\U6|HEX_3|WideOr2~0_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N22
cycloneive_lcell_comb \U6|HEX_3|WideOr2~0 (
// Equation(s):
// \U6|HEX_3|WideOr2~0_combout  = (\U4|altsyncram_component|auto_generated|q_a [7] & (!\U4|altsyncram_component|auto_generated|q_a [9] & ((\U4|altsyncram_component|auto_generated|q_a [6])))) # (!\U4|altsyncram_component|auto_generated|q_a [7] & 
// ((\U4|altsyncram_component|auto_generated|q_a [8] & (!\U4|altsyncram_component|auto_generated|q_a [9])) # (!\U4|altsyncram_component|auto_generated|q_a [8] & ((\U4|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\U6|HEX_3|WideOr2~0_DATAA_driver ),
	.datab(\U6|HEX_3|WideOr2~0_DATAB_driver ),
	.datac(\U6|HEX_3|WideOr2~0_DATAC_driver ),
	.datad(\U6|HEX_3|WideOr2~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_3|WideOr2~0 .lut_mask = 16'h5704;
defparam \U6|HEX_3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_3|WideOr1~0_DATAA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [9]),
	.dataout(\U6|HEX_3|WideOr1~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr1~0_DATAB_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [8]),
	.dataout(\U6|HEX_3|WideOr1~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr1~0_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [7]),
	.dataout(\U6|HEX_3|WideOr1~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr1~0_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [6]),
	.dataout(\U6|HEX_3|WideOr1~0_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N28
cycloneive_lcell_comb \U6|HEX_3|WideOr1~0 (
// Equation(s):
// \U6|HEX_3|WideOr1~0_combout  = (\U4|altsyncram_component|auto_generated|q_a [8] & (\U4|altsyncram_component|auto_generated|q_a [6] & (\U4|altsyncram_component|auto_generated|q_a [9] $ (\U4|altsyncram_component|auto_generated|q_a [7])))) # 
// (!\U4|altsyncram_component|auto_generated|q_a [8] & (!\U4|altsyncram_component|auto_generated|q_a [9] & ((\U4|altsyncram_component|auto_generated|q_a [7]) # (\U4|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\U6|HEX_3|WideOr1~0_DATAA_driver ),
	.datab(\U6|HEX_3|WideOr1~0_DATAB_driver ),
	.datac(\U6|HEX_3|WideOr1~0_DATAC_driver ),
	.datad(\U6|HEX_3|WideOr1~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_3|WideOr1~0 .lut_mask = 16'h5910;
defparam \U6|HEX_3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_3|WideOr0~0_DATAA_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [9]),
	.dataout(\U6|HEX_3|WideOr0~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr0~0_DATAB_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [8]),
	.dataout(\U6|HEX_3|WideOr0~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr0~0_DATAC_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [7]),
	.dataout(\U6|HEX_3|WideOr0~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_3|WideOr0~0_DATAD_routing_wire_inst  (
	.datain(\U4|altsyncram_component|auto_generated|q_a [6]),
	.dataout(\U6|HEX_3|WideOr0~0_DATAD_driver ));

// Location: LCCOMB_X81_Y51_N26
cycloneive_lcell_comb \U6|HEX_3|WideOr0~0 (
// Equation(s):
// \U6|HEX_3|WideOr0~0_combout  = (\U4|altsyncram_component|auto_generated|q_a [6] & ((\U4|altsyncram_component|auto_generated|q_a [9]) # (\U4|altsyncram_component|auto_generated|q_a [8] $ (\U4|altsyncram_component|auto_generated|q_a [7])))) # 
// (!\U4|altsyncram_component|auto_generated|q_a [6] & ((\U4|altsyncram_component|auto_generated|q_a [7]) # (\U4|altsyncram_component|auto_generated|q_a [9] $ (\U4|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\U6|HEX_3|WideOr0~0_DATAA_driver ),
	.datab(\U6|HEX_3|WideOr0~0_DATAB_driver ),
	.datac(\U6|HEX_3|WideOr0~0_DATAC_driver ),
	.datad(\U6|HEX_3|WideOr0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_3|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \U6|HEX_3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_4|WideOr6~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [0]),
	.dataout(\U6|HEX_4|WideOr6~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr6~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [2]),
	.dataout(\U6|HEX_4|WideOr6~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr6~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [1]),
	.dataout(\U6|HEX_4|WideOr6~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr6~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [3]),
	.dataout(\U6|HEX_4|WideOr6~0_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N16
cycloneive_lcell_comb \U6|HEX_4|WideOr6~0 (
// Equation(s):
// \U6|HEX_4|WideOr6~0_combout  = (\U3|reg_1|Q [2] & (!\U3|reg_1|Q [1] & (\U3|reg_1|Q [0] $ (!\U3|reg_1|Q [3])))) # (!\U3|reg_1|Q [2] & (\U3|reg_1|Q [0] & (\U3|reg_1|Q [1] $ (!\U3|reg_1|Q [3]))))

	.dataa(\U6|HEX_4|WideOr6~0_DATAA_driver ),
	.datab(\U6|HEX_4|WideOr6~0_DATAB_driver ),
	.datac(\U6|HEX_4|WideOr6~0_DATAC_driver ),
	.datad(\U6|HEX_4|WideOr6~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_4|WideOr6~0 .lut_mask = 16'h2806;
defparam \U6|HEX_4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_4|WideOr5~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [0]),
	.dataout(\U6|HEX_4|WideOr5~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr5~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [2]),
	.dataout(\U6|HEX_4|WideOr5~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr5~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [1]),
	.dataout(\U6|HEX_4|WideOr5~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr5~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [3]),
	.dataout(\U6|HEX_4|WideOr5~0_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N30
cycloneive_lcell_comb \U6|HEX_4|WideOr5~0 (
// Equation(s):
// \U6|HEX_4|WideOr5~0_combout  = (\U3|reg_1|Q [1] & ((\U3|reg_1|Q [0] & ((\U3|reg_1|Q [3]))) # (!\U3|reg_1|Q [0] & (\U3|reg_1|Q [2])))) # (!\U3|reg_1|Q [1] & (\U3|reg_1|Q [2] & (\U3|reg_1|Q [0] $ (\U3|reg_1|Q [3]))))

	.dataa(\U6|HEX_4|WideOr5~0_DATAA_driver ),
	.datab(\U6|HEX_4|WideOr5~0_DATAB_driver ),
	.datac(\U6|HEX_4|WideOr5~0_DATAC_driver ),
	.datad(\U6|HEX_4|WideOr5~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_4|WideOr5~0 .lut_mask = 16'hE448;
defparam \U6|HEX_4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_4|WideOr4~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [0]),
	.dataout(\U6|HEX_4|WideOr4~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr4~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [2]),
	.dataout(\U6|HEX_4|WideOr4~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr4~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [1]),
	.dataout(\U6|HEX_4|WideOr4~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr4~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [3]),
	.dataout(\U6|HEX_4|WideOr4~0_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N0
cycloneive_lcell_comb \U6|HEX_4|WideOr4~0 (
// Equation(s):
// \U6|HEX_4|WideOr4~0_combout  = (\U3|reg_1|Q [2] & (\U3|reg_1|Q [3] & ((\U3|reg_1|Q [1]) # (!\U3|reg_1|Q [0])))) # (!\U3|reg_1|Q [2] & (!\U3|reg_1|Q [0] & (\U3|reg_1|Q [1] & !\U3|reg_1|Q [3])))

	.dataa(\U6|HEX_4|WideOr4~0_DATAA_driver ),
	.datab(\U6|HEX_4|WideOr4~0_DATAB_driver ),
	.datac(\U6|HEX_4|WideOr4~0_DATAC_driver ),
	.datad(\U6|HEX_4|WideOr4~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_4|WideOr4~0 .lut_mask = 16'hC410;
defparam \U6|HEX_4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_4|WideOr3~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [0]),
	.dataout(\U6|HEX_4|WideOr3~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr3~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [2]),
	.dataout(\U6|HEX_4|WideOr3~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr3~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [1]),
	.dataout(\U6|HEX_4|WideOr3~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr3~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [3]),
	.dataout(\U6|HEX_4|WideOr3~0_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N6
cycloneive_lcell_comb \U6|HEX_4|WideOr3~0 (
// Equation(s):
// \U6|HEX_4|WideOr3~0_combout  = (\U3|reg_1|Q [1] & ((\U3|reg_1|Q [0] & (\U3|reg_1|Q [2])) # (!\U3|reg_1|Q [0] & (!\U3|reg_1|Q [2] & \U3|reg_1|Q [3])))) # (!\U3|reg_1|Q [1] & (!\U3|reg_1|Q [3] & (\U3|reg_1|Q [0] $ (\U3|reg_1|Q [2]))))

	.dataa(\U6|HEX_4|WideOr3~0_DATAA_driver ),
	.datab(\U6|HEX_4|WideOr3~0_DATAB_driver ),
	.datac(\U6|HEX_4|WideOr3~0_DATAC_driver ),
	.datad(\U6|HEX_4|WideOr3~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_4|WideOr3~0 .lut_mask = 16'h9086;
defparam \U6|HEX_4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_4|WideOr2~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [2]),
	.dataout(\U6|HEX_4|WideOr2~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr2~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [0]),
	.dataout(\U6|HEX_4|WideOr2~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr2~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [1]),
	.dataout(\U6|HEX_4|WideOr2~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr2~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [3]),
	.dataout(\U6|HEX_4|WideOr2~0_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N20
cycloneive_lcell_comb \U6|HEX_4|WideOr2~0 (
// Equation(s):
// \U6|HEX_4|WideOr2~0_combout  = (\U3|reg_1|Q [1] & (((\U3|reg_1|Q [0] & !\U3|reg_1|Q [3])))) # (!\U3|reg_1|Q [1] & ((\U3|reg_1|Q [2] & ((!\U3|reg_1|Q [3]))) # (!\U3|reg_1|Q [2] & (\U3|reg_1|Q [0]))))

	.dataa(\U6|HEX_4|WideOr2~0_DATAA_driver ),
	.datab(\U6|HEX_4|WideOr2~0_DATAB_driver ),
	.datac(\U6|HEX_4|WideOr2~0_DATAC_driver ),
	.datad(\U6|HEX_4|WideOr2~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_4|WideOr2~0 .lut_mask = 16'h04CE;
defparam \U6|HEX_4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_4|WideOr1~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [1]),
	.dataout(\U6|HEX_4|WideOr1~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr1~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [0]),
	.dataout(\U6|HEX_4|WideOr1~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr1~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [2]),
	.dataout(\U6|HEX_4|WideOr1~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr1~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [3]),
	.dataout(\U6|HEX_4|WideOr1~0_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N26
cycloneive_lcell_comb \U6|HEX_4|WideOr1~0 (
// Equation(s):
// \U6|HEX_4|WideOr1~0_combout  = (\U3|reg_1|Q [1] & (!\U3|reg_1|Q [3] & ((\U3|reg_1|Q [0]) # (!\U3|reg_1|Q [2])))) # (!\U3|reg_1|Q [1] & (\U3|reg_1|Q [0] & (\U3|reg_1|Q [2] $ (!\U3|reg_1|Q [3]))))

	.dataa(\U6|HEX_4|WideOr1~0_DATAA_driver ),
	.datab(\U6|HEX_4|WideOr1~0_DATAB_driver ),
	.datac(\U6|HEX_4|WideOr1~0_DATAC_driver ),
	.datad(\U6|HEX_4|WideOr1~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_4|WideOr1~0 .lut_mask = 16'h408E;
defparam \U6|HEX_4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_4|WideOr0~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [1]),
	.dataout(\U6|HEX_4|WideOr0~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr0~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [0]),
	.dataout(\U6|HEX_4|WideOr0~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr0~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [3]),
	.dataout(\U6|HEX_4|WideOr0~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_4|WideOr0~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [2]),
	.dataout(\U6|HEX_4|WideOr0~0_DATAD_driver ));

// Location: LCCOMB_X82_Y50_N28
cycloneive_lcell_comb \U6|HEX_4|WideOr0~0 (
// Equation(s):
// \U6|HEX_4|WideOr0~0_combout  = (\U3|reg_1|Q [0] & ((\U3|reg_1|Q [3]) # (\U3|reg_1|Q [1] $ (\U3|reg_1|Q [2])))) # (!\U3|reg_1|Q [0] & ((\U3|reg_1|Q [1]) # (\U3|reg_1|Q [3] $ (\U3|reg_1|Q [2]))))

	.dataa(\U6|HEX_4|WideOr0~0_DATAA_driver ),
	.datab(\U6|HEX_4|WideOr0~0_DATAB_driver ),
	.datac(\U6|HEX_4|WideOr0~0_DATAC_driver ),
	.datad(\U6|HEX_4|WideOr0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_4|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \U6|HEX_4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_5|WideOr6~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [5]),
	.dataout(\U6|HEX_5|WideOr6~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr6~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [6]),
	.dataout(\U6|HEX_5|WideOr6~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr6~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [7]),
	.dataout(\U6|HEX_5|WideOr6~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr6~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [4]),
	.dataout(\U6|HEX_5|WideOr6~0_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N12
cycloneive_lcell_comb \U6|HEX_5|WideOr6~0 (
// Equation(s):
// \U6|HEX_5|WideOr6~0_combout  = (\U3|reg_1|Q [6] & (!\U3|reg_1|Q [5] & (\U3|reg_1|Q [7] $ (!\U3|reg_1|Q [4])))) # (!\U3|reg_1|Q [6] & (\U3|reg_1|Q [4] & (\U3|reg_1|Q [5] $ (!\U3|reg_1|Q [7]))))

	.dataa(\U6|HEX_5|WideOr6~0_DATAA_driver ),
	.datab(\U6|HEX_5|WideOr6~0_DATAB_driver ),
	.datac(\U6|HEX_5|WideOr6~0_DATAC_driver ),
	.datad(\U6|HEX_5|WideOr6~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_5|WideOr6~0 .lut_mask = 16'h6104;
defparam \U6|HEX_5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_5|WideOr5~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [5]),
	.dataout(\U6|HEX_5|WideOr5~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr5~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [6]),
	.dataout(\U6|HEX_5|WideOr5~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr5~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [7]),
	.dataout(\U6|HEX_5|WideOr5~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr5~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [4]),
	.dataout(\U6|HEX_5|WideOr5~0_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N10
cycloneive_lcell_comb \U6|HEX_5|WideOr5~0 (
// Equation(s):
// \U6|HEX_5|WideOr5~0_combout  = (\U3|reg_1|Q [5] & ((\U3|reg_1|Q [4] & ((\U3|reg_1|Q [7]))) # (!\U3|reg_1|Q [4] & (\U3|reg_1|Q [6])))) # (!\U3|reg_1|Q [5] & (\U3|reg_1|Q [6] & (\U3|reg_1|Q [7] $ (\U3|reg_1|Q [4]))))

	.dataa(\U6|HEX_5|WideOr5~0_DATAA_driver ),
	.datab(\U6|HEX_5|WideOr5~0_DATAB_driver ),
	.datac(\U6|HEX_5|WideOr5~0_DATAC_driver ),
	.datad(\U6|HEX_5|WideOr5~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_5|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \U6|HEX_5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_5|WideOr4~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [5]),
	.dataout(\U6|HEX_5|WideOr4~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr4~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [6]),
	.dataout(\U6|HEX_5|WideOr4~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr4~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [7]),
	.dataout(\U6|HEX_5|WideOr4~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr4~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [4]),
	.dataout(\U6|HEX_5|WideOr4~0_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N4
cycloneive_lcell_comb \U6|HEX_5|WideOr4~0 (
// Equation(s):
// \U6|HEX_5|WideOr4~0_combout  = (\U3|reg_1|Q [6] & (\U3|reg_1|Q [7] & ((\U3|reg_1|Q [5]) # (!\U3|reg_1|Q [4])))) # (!\U3|reg_1|Q [6] & (\U3|reg_1|Q [5] & (!\U3|reg_1|Q [7] & !\U3|reg_1|Q [4])))

	.dataa(\U6|HEX_5|WideOr4~0_DATAA_driver ),
	.datab(\U6|HEX_5|WideOr4~0_DATAB_driver ),
	.datac(\U6|HEX_5|WideOr4~0_DATAC_driver ),
	.datad(\U6|HEX_5|WideOr4~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_5|WideOr4~0 .lut_mask = 16'h80C2;
defparam \U6|HEX_5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_5|WideOr3~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [5]),
	.dataout(\U6|HEX_5|WideOr3~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr3~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [6]),
	.dataout(\U6|HEX_5|WideOr3~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr3~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [7]),
	.dataout(\U6|HEX_5|WideOr3~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr3~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [4]),
	.dataout(\U6|HEX_5|WideOr3~0_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N30
cycloneive_lcell_comb \U6|HEX_5|WideOr3~0 (
// Equation(s):
// \U6|HEX_5|WideOr3~0_combout  = (\U3|reg_1|Q [5] & ((\U3|reg_1|Q [6] & ((\U3|reg_1|Q [4]))) # (!\U3|reg_1|Q [6] & (\U3|reg_1|Q [7] & !\U3|reg_1|Q [4])))) # (!\U3|reg_1|Q [5] & (!\U3|reg_1|Q [7] & (\U3|reg_1|Q [6] $ (\U3|reg_1|Q [4]))))

	.dataa(\U6|HEX_5|WideOr3~0_DATAA_driver ),
	.datab(\U6|HEX_5|WideOr3~0_DATAB_driver ),
	.datac(\U6|HEX_5|WideOr3~0_DATAC_driver ),
	.datad(\U6|HEX_5|WideOr3~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_5|WideOr3~0 .lut_mask = 16'h8924;
defparam \U6|HEX_5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_5|WideOr2~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [5]),
	.dataout(\U6|HEX_5|WideOr2~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr2~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [6]),
	.dataout(\U6|HEX_5|WideOr2~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr2~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [7]),
	.dataout(\U6|HEX_5|WideOr2~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr2~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [4]),
	.dataout(\U6|HEX_5|WideOr2~0_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N24
cycloneive_lcell_comb \U6|HEX_5|WideOr2~0 (
// Equation(s):
// \U6|HEX_5|WideOr2~0_combout  = (\U3|reg_1|Q [5] & (((!\U3|reg_1|Q [7] & \U3|reg_1|Q [4])))) # (!\U3|reg_1|Q [5] & ((\U3|reg_1|Q [6] & (!\U3|reg_1|Q [7])) # (!\U3|reg_1|Q [6] & ((\U3|reg_1|Q [4])))))

	.dataa(\U6|HEX_5|WideOr2~0_DATAA_driver ),
	.datab(\U6|HEX_5|WideOr2~0_DATAB_driver ),
	.datac(\U6|HEX_5|WideOr2~0_DATAC_driver ),
	.datad(\U6|HEX_5|WideOr2~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_5|WideOr2~0 .lut_mask = 16'h1F04;
defparam \U6|HEX_5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_5|WideOr1~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [5]),
	.dataout(\U6|HEX_5|WideOr1~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr1~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [6]),
	.dataout(\U6|HEX_5|WideOr1~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr1~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [7]),
	.dataout(\U6|HEX_5|WideOr1~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr1~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [4]),
	.dataout(\U6|HEX_5|WideOr1~0_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N26
cycloneive_lcell_comb \U6|HEX_5|WideOr1~0 (
// Equation(s):
// \U6|HEX_5|WideOr1~0_combout  = (\U3|reg_1|Q [5] & (!\U3|reg_1|Q [7] & ((\U3|reg_1|Q [4]) # (!\U3|reg_1|Q [6])))) # (!\U3|reg_1|Q [5] & (\U3|reg_1|Q [4] & (\U3|reg_1|Q [6] $ (!\U3|reg_1|Q [7]))))

	.dataa(\U6|HEX_5|WideOr1~0_DATAA_driver ),
	.datab(\U6|HEX_5|WideOr1~0_DATAB_driver ),
	.datac(\U6|HEX_5|WideOr1~0_DATAC_driver ),
	.datad(\U6|HEX_5|WideOr1~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_5|WideOr1~0 .lut_mask = 16'h4B02;
defparam \U6|HEX_5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_5|WideOr0~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_1|Q [5]),
	.dataout(\U6|HEX_5|WideOr0~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr0~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_1|Q [6]),
	.dataout(\U6|HEX_5|WideOr0~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr0~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_1|Q [7]),
	.dataout(\U6|HEX_5|WideOr0~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_5|WideOr0~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_1|Q [4]),
	.dataout(\U6|HEX_5|WideOr0~0_DATAD_driver ));

// Location: LCCOMB_X81_Y50_N8
cycloneive_lcell_comb \U6|HEX_5|WideOr0~0 (
// Equation(s):
// \U6|HEX_5|WideOr0~0_combout  = (\U3|reg_1|Q [4] & ((\U3|reg_1|Q [7]) # (\U3|reg_1|Q [5] $ (\U3|reg_1|Q [6])))) # (!\U3|reg_1|Q [4] & ((\U3|reg_1|Q [5]) # (\U3|reg_1|Q [6] $ (\U3|reg_1|Q [7]))))

	.dataa(\U6|HEX_5|WideOr0~0_DATAA_driver ),
	.datab(\U6|HEX_5|WideOr0~0_DATAB_driver ),
	.datac(\U6|HEX_5|WideOr0~0_DATAC_driver ),
	.datad(\U6|HEX_5|WideOr0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_5|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \U6|HEX_5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_6|WideOr6~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [0]),
	.dataout(\U6|HEX_6|WideOr6~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr6~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [1]),
	.dataout(\U6|HEX_6|WideOr6~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr6~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [2]),
	.dataout(\U6|HEX_6|WideOr6~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr6~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [3]),
	.dataout(\U6|HEX_6|WideOr6~0_DATAD_driver ));

// Location: LCCOMB_X86_Y51_N20
cycloneive_lcell_comb \U6|HEX_6|WideOr6~0 (
// Equation(s):
// \U6|HEX_6|WideOr6~0_combout  = (\U3|reg_2|Q [2] & (!\U3|reg_2|Q [1] & (\U3|reg_2|Q [0] $ (!\U3|reg_2|Q [3])))) # (!\U3|reg_2|Q [2] & (\U3|reg_2|Q [0] & (\U3|reg_2|Q [1] $ (!\U3|reg_2|Q [3]))))

	.dataa(\U6|HEX_6|WideOr6~0_DATAA_driver ),
	.datab(\U6|HEX_6|WideOr6~0_DATAB_driver ),
	.datac(\U6|HEX_6|WideOr6~0_DATAC_driver ),
	.datad(\U6|HEX_6|WideOr6~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_6|WideOr6~0 .lut_mask = 16'h2812;
defparam \U6|HEX_6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_6|WideOr5~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [2]),
	.dataout(\U6|HEX_6|WideOr5~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr5~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [3]),
	.dataout(\U6|HEX_6|WideOr5~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr5~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [0]),
	.dataout(\U6|HEX_6|WideOr5~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr5~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [1]),
	.dataout(\U6|HEX_6|WideOr5~0_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N2
cycloneive_lcell_comb \U6|HEX_6|WideOr5~0 (
// Equation(s):
// \U6|HEX_6|WideOr5~0_combout  = (\U3|reg_2|Q [3] & ((\U3|reg_2|Q [0] & ((\U3|reg_2|Q [1]))) # (!\U3|reg_2|Q [0] & (\U3|reg_2|Q [2])))) # (!\U3|reg_2|Q [3] & (\U3|reg_2|Q [2] & (\U3|reg_2|Q [0] $ (\U3|reg_2|Q [1]))))

	.dataa(\U6|HEX_6|WideOr5~0_DATAA_driver ),
	.datab(\U6|HEX_6|WideOr5~0_DATAB_driver ),
	.datac(\U6|HEX_6|WideOr5~0_DATAC_driver ),
	.datad(\U6|HEX_6|WideOr5~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_6|WideOr5~0 .lut_mask = 16'hCA28;
defparam \U6|HEX_6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_6|WideOr4~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [2]),
	.dataout(\U6|HEX_6|WideOr4~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr4~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [0]),
	.dataout(\U6|HEX_6|WideOr4~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr4~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [3]),
	.dataout(\U6|HEX_6|WideOr4~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr4~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [1]),
	.dataout(\U6|HEX_6|WideOr4~0_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N8
cycloneive_lcell_comb \U6|HEX_6|WideOr4~0 (
// Equation(s):
// \U6|HEX_6|WideOr4~0_combout  = (\U3|reg_2|Q [2] & (\U3|reg_2|Q [3] & ((\U3|reg_2|Q [1]) # (!\U3|reg_2|Q [0])))) # (!\U3|reg_2|Q [2] & (!\U3|reg_2|Q [0] & (!\U3|reg_2|Q [3] & \U3|reg_2|Q [1])))

	.dataa(\U6|HEX_6|WideOr4~0_DATAA_driver ),
	.datab(\U6|HEX_6|WideOr4~0_DATAB_driver ),
	.datac(\U6|HEX_6|WideOr4~0_DATAC_driver ),
	.datad(\U6|HEX_6|WideOr4~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_6|WideOr4~0 .lut_mask = 16'hA120;
defparam \U6|HEX_6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_6|WideOr3~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [0]),
	.dataout(\U6|HEX_6|WideOr3~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr3~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [1]),
	.dataout(\U6|HEX_6|WideOr3~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr3~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [2]),
	.dataout(\U6|HEX_6|WideOr3~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr3~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [3]),
	.dataout(\U6|HEX_6|WideOr3~0_DATAD_driver ));

// Location: LCCOMB_X86_Y51_N14
cycloneive_lcell_comb \U6|HEX_6|WideOr3~0 (
// Equation(s):
// \U6|HEX_6|WideOr3~0_combout  = (\U3|reg_2|Q [1] & ((\U3|reg_2|Q [0] & (\U3|reg_2|Q [2])) # (!\U3|reg_2|Q [0] & (!\U3|reg_2|Q [2] & \U3|reg_2|Q [3])))) # (!\U3|reg_2|Q [1] & (!\U3|reg_2|Q [3] & (\U3|reg_2|Q [0] $ (\U3|reg_2|Q [2]))))

	.dataa(\U6|HEX_6|WideOr3~0_DATAA_driver ),
	.datab(\U6|HEX_6|WideOr3~0_DATAB_driver ),
	.datac(\U6|HEX_6|WideOr3~0_DATAC_driver ),
	.datad(\U6|HEX_6|WideOr3~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_6|WideOr3~0 .lut_mask = 16'h8492;
defparam \U6|HEX_6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_6|WideOr2~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [2]),
	.dataout(\U6|HEX_6|WideOr2~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr2~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [3]),
	.dataout(\U6|HEX_6|WideOr2~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr2~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [1]),
	.dataout(\U6|HEX_6|WideOr2~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr2~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [0]),
	.dataout(\U6|HEX_6|WideOr2~0_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N28
cycloneive_lcell_comb \U6|HEX_6|WideOr2~0 (
// Equation(s):
// \U6|HEX_6|WideOr2~0_combout  = (\U3|reg_2|Q [1] & (((!\U3|reg_2|Q [3] & \U3|reg_2|Q [0])))) # (!\U3|reg_2|Q [1] & ((\U3|reg_2|Q [2] & (!\U3|reg_2|Q [3])) # (!\U3|reg_2|Q [2] & ((\U3|reg_2|Q [0])))))

	.dataa(\U6|HEX_6|WideOr2~0_DATAA_driver ),
	.datab(\U6|HEX_6|WideOr2~0_DATAB_driver ),
	.datac(\U6|HEX_6|WideOr2~0_DATAC_driver ),
	.datad(\U6|HEX_6|WideOr2~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_6|WideOr2~0 .lut_mask = 16'h3702;
defparam \U6|HEX_6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_6|WideOr1~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [2]),
	.dataout(\U6|HEX_6|WideOr1~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr1~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [3]),
	.dataout(\U6|HEX_6|WideOr1~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr1~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [1]),
	.dataout(\U6|HEX_6|WideOr1~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr1~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [0]),
	.dataout(\U6|HEX_6|WideOr1~0_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N0
cycloneive_lcell_comb \U6|HEX_6|WideOr1~0 (
// Equation(s):
// \U6|HEX_6|WideOr1~0_combout  = (\U3|reg_2|Q [2] & (\U3|reg_2|Q [0] & (\U3|reg_2|Q [3] $ (\U3|reg_2|Q [1])))) # (!\U3|reg_2|Q [2] & (!\U3|reg_2|Q [3] & ((\U3|reg_2|Q [1]) # (\U3|reg_2|Q [0]))))

	.dataa(\U6|HEX_6|WideOr1~0_DATAA_driver ),
	.datab(\U6|HEX_6|WideOr1~0_DATAB_driver ),
	.datac(\U6|HEX_6|WideOr1~0_DATAC_driver ),
	.datad(\U6|HEX_6|WideOr1~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_6|WideOr1~0 .lut_mask = 16'h3910;
defparam \U6|HEX_6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_6|WideOr0~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [2]),
	.dataout(\U6|HEX_6|WideOr0~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr0~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [3]),
	.dataout(\U6|HEX_6|WideOr0~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr0~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [1]),
	.dataout(\U6|HEX_6|WideOr0~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_6|WideOr0~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [0]),
	.dataout(\U6|HEX_6|WideOr0~0_DATAD_driver ));

// Location: LCCOMB_X85_Y51_N14
cycloneive_lcell_comb \U6|HEX_6|WideOr0~0 (
// Equation(s):
// \U6|HEX_6|WideOr0~0_combout  = (\U3|reg_2|Q [0] & ((\U3|reg_2|Q [3]) # (\U3|reg_2|Q [2] $ (\U3|reg_2|Q [1])))) # (!\U3|reg_2|Q [0] & ((\U3|reg_2|Q [1]) # (\U3|reg_2|Q [2] $ (\U3|reg_2|Q [3]))))

	.dataa(\U6|HEX_6|WideOr0~0_DATAA_driver ),
	.datab(\U6|HEX_6|WideOr0~0_DATAB_driver ),
	.datac(\U6|HEX_6|WideOr0~0_DATAC_driver ),
	.datad(\U6|HEX_6|WideOr0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_6|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \U6|HEX_6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_7|WideOr6~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [5]),
	.dataout(\U6|HEX_7|WideOr6~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr6~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [7]),
	.dataout(\U6|HEX_7|WideOr6~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr6~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [6]),
	.dataout(\U6|HEX_7|WideOr6~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr6~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [4]),
	.dataout(\U6|HEX_7|WideOr6~0_DATAD_driver ));

// Location: LCCOMB_X70_Y4_N28
cycloneive_lcell_comb \U6|HEX_7|WideOr6~0 (
// Equation(s):
// \U6|HEX_7|WideOr6~0_combout  = (\U3|reg_2|Q [7] & (\U3|reg_2|Q [4] & (\U3|reg_2|Q [5] $ (\U3|reg_2|Q [6])))) # (!\U3|reg_2|Q [7] & (!\U3|reg_2|Q [5] & (\U3|reg_2|Q [6] $ (\U3|reg_2|Q [4]))))

	.dataa(\U6|HEX_7|WideOr6~0_DATAA_driver ),
	.datab(\U6|HEX_7|WideOr6~0_DATAB_driver ),
	.datac(\U6|HEX_7|WideOr6~0_DATAC_driver ),
	.datad(\U6|HEX_7|WideOr6~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_7|WideOr6~0 .lut_mask = 16'h4910;
defparam \U6|HEX_7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_7|WideOr5~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [5]),
	.dataout(\U6|HEX_7|WideOr5~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr5~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [7]),
	.dataout(\U6|HEX_7|WideOr5~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr5~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [6]),
	.dataout(\U6|HEX_7|WideOr5~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr5~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [4]),
	.dataout(\U6|HEX_7|WideOr5~0_DATAD_driver ));

// Location: LCCOMB_X70_Y4_N26
cycloneive_lcell_comb \U6|HEX_7|WideOr5~0 (
// Equation(s):
// \U6|HEX_7|WideOr5~0_combout  = (\U3|reg_2|Q [5] & ((\U3|reg_2|Q [4] & (\U3|reg_2|Q [7])) # (!\U3|reg_2|Q [4] & ((\U3|reg_2|Q [6]))))) # (!\U3|reg_2|Q [5] & (\U3|reg_2|Q [6] & (\U3|reg_2|Q [7] $ (\U3|reg_2|Q [4]))))

	.dataa(\U6|HEX_7|WideOr5~0_DATAA_driver ),
	.datab(\U6|HEX_7|WideOr5~0_DATAB_driver ),
	.datac(\U6|HEX_7|WideOr5~0_DATAC_driver ),
	.datad(\U6|HEX_7|WideOr5~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_7|WideOr5~0 .lut_mask = 16'h98E0;
defparam \U6|HEX_7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_7|WideOr4~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [5]),
	.dataout(\U6|HEX_7|WideOr4~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr4~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [7]),
	.dataout(\U6|HEX_7|WideOr4~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr4~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [6]),
	.dataout(\U6|HEX_7|WideOr4~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr4~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [4]),
	.dataout(\U6|HEX_7|WideOr4~0_DATAD_driver ));

// Location: LCCOMB_X70_Y4_N0
cycloneive_lcell_comb \U6|HEX_7|WideOr4~0 (
// Equation(s):
// \U6|HEX_7|WideOr4~0_combout  = (\U3|reg_2|Q [7] & (\U3|reg_2|Q [6] & ((\U3|reg_2|Q [5]) # (!\U3|reg_2|Q [4])))) # (!\U3|reg_2|Q [7] & (\U3|reg_2|Q [5] & (!\U3|reg_2|Q [6] & !\U3|reg_2|Q [4])))

	.dataa(\U6|HEX_7|WideOr4~0_DATAA_driver ),
	.datab(\U6|HEX_7|WideOr4~0_DATAB_driver ),
	.datac(\U6|HEX_7|WideOr4~0_DATAC_driver ),
	.datad(\U6|HEX_7|WideOr4~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_7|WideOr4~0 .lut_mask = 16'h80C2;
defparam \U6|HEX_7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_7|WideOr3~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [5]),
	.dataout(\U6|HEX_7|WideOr3~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr3~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [7]),
	.dataout(\U6|HEX_7|WideOr3~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr3~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [6]),
	.dataout(\U6|HEX_7|WideOr3~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr3~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [4]),
	.dataout(\U6|HEX_7|WideOr3~0_DATAD_driver ));

// Location: LCCOMB_X70_Y4_N22
cycloneive_lcell_comb \U6|HEX_7|WideOr3~0 (
// Equation(s):
// \U6|HEX_7|WideOr3~0_combout  = (\U3|reg_2|Q [5] & ((\U3|reg_2|Q [6] & ((\U3|reg_2|Q [4]))) # (!\U3|reg_2|Q [6] & (\U3|reg_2|Q [7] & !\U3|reg_2|Q [4])))) # (!\U3|reg_2|Q [5] & (!\U3|reg_2|Q [7] & (\U3|reg_2|Q [6] $ (\U3|reg_2|Q [4]))))

	.dataa(\U6|HEX_7|WideOr3~0_DATAA_driver ),
	.datab(\U6|HEX_7|WideOr3~0_DATAB_driver ),
	.datac(\U6|HEX_7|WideOr3~0_DATAC_driver ),
	.datad(\U6|HEX_7|WideOr3~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_7|WideOr3~0 .lut_mask = 16'hA118;
defparam \U6|HEX_7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_7|WideOr2~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [5]),
	.dataout(\U6|HEX_7|WideOr2~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr2~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [7]),
	.dataout(\U6|HEX_7|WideOr2~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr2~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [6]),
	.dataout(\U6|HEX_7|WideOr2~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr2~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [4]),
	.dataout(\U6|HEX_7|WideOr2~0_DATAD_driver ));

// Location: LCCOMB_X70_Y4_N12
cycloneive_lcell_comb \U6|HEX_7|WideOr2~0 (
// Equation(s):
// \U6|HEX_7|WideOr2~0_combout  = (\U3|reg_2|Q [5] & (!\U3|reg_2|Q [7] & ((\U3|reg_2|Q [4])))) # (!\U3|reg_2|Q [5] & ((\U3|reg_2|Q [6] & (!\U3|reg_2|Q [7])) # (!\U3|reg_2|Q [6] & ((\U3|reg_2|Q [4])))))

	.dataa(\U6|HEX_7|WideOr2~0_DATAA_driver ),
	.datab(\U6|HEX_7|WideOr2~0_DATAB_driver ),
	.datac(\U6|HEX_7|WideOr2~0_DATAC_driver ),
	.datad(\U6|HEX_7|WideOr2~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_7|WideOr2~0 .lut_mask = 16'h3710;
defparam \U6|HEX_7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_7|WideOr1~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [5]),
	.dataout(\U6|HEX_7|WideOr1~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr1~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [7]),
	.dataout(\U6|HEX_7|WideOr1~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr1~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [6]),
	.dataout(\U6|HEX_7|WideOr1~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr1~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [4]),
	.dataout(\U6|HEX_7|WideOr1~0_DATAD_driver ));

// Location: LCCOMB_X70_Y4_N10
cycloneive_lcell_comb \U6|HEX_7|WideOr1~0 (
// Equation(s):
// \U6|HEX_7|WideOr1~0_combout  = (\U3|reg_2|Q [5] & (!\U3|reg_2|Q [7] & ((\U3|reg_2|Q [4]) # (!\U3|reg_2|Q [6])))) # (!\U3|reg_2|Q [5] & (\U3|reg_2|Q [4] & (\U3|reg_2|Q [7] $ (!\U3|reg_2|Q [6]))))

	.dataa(\U6|HEX_7|WideOr1~0_DATAA_driver ),
	.datab(\U6|HEX_7|WideOr1~0_DATAB_driver ),
	.datac(\U6|HEX_7|WideOr1~0_DATAC_driver ),
	.datad(\U6|HEX_7|WideOr1~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_7|WideOr1~0 .lut_mask = 16'h6302;
defparam \U6|HEX_7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire \U6|HEX_7|WideOr0~0_DATAA_routing_wire_inst  (
	.datain(\U3|reg_2|Q [5]),
	.dataout(\U6|HEX_7|WideOr0~0_DATAA_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr0~0_DATAB_routing_wire_inst  (
	.datain(\U3|reg_2|Q [7]),
	.dataout(\U6|HEX_7|WideOr0~0_DATAB_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr0~0_DATAC_routing_wire_inst  (
	.datain(\U3|reg_2|Q [6]),
	.dataout(\U6|HEX_7|WideOr0~0_DATAC_driver ));

cycloneive_routing_wire \U6|HEX_7|WideOr0~0_DATAD_routing_wire_inst  (
	.datain(\U3|reg_2|Q [4]),
	.dataout(\U6|HEX_7|WideOr0~0_DATAD_driver ));

// Location: LCCOMB_X70_Y4_N24
cycloneive_lcell_comb \U6|HEX_7|WideOr0~0 (
// Equation(s):
// \U6|HEX_7|WideOr0~0_combout  = (\U3|reg_2|Q [4] & ((\U3|reg_2|Q [7]) # (\U3|reg_2|Q [5] $ (\U3|reg_2|Q [6])))) # (!\U3|reg_2|Q [4] & ((\U3|reg_2|Q [5]) # (\U3|reg_2|Q [7] $ (\U3|reg_2|Q [6]))))

	.dataa(\U6|HEX_7|WideOr0~0_DATAA_driver ),
	.datab(\U6|HEX_7|WideOr0~0_DATAB_driver ),
	.datac(\U6|HEX_7|WideOr0~0_DATAC_driver ),
	.datad(\U6|HEX_7|WideOr0~0_DATAD_driver ),
	.cin(gnd),
	.combout(\U6|HEX_7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|HEX_7|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \U6|HEX_7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[7] = \HEX3[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX6[7] = \HEX6[7]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign HEX7[7] = \HEX7[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;

wire \~ALTERA_ASDO_DATA1~~ibuf_I_driver ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_I_driver ;
wire \~ALTERA_DATA0~~ibuf_I_driver ;

endmodule
