#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec  6 14:41:14 2022
# Process ID: 2772
# Current directory: C:/Users/ksp5368/Documents/CMPEN331/Project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9912 C:\Users\ksp5368\Documents\CMPEN331\Project_5\Project_5.xpr
# Log file: C:/Users/ksp5368/Documents/CMPEN331/Project_5/vivado.log
# Journal file: C:/Users/ksp5368/Documents/CMPEN331/Project_5\vivado.jou
# Running On: E5-CSE-136-26, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16888 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1235.848 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-2989] 'i' is not declared [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:134]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:135]
ERROR: [VRFC 10-8530] module 'RegFile' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:125]
INFO: [VRFC 10-311] analyzing module ImmExtender
ERROR: [VRFC 10-8530] module 'ImmExtender' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:151]
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
ERROR: [VRFC 10-8530] module 'IDEXEPipelineReg' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:159]
INFO: [VRFC 10-311] analyzing module ALUMux
ERROR: [VRFC 10-8530] module 'ALUMux' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:184]
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-8530] module 'ALU' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:198]
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
ERROR: [VRFC 10-8530] module 'EXEMEMPipelineReg' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:215]
INFO: [VRFC 10-311] analyzing module DataMemory
ERROR: [VRFC 10-8530] module 'DataMemory' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:235]
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
ERROR: [VRFC 10-8530] module 'MEMWBPipelineReg' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:270]
INFO: [VRFC 10-311] analyzing module WbMux
ERROR: [VRFC 10-8530] module 'WbMux' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:289]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-8885] declarations are not allowed in an unnamed block [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:134]
ERROR: [VRFC 10-8530] module 'RegFile' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:125]
INFO: [VRFC 10-311] analyzing module ImmExtender
ERROR: [VRFC 10-8530] module 'ImmExtender' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:152]
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
ERROR: [VRFC 10-8530] module 'IDEXEPipelineReg' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:160]
INFO: [VRFC 10-311] analyzing module ALUMux
ERROR: [VRFC 10-8530] module 'ALUMux' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:185]
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-8530] module 'ALU' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:199]
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
ERROR: [VRFC 10-8530] module 'EXEMEMPipelineReg' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:216]
INFO: [VRFC 10-311] analyzing module DataMemory
ERROR: [VRFC 10-8530] module 'DataMemory' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:236]
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
ERROR: [VRFC 10-8530] module 'MEMWBPipelineReg' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:271]
INFO: [VRFC 10-311] analyzing module WbMux
ERROR: [VRFC 10-8530] module 'WbMux' is ignored due to previous errors [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v:290]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.418 ; gain = 18.570
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEMPipelineReg
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWBPipelineReg
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'wdestReg' [C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.srcs/sources_1/new/Design.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExtender
Compiling module xil_defaultlib.IDEXEPipelineReg
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEMPipelineReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBPipelineReg
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ksp5368/Documents/CMPEN331/Project_5/Project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
