module register(input CLK, input we, input in, output reg data);



endmodule