// Seed: 1576698942
module module_0 #(
    parameter id_1 = 32'd11
) ();
  wire _id_1;
  ;
  logic id_2[id_1 : !  id_1];
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4,
    input uwire id_5,
    output tri id_6,
    output supply1 id_7,
    output tri id_8
    , id_15,
    output uwire id_9,
    input tri0 id_10,
    input supply0 id_11,
    input wand id_12,
    output wire id_13
);
  logic [-1 : ""] id_16 = 1 > -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [1 : 1] id_17;
  ;
  assign id_1 = id_15;
endmodule
