# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do VGA_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub/School/VGA/db {D:/GitHub/School/VGA/db/clkdiv_altpll.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module clkdiv_altpll
# 
# Top level modules:
# 	clkdiv_altpll
# vcom -93 -work work {D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity de0_vga_sync_generator
# -- Compiling architecture rtl of de0_vga_sync_generator
# vcom -93 -work work {D:/GitHub/School/VGA/clkdiv.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clkdiv
# -- Compiling architecture SYN of clkdiv
# 
# vcom -93 -work work {D:/GitHub/School/VGA/VGA/de0_vga_sync_generator_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity de0_vga_sync_generator_tb
# -- Compiling architecture de0_vga_sync_generator_tb_arch of de0_vga_sync_generator_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  de0_vga_sync_generator_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps de0_vga_sync_generator_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.de0_vga_sync_generator_tb(de0_vga_sync_generator_tb_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.de0_vga_sync_generator(rtl)
# ** Error: (vsim-3732) D:/GitHub/School/VGA/VGA/de0_vga_sync_generator_tb.vhd(31): No default binding for component at 'DUT1'.
# 
#  (Port 'vga_vcount' is not on the entity.)
# 
#         Region: /de0_vga_sync_generator_tb/DUT1
# ** Error: (vsim-3732) D:/GitHub/School/VGA/VGA/de0_vga_sync_generator_tb.vhd(31): No default binding for component at 'DUT1'.
# 
#  (Port 'vga_hcount' is not on the entity.)
# 
#         Region: /de0_vga_sync_generator_tb/DUT1
# ** Error: (vsim-3732) D:/GitHub/School/VGA/VGA/de0_vga_sync_generator_tb.vhd(31): No default binding for component at 'DUT1'.
# 
#  (Port 'rst_n' is not on the entity.)
# 
#         Region: /de0_vga_sync_generator_tb/DUT1
# Loading work.clkdiv(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./VGA_run_msim_rtl_vhdl.do PAUSED at line 14
