\hypertarget{group__USEQRAMRDDATAALIAS}{}\doxysection{Useq Ram Read Data Register (U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+AS) Register}
\label{group__USEQRAMRDDATAALIAS}\index{Useq Ram Read Data Register (USEQRAMRDDATAALIAS) Register@{Useq Ram Read Data Register (USEQRAMRDDATAALIAS) Register}}


Useq Ram Read Data Register (U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+AS) Register.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__LPSCTRL}{No description provided (\+L\+P\+S\+C\+T\+R\+L) Register}}
\begin{DoxyCompactList}\small\item\em No description provided (L\+P\+S\+C\+T\+RL) Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__PWM__CTRL__0}{No description provided (\+P\+W\+M\+\_\+\+C\+T\+R\+L\+\_\+0) Register}}
\begin{DoxyCompactList}\small\item\em No description provided (P\+W\+M\+\_\+\+C\+T\+R\+L\+\_\+0) Register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDDATAALIAS__s}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+s}}
\item 
struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDDATAALIAS__t}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+t}}
\item 
struct \mbox{\hyperlink{structADI__USEQ__REGS__MAP1__USEQRAMRDDATAALIAS__s}{A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+s}}
\item 
struct \mbox{\hyperlink{structADI__USEQ__REGS__MAP1__USEQRAMRDDATAALIAS__t}{A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__USEQRAMRDDATAALIAS_ga4fe802e6345927fd963c7040eabcd0d4}\label{group__USEQRAMRDDATAALIAS_ga4fe802e6345927fd963c7040eabcd0d4}} 
typedef struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDDATAALIAS__s}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+s}} {\bfseries A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+s}
\item 
\mbox{\Hypertarget{group__USEQRAMRDDATAALIAS_gaeb692a183ea430a5cf8a4597202dfefe}\label{group__USEQRAMRDDATAALIAS_gaeb692a183ea430a5cf8a4597202dfefe}} 
typedef struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDDATAALIAS__t}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+t}} {\bfseries A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+t}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Useq Ram Read Data Register (U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A\+A\+L\+I\+AS) Register. 

