#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 30 14:42:07 2018
# Process ID: 1140
# Current directory: C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1916 C:\Users\Misca\Documents\KES-AMS\KES\Lab2\A2_copy\A2.xpr
# Log file: C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/vivado.log
# Journal file: C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets kes_lab2_8bit_axi_0_s00_axi_user_8bit_vec] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells kes_lab2_8bit_axi_0]
delete_bd_objs [get_bd_ports s00_axi_user_8bit_vec]
save_bd_design
regenerate_bd_layout
validate_bd_design
create_peripheral xilinx.com user a2_axi_btn 1.0 -dir C:/Users/Misca/Documents/KES-AMS/KES/Lab2/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:a2_axi_btn:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:a2_axi_btn:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:a2_axi_btn:1.0]
set_property  ip_repo_paths  {C:/Users/Misca/Documents/KES-AMS/KES/Lab2/ip_repo/a2_axi_btn_1.0 C:/Users/Misca/Documents/KES-AMS/KES/Lab2/ip_repo/kes_lab2_8bit_axi_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_a2_axi_btn_v1_0 -directory C:/Users/Misca/Documents/KES-AMS/KES/Lab2/ip_repo c:/Users/Misca/Documents/KES-AMS/KES/Lab2/ip_repo/a2_axi_btn_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Misca/Documents/KES-AMS/KES/Lab2/ip_repo/a2_axi_btn_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:a2_axi_btn:1.0 a2_axi_btn_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins a2_axi_btn_0/S00_AXI]
regenerate_bd_layout
startgroup
create_bd_port -dir O -from 7 -to 0 s00_axi_led
connect_bd_net [get_bd_pins /a2_axi_btn_0/s00_axi_led] [get_bd_ports s00_axi_led]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir I -from 4 -to 0 s00_axi_btn
connect_bd_net [get_bd_pins /a2_axi_btn_0/s00_axi_btn] [get_bd_ports s00_axi_btn]
endgroup
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name a2_axi_btn_v1_0_project -directory C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.tmp/a2_axi_btn_v1_0_project c:/Users/Misca/Documents/KES-AMS/KES/Lab2/ip_repo/a2_axi_btn_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
current_project A2
current_project a2_axi_btn_v1_0_project
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Misca/Documents/KES-AMS/KES/Lab2/ip_repo/a2_axi_btn_1.0
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets s00_axi_btn_1] [get_bd_nets a2_axi_btn_0_s00_axi_led] [get_bd_cells a2_axi_btn_0]
regenerate_bd_layout
delete_bd_objs [get_bd_ports s00_axi_btn]
delete_bd_objs [get_bd_ports s00_axi_led]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:a2_axi_btn:1.0 a2_axi_btn_0
endgroup
regenerate_bd_layout
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins a2_axi_btn_0/S00_AXI]
regenerate_bd_layout
startgroup
create_bd_port -dir O -from 7 -to 0 s00_axi_led
connect_bd_net [get_bd_pins /a2_axi_btn_0/s00_axi_led] [get_bd_ports s00_axi_led]
endgroup
startgroup
create_bd_port -dir I -from 4 -to 0 s00_axi_btn
connect_bd_net [get_bd_pins /a2_axi_btn_0/s00_axi_btn] [get_bd_ports s00_axi_btn]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.runs/impl_1/design_1_wrapper.sysdef C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name a2_axi_btn_v1_0_project -directory C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.tmp/a2_axi_btn_v1_0_project c:/Users/Misca/Documents/KES-AMS/KES/Lab2/ip_repo/a2_axi_btn_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
close_project
file copy -force C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.runs/impl_1/design_1_wrapper.sysdef C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.sdk -hwspec C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.sdk/design_1_wrapper.hdf
file copy -force C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.runs/impl_1/design_1_wrapper.sysdef C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.sdk -hwspec C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name a2_axi_btn_v1_0_project -directory C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.tmp/a2_axi_btn_v1_0_project c:/Users/Misca/Documents/KES-AMS/KES/Lab2/ip_repo/a2_axi_btn_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
current_project A2
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
close_design
open_run synth_1 -name synth_1
set_property target_constrs_file C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/zedboard_master_XDC_RevC_D_v3.xdc [current_fileset -constrset]
open_run impl_1
open_bd_design {C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
set_property iostandard LVCMOS33 [get_ports [list {s00_axi_led[5]}]]
open_bd_design {C:/Users/Misca/Documents/KES-AMS/KES/Lab2/A2_copy/A2.srcs/sources_1/bd/design_1/design_1.bd}
