<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopLevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopLevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TopLevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TopLevel.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopLevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopLevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopLevel.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopLevel_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopLevel_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TopLevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopLevel_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1518530010" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1518530010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518537062" xil_pn:in_ck="-6879826491401999369" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1518537062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_TB.vhd"/>
      <outfile xil_pn:name="ALU_src_1_mux.vhd"/>
      <outfile xil_pn:name="ALU_src_2_mux.vhd"/>
      <outfile xil_pn:name="Components.vhd"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="DataHazardDetector.vhd"/>
      <outfile xil_pn:name="DataMemory.vhd"/>
      <outfile xil_pn:name="Debouncer.vhd"/>
      <outfile xil_pn:name="DigitController.vhd"/>
      <outfile xil_pn:name="InstructionDecoder.vhd"/>
      <outfile xil_pn:name="InstructionMemory.vhd"/>
      <outfile xil_pn:name="RegEX_MEM.vhd"/>
      <outfile xil_pn:name="RegID_EX.vhd"/>
      <outfile xil_pn:name="RegIF_ID.vhd"/>
      <outfile xil_pn:name="RegMEM_WB.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterN.vhd"/>
      <outfile xil_pn:name="SegmentDecoder.vhd"/>
      <outfile xil_pn:name="TopLevel.vhd"/>
      <outfile xil_pn:name="TopLevel_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1518532967" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7570070958750604298" xil_pn:start_ts="1518532967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518532967" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-815718339536100236" xil_pn:start_ts="1518532967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518530010" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1289570732368958409" xil_pn:start_ts="1518530010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518537062" xil_pn:in_ck="-6879826491401999369" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1518537062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_TB.vhd"/>
      <outfile xil_pn:name="ALU_src_1_mux.vhd"/>
      <outfile xil_pn:name="ALU_src_2_mux.vhd"/>
      <outfile xil_pn:name="Components.vhd"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="DataHazardDetector.vhd"/>
      <outfile xil_pn:name="DataMemory.vhd"/>
      <outfile xil_pn:name="Debouncer.vhd"/>
      <outfile xil_pn:name="DigitController.vhd"/>
      <outfile xil_pn:name="InstructionDecoder.vhd"/>
      <outfile xil_pn:name="InstructionMemory.vhd"/>
      <outfile xil_pn:name="RegEX_MEM.vhd"/>
      <outfile xil_pn:name="RegID_EX.vhd"/>
      <outfile xil_pn:name="RegIF_ID.vhd"/>
      <outfile xil_pn:name="RegMEM_WB.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterN.vhd"/>
      <outfile xil_pn:name="SegmentDecoder.vhd"/>
      <outfile xil_pn:name="TopLevel.vhd"/>
      <outfile xil_pn:name="TopLevel_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1518537071" xil_pn:in_ck="-6879826491401999369" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4945501183766057420" xil_pn:start_ts="1518537062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_TB_beh.prj"/>
      <outfile xil_pn:name="TopLevel_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1518537071" xil_pn:in_ck="-5370943075698079607" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3591188179188388615" xil_pn:start_ts="1518537071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1518530429" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1518530429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518530429" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5929874127379746136" xil_pn:start_ts="1518530429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518530429" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1289570732368958409" xil_pn:start_ts="1518530429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518530429" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1518530429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518530429" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3006032014746095574" xil_pn:start_ts="1518530429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518530429" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1518530429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518530429" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7207062553147708097" xil_pn:start_ts="1518530429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518537017" xil_pn:in_ck="-1374284229387819520" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1836194894221168112" xil_pn:start_ts="1518537000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel.lso"/>
      <outfile xil_pn:name="TopLevel.ngc"/>
      <outfile xil_pn:name="TopLevel.ngr"/>
      <outfile xil_pn:name="TopLevel.prj"/>
      <outfile xil_pn:name="TopLevel.stx"/>
      <outfile xil_pn:name="TopLevel.syr"/>
      <outfile xil_pn:name="TopLevel.xst"/>
      <outfile xil_pn:name="TopLevel_TB_beh.prj"/>
      <outfile xil_pn:name="TopLevel_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1518536928" xil_pn:in_ck="-3652724962798062698" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5298620030244199137" xil_pn:start_ts="1518536928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
