{
  "Top": "SgdLR",
  "RtlTop": "SgdLR",
  "RtlPrefix": "",
  "RtlSubPrefix": "SgdLR_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_address0",
          "name": "data_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce0",
          "name": "data_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_q0",
          "name": "data_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "label": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "label_r_address0",
          "name": "label_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "label_r_ce0",
          "name": "label_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "label_r_q0",
          "name": "label_r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "theta": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "port",
          "interface": "theta_address0",
          "name": "theta_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "theta_ce0",
          "name": "theta_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "theta_we0",
          "name": "theta_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "theta_d0",
          "name": "theta_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "readLabels": {
      "index": "3",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "readLabels",
          "name": "readLabels",
          "usage": "data",
          "direction": "in"
        }]
    },
    "writeOutput": {
      "index": "4",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "writeOutput",
          "name": "writeOutput",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top SgdLR -name SgdLR"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "SgdLR"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "13897127 ~ 13899895",
    "Latency": "13897126"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "SgdLR",
    "Version": "1.0",
    "DisplayName": "Sgdlr",
    "Revision": "2113869907",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_SgdLR_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sgd.cpp"],
    "Vhdl": [
      "impl\/vhdl\/SgdLR_compute.vhd",
      "impl\/vhdl\/SgdLR_compute_gradient_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/SgdLR_compute_lut_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/SgdLR_compute_Pipeline_DOT_DOT_INNER.vhd",
      "impl\/vhdl\/SgdLR_compute_Pipeline_GRAD_GRAD_INNER.vhd",
      "impl\/vhdl\/SgdLR_compute_Pipeline_UPDATE_UPDATE_INNER.vhd",
      "impl\/vhdl\/SgdLR_dataflow_in_loop_TRAINING_INST.vhd",
      "impl\/vhdl\/SgdLR_dataflow_in_loop_TRAINING_INST_training_instance_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/SgdLR_dataflow_in_loop_TRAINING_INST_training_instance_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/SgdLR_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/SgdLR_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/SgdLR_label_local_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/SgdLR_mul_32s_16s_44_1_1.vhd",
      "impl\/vhdl\/SgdLR_mul_32s_32s_51_1_1.vhd",
      "impl\/vhdl\/SgdLR_mul_mul_28s_16s_44_4_1.vhd",
      "impl\/vhdl\/SgdLR_READ_TRAINING_DATA_proc.vhd",
      "impl\/vhdl\/SgdLR_SgdLR_Pipeline_LABEL_CP.vhd",
      "impl\/vhdl\/SgdLR_SgdLR_Pipeline_STREAM_OUT.vhd",
      "impl\/vhdl\/SgdLR_theta_local_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/SgdLR.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/SgdLR_compute.v",
      "impl\/verilog\/SgdLR_compute_gradient_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/SgdLR_compute_lut_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/SgdLR_compute_lut_V_ROM_AUTO_1R.v",
      "impl\/verilog\/SgdLR_compute_Pipeline_DOT_DOT_INNER.v",
      "impl\/verilog\/SgdLR_compute_Pipeline_GRAD_GRAD_INNER.v",
      "impl\/verilog\/SgdLR_compute_Pipeline_UPDATE_UPDATE_INNER.v",
      "impl\/verilog\/SgdLR_dataflow_in_loop_TRAINING_INST.v",
      "impl\/verilog\/SgdLR_dataflow_in_loop_TRAINING_INST_training_instance_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/SgdLR_dataflow_in_loop_TRAINING_INST_training_instance_V_RAM_AUTO_1R1W_memcore.dat",
      "impl\/verilog\/SgdLR_dataflow_in_loop_TRAINING_INST_training_instance_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/SgdLR_dataflow_parent_loop_proc.v",
      "impl\/verilog\/SgdLR_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/SgdLR_label_local_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/SgdLR_label_local_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/SgdLR_mul_32s_16s_44_1_1.v",
      "impl\/verilog\/SgdLR_mul_32s_32s_51_1_1.v",
      "impl\/verilog\/SgdLR_mul_mul_28s_16s_44_4_1.v",
      "impl\/verilog\/SgdLR_READ_TRAINING_DATA_proc.v",
      "impl\/verilog\/SgdLR_SgdLR_Pipeline_LABEL_CP.v",
      "impl\/verilog\/SgdLR_SgdLR_Pipeline_STREAM_OUT.v",
      "impl\/verilog\/SgdLR_theta_local_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/SgdLR_theta_local_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/SgdLR.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/SgdLR.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "data_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "18",
      "portMap": {"data_address0": "DATA"},
      "ports": ["data_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "512",
      "portMap": {"data_q0": "DATA"},
      "ports": ["data_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "label_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"label_r_address0": "DATA"},
      "ports": ["label_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "label"
        }]
    },
    "label_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"label_r_q0": "DATA"},
      "ports": ["label_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "label"
        }]
    },
    "theta_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"theta_address0": "DATA"},
      "ports": ["theta_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "theta"
        }]
    },
    "theta_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "512",
      "portMap": {"theta_d0": "DATA"},
      "ports": ["theta_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "theta"
        }]
    },
    "readLabels": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"readLabels": "DATA"},
      "ports": ["readLabels"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "readLabels"
        }]
    },
    "writeOutput": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"writeOutput": "DATA"},
      "ports": ["writeOutput"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "writeOutput"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_address0": {
      "dir": "out",
      "width": "18"
    },
    "data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_q0": {
      "dir": "in",
      "width": "512"
    },
    "label_r_address0": {
      "dir": "out",
      "width": "11"
    },
    "label_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "label_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "theta_address0": {
      "dir": "out",
      "width": "6"
    },
    "theta_ce0": {
      "dir": "out",
      "width": "1"
    },
    "theta_we0": {
      "dir": "out",
      "width": "1"
    },
    "theta_d0": {
      "dir": "out",
      "width": "512"
    },
    "readLabels": {
      "dir": "in",
      "width": "1"
    },
    "writeOutput": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "SgdLR",
      "Instances": [
        {
          "ModuleName": "SgdLR_Pipeline_LABEL_CP",
          "InstanceName": "grp_SgdLR_Pipeline_LABEL_CP_fu_56"
        },
        {
          "ModuleName": "dataflow_parent_loop_proc",
          "InstanceName": "grp_dataflow_parent_loop_proc_fu_64",
          "Instances": [{
              "ModuleName": "dataflow_in_loop_TRAINING_INST",
              "InstanceName": "dataflow_in_loop_TRAINING_INST_U0",
              "Instances": [
                {
                  "ModuleName": "READ_TRAINING_DATA_proc",
                  "InstanceName": "READ_TRAINING_DATA_proc_U0"
                },
                {
                  "ModuleName": "compute",
                  "InstanceName": "compute_U0",
                  "Instances": [
                    {
                      "ModuleName": "compute_Pipeline_DOT_DOT_INNER",
                      "InstanceName": "grp_compute_Pipeline_DOT_DOT_INNER_fu_98"
                    },
                    {
                      "ModuleName": "compute_Pipeline_GRAD_GRAD_INNER",
                      "InstanceName": "grp_compute_Pipeline_GRAD_GRAD_INNER_fu_107"
                    },
                    {
                      "ModuleName": "compute_Pipeline_UPDATE_UPDATE_INNER",
                      "InstanceName": "grp_compute_Pipeline_UPDATE_UPDATE_INNER_fu_115"
                    }
                  ]
                }
              ]
            }]
        },
        {
          "ModuleName": "SgdLR_Pipeline_STREAM_OUT",
          "InstanceName": "grp_SgdLR_Pipeline_STREAM_OUT_fu_78"
        }
      ]
    },
    "Info": {
      "SgdLR_Pipeline_LABEL_CP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "READ_TRAINING_DATA_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_Pipeline_DOT_DOT_INNER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_Pipeline_GRAD_GRAD_INNER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_Pipeline_UPDATE_UPDATE_INNER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_TRAINING_INST": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SgdLR_Pipeline_STREAM_OUT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SgdLR": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "SgdLR_Pipeline_LABEL_CP": {
        "Latency": {
          "LatencyBest": "2252",
          "LatencyAvg": "2252",
          "LatencyWorst": "2252",
          "PipelineII": "2252",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.451"
        },
        "Loops": [{
            "Name": "LABEL_CP",
            "TripCount": "1125",
            "Latency": "2250",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "55",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "194",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "READ_TRAINING_DATA_proc": {
        "Latency": {
          "LatencyBest": "1121",
          "LatencyAvg": "1121",
          "LatencyWorst": "1121",
          "PipelineII": "1121",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.983"
        },
        "Loops": [{
            "Name": "READ_TRAINING_DATA",
            "TripCount": "32",
            "Latency": "1120",
            "PipelineII": "",
            "PipelineDepth": "35",
            "Loops": [{
                "Name": "READ_TRAINING_DATA_INNER",
                "TripCount": "32",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          }],
        "Area": {
          "FF": "545",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2289",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_Pipeline_DOT_DOT_INNER": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.637"
        },
        "Loops": [{
            "Name": "DOT_DOT_INNER",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "58",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "237",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_Pipeline_GRAD_GRAD_INNER": {
        "Latency": {
          "LatencyBest": "1029",
          "LatencyAvg": "1029",
          "LatencyWorst": "1029",
          "PipelineII": "1029",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.901"
        },
        "Loops": [{
            "Name": "GRAD_GRAD_INNER",
            "TripCount": "1024",
            "Latency": "1027",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "150",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "201",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_Pipeline_UPDATE_UPDATE_INNER": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.541"
        },
        "Loops": [{
            "Name": "UPDATE_UPDATE_INNER",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "36",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "247",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute": {
        "Latency": {
          "LatencyBest": "3087",
          "LatencyAvg": "3087",
          "LatencyWorst": "3087",
          "PipelineII": "3087",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.541"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "276",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1030",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_TRAINING_INST": {
        "Latency": {
          "LatencyBest": "4209",
          "LatencyAvg": "4209",
          "LatencyWorst": "4209",
          "PipelineII": "3088",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.541"
        },
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "823",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3349",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "13897123",
          "LatencyAvg": "13897123",
          "LatencyWorst": "13897123",
          "PipelineII": "13897123",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.541"
        },
        "Loops": [{
            "Name": "TRAINING_INST",
            "TripCount": "4500",
            "Latency": "13897122",
            "PipelineII": "",
            "PipelineDepth": "13897122"
          }],
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1035",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3412",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "SgdLR_Pipeline_STREAM_OUT": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "514",
          "PipelineII": "514",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.400"
        },
        "Loops": [{
            "Name": "STREAM_OUT",
            "TripCount": "64",
            "Latency": "512",
            "PipelineII": "8",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "480",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "378",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "SgdLR": {
        "Latency": {
          "LatencyBest": "13897126",
          "LatencyAvg": "13898511",
          "LatencyWorst": "13899894",
          "PipelineIIMin": "13897127",
          "PipelineIIMax": "13899895",
          "PipelineII": "13897127 ~ 13899895",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.541"
        },
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1581",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "4147",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-17 15:07:17 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
