
---------- Begin Simulation Statistics ----------
final_tick                                 3697150000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200799                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   378919                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.74                       # Real time elapsed on the host
host_tick_rate                               79108391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9384352                       # Number of instructions simulated
sim_ops                                      17708848                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003697                       # Number of seconds simulated
sim_ticks                                  3697150000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1770635                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             52921                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1768402                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             954429                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1770635                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           816206                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2020192                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  127245                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37511                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  10253477                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6739543                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             53061                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1759126                       # Number of branches committed
system.cpu.commit.bw_lim_events               2760887                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             764                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1491287                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9384352                       # Number of instructions committed
system.cpu.commit.committedOps               17708848                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8626770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.052779                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.629776                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2318956     26.88%     26.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1523688     17.66%     44.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       928105     10.76%     55.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1095134     12.69%     68.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2760887     32.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8626770                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     573386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               119176                       # Number of function calls committed.
system.cpu.commit.int_insts                  17244355                       # Number of committed integer instructions.
system.cpu.commit.loads                       2195121                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        70213      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13579653     76.68%     77.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          108350      0.61%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37486      0.21%     77.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          22853      0.13%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1232      0.01%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6216      0.04%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           91182      0.51%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           92126      0.52%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         186538      1.05%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1112      0.01%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2115943     11.95%     92.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1284617      7.25%     99.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        79178      0.45%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        32149      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          17708848                       # Class of committed instruction
system.cpu.commit.refs                        3511887                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9384352                       # Number of Instructions Simulated
system.cpu.committedOps                      17708848                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.984924                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.984924                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8744                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33133                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49842                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4706                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1292176                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               19624802                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2238477                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5269555                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  53176                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                179681                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2347655                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2047                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1346645                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           173                       # TLB misses on write requests
system.cpu.fetch.Branches                     2020192                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1497131                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6763432                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 17150                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10645737                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           957                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  106352                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.218567                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2215276                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1081674                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.151778                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9033065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.212334                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.879185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3379662     37.41%     37.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   595766      6.60%     44.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   243776      2.70%     46.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   354608      3.93%     50.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4459253     49.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9033065                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    959221                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   505367                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    952736800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    952736800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    952736800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    952736800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    952736800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    952736800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     29980000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     29980000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      2549200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      2549200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      2548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      2548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     39160400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     39236000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     36434400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     39022000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    372434000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    372091200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    372417600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    372160000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     7429532400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          209811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                65944                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1817120                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.010510                       # Inst execution rate
system.cpu.iew.exec_refs                      3693686                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1344345                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  834247                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2410520                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                981                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               528                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1383545                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19200064                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2349341                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             72673                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18582895                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3410                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8745                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  53176                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14979                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           181007                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          184                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       215397                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        66778                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            127                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        54970                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          10974                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22722107                       # num instructions consuming a value
system.cpu.iew.wb_count                      18544730                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.598566                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13600683                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.006381                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18558324                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 28337202                       # number of integer regfile reads
system.cpu.int_regfile_writes                15029393                       # number of integer regfile writes
system.cpu.ipc                               1.015306                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.015306                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             81737      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14291053     76.60%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               108386      0.58%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41514      0.22%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24230      0.13%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1260      0.01%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6849      0.04%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                94731      0.51%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                93818      0.50%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              187105      1.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2129      0.01%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2283586     12.24%     92.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1320648      7.08%     99.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           85064      0.46%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          33461      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18655571                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  589611                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1180425                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       586189                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             628512                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17984223                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           45191578                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17958541                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          20062883                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19198850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18655571                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1214                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1491205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             27799                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            450                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2315411                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9033065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.065254                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.538738                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2321436     25.70%     25.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1140047     12.62%     38.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1513234     16.75%     55.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1744336     19.31%     74.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2314012     25.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9033065                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.018373                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1497291                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           414                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            100706                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            34105                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2410520                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1383545                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7468578                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    693                       # number of misc regfile writes
system.cpu.numCycles                          9242876                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     70                       # Number of system calls
system.cpu.rename.BlockCycles                 1001723                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21303854                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               55                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 124805                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2348958                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15515                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5039                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              49984960                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               19476384                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            23560102                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5325879                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77261                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  53176                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                284137                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2256225                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            992393                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         30013005                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19192                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                897                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    446377                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            947                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     25066018                       # The number of ROB reads
system.cpu.rob.rob_writes                    38808077                       # The number of ROB writes
system.cpu.timesIdled                           23500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        49673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          480                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         100626                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              480                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          854                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            854                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              150                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24484                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12594                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1395                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8786                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1709                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12594                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        38787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        38787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14303                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14303    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14303                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12064594                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31056006                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               48512                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4613                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             55349                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1169                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2441                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2441                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          48512                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        98898                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        52676                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  151574                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2115392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1351232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3466624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11463                       # Total snoops (count)
system.l2bus.snoopTraffic                       89600                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              62411                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007883                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.088438                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    61919     99.21%     99.21% # Request fanout histogram
system.l2bus.snoop_fanout::1                      492      0.79%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                62411                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            21487185                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             44357207                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            39663198                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3697150000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1463152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1463152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1463152                       # number of overall hits
system.cpu.icache.overall_hits::total         1463152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        33977                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33977                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        33977                       # number of overall misses
system.cpu.icache.overall_misses::total         33977                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    493128799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    493128799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    493128799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    493128799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1497129                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1497129                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1497129                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1497129                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022695                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14513.606234                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14513.606234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14513.606234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14513.606234                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          925                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          925                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          925                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          925                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33052                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33052                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33052                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33052                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    434179999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    434179999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    434179999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    434179999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13136.270090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13136.270090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13136.270090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13136.270090                       # average overall mshr miss latency
system.cpu.icache.replacements                  32796                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1463152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1463152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        33977                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33977                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    493128799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    493128799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1497129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1497129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14513.606234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14513.606234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          925                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          925                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33052                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33052                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    434179999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    434179999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13136.270090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13136.270090                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.248222                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              840169                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32796                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.618033                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.248222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3027310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3027310                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3448321                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3448321                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3448321                       # number of overall hits
system.cpu.dcache.overall_hits::total         3448321                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        36061                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36061                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        36061                       # number of overall misses
system.cpu.dcache.overall_misses::total         36061                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1744928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1744928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1744928000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1744928000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3484382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3484382                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3484382                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3484382                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010349                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010349                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48388.231053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48388.231053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48388.231053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48388.231053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          156                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               735                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.612245                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           78                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1883                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3215                       # number of writebacks
system.cpu.dcache.writebacks::total              3215                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22899                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22899                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17901                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    611642800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    611642800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    611642800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    263455056                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    875097856                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005137                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46470.354050                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46470.354050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46470.354050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55592.963916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48885.417351                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16877                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2131750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2131750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1613678800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1613678800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2165321                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2165321                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48067.641715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48067.641715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22849                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22849                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    484272400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    484272400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45166.237642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45166.237642                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1316571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1316571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    131249200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    131249200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1319061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1319061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001888                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001888                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52710.522088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52710.522088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    127370400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    127370400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52200.983607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52200.983607                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4739                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4739                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    263455056                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    263455056                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55592.963916                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55592.963916                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.360981                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              739220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.800438                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   680.160799                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   330.200183                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.664220                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.322461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          349                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          571                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.340820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.659180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6986665                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6986665                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           31087                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5091                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1116                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               37294                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          31087                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5091                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1116                       # number of overall hits
system.l2cache.overall_hits::total              37294                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1963                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8068                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3623                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13654                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1963                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8068                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3623                       # number of overall misses
system.l2cache.overall_misses::total            13654                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133349200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    552747600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    251375535                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    937472335                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133349200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    552747600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    251375535                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    937472335                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        33050                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13159                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4739                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           50948                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        33050                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13159                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4739                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          50948                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.059395                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.613116                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.764507                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.267999                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.059395                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.613116                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.764507                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.267999                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67931.329598                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68511.105602                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69383.255589                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68659.172037                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67931.329598                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68511.105602                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69383.255589                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68659.172037                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1395                       # number of writebacks
system.l2cache.writebacks::total                 1395                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           34                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             42                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           34                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            42                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1963                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8060                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3589                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13612                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1963                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8060                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3589                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          691                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14303                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117645200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    488032400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    221347567                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    827025167                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117645200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    488032400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    221347567                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     41308496                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    868333663                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.059395                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.612509                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.757333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.267174                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.059395                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.612509                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.757333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.280737                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59931.329598                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60549.925558                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61673.883254                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60757.064869                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59931.329598                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60549.925558                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61673.883254                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59780.746744                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60709.897434                       # average overall mshr miss latency
system.l2cache.replacements                     10289                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3218                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3218                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3218                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3218                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          372                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          372                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          691                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          691                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     41308496                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     41308496                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59780.746744                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59780.746744                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          729                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              729                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1712                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1712                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    118299200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    118299200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2441                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2441                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.701352                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.701352                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        69100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        69100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1709                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1709                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    104575600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    104575600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.700123                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.700123                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61191.105910                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61191.105910                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        31087                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4362                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1116                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        36565                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1963                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6356                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3623                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11942                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133349200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434448400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    251375535                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    819173135                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        33050                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10718                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4739                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        48507                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.059395                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593021                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.764507                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.246191                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67931.329598                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68352.485840                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69383.255589                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68595.975130                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           39                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1963                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6351                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3589                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11903                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117645200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    383456800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    221347567                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    722449567                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.059395                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592555                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.757333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.245387                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59931.329598                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60377.389387                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61673.883254                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60694.746450                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3982.806470                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  28671                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10289                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.786568                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.062881                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   723.573630                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2061.344517                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   964.369794                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   199.455648                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008316                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.176654                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.503258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235442                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.048695                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.972365                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1204                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2892                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1202                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2834                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.293945                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.706055                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               819281                       # Number of tag accesses
system.l2cache.tags.data_accesses              819281                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3697150000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          515840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       229696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        44224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              915392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        89280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            89280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1963                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8060                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3589                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          691                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14303                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1395                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1395                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           33980769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          139523687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     62127855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     11961646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              247593958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      33980769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          33980769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24148330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24148330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24148330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          33980769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         139523687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     62127855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     11961646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             271742288                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6191778400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 534143                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                  1242403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.88                       # Real time elapsed on the host
host_tick_rate                              114023764                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11686024                       # Number of instructions simulated
sim_ops                                      27181450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002495                       # Number of seconds simulated
sim_ticks                                  2494628400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1078849                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14928                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1429463                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1063077                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1078849                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            15772                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1430533                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     153                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          247                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  10104820                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2956059                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             14928                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1246132                       # Number of branches committed
system.cpu.commit.bw_lim_events                657874                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          835469                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2301672                       # Number of instructions committed
system.cpu.commit.committedOps                9472602                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6015747                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.574634                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.015516                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        75824      1.26%      1.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4040271     67.16%     68.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       924499     15.37%     83.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       317279      5.27%     89.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       657874     10.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6015747                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                   8546573                       # Number of committed integer instructions.
system.cpu.commit.loads                         10646                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       915867      9.67%      9.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3922435     41.41%     51.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     51.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          4623117     48.81%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              41      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           10524      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            239      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9472602                       # Class of committed instruction
system.cpu.commit.refs                          10957                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2301672                       # Number of Instructions Simulated
system.cpu.committedOps                       9472602                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.709583                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.709583                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           19                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           22                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               3172194                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               10455426                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   427281                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1458663                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  14931                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1161688                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       10988                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         514                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     1430533                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1389                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6217786                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    64                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2654930                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   29862                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.229378                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1063230                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.425703                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6234757                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.750489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.902428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3194558     51.24%     51.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   257293      4.13%     55.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   105582      1.69%     57.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   263877      4.23%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2413447     38.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6234757                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       904                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      554                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    270854400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    270854000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    270854000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    270854000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    270854000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    270854000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    926310400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    926309600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        34000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1160000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1159200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1161600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1160800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3482559600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                15098                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1248422                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.541547                       # Inst execution rate
system.cpu.iew.exec_refs                        11496                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        514                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  206753                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 11169                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  732                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10308071                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 10982                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8380                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9613965                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    718                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14931                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   842                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               50                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          523                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          422                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2288                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12810                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  32955841                       # num instructions consuming a value
system.cpu.iew.wb_count                       9613826                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.242599                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7995049                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.541524                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9613868                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 28173912                       # number of integer regfile reads
system.cpu.int_regfile_writes                17617356                       # number of integer regfile writes
system.cpu.ipc                               0.369060                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.369060                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            915946      9.52%      9.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4062812     42.22%     51.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.00%     51.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               4631549     48.13%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  49      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  110      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   99      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  41      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 61      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                10777      0.11%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 482      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             268      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9622345                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     782                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1580                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          692                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1604                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8705617                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           25478204                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9613134                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11141940                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10308050                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9622345                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          835469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               337                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3185889                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6234757                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.543339                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.021739                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              269075      4.32%      4.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3888517     62.37%     66.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1129996     18.12%     84.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              314840      5.05%     89.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              632329     10.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6234757                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.542890                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1389                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                11                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                4                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                11169                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 732                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  700335                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          6236571                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  207856                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              20339162                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2517883                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1058147                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              42556877                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10406297                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            22389451                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1974517                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    123                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  14931                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2977856                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2050288                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1631                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         30826069                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1450                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                126                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   3713812                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     15665944                       # The number of ROB reads
system.cpu.rob.rob_writes                    20835163                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            396                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           45                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            91                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 46                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               42                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            46                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                46                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      46    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  46                       # Request fanout histogram
system.membus.reqLayer2.occupancy               41200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              97800                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 198                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           110                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               135                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            198                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          504                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     594                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    19520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                47                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                245                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.008163                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.090165                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      243     99.18%     99.18% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.82%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  245                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              201600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               245593                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2494628400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1354                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1354                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1354                       # number of overall hits
system.cpu.icache.overall_hits::total            1354                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           35                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             35                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           35                       # number of overall misses
system.cpu.icache.overall_misses::total            35                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1662400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1662400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1662400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1662400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1389                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025198                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47497.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47497.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47497.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47497.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1420000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1420000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021598                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021598                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021598                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021598                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1354                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1354                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           35                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            35                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1662400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1662400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47497.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47497.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1420000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1420000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              196351                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6545.033333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2808                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2808                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11032                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11032                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11032                       # number of overall hits
system.cpu.dcache.overall_hits::total           11032                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            215                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          215                       # number of overall misses
system.cpu.dcache.overall_misses::total           215                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5004400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5004400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5004400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5004400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019116                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019116                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019116                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019116                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23276.279070                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23276.279070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23276.279070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23276.279070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          107                       # number of writebacks
system.cpu.dcache.writebacks::total               107                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3004400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3004400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3004400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        56792                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3061192                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014404                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014404                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014404                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014937                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18545.679012                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18545.679012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18545.679012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9465.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18221.380952                       # average overall mshr miss latency
system.cpu.dcache.replacements                    168                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        10721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           10721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5004400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5004400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        10936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        10936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23276.279070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23276.279070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3004400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3004400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18545.679012                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18545.679012                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        56792                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        56792                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9465.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9465.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              378495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2252.946429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   695.759334                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   328.240666                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.679452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.320548                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          324                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          700                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          659                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.316406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22662                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22662                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             136                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 152                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            136                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                152                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            26                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                46                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           26                       # number of overall misses
system.l2cache.overall_misses::total               46                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1299600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1666800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2966400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1299600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1666800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2966400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          162                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             198                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          162                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            198                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.666667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.160494                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.232323                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.666667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.160494                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.232323                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64980                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64107.692308                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64486.956522                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64980                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64107.692308                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64486.956522                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           26                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           26                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1139600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1458800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2598400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1139600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1458800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2598400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.666667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.160494                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.232323                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.666667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.160494                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.232323                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56980                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56107.692308                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56486.956522                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56980                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56107.692308                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56486.956522                       # average overall mshr miss latency
system.l2cache.replacements                        47                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          107                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          107                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          107                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          107                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          136                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          152                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           26                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           46                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1299600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1666800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2966400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          198                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.666667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.160494                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.232323                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64980                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64107.692308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64486.956522                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           26                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           46                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1139600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1458800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2598400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.666667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.160494                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.232323                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56980                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56107.692308                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56486.956522                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    162                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   47                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.446809                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.000168                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   944.983765                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1919.009985                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   970.005929                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   219.000154                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010498                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.230709                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.468508                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236818                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.053467                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1192                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2904                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2904                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.291016                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 3215                       # Number of tag accesses
system.l2cache.tags.data_accesses                3215                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2494628400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               26                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   46                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             513102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             667033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1180136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        513102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            513102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           76965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 76965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           76965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            513102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            667033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1257101                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6224165200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               43828357                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413992                       # Number of bytes of host memory used
host_op_rate                                101895805                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.27                       # Real time elapsed on the host
host_tick_rate                              121199152                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11708709                       # Number of instructions simulated
sim_ops                                      27227183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000032                       # Number of seconds simulated
sim_ticks                                    32386800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8360                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1128                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8019                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2626                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8360                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5734                       # Number of indirect misses.
system.cpu.branchPred.lookups                    9124                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     416                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          935                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     29351                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19558                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1166                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4334                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7013                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           24795                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22685                       # Number of instructions committed
system.cpu.commit.committedOps                  45733                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        50493                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.905730                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.473883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        33889     67.12%     67.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4020      7.96%     75.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3052      6.04%     81.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2519      4.99%     86.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7013     13.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        50493                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3427                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  254                       # Number of function calls committed.
system.cpu.commit.int_insts                     44273                       # Number of committed integer instructions.
system.cpu.commit.loads                          7072                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          426      0.93%      0.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            32613     71.31%     72.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              14      0.03%     72.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              310      0.68%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            188      0.41%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            304      0.66%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             150      0.33%     74.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             245      0.54%     74.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             332      0.73%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            230      0.50%     76.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           158      0.35%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6014     13.15%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2967      6.49%     96.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1058      2.31%     98.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          724      1.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45733                       # Class of committed instruction
system.cpu.commit.refs                          10763                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22685                       # Number of Instructions Simulated
system.cpu.committedOps                         45733                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.569187                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.569187                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           92                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          180                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          339                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            37                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 24065                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  79350                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11685                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19010                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1176                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1712                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9240                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           107                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4651                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        9124                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4856                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         42521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   372                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          43223                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           239                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2352                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.112688                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              13665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3042                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.533835                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              57648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.540071                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.891461                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    33630     58.34%     58.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1194      2.07%     60.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1274      2.21%     62.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1160      2.01%     64.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20390     35.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                57648                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5116                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3188                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2957600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2957600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        76400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        76800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        67600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        67600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        67600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        68000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       176800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       174800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       174000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       173200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1438400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1438800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1439200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1437600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       24624000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1433                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5405                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.751874                       # Inst execution rate
system.cpu.iew.exec_refs                        13884                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4641                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15971                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10389                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                254                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                27                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5247                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               70517                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9243                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1622                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 60877                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     81                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1176                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   132                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              412                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3319                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1556                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1261                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            172                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     70568                       # num instructions consuming a value
system.cpu.iew.wb_count                         60050                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.598642                       # average fanout of values written-back
system.cpu.iew.wb_producers                     42245                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.741660                       # insts written-back per cycle
system.cpu.iew.wb_sent                          60385                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    88091                       # number of integer regfile reads
system.cpu.int_regfile_writes                   47091                       # number of integer regfile writes
system.cpu.ipc                               0.280176                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.280176                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               939      1.50%      1.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 44366     70.99%     72.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   16      0.03%     72.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   367      0.59%     73.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 353      0.56%     73.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 324      0.52%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  200      0.32%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  480      0.77%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  486      0.78%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 288      0.46%     76.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                293      0.47%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8084     12.94%     89.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3986      6.38%     96.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1500      2.40%     98.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            814      1.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  62496                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    4787                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                9617                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         4521                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               7831                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  56770                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             173538                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        55529                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             87491                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      70152                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     62496                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 365                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           24794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               512                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            192                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        32801                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         57648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.084097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.535876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               35135     60.95%     60.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4571      7.93%     68.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4497      7.80%     76.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4849      8.41%     85.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8596     14.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           57648                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.771870                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4897                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            75                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               194                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              160                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10389                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5247                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   25761                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    171                       # number of misc regfile writes
system.cpu.numCycles                            80967                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   17953                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 54478                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    548                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12827                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    348                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    60                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                193636                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  76265                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               89375                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19433                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1608                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1176                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3040                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    34921                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              7654                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           113369                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3219                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                196                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3470                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            211                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       114008                       # The number of ROB reads
system.cpu.rob.rob_writes                      148266                       # The number of ROB writes
system.cpu.timesIdled                             264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1749                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               32                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           952                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                477                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict              441                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           477                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        32704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        32704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               482                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     482    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 482                       # Request fanout histogram
system.membus.reqLayer2.occupancy              427260                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1042240                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 860                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           336                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1027                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 14                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                14                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            861                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1333                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1290                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2623                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        47168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    75584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               489                       # Total snoops (count)
system.l2bus.snoopTraffic                        1856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1364                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023460                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.151416                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1332     97.65%     97.65% # Request fanout histogram
system.l2bus.snoop_fanout::1                       32      2.35%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1364                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              516000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               969527                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              532800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        32386800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4304                       # number of overall hits
system.cpu.icache.overall_hits::total            4304                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          552                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            552                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          552                       # number of overall misses
system.cpu.icache.overall_misses::total           552                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24452400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24452400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24452400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24452400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4856                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.113674                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.113674                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.113674                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.113674                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44297.826087                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44297.826087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44297.826087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44297.826087                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19059600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19059600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19059600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19059600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.091639                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.091639                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.091639                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.091639                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42830.561798                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42830.561798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42830.561798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42830.561798                       # average overall mshr miss latency
system.cpu.icache.replacements                    444                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4304                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          552                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           552                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24452400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24452400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.113674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.113674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44297.826087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44297.826087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19059600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19059600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.091639                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.091639                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42830.561798                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42830.561798                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              465816                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            665.451429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10156                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10156                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11826                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11826                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11826                       # number of overall hits
system.cpu.dcache.overall_hits::total           11826                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          668                       # number of overall misses
system.cpu.dcache.overall_misses::total           668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27896400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27896400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27896400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27896400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12494                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12494                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12494                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053466                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053466                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053466                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053466                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41761.077844                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41761.077844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41761.077844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41761.077844                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.090909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                13                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          307                       # number of writebacks
system.cpu.dcache.writebacks::total               307                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          315                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          315                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           77                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          430                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12836800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12836800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12836800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      5170722                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18007522                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028254                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028254                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028254                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034417                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36364.872521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36364.872521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36364.872521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67152.233766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41877.958140                       # average overall mshr miss latency
system.cpu.dcache.replacements                    430                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8144                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8144                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27435600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27435600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.074335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41950.458716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41950.458716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12387200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12387200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.038531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36540.412979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36540.412979                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       460800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       460800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32914.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32914.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       449600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       449600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32114.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32114.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           77                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           77                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      5170722                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      5170722                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67152.233766                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 67152.233766                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2371963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1454                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1631.336314                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   717.143182                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   306.856818                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.700335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.299665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          287                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          737                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.280273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25418                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25418                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             190                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             192                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 392                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            190                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            192                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           10                       # number of overall hits
system.l2cache.overall_hits::total                392                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           255                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           161                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           67                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               483                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          255                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          161                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           67                       # number of overall misses
system.l2cache.overall_misses::total              483                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16926000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10785200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      5045938                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     32757138                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16926000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10785200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      5045938                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     32757138                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          445                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          353                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           77                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             875                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          445                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          353                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           77                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            875                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.573034                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.456091                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.870130                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.552000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.573034                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.456091                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.870130                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.552000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66376.470588                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66988.819876                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 75312.507463                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67820.161491                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66376.470588                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66988.819876                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 75312.507463                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67820.161491                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             29                       # number of writebacks
system.l2cache.writebacks::total                   29                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          161                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           67                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          483                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          161                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           67                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          483                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14894000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9497200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      4509938                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     28901138                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14894000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9497200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4509938                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     28901138                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.573034                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.456091                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.870130                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.552000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.573034                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.456091                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.870130                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.552000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58407.843137                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58988.819876                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67312.507463                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59836.724638                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58407.843137                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58988.819876                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67312.507463                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59836.724638                       # average overall mshr miss latency
system.l2cache.replacements                       489                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          307                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          307                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          307                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          307                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            9                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                9                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       357200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       357200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.357143                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.357143                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        71440                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        71440                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       317200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       317200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.357143                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        63440                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        63440                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          190                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          183                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          383                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          255                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          156                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           67                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          478                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16926000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10428000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      5045938                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     32399938                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          445                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          339                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           77                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          861                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.573034                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.460177                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.870130                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.555168                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66376.470588                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66846.153846                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 75312.507463                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67782.297071                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          255                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          156                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           67                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          478                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14894000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9180000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      4509938                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     28583938                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.573034                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.460177                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.870130                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.555168                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58407.843137                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58846.153846                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67312.507463                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59799.033473                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  74187                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4585                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                16.180371                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.949411                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   997.316872                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1896.768225                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   948.296527                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   210.668964                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010486                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.243486                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.463078                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231518                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.051433                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1118                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2978                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           48                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1049                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2558                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.272949                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.727051                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14481                       # Number of tag accesses
system.l2cache.tags.data_accesses               14481                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     32386800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1856                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              254                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              161                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           67                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  482                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            29                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  29                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          501932886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          318154310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    132399620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              952486816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     501932886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         501932886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        57307298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              57307298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        57307298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         501932886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         318154310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    132399620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1009794114                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
