module srflipflop(s,r,clk,q,qb);
input s,r,clk;
output reg q,qb;
always@(posedge clk)
begin
case({s,r})
2'd0:q=q;
2'd1:q=0;
2'd2:q=1;
2'd3:q=qb;
endcase
qb=~q;
end
endmodule
