// Seed: 1346485716
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [$realtime : -1] id_7, id_8;
endmodule
module module_1 #(
    parameter id_18 = 32'd50,
    parameter id_19 = 32'd55,
    parameter id_20 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14#(
        .id_15(1),
        .id_16(id_17[_id_18 : _id_19[~-1-_id_20]]),
        .id_21(1'b0),
        .id_22(-1),
        .id_23(id_24 == id_25[-1 :-1]),
        .id_26(1 <-> 1 ? 1 : -1)
    ),
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  output wire id_26;
  inout logic [7:0] id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  input wire _id_20;
  input logic [7:0] _id_19;
  inout wire _id_18;
  inout logic [7:0] id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_33,
      id_6,
      id_38,
      id_5
  );
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
