// Seed: 18427180
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    output wor  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = (1) ? id_5 : 1 == 1;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_5,
      id_1,
      id_7,
      id_7,
      id_2
  );
  assign id_8 = 1 == (1);
  wire id_9;
endmodule
