<stg><name>conv_2d_cl<array,array<ap_fixed,16u>,config7></name>


<trans_list>

<trans id="967" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:24  br label %.reset

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.reset:0  %indvar_flatten14 = phi i9 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 16u>, config7>.exit.i" ], [ 0, %"conv_2d_buffer_cl<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 16u>, config7>.exit" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 324, i64 324, i64 324)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:3  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="216" op_0_bw="216" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27">
<![CDATA[
.reset:4  %empty_150 = call { i27, i27, i27, i27, i27, i27, i27, i27 } @_ssdm_op_Read.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P(i27* %data_V_data_0_V, i27* %data_V_data_1_V, i27* %data_V_data_2_V, i27* %data_V_data_3_V, i27* %data_V_data_4_V, i27* %data_V_data_5_V, i27* %data_V_data_6_V, i27* %data_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="27" op_0_bw="216">
<![CDATA[
.reset:5  %tmp_data_0_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_150, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="27" op_0_bw="216">
<![CDATA[
.reset:6  %tmp_data_1_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_150, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="27" op_0_bw="216">
<![CDATA[
.reset:7  %tmp_data_2_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_150, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="27" op_0_bw="216">
<![CDATA[
.reset:8  %tmp_data_3_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_150, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="27" op_0_bw="216">
<![CDATA[
.reset:9  %tmp_data_4_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_150, 4

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="27" op_0_bw="216">
<![CDATA[
.reset:10  %tmp_data_5_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_150, 5

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="27" op_0_bw="216">
<![CDATA[
.reset:11  %tmp_data_6_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_150, 6

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="216">
<![CDATA[
.reset:12  %tmp_data_7_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_150, 7

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="27" op_0_bw="27">
<![CDATA[
.reset:13  %kernel_data_V_8_load = load i27* @kernel_data_V_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_8_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="27" op_0_bw="27">
<![CDATA[
.reset:14  %kernel_data_V_10_load = load i27* @kernel_data_V_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_10_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="27" op_0_bw="27">
<![CDATA[
.reset:15  %kernel_data_V_11_load = load i27* @kernel_data_V_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_11_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="27" op_0_bw="27">
<![CDATA[
.reset:16  %kernel_data_V_12_load = load i27* @kernel_data_V_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_12_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="27" op_0_bw="27">
<![CDATA[
.reset:17  %kernel_data_V_13_load = load i27* @kernel_data_V_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_13_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="27" op_0_bw="27">
<![CDATA[
.reset:18  %kernel_data_V_14_load = load i27* @kernel_data_V_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_14_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27">
<![CDATA[
.reset:19  %kernel_data_V_15_load = load i27* @kernel_data_V_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_15_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="27" op_0_bw="27">
<![CDATA[
.reset:20  %kernel_data_V_16_load = load i27* @kernel_data_V_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_16_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="27">
<![CDATA[
.reset:21  %kernel_data_V_18_load = load i27* @kernel_data_V_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_18_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="27">
<![CDATA[
.reset:22  %kernel_data_V_19_load = load i27* @kernel_data_V_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_19_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="27" op_0_bw="27">
<![CDATA[
.reset:23  %kernel_data_V_20_load = load i27* @kernel_data_V_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_20_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27">
<![CDATA[
.reset:24  %kernel_data_V_21_load = load i27* @kernel_data_V_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_21_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="27">
<![CDATA[
.reset:25  %kernel_data_V_22_load = load i27* @kernel_data_V_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_22_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="27">
<![CDATA[
.reset:26  %kernel_data_V_23_load = load i27* @kernel_data_V_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_23_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="27">
<![CDATA[
.reset:27  %kernel_data_V_34_load = load i27* @kernel_data_V_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_34_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="27" op_0_bw="27">
<![CDATA[
.reset:28  %kernel_data_V_35_load = load i27* @kernel_data_V_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_35_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="27" op_0_bw="27">
<![CDATA[
.reset:29  %kernel_data_V_37_load = load i27* @kernel_data_V_37, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_37_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="27" op_0_bw="27">
<![CDATA[
.reset:30  %kernel_data_V_38_load = load i27* @kernel_data_V_38, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_38_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="27" op_0_bw="27">
<![CDATA[
.reset:31  %kernel_data_V_39_load = load i27* @kernel_data_V_39, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_39_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="27" op_0_bw="27">
<![CDATA[
.reset:32  %kernel_data_V_40_load = load i27* @kernel_data_V_40, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_40_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="27">
<![CDATA[
.reset:33  %kernel_data_V_41_load = load i27* @kernel_data_V_41, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_41_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="27" op_0_bw="27">
<![CDATA[
.reset:34  %kernel_data_V_42_load = load i27* @kernel_data_V_42, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_42_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="27" op_0_bw="27">
<![CDATA[
.reset:35  %kernel_data_V_43_load = load i27* @kernel_data_V_43, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_43_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="27" op_0_bw="27">
<![CDATA[
.reset:36  %kernel_data_V_45_load = load i27* @kernel_data_V_45, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_45_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="27" op_0_bw="27">
<![CDATA[
.reset:37  %kernel_data_V_46_load = load i27* @kernel_data_V_46, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_46_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="27" op_0_bw="27">
<![CDATA[
.reset:38  %kernel_data_V_47_load = load i27* @kernel_data_V_47, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_47_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="27">
<![CDATA[
.reset:39  %kernel_data_V_56_load = load i27* @kernel_data_V_56, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_56_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="27" op_0_bw="27">
<![CDATA[
.reset:40  %kernel_data_V_57_load = load i27* @kernel_data_V_57, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_57_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="27" op_0_bw="27">
<![CDATA[
.reset:41  %kernel_data_V_58_load = load i27* @kernel_data_V_58, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_58_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="27" op_0_bw="27">
<![CDATA[
.reset:42  %kernel_data_V_60_load = load i27* @kernel_data_V_60, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_60_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="27" op_0_bw="27">
<![CDATA[
.reset:43  %kernel_data_V_62_load = load i27* @kernel_data_V_62, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_62_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="27">
<![CDATA[
.reset:44  %kernel_data_V_63_load = load i27* @kernel_data_V_63, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_63_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="27" op_0_bw="27">
<![CDATA[
.reset:45  %kernel_data_V_64_load = load i27* @kernel_data_V_64, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_64_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="27" op_0_bw="27">
<![CDATA[
.reset:46  %kernel_data_V_66_load = load i27* @kernel_data_V_66, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_66_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="27" op_0_bw="27">
<![CDATA[
.reset:47  %kernel_data_V_67_load = load i27* @kernel_data_V_67, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_67_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="27" op_0_bw="27">
<![CDATA[
.reset:48  %kernel_data_V_68_load = load i27* @kernel_data_V_68, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_68_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="27" op_0_bw="27">
<![CDATA[
.reset:49  %kernel_data_V_70_load = load i27* @kernel_data_V_70, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_70_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="27" op_0_bw="27">
<![CDATA[
.reset:50  %kernel_data_V_71_load = load i27* @kernel_data_V_71, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_71_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1674" op_0_bw="1674" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27" op_33_bw="27" op_34_bw="27" op_35_bw="27" op_36_bw="27" op_37_bw="27" op_38_bw="27" op_39_bw="27" op_40_bw="27" op_41_bw="27" op_42_bw="27" op_43_bw="27" op_44_bw="27" op_45_bw="27" op_46_bw="27" op_47_bw="27" op_48_bw="27" op_49_bw="27" op_50_bw="27" op_51_bw="27" op_52_bw="27" op_53_bw="27" op_54_bw="27" op_55_bw="27" op_56_bw="27" op_57_bw="27" op_58_bw="27" op_59_bw="27" op_60_bw="27" op_61_bw="27" op_62_bw="27" op_63_bw="27" op_64_bw="27" op_65_bw="27" op_66_bw="27" op_67_bw="27" op_68_bw="27" op_69_bw="27">
<![CDATA[
.reset:51  %call_ret = call fastcc { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } @"shift_line_buffer<array<ap_fixed,8u>,config7>"(i27 %tmp_data_0_V, i27 %tmp_data_1_V, i27 %tmp_data_2_V, i27 %tmp_data_3_V, i27 %tmp_data_4_V, i27 %tmp_data_5_V, i27 %tmp_data_6_V, i27 %tmp_data_7_V, i27 %kernel_data_V_8_load, i27 %kernel_data_V_10_load, i27 %kernel_data_V_11_load, i27 %kernel_data_V_12_load, i27 %kernel_data_V_13_load, i27 %kernel_data_V_14_load, i27 %kernel_data_V_15_load, i27 %kernel_data_V_16_load, i27 %kernel_data_V_18_load, i27 %kernel_data_V_19_load, i27 %kernel_data_V_20_load, i27 %kernel_data_V_21_load, i27 %kernel_data_V_22_load, i27 %kernel_data_V_23_load, i27 %kernel_data_V_34_load, i27 %kernel_data_V_35_load, i27 %kernel_data_V_37_load, i27 %kernel_data_V_38_load, i27 %kernel_data_V_39_load, i27 %kernel_data_V_40_load, i27 %kernel_data_V_41_load, i27 %kernel_data_V_42_load, i27 %kernel_data_V_43_load, i27 %kernel_data_V_45_load, i27 %kernel_data_V_46_load, i27 %kernel_data_V_47_load, i27 %kernel_data_V_56_load, i27 %kernel_data_V_57_load, i27 %kernel_data_V_58_load, i27 %kernel_data_V_60_load, i27 %kernel_data_V_62_load, i27 %kernel_data_V_63_load, i27 %kernel_data_V_64_load, i27 %kernel_data_V_66_load, i27 %kernel_data_V_67_load, i27 %kernel_data_V_68_load, i27 %kernel_data_V_70_load, i27 %kernel_data_V_71_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="27" op_0_bw="1674">
<![CDATA[
.reset:52  %kernel_data_V_55_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 21

]]></Node>
<StgValue><ssdm name="kernel_data_V_55_ret"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="27" op_0_bw="1674">
<![CDATA[
.reset:53  %kernel_data_V_54_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 20

]]></Node>
<StgValue><ssdm name="kernel_data_V_54_ret"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="27" op_0_bw="1674">
<![CDATA[
.reset:54  %kernel_data_V_53_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 19

]]></Node>
<StgValue><ssdm name="kernel_data_V_53_ret"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="27" op_0_bw="1674">
<![CDATA[
.reset:55  %kernel_data_V_52_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 18

]]></Node>
<StgValue><ssdm name="kernel_data_V_52_ret"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="27" op_0_bw="1674">
<![CDATA[
.reset:56  %kernel_data_V_51_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 17

]]></Node>
<StgValue><ssdm name="kernel_data_V_51_ret"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="27" op_0_bw="1674">
<![CDATA[
.reset:57  %kernel_data_V_50_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_50_ret"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="27" op_0_bw="1674">
<![CDATA[
.reset:58  %kernel_data_V_49_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="kernel_data_V_49_ret"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="1674">
<![CDATA[
.reset:59  %kernel_data_V_48_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="kernel_data_V_48_ret"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="27" op_0_bw="1674">
<![CDATA[
.reset:60  %kernel_data_V_31_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="kernel_data_V_31_ret"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="1674">
<![CDATA[
.reset:61  %kernel_data_V_30_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="kernel_data_V_30_ret"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="27" op_0_bw="1674">
<![CDATA[
.reset:62  %kernel_data_V_29_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="kernel_data_V_29_ret"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="27" op_0_bw="1674">
<![CDATA[
.reset:63  %kernel_data_V_28_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="kernel_data_V_28_ret"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="27" op_0_bw="1674">
<![CDATA[
.reset:64  %kernel_data_V_27_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="kernel_data_V_27_ret"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="27" op_0_bw="1674">
<![CDATA[
.reset:65  %kernel_data_V_26_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_26_ret"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="27" op_0_bw="1674">
<![CDATA[
.reset:66  %kernel_data_V_24_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_24_ret"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="27" op_0_bw="1674">
<![CDATA[
.reset:67  %kernel_data_V_7_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_ret"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="27" op_0_bw="1674">
<![CDATA[
.reset:68  %kernel_data_V_6_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_6_ret"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="27" op_0_bw="1674">
<![CDATA[
.reset:69  %kernel_data_V_5_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_ret"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="27" op_0_bw="1674">
<![CDATA[
.reset:70  %kernel_data_V_4_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_ret"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="1674">
<![CDATA[
.reset:71  %kernel_data_V_3324_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3324_ret"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="27" op_0_bw="1674">
<![CDATA[
.reset:72  %kernel_data_V_2323_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_2323_ret"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="27" op_0_bw="1674">
<![CDATA[
.reset:73  %kernel_data_V_0_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_0_ret"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="27" op_0_bw="1674">
<![CDATA[
.reset:74  %kernel_data_V_8_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 22

]]></Node>
<StgValue><ssdm name="kernel_data_V_8_ret"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:75  store i27 %kernel_data_V_8_ret, i27* @kernel_data_V_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="27" op_0_bw="1674">
<![CDATA[
.reset:76  %kernel_data_V_10_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 23

]]></Node>
<StgValue><ssdm name="kernel_data_V_10_ret"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:77  store i27 %kernel_data_V_10_ret, i27* @kernel_data_V_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="27" op_0_bw="1674">
<![CDATA[
.reset:78  %kernel_data_V_11_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 24

]]></Node>
<StgValue><ssdm name="kernel_data_V_11_ret"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:79  store i27 %kernel_data_V_11_ret, i27* @kernel_data_V_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="27" op_0_bw="1674">
<![CDATA[
.reset:80  %kernel_data_V_12_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 25

]]></Node>
<StgValue><ssdm name="kernel_data_V_12_ret"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:81  store i27 %kernel_data_V_12_ret, i27* @kernel_data_V_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="27" op_0_bw="1674">
<![CDATA[
.reset:82  %kernel_data_V_13_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 26

]]></Node>
<StgValue><ssdm name="kernel_data_V_13_ret"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:83  store i27 %kernel_data_V_13_ret, i27* @kernel_data_V_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="27" op_0_bw="1674">
<![CDATA[
.reset:84  %kernel_data_V_14_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 27

]]></Node>
<StgValue><ssdm name="kernel_data_V_14_ret"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:85  store i27 %kernel_data_V_14_ret, i27* @kernel_data_V_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="27" op_0_bw="1674">
<![CDATA[
.reset:86  %kernel_data_V_15_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 28

]]></Node>
<StgValue><ssdm name="kernel_data_V_15_ret"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:87  store i27 %kernel_data_V_15_ret, i27* @kernel_data_V_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="27" op_0_bw="1674">
<![CDATA[
.reset:88  %kernel_data_V_16_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 29

]]></Node>
<StgValue><ssdm name="kernel_data_V_16_ret"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:89  store i27 %kernel_data_V_16_ret, i27* @kernel_data_V_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="27" op_0_bw="1674">
<![CDATA[
.reset:90  %kernel_data_V_17_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 30

]]></Node>
<StgValue><ssdm name="kernel_data_V_17_ret"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="27" op_0_bw="1674">
<![CDATA[
.reset:91  %kernel_data_V_18_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 31

]]></Node>
<StgValue><ssdm name="kernel_data_V_18_ret"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:92  store i27 %kernel_data_V_18_ret, i27* @kernel_data_V_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="27" op_0_bw="1674">
<![CDATA[
.reset:93  %kernel_data_V_19_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 32

]]></Node>
<StgValue><ssdm name="kernel_data_V_19_ret"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:94  store i27 %kernel_data_V_19_ret, i27* @kernel_data_V_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="27" op_0_bw="1674">
<![CDATA[
.reset:95  %kernel_data_V_20_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 33

]]></Node>
<StgValue><ssdm name="kernel_data_V_20_ret"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:96  store i27 %kernel_data_V_20_ret, i27* @kernel_data_V_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="27" op_0_bw="1674">
<![CDATA[
.reset:97  %kernel_data_V_21_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 34

]]></Node>
<StgValue><ssdm name="kernel_data_V_21_ret"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:98  store i27 %kernel_data_V_21_ret, i27* @kernel_data_V_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="27" op_0_bw="1674">
<![CDATA[
.reset:99  %kernel_data_V_22_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 35

]]></Node>
<StgValue><ssdm name="kernel_data_V_22_ret"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:100  store i27 %kernel_data_V_22_ret, i27* @kernel_data_V_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="27" op_0_bw="1674">
<![CDATA[
.reset:101  %kernel_data_V_23_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 36

]]></Node>
<StgValue><ssdm name="kernel_data_V_23_ret"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:102  store i27 %kernel_data_V_23_ret, i27* @kernel_data_V_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="27" op_0_bw="1674">
<![CDATA[
.reset:103  %kernel_data_V_33_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 37

]]></Node>
<StgValue><ssdm name="kernel_data_V_33_ret"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="27" op_0_bw="1674">
<![CDATA[
.reset:104  %kernel_data_V_34_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 38

]]></Node>
<StgValue><ssdm name="kernel_data_V_34_ret"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:105  store i27 %kernel_data_V_34_ret, i27* @kernel_data_V_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="27" op_0_bw="1674">
<![CDATA[
.reset:106  %kernel_data_V_35_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 39

]]></Node>
<StgValue><ssdm name="kernel_data_V_35_ret"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:107  store i27 %kernel_data_V_35_ret, i27* @kernel_data_V_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="1674">
<![CDATA[
.reset:108  %kernel_data_V_37_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 40

]]></Node>
<StgValue><ssdm name="kernel_data_V_37_ret"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:109  store i27 %kernel_data_V_37_ret, i27* @kernel_data_V_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="27" op_0_bw="1674">
<![CDATA[
.reset:110  %kernel_data_V_38_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 41

]]></Node>
<StgValue><ssdm name="kernel_data_V_38_ret"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:111  store i27 %kernel_data_V_38_ret, i27* @kernel_data_V_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="27" op_0_bw="1674">
<![CDATA[
.reset:112  %kernel_data_V_39_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 42

]]></Node>
<StgValue><ssdm name="kernel_data_V_39_ret"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:113  store i27 %kernel_data_V_39_ret, i27* @kernel_data_V_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="27" op_0_bw="1674">
<![CDATA[
.reset:114  %kernel_data_V_40_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 43

]]></Node>
<StgValue><ssdm name="kernel_data_V_40_ret"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:115  store i27 %kernel_data_V_40_ret, i27* @kernel_data_V_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="27" op_0_bw="1674">
<![CDATA[
.reset:116  %kernel_data_V_41_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 44

]]></Node>
<StgValue><ssdm name="kernel_data_V_41_ret"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:117  store i27 %kernel_data_V_41_ret, i27* @kernel_data_V_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="27" op_0_bw="1674">
<![CDATA[
.reset:118  %kernel_data_V_42_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 45

]]></Node>
<StgValue><ssdm name="kernel_data_V_42_ret"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:119  store i27 %kernel_data_V_42_ret, i27* @kernel_data_V_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="27" op_0_bw="1674">
<![CDATA[
.reset:120  %kernel_data_V_43_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 46

]]></Node>
<StgValue><ssdm name="kernel_data_V_43_ret"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:121  store i27 %kernel_data_V_43_ret, i27* @kernel_data_V_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="27" op_0_bw="1674">
<![CDATA[
.reset:122  %kernel_data_V_45_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 47

]]></Node>
<StgValue><ssdm name="kernel_data_V_45_ret"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:123  store i27 %kernel_data_V_45_ret, i27* @kernel_data_V_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="27" op_0_bw="1674">
<![CDATA[
.reset:124  %kernel_data_V_46_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 48

]]></Node>
<StgValue><ssdm name="kernel_data_V_46_ret"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:125  store i27 %kernel_data_V_46_ret, i27* @kernel_data_V_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="27" op_0_bw="1674">
<![CDATA[
.reset:126  %kernel_data_V_47_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 49

]]></Node>
<StgValue><ssdm name="kernel_data_V_47_ret"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:127  store i27 %kernel_data_V_47_ret, i27* @kernel_data_V_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="27" op_0_bw="1674">
<![CDATA[
.reset:128  %kernel_data_V_56_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 50

]]></Node>
<StgValue><ssdm name="kernel_data_V_56_ret"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:129  store i27 %kernel_data_V_56_ret, i27* @kernel_data_V_56, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="27" op_0_bw="1674">
<![CDATA[
.reset:130  %kernel_data_V_57_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 51

]]></Node>
<StgValue><ssdm name="kernel_data_V_57_ret"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:131  store i27 %kernel_data_V_57_ret, i27* @kernel_data_V_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="27" op_0_bw="1674">
<![CDATA[
.reset:132  %kernel_data_V_58_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 52

]]></Node>
<StgValue><ssdm name="kernel_data_V_58_ret"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:133  store i27 %kernel_data_V_58_ret, i27* @kernel_data_V_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="27" op_0_bw="1674">
<![CDATA[
.reset:134  %kernel_data_V_60_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 53

]]></Node>
<StgValue><ssdm name="kernel_data_V_60_ret"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:135  store i27 %kernel_data_V_60_ret, i27* @kernel_data_V_60, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="27" op_0_bw="1674">
<![CDATA[
.reset:136  %kernel_data_V_62_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 54

]]></Node>
<StgValue><ssdm name="kernel_data_V_62_ret"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:137  store i27 %kernel_data_V_62_ret, i27* @kernel_data_V_62, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="27" op_0_bw="1674">
<![CDATA[
.reset:138  %kernel_data_V_63_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 55

]]></Node>
<StgValue><ssdm name="kernel_data_V_63_ret"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:139  store i27 %kernel_data_V_63_ret, i27* @kernel_data_V_63, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="27" op_0_bw="1674">
<![CDATA[
.reset:140  %kernel_data_V_64_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 56

]]></Node>
<StgValue><ssdm name="kernel_data_V_64_ret"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:141  store i27 %kernel_data_V_64_ret, i27* @kernel_data_V_64, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="27" op_0_bw="1674">
<![CDATA[
.reset:142  %kernel_data_V_66_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 57

]]></Node>
<StgValue><ssdm name="kernel_data_V_66_ret"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:143  store i27 %kernel_data_V_66_ret, i27* @kernel_data_V_66, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="27" op_0_bw="1674">
<![CDATA[
.reset:144  %kernel_data_V_67_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 58

]]></Node>
<StgValue><ssdm name="kernel_data_V_67_ret"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:145  store i27 %kernel_data_V_67_ret, i27* @kernel_data_V_67, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="27" op_0_bw="1674">
<![CDATA[
.reset:146  %kernel_data_V_68_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 59

]]></Node>
<StgValue><ssdm name="kernel_data_V_68_ret"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:147  store i27 %kernel_data_V_68_ret, i27* @kernel_data_V_68, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="27" op_0_bw="1674">
<![CDATA[
.reset:148  %kernel_data_V_70_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 60

]]></Node>
<StgValue><ssdm name="kernel_data_V_70_ret"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:149  store i27 %kernel_data_V_70_ret, i27* @kernel_data_V_70, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="27" op_0_bw="1674">
<![CDATA[
.reset:150  %kernel_data_V_71_ret = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 61

]]></Node>
<StgValue><ssdm name="kernel_data_V_71_ret"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
.reset:151  store i27 %kernel_data_V_71_ret, i27* @kernel_data_V_71, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
.reset:152  %sX_3_load = load i32* @sX_3, align 4

]]></Node>
<StgValue><ssdm name="sX_3_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:153  %icmp_ln272 = icmp eq i32 %sX_3_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
.reset:154  %sY_3_load = load i32* @sY_3, align 4

]]></Node>
<StgValue><ssdm name="sY_3_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:155  %icmp_ln272_4 = icmp eq i32 %sY_3_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln272_4"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
.reset:156  %pY_3_load = load i32* @pY_3, align 4

]]></Node>
<StgValue><ssdm name="pY_3_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:157  %tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:158  %icmp_ln272_5 = icmp sgt i31 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln272_5"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
.reset:159  %pX_3_load = load i32* @pX_3, align 4

]]></Node>
<StgValue><ssdm name="pX_3_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:160  %tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:161  %icmp_ln272_6 = icmp sgt i31 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln272_6"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:162  %and_ln272 = and i1 %icmp_ln272, %icmp_ln272_4

]]></Node>
<StgValue><ssdm name="and_ln272"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:163  %and_ln272_3 = and i1 %icmp_ln272_5, %icmp_ln272_6

]]></Node>
<StgValue><ssdm name="and_ln272_3"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:164  %and_ln272_4 = and i1 %and_ln272_3, %and_ln272

]]></Node>
<StgValue><ssdm name="and_ln272_4"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:165  %add_ln78 = add i9 %indvar_flatten14, 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:166  br i1 %and_ln272_4, label %_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0, label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:47  %sext_ln1118_307 = sext i27 %kernel_data_V_30_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_307"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:48  %sub_ln1118_194 = sub i28 0, %sext_ln1118_307

]]></Node>
<StgValue><ssdm name="sub_ln1118_194"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:49  %trunc_ln708_258 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_194, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_258"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:51  %sext_ln1118_309 = sext i27 %kernel_data_V_33_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_309"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:52  %sub_ln1118_195 = sub i28 0, %sext_ln1118_309

]]></Node>
<StgValue><ssdm name="sub_ln1118_195"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:53  %trunc_ln708_259 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_195, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_259"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:59  %sext_ln1118_313 = sext i27 %kernel_data_V_35_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_313"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:60  %sub_ln1118_197 = sub i28 0, %sext_ln1118_313

]]></Node>
<StgValue><ssdm name="sub_ln1118_197"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:61  %trunc_ln708_261 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_197, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_261"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:166  %trunc_ln708_281 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_43_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_281"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:167  %sext_ln708_140 = sext i22 %trunc_ln708_281 to i23

]]></Node>
<StgValue><ssdm name="sext_ln708_140"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:211  %trunc_ln708_291 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_57_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_291"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:212  %sext_ln1118_360 = sext i22 %trunc_ln708_291 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_360"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:217  %trunc_ln708_293 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_60_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_293"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:218  %sext_ln1118_363 = sext i22 %trunc_ln708_293 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_363"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:225  %trunc_ln708_295 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_64_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_295"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:226  %sext_ln703_189 = sext i22 %trunc_ln708_295 to i23

]]></Node>
<StgValue><ssdm name="sext_ln703_189"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:256  %add_ln703_457 = add i23 %sext_ln1118_360, %sext_ln708_140

]]></Node>
<StgValue><ssdm name="add_ln703_457"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:257  %sext_ln703_199 = sext i23 %add_ln703_457 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_199"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:258  %add_ln703_458 = add i23 %sext_ln703_189, %sext_ln1118_363

]]></Node>
<StgValue><ssdm name="add_ln703_458"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:259  %sext_ln703_200 = sext i23 %add_ln703_458 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_200"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:260  %add_ln703_459 = add i24 %sext_ln703_199, %sext_ln703_200

]]></Node>
<StgValue><ssdm name="add_ln703_459"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="31" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:334  %sext_ln1118_388 = sext i27 %kernel_data_V_28_ret to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_388"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:335  %shl_ln1118_152 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_28_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_152"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:336  %sext_ln1118_389 = sext i30 %shl_ln1118_152 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_389"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:337  %add_ln1118_27 = add i31 %sext_ln1118_388, %sext_ln1118_389

]]></Node>
<StgValue><ssdm name="add_ln1118_27"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:338  %trunc_ln708_311 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %add_ln1118_27, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_311"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:351  %sext_ln1118_395 = sext i27 %kernel_data_V_39_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_395"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:352  %sub_ln1118_218 = sub i28 0, %sext_ln1118_395

]]></Node>
<StgValue><ssdm name="sub_ln1118_218"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:353  %trunc_ln708_314 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_218, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_314"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:486  %sext_ln1118_421 = sext i27 %kernel_data_V_17_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_421"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:487  %sub_ln1118_233 = sub i28 0, %sext_ln1118_421

]]></Node>
<StgValue><ssdm name="sub_ln1118_233"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:488  %trunc_ln708_337 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_233, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_337"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:599  %shl_ln1118_181 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_8_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_181"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:600  %sext_ln1118_441 = sext i30 %shl_ln1118_181 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_441"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:601  %shl_ln1118_182 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_8_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_182"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="31" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:602  %sext_ln1118_442 = sext i28 %shl_ln1118_182 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_442"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:603  %add_ln1118_33 = add i31 %sext_ln1118_442, %sext_ln1118_441

]]></Node>
<StgValue><ssdm name="add_ln1118_33"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:604  %trunc_ln708_360 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %add_ln1118_33, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_360"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:608  %shl_ln1118_183 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_12_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_183"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:609  %sext_ln1118_443 = sext i30 %shl_ln1118_183 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_443"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:610  %shl_ln1118_184 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_12_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_184"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="31" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:611  %sext_ln1118_444 = sext i28 %shl_ln1118_184 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_444"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:612  %add_ln1118_34 = add i31 %sext_ln1118_444, %sext_ln1118_443

]]></Node>
<StgValue><ssdm name="add_ln1118_34"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:613  %trunc_ln708_362 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %add_ln1118_34, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_362"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:627  %trunc_ln708_365 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_24_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_365"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:633  %sext_ln1118_450 = sext i27 %kernel_data_V_29_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_450"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:634  %sub_ln1118_247 = sub i28 0, %sext_ln1118_450

]]></Node>
<StgValue><ssdm name="sub_ln1118_247"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:635  %trunc_ln708_367 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_247, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_367"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:682  %sext_ln1118_464 = sext i27 %kernel_data_V_57_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_464"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:683  %sub_ln1118_254 = sub i28 0, %sext_ln1118_464

]]></Node>
<StgValue><ssdm name="sub_ln1118_254"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:684  %trunc_ln708_379 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_254, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_379"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:0  %sext_ln708 = sext i27 %kernel_data_V_2323_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:1  %sext_ln708_49 = sext i27 %kernel_data_V_2323_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln708_49"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="25" op_0_bw="25" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:2  %trunc_ln = call i25 @_ssdm_op_PartSelect.i25.i27.i32.i32(i27 %kernel_data_V_2323_ret, i32 2, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:3  %sext_ln703 = sext i25 %trunc_ln to i26

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:4  %add_ln703 = add i26 %sext_ln703, -16384

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:5  %sext_ln703_30 = sext i26 %add_ln703 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:6  %sext_ln1118 = sext i27 %kernel_data_V_16_ret to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:7  %shl_ln = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_16_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:8  %sext_ln1118_290 = sext i30 %shl_ln to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_290"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:9  %sub_ln1118 = sub i31 %sext_ln1118_290, %sext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:10  %trunc_ln708_s = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:11  %sext_ln708_131 = sext i26 %trunc_ln708_s to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_131"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="23" op_0_bw="23" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:12  %trunc_ln708_252 = call i23 @_ssdm_op_PartSelect.i23.i27.i32.i32(i27 %kernel_data_V_18_ret, i32 4, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_252"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:13  %sext_ln1118_291 = sext i23 %trunc_ln708_252 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_291"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:14  %sext_ln1118_292 = sext i27 %kernel_data_V_19_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_292"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:15  %sext_ln1118_293 = sext i27 %kernel_data_V_19_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_293"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:16  %shl_ln1118_s = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_19_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:17  %shl_ln1118_118 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_19_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_118"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:18  %sext_ln1118_294 = sext i30 %shl_ln1118_118 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_294"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:19  %sub_ln1118_189 = sub i32 %shl_ln1118_s, %sext_ln1118_294

]]></Node>
<StgValue><ssdm name="sub_ln1118_189"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:20  %trunc_ln708_253 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_189, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_253"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="31" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:21  %sext_ln1118_295 = sext i27 %kernel_data_V_20_ret to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_295"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:22  %sext_ln1118_296 = sext i27 %kernel_data_V_20_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_296"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:23  %shl_ln1118_119 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_20_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_119"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:24  %sext_ln1118_297 = sext i30 %shl_ln1118_119 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_297"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:25  %add_ln1118 = add i31 %sext_ln1118_295, %sext_ln1118_297

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:26  %trunc_ln708_254 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %add_ln1118, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_254"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:27  %sext_ln708_132 = sext i26 %trunc_ln708_254 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_132"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:28  %sext_ln1118_298 = sext i27 %kernel_data_V_22_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_298"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:29  %shl_ln1118_120 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_22_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_120"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:30  %shl_ln1118_121 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_22_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_121"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:31  %sext_ln1118_299 = sext i29 %shl_ln1118_121 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_299"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:32  %sub_ln1118_190 = sub i32 %shl_ln1118_120, %sext_ln1118_299

]]></Node>
<StgValue><ssdm name="sub_ln1118_190"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:33  %trunc_ln708_255 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_190, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_255"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:34  %sext_ln1118_300 = sext i27 %kernel_data_V_26_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_300"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:35  %sext_ln1118_301 = sext i27 %kernel_data_V_26_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_301"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:36  %sub_ln1118_191 = sub i28 0, %sext_ln1118_301

]]></Node>
<StgValue><ssdm name="sub_ln1118_191"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:37  %trunc_ln708_256 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_191, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_256"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:38  %sext_ln1118_302 = sext i23 %trunc_ln708_256 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_302"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="31" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:39  %sext_ln1118_303 = sext i27 %kernel_data_V_27_ret to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_303"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:40  %sext_ln1118_304 = sext i27 %kernel_data_V_27_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_304"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:41  %shl_ln1118_122 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_27_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_122"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:42  %sext_ln1118_305 = sext i29 %shl_ln1118_122 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_305"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:43  %sub_ln1118_192 = sub i30 0, %sext_ln1118_305

]]></Node>
<StgValue><ssdm name="sub_ln1118_192"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:44  %sub_ln1118_193 = sub i30 %sub_ln1118_192, %sext_ln1118_304

]]></Node>
<StgValue><ssdm name="sub_ln1118_193"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:45  %trunc_ln708_257 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_193, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_257"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:46  %sext_ln1118_306 = sext i25 %trunc_ln708_257 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_306"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:50  %sext_ln1118_308 = sext i23 %trunc_ln708_258 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_308"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:54  %sext_ln1118_310 = sext i23 %trunc_ln708_259 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_310"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:55  %sext_ln1118_311 = sext i27 %kernel_data_V_34_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_311"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:56  %sub_ln1118_196 = sub i28 0, %sext_ln1118_311

]]></Node>
<StgValue><ssdm name="sub_ln1118_196"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:57  %trunc_ln708_260 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_196, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_260"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:58  %sext_ln1118_312 = sext i23 %trunc_ln708_260 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_312"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:62  %sext_ln1118_314 = sext i23 %trunc_ln708_261 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_314"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:63  %sext_ln1118_315 = sext i27 %kernel_data_V_38_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_315"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:64  %sext_ln1118_316 = sext i27 %kernel_data_V_38_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_316"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:65  %sub_ln1118_198 = sub i28 0, %sext_ln1118_316

]]></Node>
<StgValue><ssdm name="sub_ln1118_198"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:66  %trunc_ln708_262 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_198, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_262"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:67  %sext_ln1118_317 = sext i23 %trunc_ln708_262 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_317"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:68  %sext_ln1118_318 = sext i27 %kernel_data_V_40_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_318"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:69  %mul_ln1118 = mul i32 %sext_ln1118_318, -13

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:70  %trunc_ln708_263 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_263"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:71  %shl_ln1118_123 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_43_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_123"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:72  %sub_ln1118_199 = sub i32 0, %shl_ln1118_123

]]></Node>
<StgValue><ssdm name="sub_ln1118_199"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:73  %trunc_ln708_264 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_199, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_264"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:74  %trunc_ln708_265 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_45_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_265"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:75  %sext_ln1118_319 = sext i22 %trunc_ln708_265 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_319"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:76  %sext_ln1118_320 = sext i27 %kernel_data_V_46_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_320"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:77  %mul_ln1118_15 = mul i32 %sext_ln1118_320, -27

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:78  %trunc_ln708_266 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_15, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_266"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:79  %sext_ln1118_321 = sext i27 %kernel_data_V_48_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_321"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:80  %sext_ln1118_322 = sext i27 %kernel_data_V_48_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_322"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:81  %shl_ln1118_124 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_48_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_124"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:82  %sext_ln1118_323 = sext i29 %shl_ln1118_124 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_323"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:83  %add_ln1118_17 = add i30 %sext_ln1118_321, %sext_ln1118_323

]]></Node>
<StgValue><ssdm name="add_ln1118_17"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:84  %trunc_ln708_267 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %add_ln1118_17, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_267"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:85  %sext_ln1118_324 = sext i25 %trunc_ln708_267 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_324"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="31" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:86  %sext_ln1118_325 = sext i27 %kernel_data_V_64_ret to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_325"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:87  %sext_ln1118_326 = sext i27 %kernel_data_V_64_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_326"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:88  %shl_ln1118_125 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_64_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_125"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:89  %sext_ln1118_327 = sext i30 %shl_ln1118_125 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_327"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:90  %add_ln1118_18 = add i31 %sext_ln1118_325, %sext_ln1118_327

]]></Node>
<StgValue><ssdm name="add_ln1118_18"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:91  %trunc_ln708_268 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %add_ln1118_18, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_268"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:92  %sext_ln708_133 = sext i26 %trunc_ln708_268 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_133"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:93  %add_ln703_418 = add i27 %trunc_ln708_255, %trunc_ln708_253

]]></Node>
<StgValue><ssdm name="add_ln703_418"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:94  %add_ln703_419 = add i27 %trunc_ln708_264, %trunc_ln708_263

]]></Node>
<StgValue><ssdm name="add_ln703_419"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:95  %add_ln703_420 = add i27 %add_ln703_418, %add_ln703_419

]]></Node>
<StgValue><ssdm name="add_ln703_420"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:96  %add_ln703_421 = add i27 %sext_ln708_131, %trunc_ln708_266

]]></Node>
<StgValue><ssdm name="add_ln703_421"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:97  %add_ln703_422 = add i27 %sext_ln708_133, %sext_ln708_132

]]></Node>
<StgValue><ssdm name="add_ln703_422"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:98  %add_ln703_423 = add i27 %sext_ln703_30, %add_ln703_422

]]></Node>
<StgValue><ssdm name="add_ln703_423"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:101  %add_ln703_426 = add i26 %sext_ln1118_324, %sext_ln1118_306

]]></Node>
<StgValue><ssdm name="add_ln703_426"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:102  %sext_ln703_182 = sext i26 %add_ln703_426 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_182"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:103  %add_ln703_427 = add i24 %sext_ln1118_308, %sext_ln1118_302

]]></Node>
<StgValue><ssdm name="add_ln703_427"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:104  %sext_ln703_183 = sext i24 %add_ln703_427 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_183"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:105  %add_ln703_428 = add i25 %sext_ln1118_291, %sext_ln703_183

]]></Node>
<StgValue><ssdm name="add_ln703_428"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:106  %sext_ln703_184 = sext i25 %add_ln703_428 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_184"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:107  %add_ln703_429 = add i27 %sext_ln703_182, %sext_ln703_184

]]></Node>
<StgValue><ssdm name="add_ln703_429"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:108  %add_ln703_430 = add i24 %sext_ln1118_312, %sext_ln1118_310

]]></Node>
<StgValue><ssdm name="add_ln703_430"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="26" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:109  %sext_ln703_185 = sext i24 %add_ln703_430 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_185"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:110  %add_ln703_431 = add i24 %sext_ln1118_319, %sext_ln1118_317

]]></Node>
<StgValue><ssdm name="add_ln703_431"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:111  %sext_ln703_186 = sext i24 %add_ln703_431 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_186"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:112  %add_ln703_432 = add i25 %sext_ln1118_314, %sext_ln703_186

]]></Node>
<StgValue><ssdm name="add_ln703_432"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:113  %sext_ln703_187 = sext i25 %add_ln703_432 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_187"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:114  %add_ln703_433 = add i26 %sext_ln703_185, %sext_ln703_187

]]></Node>
<StgValue><ssdm name="add_ln703_433"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:118  %trunc_ln708_269 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_2323_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_269"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:119  %sext_ln703_31 = sext i22 %trunc_ln708_269 to i23

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:120  %add_ln703_436 = add i23 %sext_ln703_31, 61440

]]></Node>
<StgValue><ssdm name="add_ln703_436"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:121  %sext_ln1118_328 = sext i23 %add_ln703_436 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_328"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="31" op_0_bw="31" op_1_bw="27" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:122  %shl_ln1118_126 = call i31 @_ssdm_op_BitConcatenate.i31.i27.i4(i27 %kernel_data_V_6_ret, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_126"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:123  %sext_ln1118_329 = sext i31 %shl_ln1118_126 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_329"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:124  %shl_ln1118_127 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_6_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_127"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:125  %sext_ln1118_330 = sext i29 %shl_ln1118_127 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_330"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:126  %add_ln1118_19 = add i32 %sext_ln1118_330, %sext_ln1118_329

]]></Node>
<StgValue><ssdm name="add_ln1118_19"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:127  %trunc_ln708_270 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln1118_19, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_270"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:128  %sext_ln1118_331 = sext i27 %kernel_data_V_7_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_331"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:129  %sext_ln1118_332 = sext i27 %kernel_data_V_7_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_332"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:130  %sub_ln1118_200 = sub i28 0, %sext_ln1118_332

]]></Node>
<StgValue><ssdm name="sub_ln1118_200"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:131  %trunc_ln708_271 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_200, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_271"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:132  %sext_ln708_134 = sext i23 %trunc_ln708_271 to i24

]]></Node>
<StgValue><ssdm name="sext_ln708_134"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:133  %trunc_ln708_272 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_10_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_272"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:134  %sext_ln708_135 = sext i22 %trunc_ln708_272 to i24

]]></Node>
<StgValue><ssdm name="sext_ln708_135"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="23" op_0_bw="23" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:135  %trunc_ln708_273 = call i23 @_ssdm_op_PartSelect.i23.i27.i32.i32(i27 %kernel_data_V_11_ret, i32 4, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_273"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:136  %sext_ln1118_333 = sext i23 %trunc_ln708_273 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_333"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:137  %sext_ln1118_334 = sext i27 %kernel_data_V_14_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_334"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:138  %tmp = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_14_ret, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:139  %sext_ln1118_335 = sext i29 %tmp to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_335"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:140  %sub_ln1118_257 = sub i30 %sext_ln1118_334, %sext_ln1118_335

]]></Node>
<StgValue><ssdm name="sub_ln1118_257"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:141  %trunc_ln708_274 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_257, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_274"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:142  %sext_ln708_136 = sext i25 %trunc_ln708_274 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_136"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:143  %sext_ln1118_336 = sext i27 %kernel_data_V_15_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_336"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:144  %shl_ln1118_128 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_15_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_128"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:145  %sext_ln1118_337 = sext i29 %shl_ln1118_128 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_337"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:146  %add_ln1118_20 = add i30 %sext_ln1118_336, %sext_ln1118_337

]]></Node>
<StgValue><ssdm name="add_ln1118_20"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:147  %trunc_ln708_275 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %add_ln1118_20, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_275"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:148  %sext_ln1118_338 = sext i25 %trunc_ln708_275 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_338"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:149  %shl_ln1118_129 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_18_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_129"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="31" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:150  %sext_ln1118_339 = sext i28 %shl_ln1118_129 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_339"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="29" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:151  %sext_ln1118_340 = sext i28 %shl_ln1118_129 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_340"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:152  %sub_ln1118_201 = sub i29 0, %sext_ln1118_340

]]></Node>
<StgValue><ssdm name="sub_ln1118_201"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:153  %trunc_ln708_276 = call i24 @_ssdm_op_PartSelect.i24.i29.i32.i32(i29 %sub_ln1118_201, i32 5, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln708_276"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:154  %sext_ln1118_341 = sext i24 %trunc_ln708_276 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_341"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:155  %sext_ln1118_342 = sext i27 %kernel_data_V_31_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_342"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:156  %shl_ln1118_130 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_31_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_130"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:157  %sub_ln1118_202 = sub i32 0, %shl_ln1118_130

]]></Node>
<StgValue><ssdm name="sub_ln1118_202"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:158  %trunc_ln708_277 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_202, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_277"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:159  %trunc_ln708_278 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_34_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_278"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:160  %sext_ln708_137 = sext i22 %trunc_ln708_278 to i24

]]></Node>
<StgValue><ssdm name="sext_ln708_137"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:161  %trunc_ln708_279 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_40_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_279"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:162  %sext_ln708_138 = sext i22 %trunc_ln708_279 to i23

]]></Node>
<StgValue><ssdm name="sext_ln708_138"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:163  %sext_ln708_56 = sext i27 %kernel_data_V_41_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln708_56"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:164  %trunc_ln708_280 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_41_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_280"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:165  %sext_ln708_139 = sext i22 %trunc_ln708_280 to i23

]]></Node>
<StgValue><ssdm name="sext_ln708_139"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:168  %trunc_ln708_282 = call i24 @_ssdm_op_PartSelect.i24.i27.i32.i32(i27 %kernel_data_V_46_ret, i32 3, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_282"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:169  %sext_ln1118_343 = sext i24 %trunc_ln708_282 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_343"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:170  %sext_ln1118_344 = sext i27 %kernel_data_V_47_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_344"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:171  %shl_ln1118_131 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_47_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_131"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:172  %sext_ln1118_345 = sext i29 %shl_ln1118_131 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_345"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:173  %sub_ln1118_203 = sub i30 %sext_ln1118_345, %sext_ln1118_344

]]></Node>
<StgValue><ssdm name="sub_ln1118_203"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:174  %trunc_ln708_283 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_203, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_283"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:175  %sext_ln1118_346 = sext i25 %trunc_ln708_283 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_346"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:176  %shl_ln1118_132 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_48_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_132"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:177  %sub_ln1118_204 = sub i32 %shl_ln1118_132, %sext_ln1118_322

]]></Node>
<StgValue><ssdm name="sub_ln1118_204"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:178  %trunc_ln708_284 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_204, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_284"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:179  %sext_ln1118_347 = sext i27 %kernel_data_V_49_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_347"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:180  %shl_ln1118_133 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_49_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_133"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:181  %sub_ln1118_205 = sub i32 %shl_ln1118_133, %sext_ln1118_347

]]></Node>
<StgValue><ssdm name="sub_ln1118_205"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:182  %trunc_ln708_285 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_205, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_285"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:183  %sext_ln1118_348 = sext i27 %kernel_data_V_50_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_348"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:184  %shl_ln1118_134 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_50_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_134"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:185  %shl_ln1118_135 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_50_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_135"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:186  %sext_ln1118_349 = sext i29 %shl_ln1118_135 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_349"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:187  %sub_ln1118_206 = sub i32 %shl_ln1118_134, %sext_ln1118_349

]]></Node>
<StgValue><ssdm name="sub_ln1118_206"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:188  %trunc_ln708_286 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_206, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_286"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:189  %sext_ln1118_350 = sext i27 %kernel_data_V_51_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_350"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:190  %sext_ln1118_351 = sext i27 %kernel_data_V_51_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_351"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:191  %shl_ln1118_136 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_51_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_136"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:192  %sext_ln1118_352 = sext i29 %shl_ln1118_136 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_352"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:193  %add_ln1118_21 = add i30 %sext_ln1118_350, %sext_ln1118_352

]]></Node>
<StgValue><ssdm name="add_ln1118_21"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:194  %trunc_ln708_287 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %add_ln1118_21, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_287"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:195  %sext_ln1118_353 = sext i25 %trunc_ln708_287 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_353"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="31" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:196  %sext_ln1118_354 = sext i27 %kernel_data_V_52_ret to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_354"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:197  %shl_ln1118_137 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_52_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_137"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:198  %sext_ln1118_355 = sext i30 %shl_ln1118_137 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_355"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:199  %add_ln1118_22 = add i31 %sext_ln1118_354, %sext_ln1118_355

]]></Node>
<StgValue><ssdm name="add_ln1118_22"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:200  %trunc_ln708_288 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %add_ln1118_22, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_288"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:201  %sext_ln708_141 = sext i26 %trunc_ln708_288 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_141"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:202  %sext_ln1118_356 = sext i27 %kernel_data_V_54_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_356"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:203  %shl_ln1118_138 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_54_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_138"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:204  %sext_ln1118_357 = sext i29 %shl_ln1118_138 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_357"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:205  %add_ln1118_23 = add i30 %sext_ln1118_356, %sext_ln1118_357

]]></Node>
<StgValue><ssdm name="add_ln1118_23"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:206  %trunc_ln708_289 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %add_ln1118_23, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_289"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:207  %sext_ln1118_358 = sext i25 %trunc_ln708_289 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_358"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:208  %sext_ln1118_359 = sext i27 %kernel_data_V_56_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_359"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:209  %mul_ln1118_16 = mul i32 %sext_ln1118_359, 26

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:210  %trunc_ln708_290 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_16, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_290"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:213  %sext_ln1118_361 = sext i27 %kernel_data_V_58_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_361"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:214  %sext_ln1118_362 = sext i27 %kernel_data_V_58_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_362"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:215  %mul_ln1118_17 = mul i32 %sext_ln1118_361, 11

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:216  %trunc_ln708_292 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_17, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_292"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:219  %sext_ln1118_364 = sext i27 %kernel_data_V_62_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_364"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:220  %shl_ln1118_139 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_62_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_139"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:221  %sext_ln1118_365 = sext i29 %shl_ln1118_139 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_365"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:222  %sub_ln1118_207 = sub i30 %sext_ln1118_365, %sext_ln1118_364

]]></Node>
<StgValue><ssdm name="sub_ln1118_207"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:223  %trunc_ln708_294 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_207, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_294"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:224  %sext_ln708_142 = sext i25 %trunc_ln708_294 to i26

]]></Node>
<StgValue><ssdm name="sext_ln708_142"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:227  %add_ln703_437 = add i27 %trunc_ln708_284, %trunc_ln708_277

]]></Node>
<StgValue><ssdm name="add_ln703_437"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:228  %add_ln703_438 = add i27 %trunc_ln708_270, %add_ln703_437

]]></Node>
<StgValue><ssdm name="add_ln703_438"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:229  %add_ln703_439 = add i27 %trunc_ln708_290, %trunc_ln708_286

]]></Node>
<StgValue><ssdm name="add_ln703_439"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:232  %add_ln703_442 = add i27 %sext_ln708_136, %sext_ln708_141

]]></Node>
<StgValue><ssdm name="add_ln703_442"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:233  %add_ln703_443 = add i27 %trunc_ln708_292, %add_ln703_442

]]></Node>
<StgValue><ssdm name="add_ln703_443"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:234  %add_ln703_444 = add i26 %sext_ln1118_346, %sext_ln1118_338

]]></Node>
<StgValue><ssdm name="add_ln703_444"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:235  %sext_ln703_190 = sext i26 %add_ln703_444 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_190"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:236  %add_ln703_445 = add i26 %sext_ln1118_358, %sext_ln1118_353

]]></Node>
<StgValue><ssdm name="add_ln703_445"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:237  %sext_ln703_191 = sext i26 %add_ln703_445 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_191"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:238  %add_ln703_446 = add i27 %sext_ln703_190, %sext_ln703_191

]]></Node>
<StgValue><ssdm name="add_ln703_446"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:241  %add_ln703_449 = add i25 %sext_ln1118_343, %sext_ln1118_341

]]></Node>
<StgValue><ssdm name="add_ln703_449"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:242  %sext_ln703_192 = sext i25 %add_ln703_449 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_192"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:243  %add_ln703_450 = add i26 %sext_ln708_142, %sext_ln703_192

]]></Node>
<StgValue><ssdm name="add_ln703_450"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:244  %sext_ln703_193 = sext i26 %add_ln703_450 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_193"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:245  %add_ln703_451 = add i24 %sext_ln708_134, %sext_ln1118_328

]]></Node>
<StgValue><ssdm name="add_ln703_451"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:246  %sext_ln703_194 = sext i24 %add_ln703_451 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_194"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:247  %add_ln703_452 = add i24 %sext_ln708_135, %sext_ln1118_333

]]></Node>
<StgValue><ssdm name="add_ln703_452"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:248  %sext_ln703_195 = sext i24 %add_ln703_452 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_195"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:249  %add_ln703_453 = add i25 %sext_ln703_194, %sext_ln703_195

]]></Node>
<StgValue><ssdm name="add_ln703_453"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:250  %sext_ln703_196 = sext i25 %add_ln703_453 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_196"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:251  %add_ln703_454 = add i27 %sext_ln703_193, %sext_ln703_196

]]></Node>
<StgValue><ssdm name="add_ln703_454"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:252  %add_ln703_455 = add i23 %sext_ln708_139, %sext_ln708_138

]]></Node>
<StgValue><ssdm name="add_ln703_455"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:253  %sext_ln703_197 = sext i23 %add_ln703_455 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_197"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:254  %add_ln703_456 = add i24 %sext_ln708_137, %sext_ln703_197

]]></Node>
<StgValue><ssdm name="add_ln703_456"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:255  %sext_ln703_198 = sext i24 %add_ln703_456 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_198"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:261  %sext_ln703_201 = sext i24 %add_ln703_459 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_201"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:262  %add_ln703_460 = add i25 %sext_ln703_198, %sext_ln703_201

]]></Node>
<StgValue><ssdm name="add_ln703_460"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:266  %shl_ln1118_140 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_2323_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_140"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:267  %sext_ln1118_366 = sext i30 %shl_ln1118_140 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_366"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:268  %shl_ln1118_141 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_2323_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_141"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="31" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:269  %sext_ln1118_367 = sext i28 %shl_ln1118_141 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_367"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:270  %add_ln1118_24 = add i31 %sext_ln1118_367, %sext_ln1118_366

]]></Node>
<StgValue><ssdm name="add_ln1118_24"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:271  %trunc_ln708_296 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %add_ln1118_24, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_296"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:272  %sext_ln708_143 = sext i26 %trunc_ln708_296 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_143"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:273  %shl_ln1118_142 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_3324_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_142"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:274  %sext_ln1118_368 = sext i29 %shl_ln1118_142 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_368"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:275  %sext_ln1118_369 = sext i29 %shl_ln1118_142 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_369"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:276  %sub_ln1118_208 = sub i30 0, %sext_ln1118_369

]]></Node>
<StgValue><ssdm name="sub_ln1118_208"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:277  %trunc_ln708_297 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_208, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_297"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:278  %sext_ln1118_370 = sext i25 %trunc_ln708_297 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_370"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:279  %sext_ln1118_371 = sext i27 %kernel_data_V_4_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_371"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:280  %shl_ln1118_143 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_4_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_143"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:281  %sext_ln1118_372 = sext i30 %shl_ln1118_143 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_372"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:282  %sext_ln1118_373 = sext i30 %shl_ln1118_143 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_373"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:283  %shl_ln1118_144 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_4_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_144"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="31" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:284  %sext_ln1118_374 = sext i28 %shl_ln1118_144 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_374"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:285  %sub_ln1118_209 = sub i31 %sext_ln1118_373, %sext_ln1118_374

]]></Node>
<StgValue><ssdm name="sub_ln1118_209"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:286  %trunc_ln708_298 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_209, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_298"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:287  %sext_ln708_144 = sext i26 %trunc_ln708_298 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_144"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:288  %sext_ln1118_375 = sext i27 %kernel_data_V_5_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_375"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:289  %sext_ln1118_376 = sext i27 %kernel_data_V_5_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_376"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:290  %shl_ln1118_145 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_5_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_145"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:291  %sext_ln1118_377 = sext i29 %shl_ln1118_145 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_377"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:292  %sub_ln1118_210 = sub i30 %sext_ln1118_377, %sext_ln1118_376

]]></Node>
<StgValue><ssdm name="sub_ln1118_210"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:293  %trunc_ln708_299 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_210, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_299"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:294  %sext_ln1118_378 = sext i25 %trunc_ln708_299 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_378"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:295  %mul_ln1118_18 = mul i32 %sext_ln1118_331, -19

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:296  %trunc_ln708_300 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_18, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_300"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:297  %sext_ln1118_379 = sext i27 %kernel_data_V_13_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_379"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:298  %sub_ln1118_211 = sub i28 0, %sext_ln1118_379

]]></Node>
<StgValue><ssdm name="sub_ln1118_211"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:299  %trunc_ln708_301 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_211, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_301"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:300  %sext_ln708_145 = sext i23 %trunc_ln708_301 to i24

]]></Node>
<StgValue><ssdm name="sext_ln708_145"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:301  %trunc_ln708_302 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_15_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_302"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:302  %sext_ln1118_380 = sext i22 %trunc_ln708_302 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_380"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:303  %shl_ln1118_146 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_18_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_146"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:304  %sext_ln1118_381 = sext i30 %shl_ln1118_146 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_381"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:305  %add_ln1118_25 = add i31 %sext_ln1118_339, %sext_ln1118_381

]]></Node>
<StgValue><ssdm name="add_ln1118_25"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:306  %trunc_ln708_303 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %add_ln1118_25, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_303"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:307  %sext_ln708_146 = sext i26 %trunc_ln708_303 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_146"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:308  %mul_ln1118_19 = mul i32 %sext_ln1118_293, 13

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:309  %trunc_ln708_304 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_19, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_304"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:310  %mul_ln1118_20 = mul i32 %sext_ln1118_296, 22

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:311  %trunc_ln708_305 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_20, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_305"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:312  %sext_ln1118_382 = sext i27 %kernel_data_V_21_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_382"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:313  %shl_ln1118_147 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_21_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_147"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:314  %sub_ln1118_212 = sub i32 %shl_ln1118_147, %sext_ln1118_382

]]></Node>
<StgValue><ssdm name="sub_ln1118_212"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:315  %trunc_ln708_306 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_212, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_306"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:316  %mul_ln1118_21 = mul i32 %sext_ln1118_298, 13

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:317  %trunc_ln708_307 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_21, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_307"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:318  %shl_ln1118_148 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_23_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_148"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:319  %shl_ln1118_149 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_23_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_149"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:320  %sext_ln1118_383 = sext i30 %shl_ln1118_149 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_383"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:321  %sub_ln1118_213 = sub i32 %sext_ln1118_383, %shl_ln1118_148

]]></Node>
<StgValue><ssdm name="sub_ln1118_213"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:322  %trunc_ln708_308 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_213, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_308"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:323  %shl_ln1118_150 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_26_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_150"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:324  %sext_ln1118_384 = sext i29 %shl_ln1118_150 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_384"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:325  %sext_ln1118_385 = sext i29 %shl_ln1118_150 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_385"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:326  %sub_ln1118_214 = sub i30 %sext_ln1118_385, %sext_ln1118_300

]]></Node>
<StgValue><ssdm name="sub_ln1118_214"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:327  %trunc_ln708_309 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_214, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_309"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:328  %sext_ln1118_386 = sext i25 %trunc_ln708_309 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_386"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:329  %shl_ln1118_151 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_27_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_151"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:330  %sext_ln1118_387 = sext i30 %shl_ln1118_151 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_387"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:331  %add_ln1118_26 = add i31 %sext_ln1118_303, %sext_ln1118_387

]]></Node>
<StgValue><ssdm name="add_ln1118_26"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:332  %trunc_ln708_310 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %add_ln1118_26, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_310"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:333  %sext_ln708_147 = sext i26 %trunc_ln708_310 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_147"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:339  %sext_ln708_148 = sext i26 %trunc_ln708_311 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_148"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:340  %shl_ln1118_153 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_31_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_153"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:341  %sext_ln1118_390 = sext i29 %shl_ln1118_153 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_390"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:342  %sub_ln1118_215 = sub i30 0, %sext_ln1118_390

]]></Node>
<StgValue><ssdm name="sub_ln1118_215"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:343  %sub_ln1118_216 = sub i30 %sub_ln1118_215, %sext_ln1118_342

]]></Node>
<StgValue><ssdm name="sub_ln1118_216"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:344  %trunc_ln708_312 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_216, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_312"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:345  %sext_ln1118_391 = sext i25 %trunc_ln708_312 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_391"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="31" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:346  %sext_ln1118_392 = sext i27 %kernel_data_V_37_ret to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_392"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:347  %sext_ln1118_393 = sext i27 %kernel_data_V_37_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_393"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:348  %sub_ln1118_217 = sub i28 0, %sext_ln1118_393

]]></Node>
<StgValue><ssdm name="sub_ln1118_217"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:349  %trunc_ln708_313 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_217, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_313"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:350  %sext_ln1118_394 = sext i23 %trunc_ln708_313 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_394"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:354  %sext_ln1118_396 = sext i23 %trunc_ln708_314 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_396"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:355  %sub_ln1118_219 = sub i28 0, %sext_ln708_56

]]></Node>
<StgValue><ssdm name="sub_ln1118_219"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:356  %trunc_ln708_315 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_219, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_315"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:357  %sext_ln1118_397 = sext i23 %trunc_ln708_315 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_397"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="31" op_0_bw="31" op_1_bw="27" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:358  %shl_ln1118_154 = call i31 @_ssdm_op_BitConcatenate.i31.i27.i4(i27 %kernel_data_V_43_ret, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_154"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:359  %sext_ln1118_398 = sext i31 %shl_ln1118_154 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_398"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:360  %shl_ln1118_155 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_43_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_155"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:361  %sext_ln1118_399 = sext i29 %shl_ln1118_155 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_399"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:362  %sub_ln1118_220 = sub i32 %sext_ln1118_399, %sext_ln1118_398

]]></Node>
<StgValue><ssdm name="sub_ln1118_220"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:363  %trunc_ln708_316 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_220, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_316"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:364  %shl_ln1118_156 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_47_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_156"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:365  %sub_ln1118_221 = sub i32 0, %shl_ln1118_156

]]></Node>
<StgValue><ssdm name="sub_ln1118_221"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:366  %trunc_ln708_317 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_221, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_317"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:367  %shl_ln1118_157 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_48_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_157"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="29" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:368  %sext_ln1118_400 = sext i28 %shl_ln1118_157 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_400"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:369  %sub_ln1118_222 = sub i29 0, %sext_ln1118_400

]]></Node>
<StgValue><ssdm name="sub_ln1118_222"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="24" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:370  %trunc_ln708_318 = call i24 @_ssdm_op_PartSelect.i24.i29.i32.i32(i29 %sub_ln1118_222, i32 5, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln708_318"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:371  %sext_ln1118_401 = sext i24 %trunc_ln708_318 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_401"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:372  %sub_ln1118_223 = sub i28 0, %sext_ln1118_348

]]></Node>
<StgValue><ssdm name="sub_ln1118_223"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:373  %trunc_ln708_319 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_223, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_319"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:374  %sext_ln1118_402 = sext i23 %trunc_ln708_319 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_402"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:375  %sub_ln1118_258 = sub i30 %sext_ln1118_350, %sext_ln1118_352

]]></Node>
<StgValue><ssdm name="sub_ln1118_258"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:376  %trunc_ln708_320 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_258, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_320"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:377  %sext_ln1118_403 = sext i25 %trunc_ln708_320 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_403"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:378  %shl_ln1118_158 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_53_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_158"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="29" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:379  %sext_ln1118_404 = sext i28 %shl_ln1118_158 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_404"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:380  %sub_ln1118_224 = sub i29 0, %sext_ln1118_404

]]></Node>
<StgValue><ssdm name="sub_ln1118_224"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="24" op_0_bw="24" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:381  %trunc_ln708_321 = call i24 @_ssdm_op_PartSelect.i24.i29.i32.i32(i29 %sub_ln1118_224, i32 5, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln708_321"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:382  %sext_ln1118_405 = sext i24 %trunc_ln708_321 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_405"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:383  %sub_ln1118_259 = sub i30 %sext_ln1118_356, %sext_ln1118_357

]]></Node>
<StgValue><ssdm name="sub_ln1118_259"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:384  %trunc_ln708_322 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_259, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_322"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:385  %sext_ln708_149 = sext i25 %trunc_ln708_322 to i26

]]></Node>
<StgValue><ssdm name="sext_ln708_149"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="23" op_0_bw="23" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:386  %trunc_ln708_323 = call i23 @_ssdm_op_PartSelect.i23.i27.i32.i32(i27 %kernel_data_V_55_ret, i32 4, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_323"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:387  %sext_ln1118_406 = sext i23 %trunc_ln708_323 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_406"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:388  %sub_ln1118_225 = sub i28 0, %sext_ln1118_362

]]></Node>
<StgValue><ssdm name="sub_ln1118_225"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:389  %trunc_ln708_324 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_225, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_324"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:390  %sext_ln708_150 = sext i23 %trunc_ln708_324 to i24

]]></Node>
<StgValue><ssdm name="sext_ln708_150"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:391  %trunc_ln708_325 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_62_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_325"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:392  %sext_ln708_151 = sext i22 %trunc_ln708_325 to i23

]]></Node>
<StgValue><ssdm name="sext_ln708_151"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="25" op_0_bw="25" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:393  %trunc_ln708_326 = call i25 @_ssdm_op_PartSelect.i25.i27.i32.i32(i27 %kernel_data_V_63_ret, i32 2, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_326"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:394  %sext_ln1118_407 = sext i25 %trunc_ln708_326 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_407"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:395  %mul_ln1118_22 = mul i32 %sext_ln1118_326, 11

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:396  %trunc_ln708_327 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_22, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_327"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:397  %sext_ln1118_408 = sext i27 %kernel_data_V_66_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_408"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:398  %shl_ln1118_159 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_66_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_159"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:399  %sub_ln1118_226 = sub i32 %shl_ln1118_159, %sext_ln1118_408

]]></Node>
<StgValue><ssdm name="sub_ln1118_226"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:400  %trunc_ln708_328 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_226, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_328"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:401  %sext_ln1118_409 = sext i27 %kernel_data_V_68_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_409"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:402  %sext_ln1118_410 = sext i27 %kernel_data_V_68_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_410"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:403  %shl_ln1118_160 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_68_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_160"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:404  %sub_ln1118_227 = sub i32 %shl_ln1118_160, %sext_ln1118_410

]]></Node>
<StgValue><ssdm name="sub_ln1118_227"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:405  %trunc_ln708_329 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_227, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_329"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:406  %sext_ln1118_411 = sext i27 %kernel_data_V_70_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_411"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:407  %sext_ln1118_412 = sext i27 %kernel_data_V_70_ret to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_412"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="31" op_0_bw="31" op_1_bw="27" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:408  %shl_ln1118_161 = call i31 @_ssdm_op_BitConcatenate.i31.i27.i4(i27 %kernel_data_V_70_ret, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_161"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:409  %sext_ln1118_413 = sext i31 %shl_ln1118_161 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_413"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:410  %add_ln1118_28 = add i32 %sext_ln1118_411, %sext_ln1118_413

]]></Node>
<StgValue><ssdm name="add_ln1118_28"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:411  %trunc_ln708_330 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln1118_28, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_330"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:412  %shl_ln1118_162 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_71_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_162"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:413  %shl_ln1118_163 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_71_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_163"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:414  %sext_ln1118_414 = sext i29 %shl_ln1118_163 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_414"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:415  %sub_ln1118_228 = sub i32 %sext_ln1118_414, %shl_ln1118_162

]]></Node>
<StgValue><ssdm name="sub_ln1118_228"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:416  %trunc_ln708_331 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_228, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_331"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:417  %add_ln703_463 = add i27 %trunc_ln708_304, %trunc_ln708_300

]]></Node>
<StgValue><ssdm name="add_ln703_463"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:420  %add_ln703_466 = add i27 %trunc_ln708_308, %trunc_ln708_307

]]></Node>
<StgValue><ssdm name="add_ln703_466"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:421  %add_ln703_467 = add i27 %trunc_ln708_327, %trunc_ln708_317

]]></Node>
<StgValue><ssdm name="add_ln703_467"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:422  %add_ln703_468 = add i27 %trunc_ln708_316, %add_ln703_467

]]></Node>
<StgValue><ssdm name="add_ln703_468"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:425  %add_ln703_471 = add i27 %trunc_ln708_329, %trunc_ln708_328

]]></Node>
<StgValue><ssdm name="add_ln703_471"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:426  %add_ln703_472 = add i27 %trunc_ln708_331, %trunc_ln708_330

]]></Node>
<StgValue><ssdm name="add_ln703_472"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:427  %add_ln703_473 = add i27 %add_ln703_471, %add_ln703_472

]]></Node>
<StgValue><ssdm name="add_ln703_473"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:428  %add_ln703_474 = add i27 %sext_ln708_144, %sext_ln708_143

]]></Node>
<StgValue><ssdm name="add_ln703_474"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:429  %add_ln703_475 = add i27 %sext_ln708_148, %sext_ln708_147

]]></Node>
<StgValue><ssdm name="add_ln703_475"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:430  %add_ln703_476 = add i27 %sext_ln708_146, %add_ln703_475

]]></Node>
<StgValue><ssdm name="add_ln703_476"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:431  %add_ln703_477 = add i27 %add_ln703_474, %add_ln703_476

]]></Node>
<StgValue><ssdm name="add_ln703_477"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:434  %add_ln703_480 = add i26 %sext_ln1118_378, %sext_ln1118_370

]]></Node>
<StgValue><ssdm name="add_ln703_480"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:435  %sext_ln703_203 = sext i26 %add_ln703_480 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_203"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:436  %add_ln703_481 = add i26 %sext_ln1118_391, %sext_ln1118_386

]]></Node>
<StgValue><ssdm name="add_ln703_481"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:437  %sext_ln703_204 = sext i26 %add_ln703_481 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_204"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:438  %add_ln703_482 = add i27 %sext_ln703_203, %sext_ln703_204

]]></Node>
<StgValue><ssdm name="add_ln703_482"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:439  %add_ln703_483 = add i26 %sext_ln708_149, %sext_ln1118_403

]]></Node>
<StgValue><ssdm name="add_ln703_483"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:440  %sext_ln703_205 = sext i26 %add_ln703_483 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_205"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:441  %add_ln703_484 = add i25 %sext_ln1118_405, %sext_ln1118_401

]]></Node>
<StgValue><ssdm name="add_ln703_484"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:442  %sext_ln703_206 = sext i25 %add_ln703_484 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_206"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:443  %add_ln703_485 = add i26 %sext_ln1118_407, %sext_ln703_206

]]></Node>
<StgValue><ssdm name="add_ln703_485"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:444  %sext_ln703_207 = sext i26 %add_ln703_485 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_207"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:445  %add_ln703_486 = add i27 %sext_ln703_205, %sext_ln703_207

]]></Node>
<StgValue><ssdm name="add_ln703_486"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:446  %add_ln703_487 = add i27 %add_ln703_482, %add_ln703_486

]]></Node>
<StgValue><ssdm name="add_ln703_487"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:447  %add_ln703_488 = add i24 %sext_ln1118_394, %sext_ln708_145

]]></Node>
<StgValue><ssdm name="add_ln703_488"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="26" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:448  %sext_ln703_208 = sext i24 %add_ln703_488 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_208"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:449  %add_ln703_489 = add i24 %sext_ln1118_402, %sext_ln1118_397

]]></Node>
<StgValue><ssdm name="add_ln703_489"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:450  %sext_ln703_209 = sext i24 %add_ln703_489 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_209"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:451  %add_ln703_490 = add i25 %sext_ln1118_396, %sext_ln703_209

]]></Node>
<StgValue><ssdm name="add_ln703_490"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:452  %sext_ln703_210 = sext i25 %add_ln703_490 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_210"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:453  %add_ln703_491 = add i26 %sext_ln703_208, %sext_ln703_210

]]></Node>
<StgValue><ssdm name="add_ln703_491"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:454  %sext_ln703_211 = sext i26 %add_ln703_491 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_211"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:455  %add_ln703_492 = add i24 %sext_ln708_150, %sext_ln1118_406

]]></Node>
<StgValue><ssdm name="add_ln703_492"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:456  %sext_ln703_212 = sext i24 %add_ln703_492 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_212"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:457  %add_ln703_493 = add i23 %sext_ln708_151, -10240

]]></Node>
<StgValue><ssdm name="add_ln703_493"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:458  %sext_ln703_213 = sext i23 %add_ln703_493 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_213"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:459  %add_ln703_494 = add i24 %sext_ln1118_380, %sext_ln703_213

]]></Node>
<StgValue><ssdm name="add_ln703_494"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:460  %sext_ln703_214 = sext i24 %add_ln703_494 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_214"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:461  %add_ln703_495 = add i25 %sext_ln703_212, %sext_ln703_214

]]></Node>
<StgValue><ssdm name="add_ln703_495"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:462  %sext_ln703_215 = sext i25 %add_ln703_495 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_215"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:463  %add_ln703_496 = add i27 %sext_ln703_211, %sext_ln703_215

]]></Node>
<StgValue><ssdm name="add_ln703_496"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:466  %sub_ln1118_229 = sub i28 0, %sext_ln708_49

]]></Node>
<StgValue><ssdm name="sub_ln1118_229"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:467  %trunc_ln708_332 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_229, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_332"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:468  %sext_ln1118_415 = sext i23 %trunc_ln708_332 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_415"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:469  %sub_ln1118_230 = sub i28 0, %sext_ln1118_371

]]></Node>
<StgValue><ssdm name="sub_ln1118_230"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:470  %trunc_ln708_333 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_230, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_333"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:471  %sext_ln1118_416 = sext i23 %trunc_ln708_333 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_416"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:472  %shl_ln1118_164 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_7_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_164"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:473  %shl_ln1118_165 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_7_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_165"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:474  %sext_ln1118_417 = sext i28 %shl_ln1118_165 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_417"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:475  %sub_ln1118_231 = sub i32 %shl_ln1118_164, %sext_ln1118_417

]]></Node>
<StgValue><ssdm name="sub_ln1118_231"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:476  %trunc_ln708_334 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_231, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_334"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:477  %shl_ln1118_166 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_10_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_166"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:478  %sext_ln1118_418 = sext i30 %shl_ln1118_166 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_418"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:479  %shl_ln1118_167 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_10_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_167"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="31" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:480  %sext_ln1118_419 = sext i28 %shl_ln1118_167 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_419"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:481  %sub_ln1118_232 = sub i31 %sext_ln1118_418, %sext_ln1118_419

]]></Node>
<StgValue><ssdm name="sub_ln1118_232"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:482  %trunc_ln708_335 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_232, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_335"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:483  %sext_ln708_152 = sext i26 %trunc_ln708_335 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_152"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:484  %trunc_ln708_336 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_14_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_336"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:485  %sext_ln1118_420 = sext i22 %trunc_ln708_336 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_420"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:489  %sext_ln1118_422 = sext i23 %trunc_ln708_337 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_422"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:490  %sub_ln1118_234 = sub i28 0, %sext_ln1118_292

]]></Node>
<StgValue><ssdm name="sub_ln1118_234"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:491  %trunc_ln708_338 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_234, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_338"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:492  %sext_ln1118_423 = sext i23 %trunc_ln708_338 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_423"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:493  %shl_ln1118_168 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_22_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_168"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:494  %sext_ln1118_424 = sext i30 %shl_ln1118_168 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_424"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:495  %sub_ln1118_235 = sub i31 0, %sext_ln1118_424

]]></Node>
<StgValue><ssdm name="sub_ln1118_235"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:496  %trunc_ln708_339 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_235, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_339"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:497  %sext_ln708_153 = sext i26 %trunc_ln708_339 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_153"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:498  %shl_ln1118_169 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_23_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_169"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:499  %sext_ln1118_425 = sext i28 %shl_ln1118_169 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_425"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:500  %sub_ln1118_236 = sub i32 %sext_ln1118_425, %shl_ln1118_148

]]></Node>
<StgValue><ssdm name="sub_ln1118_236"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:501  %trunc_ln708_340 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_236, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_340"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:502  %sub_ln1118_237 = sub i31 %sext_ln1118_387, %sext_ln1118_303

]]></Node>
<StgValue><ssdm name="sub_ln1118_237"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:503  %trunc_ln708_341 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_237, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_341"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:504  %sext_ln708_154 = sext i26 %trunc_ln708_341 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_154"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:505  %trunc_ln708_342 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_31_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_342"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:506  %sext_ln1118_426 = sext i22 %trunc_ln708_342 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_426"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:507  %shl_ln1118_170 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_42_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_170"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:508  %sub_ln1118_238 = sub i32 0, %shl_ln1118_170

]]></Node>
<StgValue><ssdm name="sub_ln1118_238"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:509  %trunc_ln708_343 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_238, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_343"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="31" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:510  %sext_ln1118_427 = sext i27 %kernel_data_V_45_ret to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_427"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="30" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:511  %sext_ln1118_428 = sext i27 %kernel_data_V_45_ret to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_428"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:512  %tmp_s = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_45_ret, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:513  %sext_ln1118_429 = sext i29 %tmp_s to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_429"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:514  %sub_ln1118_260 = sub i30 %sext_ln1118_428, %sext_ln1118_429

]]></Node>
<StgValue><ssdm name="sub_ln1118_260"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:515  %trunc_ln708_344 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_260, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_344"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:516  %sext_ln708_155 = sext i25 %trunc_ln708_344 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_155"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:517  %shl_ln1118_171 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_46_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_171"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:518  %sext_ln1118_430 = sext i29 %shl_ln1118_171 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_430"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:519  %sub_ln1118_239 = sub i30 0, %sext_ln1118_430

]]></Node>
<StgValue><ssdm name="sub_ln1118_239"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:520  %trunc_ln708_345 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_239, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_345"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:521  %sext_ln708_156 = sext i25 %trunc_ln708_345 to i26

]]></Node>
<StgValue><ssdm name="sext_ln708_156"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:522  %trunc_ln708_346 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_53_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_346"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:523  %sext_ln1118_431 = sext i22 %trunc_ln708_346 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_431"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:524  %shl_ln1118_172 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_54_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_172"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:525  %sext_ln1118_432 = sext i30 %shl_ln1118_172 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_432"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:526  %sub_ln1118_240 = sub i31 0, %sext_ln1118_432

]]></Node>
<StgValue><ssdm name="sub_ln1118_240"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:527  %trunc_ln708_347 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_240, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_347"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:528  %sext_ln708_157 = sext i26 %trunc_ln708_347 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_157"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:529  %sext_ln1118_433 = sext i27 %kernel_data_V_55_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_433"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:530  %mul_ln1118_23 = mul i32 %sext_ln1118_433, 22

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:531  %trunc_ln708_348 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_23, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_348"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="31" op_0_bw="31" op_1_bw="27" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:532  %shl_ln1118_173 = call i31 @_ssdm_op_BitConcatenate.i31.i27.i4(i27 %kernel_data_V_66_ret, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_173"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:533  %sext_ln1118_434 = sext i31 %shl_ln1118_173 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_434"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:534  %add_ln1118_29 = add i32 %sext_ln1118_408, %sext_ln1118_434

]]></Node>
<StgValue><ssdm name="add_ln1118_29"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:535  %trunc_ln708_349 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln1118_29, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_349"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:536  %shl_ln1118_174 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_67_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_174"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:537  %shl_ln1118_175 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_67_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_175"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:538  %sext_ln1118_435 = sext i30 %shl_ln1118_175 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_435"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:539  %sub_ln1118_241 = sub i32 %shl_ln1118_174, %sext_ln1118_435

]]></Node>
<StgValue><ssdm name="sub_ln1118_241"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:540  %trunc_ln708_350 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_241, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_350"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:541  %shl_ln1118_176 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_68_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_176"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:542  %sext_ln1118_436 = sext i29 %shl_ln1118_176 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_436"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:543  %add_ln1118_30 = add i30 %sext_ln1118_409, %sext_ln1118_436

]]></Node>
<StgValue><ssdm name="add_ln1118_30"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:544  %trunc_ln708_351 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %add_ln1118_30, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_351"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:545  %sext_ln1118_437 = sext i25 %trunc_ln708_351 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_437"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:546  %mul_ln1118_24 = mul i32 %sext_ln1118_411, 19

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:547  %trunc_ln708_352 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_24, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_352"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:548  %trunc_ln708_353 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_71_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_353"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:549  %sext_ln703_216 = sext i22 %trunc_ln708_353 to i23

]]></Node>
<StgValue><ssdm name="sext_ln703_216"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:550  %add_ln703_499 = add i27 %trunc_ln708_340, %trunc_ln708_334

]]></Node>
<StgValue><ssdm name="add_ln703_499"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:551  %add_ln703_500 = add i27 %trunc_ln708_349, %trunc_ln708_348

]]></Node>
<StgValue><ssdm name="add_ln703_500"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:554  %add_ln703_503 = add i27 %sext_ln708_152, %trunc_ln708_352

]]></Node>
<StgValue><ssdm name="add_ln703_503"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:555  %add_ln703_504 = add i27 %trunc_ln708_350, %add_ln703_503

]]></Node>
<StgValue><ssdm name="add_ln703_504"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:556  %add_ln703_505 = add i27 %sext_ln708_157, %sext_ln708_154

]]></Node>
<StgValue><ssdm name="add_ln703_505"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:557  %add_ln703_506 = add i27 %sext_ln708_153, %add_ln703_505

]]></Node>
<StgValue><ssdm name="add_ln703_506"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:560  %add_ln703_509 = add i26 %sext_ln1118_437, %sext_ln708_156

]]></Node>
<StgValue><ssdm name="add_ln703_509"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:561  %sext_ln703_217 = sext i26 %add_ln703_509 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_217"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:562  %add_ln703_510 = add i27 %sext_ln708_155, %sext_ln703_217

]]></Node>
<StgValue><ssdm name="add_ln703_510"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:563  %add_ln703_511 = add i24 %sext_ln1118_422, %sext_ln1118_416

]]></Node>
<StgValue><ssdm name="add_ln703_511"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:564  %sext_ln703_218 = sext i24 %add_ln703_511 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_218"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:565  %add_ln703_512 = add i25 %sext_ln1118_415, %sext_ln703_218

]]></Node>
<StgValue><ssdm name="add_ln703_512"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:566  %sext_ln703_219 = sext i25 %add_ln703_512 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_219"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:567  %add_ln703_513 = add i27 %add_ln703_510, %sext_ln703_219

]]></Node>
<StgValue><ssdm name="add_ln703_513"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:568  %add_ln703_514 = add i23 %sext_ln1118_426, %sext_ln1118_420

]]></Node>
<StgValue><ssdm name="add_ln703_514"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:569  %sext_ln703_220 = sext i23 %add_ln703_514 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_220"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:570  %add_ln703_515 = add i24 %sext_ln1118_423, %sext_ln703_220

]]></Node>
<StgValue><ssdm name="add_ln703_515"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:571  %sext_ln703_221 = sext i24 %add_ln703_515 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_221"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:572  %add_ln703_516 = add i23 %sext_ln703_216, -38912

]]></Node>
<StgValue><ssdm name="add_ln703_516"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:573  %sext_ln703_222 = sext i23 %add_ln703_516 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_222"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:574  %add_ln703_517 = add i24 %sext_ln1118_431, %sext_ln703_222

]]></Node>
<StgValue><ssdm name="add_ln703_517"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:575  %sext_ln703_223 = sext i24 %add_ln703_517 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_223"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:576  %add_ln703_518 = add i25 %sext_ln703_221, %sext_ln703_223

]]></Node>
<StgValue><ssdm name="add_ln703_518"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:580  %sext_ln1118_438 = sext i27 %kernel_data_V_0_ret to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_438"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:581  %mul_ln1118_25 = mul i32 %sext_ln1118_438, 13

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:582  %trunc_ln708_354 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_25, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_354"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="31" op_0_bw="31" op_1_bw="27" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:583  %shl_ln1118_177 = call i31 @_ssdm_op_BitConcatenate.i31.i27.i4(i27 %kernel_data_V_2323_ret, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_177"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:584  %sext_ln1118_439 = sext i31 %shl_ln1118_177 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_439"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:585  %add_ln1118_31 = add i32 %sext_ln708, %sext_ln1118_439

]]></Node>
<StgValue><ssdm name="add_ln1118_31"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:586  %trunc_ln708_355 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln1118_31, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_355"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="31" op_0_bw="31" op_1_bw="27" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:587  %shl_ln1118_178 = call i31 @_ssdm_op_BitConcatenate.i31.i27.i4(i27 %kernel_data_V_3324_ret, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_178"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:588  %sext_ln1118_440 = sext i31 %shl_ln1118_178 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_440"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:589  %add_ln1118_32 = add i32 %sext_ln1118_368, %sext_ln1118_440

]]></Node>
<StgValue><ssdm name="add_ln1118_32"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:590  %trunc_ln708_356 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln1118_32, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_356"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:591  %shl_ln1118_179 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_4_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_179"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:592  %sub_ln1118_242 = sub i32 %shl_ln1118_179, %sext_ln1118_372

]]></Node>
<StgValue><ssdm name="sub_ln1118_242"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:593  %trunc_ln708_357 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_242, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_357"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:594  %shl_ln1118_180 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %kernel_data_V_5_ret, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_180"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:595  %sub_ln1118_243 = sub i32 %shl_ln1118_180, %sext_ln1118_375

]]></Node>
<StgValue><ssdm name="sub_ln1118_243"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:596  %trunc_ln708_358 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_243, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_358"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:597  %mul_ln1118_26 = mul i32 %sext_ln1118_331, -23

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:598  %trunc_ln708_359 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %mul_ln1118_26, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_359"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:605  %sext_ln708_158 = sext i26 %trunc_ln708_360 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_158"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="26" op_0_bw="26" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:606  %trunc_ln708_361 = call i26 @_ssdm_op_PartSelect.i26.i27.i32.i32(i27 %kernel_data_V_11_ret, i32 1, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_361"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:607  %sext_ln708_71 = sext i26 %trunc_ln708_361 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_71"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:614  %sext_ln708_159 = sext i26 %trunc_ln708_362 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_159"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:615  %shl_ln1118_185 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_13_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_185"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:616  %sext_ln1118_445 = sext i30 %shl_ln1118_185 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_445"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:617  %shl_ln1118_186 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_13_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_186"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="31" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:618  %sext_ln1118_446 = sext i28 %shl_ln1118_186 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_446"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:619  %sub_ln1118_244 = sub i31 %sext_ln1118_445, %sext_ln1118_446

]]></Node>
<StgValue><ssdm name="sub_ln1118_244"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:620  %trunc_ln708_363 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_244, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_363"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:621  %sext_ln708_160 = sext i26 %trunc_ln708_363 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_160"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:622  %shl_ln1118_187 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_16_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_187"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="31" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:623  %sext_ln1118_447 = sext i28 %shl_ln1118_187 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_447"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:624  %sub_ln1118_245 = sub i31 %sext_ln1118_290, %sext_ln1118_447

]]></Node>
<StgValue><ssdm name="sub_ln1118_245"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:625  %trunc_ln708_364 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_245, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_364"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:626  %sext_ln708_161 = sext i26 %trunc_ln708_364 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_161"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:628  %sext_ln1118_448 = sext i22 %trunc_ln708_365 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_448"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="31" op_0_bw="31" op_1_bw="27" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:629  %shl_ln1118_188 = call i31 @_ssdm_op_BitConcatenate.i31.i27.i4(i27 %kernel_data_V_26_ret, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_188"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:630  %sext_ln1118_449 = sext i31 %shl_ln1118_188 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_449"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:631  %sub_ln1118_246 = sub i32 %sext_ln1118_384, %sext_ln1118_449

]]></Node>
<StgValue><ssdm name="sub_ln1118_246"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:632  %trunc_ln708_366 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_246, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_366"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:636  %sext_ln1118_451 = sext i23 %trunc_ln708_367 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_451"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:637  %shl_ln1118_189 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_34_ret, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_189"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:638  %sext_ln1118_452 = sext i29 %shl_ln1118_189 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_452"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:639  %sub_ln1118_248 = sub i30 0, %sext_ln1118_452

]]></Node>
<StgValue><ssdm name="sub_ln1118_248"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:640  %trunc_ln708_368 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_248, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_368"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:641  %sext_ln1118_453 = sext i25 %trunc_ln708_368 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_453"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:642  %tmp_6 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_37_ret, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:643  %sext_ln1118_454 = sext i30 %tmp_6 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_454"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:644  %sub_ln1118_261 = sub i31 %sext_ln1118_392, %sext_ln1118_454

]]></Node>
<StgValue><ssdm name="sub_ln1118_261"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:645  %trunc_ln708_369 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_261, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_369"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:646  %sext_ln708_162 = sext i26 %trunc_ln708_369 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_162"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:647  %tmp_7 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %kernel_data_V_38_ret, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="30" op_0_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:648  %sext_ln1118_455 = sext i29 %tmp_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1118_455"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:649  %sub_ln1118_262 = sub i30 %sext_ln1118_315, %sext_ln1118_455

]]></Node>
<StgValue><ssdm name="sub_ln1118_262"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:650  %trunc_ln708_370 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_262, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_370"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:651  %sext_ln708_163 = sext i25 %trunc_ln708_370 to i26

]]></Node>
<StgValue><ssdm name="sext_ln708_163"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:652  %trunc_ln708_371 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_42_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_371"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:653  %sext_ln1118_456 = sext i22 %trunc_ln708_371 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_456"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:654  %shl_ln1118_190 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_45_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_190"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:655  %sext_ln1118_457 = sext i30 %shl_ln1118_190 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_457"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:656  %sub_ln1118_249 = sub i31 %sext_ln1118_457, %sext_ln1118_427

]]></Node>
<StgValue><ssdm name="sub_ln1118_249"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:657  %trunc_ln708_372 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_249, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_372"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:658  %sext_ln708_164 = sext i26 %trunc_ln708_372 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_164"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="22" op_0_bw="22" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:659  %trunc_ln708_373 = call i22 @_ssdm_op_PartSelect.i22.i27.i32.i32(i27 %kernel_data_V_46_ret, i32 5, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_373"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="23" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:660  %sext_ln708_165 = sext i22 %trunc_ln708_373 to i23

]]></Node>
<StgValue><ssdm name="sext_ln708_165"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="25" op_0_bw="25" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:661  %trunc_ln708_374 = call i25 @_ssdm_op_PartSelect.i25.i27.i32.i32(i27 %kernel_data_V_47_ret, i32 2, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_374"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:662  %sext_ln1118_458 = sext i25 %trunc_ln708_374 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_458"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="31" op_0_bw="31" op_1_bw="27" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:663  %shl_ln1118_191 = call i31 @_ssdm_op_BitConcatenate.i31.i27.i4(i27 %kernel_data_V_50_ret, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_191"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:664  %sext_ln1118_459 = sext i31 %shl_ln1118_191 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_459"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:665  %sub_ln1118_250 = sub i32 %sext_ln1118_459, %sext_ln1118_349

]]></Node>
<StgValue><ssdm name="sub_ln1118_250"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:666  %trunc_ln708_375 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln1118_250, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_375"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:667  %sub_ln1118_251 = sub i28 0, %sext_ln1118_351

]]></Node>
<StgValue><ssdm name="sub_ln1118_251"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:668  %trunc_ln708_376 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_251, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_376"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:669  %sext_ln1118_460 = sext i23 %trunc_ln708_376 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_460"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:670  %shl_ln1118_192 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_52_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_192"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="31" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:671  %sext_ln1118_461 = sext i28 %shl_ln1118_192 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_461"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:672  %sub_ln1118_252 = sub i31 %sext_ln1118_355, %sext_ln1118_461

]]></Node>
<StgValue><ssdm name="sub_ln1118_252"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:673  %trunc_ln708_377 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_252, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_377"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:674  %sext_ln708_166 = sext i26 %trunc_ln708_377 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_166"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:675  %shl_ln1118_193 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %kernel_data_V_55_ret, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_193"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="31" op_0_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:676  %sext_ln1118_462 = sext i30 %shl_ln1118_193 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_462"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:677  %shl_ln1118_194 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_55_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_194"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="31" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:678  %sext_ln1118_463 = sext i28 %shl_ln1118_194 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_463"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:679  %sub_ln1118_253 = sub i31 %sext_ln1118_462, %sext_ln1118_463

]]></Node>
<StgValue><ssdm name="sub_ln1118_253"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:680  %trunc_ln708_378 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %sub_ln1118_253, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln708_378"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:681  %sext_ln708_167 = sext i26 %trunc_ln708_378 to i27

]]></Node>
<StgValue><ssdm name="sext_ln708_167"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:685  %sext_ln1118_465 = sext i23 %trunc_ln708_379 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_465"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:686  %sub_ln1118_263 = sub i30 %sext_ln1118_364, %sext_ln1118_365

]]></Node>
<StgValue><ssdm name="sub_ln1118_263"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="25" op_0_bw="25" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:687  %trunc_ln708_380 = call i25 @_ssdm_op_PartSelect.i25.i30.i32.i32(i30 %sub_ln1118_263, i32 5, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_380"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:688  %sext_ln708_168 = sext i25 %trunc_ln708_380 to i26

]]></Node>
<StgValue><ssdm name="sext_ln708_168"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="24" op_0_bw="24" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:689  %trunc_ln708_381 = call i24 @_ssdm_op_PartSelect.i24.i27.i32.i32(i27 %kernel_data_V_63_ret, i32 3, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_381"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:690  %sext_ln1118_466 = sext i24 %trunc_ln708_381 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_466"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:691  %shl_ln1118_195 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %kernel_data_V_66_ret, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_195"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="29" op_0_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:692  %sext_ln1118_467 = sext i28 %shl_ln1118_195 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_467"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:693  %sub_ln1118_255 = sub i29 0, %sext_ln1118_467

]]></Node>
<StgValue><ssdm name="sub_ln1118_255"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="24" op_0_bw="24" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:694  %trunc_ln708_382 = call i24 @_ssdm_op_PartSelect.i24.i29.i32.i32(i29 %sub_ln1118_255, i32 5, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln708_382"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:695  %sext_ln1118_468 = sext i24 %trunc_ln708_382 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_468"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:696  %sub_ln1118_256 = sub i28 0, %sext_ln1118_412

]]></Node>
<StgValue><ssdm name="sub_ln1118_256"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="23" op_0_bw="23" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:697  %trunc_ln708_383 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %sub_ln1118_256, i32 5, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_383"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:698  %sext_ln703_225 = sext i23 %trunc_ln708_383 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_225"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:699  %add_ln703_521 = add i27 %trunc_ln708_355, %trunc_ln708_354

]]></Node>
<StgValue><ssdm name="add_ln703_521"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:700  %add_ln703_522 = add i27 %trunc_ln708_357, %trunc_ln708_356

]]></Node>
<StgValue><ssdm name="add_ln703_522"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:701  %add_ln703_523 = add i27 %add_ln703_521, %add_ln703_522

]]></Node>
<StgValue><ssdm name="add_ln703_523"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:702  %add_ln703_524 = add i27 %trunc_ln708_359, %trunc_ln708_358

]]></Node>
<StgValue><ssdm name="add_ln703_524"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:703  %add_ln703_525 = add i27 %trunc_ln708_277, %trunc_ln708_366

]]></Node>
<StgValue><ssdm name="add_ln703_525"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:706  %add_ln703_528 = add i27 %sext_ln708_158, %trunc_ln708_375

]]></Node>
<StgValue><ssdm name="add_ln703_528"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:707  %add_ln703_529 = add i27 %sext_ln708_159, %sext_ln708_71

]]></Node>
<StgValue><ssdm name="add_ln703_529"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:708  %add_ln703_530 = add i27 %add_ln703_528, %add_ln703_529

]]></Node>
<StgValue><ssdm name="add_ln703_530"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:709  %add_ln703_531 = add i27 %sext_ln708_161, %sext_ln708_160

]]></Node>
<StgValue><ssdm name="add_ln703_531"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:710  %add_ln703_532 = add i27 %sext_ln708_164, %sext_ln708_162

]]></Node>
<StgValue><ssdm name="add_ln703_532"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:711  %add_ln703_533 = add i27 %add_ln703_531, %add_ln703_532

]]></Node>
<StgValue><ssdm name="add_ln703_533"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:714  %add_ln703_536 = add i27 %sext_ln708_167, %sext_ln708_166

]]></Node>
<StgValue><ssdm name="add_ln703_536"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:715  %add_ln703_537 = add i26 %sext_ln708_163, %sext_ln1118_453

]]></Node>
<StgValue><ssdm name="add_ln703_537"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:716  %sext_ln703_226 = sext i26 %add_ln703_537 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_226"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:717  %add_ln703_538 = add i27 %add_ln703_536, %sext_ln703_226

]]></Node>
<StgValue><ssdm name="add_ln703_538"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:718  %add_ln703_539 = add i26 %sext_ln708_168, %sext_ln1118_458

]]></Node>
<StgValue><ssdm name="add_ln703_539"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:719  %sext_ln703_227 = sext i26 %add_ln703_539 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_227"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:720  %add_ln703_540 = add i25 %sext_ln1118_468, %sext_ln1118_466

]]></Node>
<StgValue><ssdm name="add_ln703_540"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:721  %sext_ln703_228 = sext i25 %add_ln703_540 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_228"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:722  %add_ln703_541 = add i27 %sext_ln703_227, %sext_ln703_228

]]></Node>
<StgValue><ssdm name="add_ln703_541"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:723  %add_ln703_542 = add i27 %add_ln703_538, %add_ln703_541

]]></Node>
<StgValue><ssdm name="add_ln703_542"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:724  %add_ln703_543 = add i24 %sext_ln1118_460, %sext_ln1118_451

]]></Node>
<StgValue><ssdm name="add_ln703_543"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:725  %sext_ln703_229 = sext i24 %add_ln703_543 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_229"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:726  %add_ln703_544 = add i24 %sext_ln703_225, %sext_ln1118_465

]]></Node>
<StgValue><ssdm name="add_ln703_544"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:727  %sext_ln703_230 = sext i24 %add_ln703_544 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_230"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:728  %add_ln703_545 = add i25 %sext_ln703_229, %sext_ln703_230

]]></Node>
<StgValue><ssdm name="add_ln703_545"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:729  %sext_ln703_231 = sext i25 %add_ln703_545 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_231"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:730  %add_ln703_546 = add i23 %sext_ln1118_448, %sext_ln1118_420

]]></Node>
<StgValue><ssdm name="add_ln703_546"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="25" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:731  %sext_ln703_232 = sext i23 %add_ln703_546 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_232"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:732  %add_ln703_547 = add i23 %sext_ln708_165, 34816

]]></Node>
<StgValue><ssdm name="add_ln703_547"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:733  %sext_ln703_233 = sext i23 %add_ln703_547 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703_233"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:734  %add_ln703_548 = add i24 %sext_ln1118_456, %sext_ln703_233

]]></Node>
<StgValue><ssdm name="add_ln703_548"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:735  %sext_ln703_234 = sext i24 %add_ln703_548 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_234"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:736  %add_ln703_549 = add i25 %sext_ln703_232, %sext_ln703_234

]]></Node>
<StgValue><ssdm name="add_ln703_549"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="26" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:737  %sext_ln703_235 = sext i25 %add_ln703_549 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_235"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:738  %add_ln703_550 = add i26 %sext_ln703_231, %sext_ln703_235

]]></Node>
<StgValue><ssdm name="add_ln703_550"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="905" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:99  %add_ln703_424 = add i27 %add_ln703_421, %add_ln703_423

]]></Node>
<StgValue><ssdm name="add_ln703_424"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:100  %add_ln703_425 = add i27 %add_ln703_420, %add_ln703_424

]]></Node>
<StgValue><ssdm name="add_ln703_425"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:115  %sext_ln703_188 = sext i26 %add_ln703_433 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_188"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:116  %add_ln703_434 = add i27 %add_ln703_429, %sext_ln703_188

]]></Node>
<StgValue><ssdm name="add_ln703_434"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:117  %acc_0_V = add i27 %add_ln703_425, %add_ln703_434

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:230  %add_ln703_440 = add i27 %trunc_ln708_285, %add_ln703_439

]]></Node>
<StgValue><ssdm name="add_ln703_440"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:231  %add_ln703_441 = add i27 %add_ln703_438, %add_ln703_440

]]></Node>
<StgValue><ssdm name="add_ln703_441"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:239  %add_ln703_447 = add i27 %add_ln703_443, %add_ln703_446

]]></Node>
<StgValue><ssdm name="add_ln703_447"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:240  %add_ln703_448 = add i27 %add_ln703_441, %add_ln703_447

]]></Node>
<StgValue><ssdm name="add_ln703_448"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:263  %sext_ln703_202 = sext i25 %add_ln703_460 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_202"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:264  %add_ln703_461 = add i27 %add_ln703_454, %sext_ln703_202

]]></Node>
<StgValue><ssdm name="add_ln703_461"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:265  %acc_3_V = add i27 %add_ln703_448, %add_ln703_461

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:418  %add_ln703_464 = add i27 %trunc_ln708_306, %trunc_ln708_305

]]></Node>
<StgValue><ssdm name="add_ln703_464"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:419  %add_ln703_465 = add i27 %add_ln703_463, %add_ln703_464

]]></Node>
<StgValue><ssdm name="add_ln703_465"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:423  %add_ln703_469 = add i27 %add_ln703_466, %add_ln703_468

]]></Node>
<StgValue><ssdm name="add_ln703_469"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:424  %add_ln703_470 = add i27 %add_ln703_465, %add_ln703_469

]]></Node>
<StgValue><ssdm name="add_ln703_470"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:432  %add_ln703_478 = add i27 %add_ln703_473, %add_ln703_477

]]></Node>
<StgValue><ssdm name="add_ln703_478"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:433  %add_ln703_479 = add i27 %add_ln703_470, %add_ln703_478

]]></Node>
<StgValue><ssdm name="add_ln703_479"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:464  %add_ln703_497 = add i27 %add_ln703_487, %add_ln703_496

]]></Node>
<StgValue><ssdm name="add_ln703_497"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:465  %acc_7_V = add i27 %add_ln703_479, %add_ln703_497

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:552  %add_ln703_501 = add i27 %trunc_ln708_343, %add_ln703_500

]]></Node>
<StgValue><ssdm name="add_ln703_501"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:553  %add_ln703_502 = add i27 %add_ln703_499, %add_ln703_501

]]></Node>
<StgValue><ssdm name="add_ln703_502"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:558  %add_ln703_507 = add i27 %add_ln703_504, %add_ln703_506

]]></Node>
<StgValue><ssdm name="add_ln703_507"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:559  %add_ln703_508 = add i27 %add_ln703_502, %add_ln703_507

]]></Node>
<StgValue><ssdm name="add_ln703_508"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:577  %sext_ln703_224 = sext i25 %add_ln703_518 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_224"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:578  %add_ln703_519 = add i27 %add_ln703_513, %sext_ln703_224

]]></Node>
<StgValue><ssdm name="add_ln703_519"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:579  %acc_9_V = add i27 %add_ln703_508, %add_ln703_519

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:704  %add_ln703_526 = add i27 %add_ln703_524, %add_ln703_525

]]></Node>
<StgValue><ssdm name="add_ln703_526"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:705  %add_ln703_527 = add i27 %add_ln703_523, %add_ln703_526

]]></Node>
<StgValue><ssdm name="add_ln703_527"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:712  %add_ln703_534 = add i27 %add_ln703_530, %add_ln703_533

]]></Node>
<StgValue><ssdm name="add_ln703_534"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:713  %add_ln703_535 = add i27 %add_ln703_527, %add_ln703_534

]]></Node>
<StgValue><ssdm name="add_ln703_535"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:739  %sext_ln703_236 = sext i26 %add_ln703_550 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_236"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:740  %add_ln703_551 = add i27 %add_ln703_542, %sext_ln703_236

]]></Node>
<StgValue><ssdm name="add_ln703_551"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:741  %acc_10_V = add i27 %add_ln703_535, %add_ln703_551

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:742  call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P(i27* %res_V_data_0_V, i27* %res_V_data_1_V, i27* %res_V_data_2_V, i27* %res_V_data_3_V, i27* %res_V_data_4_V, i27* %res_V_data_5_V, i27* %res_V_data_6_V, i27* %res_V_data_7_V, i27* %res_V_data_8_V, i27* %res_V_data_9_V, i27* %res_V_data_10_V, i27* %res_V_data_11_V, i27* %res_V_data_12_V, i27* %res_V_data_13_V, i27* %res_V_data_14_V, i27* %res_V_data_15_V, i27 %acc_0_V, i27 -8192, i27 -2048, i27 %acc_3_V, i27 2048, i27 8192, i27 0, i27 %acc_7_V, i27 14336, i27 %acc_9_V, i27 %acc_10_V, i27 6144, i27 2048, i27 -4096, i27 0, i27 2048)

]]></Node>
<StgValue><ssdm name="write_ln289"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi27ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0:743  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:0  %icmp_ln293 = icmp eq i32 %pX_3_load, 17

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:1  br i1 %icmp_ln293, label %0, label %4

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln306 = add nsw i32 %pX_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln306"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln306, i32* @pX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln308 = add i32 %sX_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln308"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln308 = select i1 %icmp_ln272, i32 2, i32 %add_ln308

]]></Node>
<StgValue><ssdm name="select_ln308"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln308, i32* @sX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"compute_output_buffer_2d<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 16u>, config7>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln297 = icmp eq i32 %pY_3_load, 17

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln297, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln301 = add nsw i32 %pY_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln301, i32* @pY_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
<literal name="icmp_ln272_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln303 = add i32 %sY_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln303 = select i1 %icmp_ln272_4, i32 2, i32 %add_ln303

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln303, %2 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %"compute_output_buffer_2d<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 16u>, config7>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 16u>, config7>.exit.i:0  %icmp_ln78 = icmp eq i9 %indvar_flatten14, -189

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 16u>, config7>.exit.i:1  br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 16u>, config7>.exit", label %.reset

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 16u>, config7>.exit:0  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name="return_ln109"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_fixed<27, 9, 5, 3, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 16u>, config7>.exit:1  br label %.reset

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
