PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IX0					link count = 0
 IX0.1					link count = 0
 LO          OR   GATE:		link count = 2
 QX0					link count = 4
 QX0.0      AND   GATE:	 IX0.1,	~LO,		link count = 6
 QX0.0_0     OR   OUTX:	 QX0.0,		link count = 9
 iClock					link count = 9
 link count = 9
PASS 2 - symbol table: name inputs outputs delay-references
 IX0        0   2
 IX0.1      0   1
 LO         0   1
 QX0        0   1
 QX0.0      2   1
 QX0.0_0    1   1
 iClock    -1   0
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IX0       INPW   TRAB:
 IX0.1     INPX   GATE:	QX0.0,
 LO          OR   GATE:	~QX0.0,
 QX0       INPB   OUTW:	0x01
 QX0.0      AND   GATE:	QX0.0_0,
 QX0.0_0     OR   OUTX:	QX0	0x01
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    [	IX0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    |	LO:	0 inputs
	    ]	QX0:	0000 inputs
	    &	QX0.0:	2 inputs
	    |	QX0.0_0:	1 inputs
== Pass 4:
IX0.1:	+1
LO:	+1	QX0.0 +2 -=> +1
QX0.0:	+1
== Init complete =======
