GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      84 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:32,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1410:1410:1410:4000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in 1a59f2de6ffc29df983f1ea1c1c9d604  /benchrun/accelsim-ptx/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/CUDAStream
Extracting PTX file and ptxas options    1: CUDAStream.1.sm_30.ptx -arch=sm_30
different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1410000000.000000:1410000000.000000:1410000000.000000:4000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070921985816:0.00000000070921985816:0.00000000070921985816:0.00000000025000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/CUDAStream
self exe links to: /benchrun/accelsim-ptx/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/CUDAStream
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/CUDAStream
Running md5sum using "md5sum /benchrun/accelsim-ptx/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/CUDAStream "
self exe links to: /benchrun/accelsim-ptx/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/CUDAStream
Extracting specific PTX file named CUDAStream.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x55dc8d4104f1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIfEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIfEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIfEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIfEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIfEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIdEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIdEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIdEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIdEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIdEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' : regs=14, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIdEvPT_PKS0_S3_' : regs=12, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIdEvPT_PKS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z10add_kernelIdEvPKT_S2_PS0_' : regs=10, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIdEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIfEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=4096, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIfEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIfEvPT_PKS0_S3_' : regs=8, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIfEvPT_PKS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z10add_kernelIfEvPKT_S2_PS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIfEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIdEvPKT_S2_PS0_i : hostFun 0x0x55dc8d4104bf, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x55dc8d410491, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x55dc8d410463, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIdEvPT_PKS0_ : hostFun 0x0x55dc8d41043d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIdEvPKT_S2_PS0_ : hostFun 0x0x55dc8d41040f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIdEvPKT_PS0_ : hostFun 0x0x55dc8d4103e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x55dc8d41039d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIfEvPKT_S2_PS0_i : hostFun 0x0x55dc8d41036b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x55dc8d41033d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x55dc8d41030f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIfEvPT_PKS0_ : hostFun 0x0x55dc8d4102e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIfEvPKT_S2_PS0_ : hostFun 0x0x55dc8d4102bb, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIfEvPKT_PS0_ : hostFun 0x0x55dc8d410295, fat_cubin_handle = 1
BabelStream
Version: 4.0
Implementation: CUDA
Running kernels 1 times
Precision: double
Array size: 0.8 MB (=0.0 GB)
Total size: 2.5 MB (=0.0 GB)
Using CUDA device GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
Driver: 10010
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b70..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dc8d4104f1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 10773
gpu_sim_insn = 2150400
gpu_ipc =     199.6101
gpu_tot_sim_cycle = 10773
gpu_tot_sim_insn = 2150400
gpu_tot_ipc =     199.6101
gpu_tot_issued_cta = 100
gpu_occupancy = 58.5455% 
gpu_tot_occupancy = 58.5455% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.1289
partiton_level_parallism_total  =       7.1289
partiton_level_parallism_util =      14.9941
partiton_level_parallism_util_total  =      14.9941
L2_BW  =     321.6575 GB/Sec
L2_BW_total  =     321.6575 GB/Sec
gpu_total_sim_rate=119466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1554
	L1D_cache_core[1]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1818
	L1D_cache_core[2]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3179
	L1D_cache_core[3]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3260
	L1D_cache_core[4]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2541
	L1D_cache_core[5]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2486
	L1D_cache_core[6]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1642
	L1D_cache_core[7]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1983
	L1D_cache_core[8]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2186
	L1D_cache_core[9]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2934
	L1D_cache_core[10]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1928
	L1D_cache_core[11]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3084
	L1D_cache_core[12]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3497
	L1D_cache_core[13]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3803
	L1D_cache_core[14]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1852
	L1D_cache_core[15]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1338
	L1D_cache_core[16]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1752
	L1D_cache_core[17]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2108
	L1D_cache_core[18]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3089
	L1D_cache_core[19]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2564
	L1D_cache_core[20]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2246
	L1D_cache_core[21]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1715
	L1D_cache_core[22]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2614
	L1D_cache_core[23]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2592
	L1D_cache_core[24]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2437
	L1D_cache_core[25]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1578
	L1D_cache_core[26]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3165
	L1D_cache_core[27]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3134
	L1D_cache_core[28]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2657
	L1D_cache_core[29]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2133
	L1D_cache_core[30]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1573
	L1D_cache_core[31]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1671
	L1D_cache_core[32]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2219
	L1D_cache_core[33]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2961
	L1D_cache_core[34]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1794
	L1D_cache_core[35]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3151
	L1D_cache_core[36]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2903
	L1D_cache_core[37]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3915
	L1D_cache_core[38]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2287
	L1D_cache_core[39]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1706
	L1D_cache_core[40]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1913
	L1D_cache_core[41]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3321
	L1D_cache_core[42]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3050
	L1D_cache_core[43]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3896
	L1D_cache_core[44]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2343
	L1D_cache_core[45]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1578
	L1D_cache_core[46]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1867
	L1D_cache_core[47]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3479
	L1D_cache_core[48]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2844
	L1D_cache_core[49]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3956
	L1D_cache_core[50]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2304
	L1D_cache_core[51]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1576
	L1D_cache_core[52]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1932
	L1D_cache_core[53]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2351
	L1D_cache_core[54]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3041
	L1D_cache_core[55]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2876
	L1D_cache_core[56]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3538
	L1D_cache_core[57]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1777
	L1D_cache_core[58]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3059
	L1D_cache_core[59]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2242
	L1D_cache_core[60]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1482
	L1D_cache_core[61]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1744
	L1D_cache_core[62]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3455
	L1D_cache_core[63]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3423
	L1D_cache_core[64]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2810
	L1D_cache_core[65]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2187
	L1D_cache_core[66]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1552
	L1D_cache_core[67]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1908
	L1D_cache_core[68]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2512
	L1D_cache_core[69]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2722
	L1D_cache_core[70]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1585
	L1D_cache_core[71]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2331
	L1D_cache_core[72]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3298
	L1D_cache_core[73]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4030
	L1D_cache_core[74]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2322
	L1D_cache_core[75]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2524
	L1D_cache_core[76]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1854
	L1D_cache_core[77]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2125
	L1D_cache_core[78]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3269
	L1D_cache_core[79]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2887
	L1D_cache_core[80]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3220
	L1D_cache_core[81]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1843
	L1D_cache_core[82]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2764
	L1D_cache_core[83]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2506
	L1D_total_cache_accesses = 76800
	L1D_total_cache_misses = 76800
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 210345
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 210345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 210345
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 2150400
gpgpu_n_tot_w_icount = 67200
gpgpu_n_stall_shd_mem = 70168
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 76800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 307200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 614400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 60568
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:273275	W0_Idle:1213563	W0_Scoreboard:27630	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:67200
single_issue_nums: WS0:16800	WS1:16800	WS2:16800	WS3:16800	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3072000 {40:76800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 614400 {8:76800,}
maxmflatency = 3963 
max_icnt2mem_latency = 3755 
maxmrqlatency = 0 
max_icnt2sh_latency = 250 
averagemflatency = 1737 
avg_icnt2mem_latency = 1550 
avg_icnt2sh_latency = 13 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	714 	8445 	17612 	19948 	30081 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	705 	1783 	4344 	13052 	11098 	19759 	26059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	42645 	17631 	8930 	2647 	988 	1205 	2754 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	2 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3637      3650      3711      3707      3858      3848      3863      3867      3883      3883      3864      3866      3701      3693      3725      3718
dram[1]:       3583      3619      3736      3727      3880      3888      3885      3893      3896      3898      3892      3883      3705      3713      3708      3716
dram[2]:       3665      3660      3796      3792      3793      3792      3899      3916      3829      3828      3963      3909      3781      3777      3832      3834
dram[3]:       3609      3606      3837      3788      3873      3891      3909      3911      3809      3879      3903      3954      3816      3814      3764      3730
dram[4]:       3670      3672      3661      3661      3850      3879      3849      3851      3906      3869      3612      3607      3799      3801      3701      3716
dram[5]:       3660      3660      3674      3671      3873      3875      3665      3665      3782      3859      3611      3611      3718      3610      3698      3703
dram[6]:       3677      3679      3673      3675      3762      3764      3867      3867      3770      3765      3612      3612      3791      3919      3680      3824
dram[7]:       3668      3670      3670      3670      3880      3880      3850      3850      3762      3757      3746      3746      3907      3897      3822      3824
dram[8]:       3447      3447      3620      3623      3866      3866      3754      3756      3797      3797      3863      3834      3785      3800      3554      3556
dram[9]:       3572      3574      3653      3655      3874      3874      3754      3766      3715      3790      3772      3863      3647      3647      3329      3329
dram[10]:       3527      3527      3775      3773      3765      3765      3774      3774      3776      3775      3897      3897      3771      3766      3391      3393
dram[11]:       3532      3534      3564      3338      3771      3771      3688      3688      3805      3805      3882      3884      3903      3850      3419      3401
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30559 n_nop=30559 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30559i bk1: 0a 30559i bk2: 0a 30559i bk3: 0a 30559i bk4: 0a 30559i bk5: 0a 30559i bk6: 0a 30559i bk7: 0a 30559i bk8: 0a 30559i bk9: 0a 30559i bk10: 0a 30559i bk11: 0a 30559i bk12: 0a 30559i bk13: 0a 30559i bk14: 0a 30559i bk15: 0a 30559i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30559 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30559 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30559 
n_nop = 30559 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4800, Miss = 4800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4800, Miss = 4800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4800, Miss = 4800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4800, Miss = 4800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4800, Miss = 4800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4800, Miss = 4800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4800, Miss = 4800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4800, Miss = 4800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 76800
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=76800
icnt_total_pkts_simt_to_mem=76800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 76800
Req_Network_cycles = 10773
Req_Network_injected_packets_per_cycle =       7.1289 
Req_Network_conflicts_per_cycle =      26.0702
Req_Network_conflicts_per_cycle_util =      54.8329
Req_Bank_Level_Parallism =      14.9941
Req_Network_in_buffer_full_per_cycle =       4.5501
Req_Network_in_buffer_avg_util =     115.5052
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2970

Reply_Network_injected_packets_num = 76800
Reply_Network_cycles = 10773
Reply_Network_injected_packets_per_cycle =        7.1289
Reply_Network_conflicts_per_cycle =        3.9533
Reply_Network_conflicts_per_cycle_util =       8.0783
Reply_Bank_Level_Parallism =      14.5675
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.2071
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0849
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 119466 (inst/sec)
gpgpu_simulation_rate = 598 (cycle/sec)
gpgpu_silicon_slowdown = 2357859x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35ba0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dc8d4103e9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11copy_kernelIdEvPKT_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11copy_kernelIdEvPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z11copy_kernelIdEvPKT_PS0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 80 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 81 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 82 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 83 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 83 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 9075
gpu_sim_insn = 1433600
gpu_ipc =     157.9725
gpu_tot_sim_cycle = 19848
gpu_tot_sim_insn = 3584000
gpu_tot_ipc =     180.5724
gpu_tot_issued_cta = 200
gpu_occupancy = 54.3064% 
gpu_tot_occupancy = 56.8143% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6419
partiton_level_parallism_total  =       6.4490
partiton_level_parallism_util =      14.4347
partiton_level_parallism_util_total  =      14.7653
L2_BW  =     254.5613 GB/Sec
L2_BW_total  =     290.9794 GB/Sec
gpu_total_sim_rate=112000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2029
	L1D_cache_core[1]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2927
	L1D_cache_core[2]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3670
	L1D_cache_core[3]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3747
	L1D_cache_core[4]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2964
	L1D_cache_core[5]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3656
	L1D_cache_core[6]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2172
	L1D_cache_core[7]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3074
	L1D_cache_core[8]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2696
	L1D_cache_core[9]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3386
	L1D_cache_core[10]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2419
	L1D_cache_core[11]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3587
	L1D_cache_core[12]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3976
	L1D_cache_core[13]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4384
	L1D_cache_core[14]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2330
	L1D_cache_core[15]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2473
	L1D_cache_core[16]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2273
	L1D_cache_core[17]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2598
	L1D_cache_core[18]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3588
	L1D_cache_core[19]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2951
	L1D_cache_core[20]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2743
	L1D_cache_core[21]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2152
	L1D_cache_core[22]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3099
	L1D_cache_core[23]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3107
	L1D_cache_core[24]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2990
	L1D_cache_core[25]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2004
	L1D_cache_core[26]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3691
	L1D_cache_core[27]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3574
	L1D_cache_core[28]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3111
	L1D_cache_core[29]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3269
	L1D_cache_core[30]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1996
	L1D_cache_core[31]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2687
	L1D_cache_core[32]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2640
	L1D_cache_core[33]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3486
	L1D_cache_core[34]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2246
	L1D_cache_core[35]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3656
	L1D_cache_core[36]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3457
	L1D_cache_core[37]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4486
	L1D_cache_core[38]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2751
	L1D_cache_core[39]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2850
	L1D_cache_core[40]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2332
	L1D_cache_core[41]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3791
	L1D_cache_core[42]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3554
	L1D_cache_core[43]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4348
	L1D_cache_core[44]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3540
	L1D_cache_core[45]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2072
	L1D_cache_core[46]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2284
	L1D_cache_core[47]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3975
	L1D_cache_core[48]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3267
	L1D_cache_core[49]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4380
	L1D_cache_core[50]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2794
	L1D_cache_core[51]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1993
	L1D_cache_core[52]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2431
	L1D_cache_core[53]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3572
	L1D_cache_core[54]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3478
	L1D_cache_core[55]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3869
	L1D_cache_core[56]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4059
	L1D_cache_core[57]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2298
	L1D_cache_core[58]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4210
	L1D_cache_core[59]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2799
	L1D_cache_core[60]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1955
	L1D_cache_core[61]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2261
	L1D_cache_core[62]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3962
	L1D_cache_core[63]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3907
	L1D_cache_core[64]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3245
	L1D_cache_core[65]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2684
	L1D_cache_core[66]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2753
	L1D_cache_core[67]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2347
	L1D_cache_core[68]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2988
	L1D_cache_core[69]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3170
	L1D_cache_core[70]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2034
	L1D_cache_core[71]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3553
	L1D_cache_core[72]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4493
	L1D_cache_core[73]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4439
	L1D_cache_core[74]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2864
	L1D_cache_core[75]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2911
	L1D_cache_core[76]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2354
	L1D_cache_core[77]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2621
	L1D_cache_core[78]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3722
	L1D_cache_core[79]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4033
	L1D_cache_core[80]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3683
	L1D_cache_core[81]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2285
	L1D_cache_core[82]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3290
	L1D_cache_core[83]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3673
	L1D_total_cache_accesses = 128000
	L1D_total_cache_misses = 128000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 261168
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 225668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 76800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102400

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35500
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 225668
ctas_completed 200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 35, 
gpgpu_n_tot_thrd_icount = 3584000
gpgpu_n_tot_w_icount = 112000
gpgpu_n_stall_shd_mem = 87736
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25600
gpgpu_n_mem_write_global = 102400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 102400
gpgpu_n_store_insn = 409600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 819200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 71736
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:320318	W0_Idle:1701411	W0_Scoreboard:539911	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:112000
single_issue_nums: WS0:28000	WS1:28000	WS2:28000	WS3:28000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204800 {8:25600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4096000 {40:102400,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1024000 {40:25600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 819200 {8:102400,}
maxmflatency = 3963 
max_icnt2mem_latency = 3755 
maxmrqlatency = 0 
max_icnt2sh_latency = 281 
averagemflatency = 1381 
avg_icnt2mem_latency = 1180 
avg_icnt2sh_latency = 12 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1665 	20232 	35223 	40799 	30081 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2305 	6087 	9828 	19454 	33846 	30421 	26059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	73505 	27443 	13491 	5061 	2537 	2299 	3608 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	6 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3637      3650      3711      3707      3858      3848      3863      3867      3883      3883      3864      3866      3701      3693      3725      3718
dram[1]:       3583      3619      3736      3727      3880      3888      3885      3893      3896      3898      3892      3883      3705      3713      3708      3716
dram[2]:       3665      3660      3796      3792      3793      3792      3899      3916      3829      3828      3963      3909      3781      3777      3832      3834
dram[3]:       3609      3606      3837      3788      3873      3891      3909      3911      3809      3879      3903      3954      3816      3814      3764      3730
dram[4]:       3670      3672      3661      3661      3850      3879      3849      3851      3906      3869      3612      3607      3799      3801      3701      3716
dram[5]:       3660      3660      3674      3671      3873      3875      3665      3665      3782      3859      3611      3611      3718      3610      3698      3703
dram[6]:       3677      3679      3673      3675      3762      3764      3867      3867      3770      3765      3612      3612      3791      3919      3680      3824
dram[7]:       3668      3670      3670      3670      3880      3880      3850      3850      3762      3757      3746      3746      3907      3897      3822      3824
dram[8]:       3447      3447      3620      3623      3866      3866      3754      3756      3797      3797      3863      3834      3785      3800      3554      3556
dram[9]:       3572      3574      3653      3655      3874      3874      3754      3766      3715      3790      3772      3863      3647      3647      3329      3329
dram[10]:       3527      3527      3775      3773      3765      3765      3774      3774      3776      3775      3897      3897      3771      3766      3391      3393
dram[11]:       3532      3534      3564      3338      3771      3771      3688      3688      3805      3805      3882      3884      3903      3850      3419      3401
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56301 n_nop=56301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56301i bk1: 0a 56301i bk2: 0a 56301i bk3: 0a 56301i bk4: 0a 56301i bk5: 0a 56301i bk6: 0a 56301i bk7: 0a 56301i bk8: 0a 56301i bk9: 0a 56301i bk10: 0a 56301i bk11: 0a 56301i bk12: 0a 56301i bk13: 0a 56301i bk14: 0a 56301i bk15: 0a 56301i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56301 
n_nop = 56301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8004, Miss = 4800, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8004, Miss = 4800, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8004, Miss = 4800, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8004, Miss = 4800, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8004, Miss = 4800, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8004, Miss = 4800, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8004, Miss = 4800, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8004, Miss = 4800, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3992, Miss = 2400, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3992, Miss = 2400, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3992, Miss = 2400, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3992, Miss = 2400, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3992, Miss = 2400, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3992, Miss = 2400, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3992, Miss = 2400, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3992, Miss = 2400, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4004, Miss = 2400, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4004, Miss = 2400, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4004, Miss = 2400, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4004, Miss = 2400, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4004, Miss = 2400, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4004, Miss = 2400, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4004, Miss = 2400, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4004, Miss = 2400, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 128000
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.6000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102400
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.107
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=128000
icnt_total_pkts_simt_to_mem=128000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 128000
Req_Network_cycles = 19848
Req_Network_injected_packets_per_cycle =       6.4490 
Req_Network_conflicts_per_cycle =      23.6779
Req_Network_conflicts_per_cycle_util =      54.2114
Req_Bank_Level_Parallism =      14.7653
Req_Network_in_buffer_full_per_cycle =       2.4697
Req_Network_in_buffer_avg_util =      81.1990
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2687

Reply_Network_injected_packets_num = 128000
Reply_Network_cycles = 19848
Reply_Network_injected_packets_per_cycle =        6.4490
Reply_Network_conflicts_per_cycle =        3.6209
Reply_Network_conflicts_per_cycle_util =       7.9942
Reply_Bank_Level_Parallism =      14.2380
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.6972
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0768
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 112000 (inst/sec)
gpgpu_simulation_rate = 620 (cycle/sec)
gpgpu_silicon_slowdown = 2274193x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35ba0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dc8d41043d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10mul_kernelIdEvPT_PKS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10mul_kernelIdEvPT_PKS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10mul_kernelIdEvPT_PKS0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 80 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 81 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 82 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 83 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 83 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 9259
gpu_sim_insn = 1536000
gpu_ipc =     165.8926
gpu_tot_sim_cycle = 29107
gpu_tot_sim_insn = 5120000
gpu_tot_ipc =     175.9027
gpu_tot_issued_cta = 300
gpu_occupancy = 53.7897% 
gpu_tot_occupancy = 55.9275% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.5298
partiton_level_parallism_total  =       6.1566
partiton_level_parallism_util =      13.2746
partiton_level_parallism_util_total  =      14.3062
L2_BW  =     249.5025 GB/Sec
L2_BW_total  =     277.7855 GB/Sec
gpu_total_sim_rate=111304

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2384
	L1D_cache_core[1]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3886
	L1D_cache_core[2]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4036
	L1D_cache_core[3]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4111
	L1D_cache_core[4]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3391
	L1D_cache_core[5]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4666
	L1D_cache_core[6]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2527
	L1D_cache_core[7]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3475
	L1D_cache_core[8]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3093
	L1D_cache_core[9]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3795
	L1D_cache_core[10]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2795
	L1D_cache_core[11]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3944
	L1D_cache_core[12]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4331
	L1D_cache_core[13]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4740
	L1D_cache_core[14]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2699
	L1D_cache_core[15]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2828
	L1D_cache_core[16]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3193
	L1D_cache_core[17]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2965
	L1D_cache_core[18]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3961
	L1D_cache_core[19]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3306
	L1D_cache_core[20]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3098
	L1D_cache_core[21]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2507
	L1D_cache_core[22]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3906
	L1D_cache_core[23]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3510
	L1D_cache_core[24]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3967
	L1D_cache_core[25]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2359
	L1D_cache_core[26]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4569
	L1D_cache_core[27]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3983
	L1D_cache_core[28]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3485
	L1D_cache_core[29]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3690
	L1D_cache_core[30]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2411
	L1D_cache_core[31]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3595
	L1D_cache_core[32]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3025
	L1D_cache_core[33]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3841
	L1D_cache_core[34]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2679
	L1D_cache_core[35]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4702
	L1D_cache_core[36]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3818
	L1D_cache_core[37]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5460
	L1D_cache_core[38]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3173
	L1D_cache_core[39]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3205
	L1D_cache_core[40]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2750
	L1D_cache_core[41]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4597
	L1D_cache_core[42]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3986
	L1D_cache_core[43]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4703
	L1D_cache_core[44]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3922
	L1D_cache_core[45]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2428
	L1D_cache_core[46]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3288
	L1D_cache_core[47]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4403
	L1D_cache_core[48]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3677
	L1D_cache_core[49]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4735
	L1D_cache_core[50]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3191
	L1D_cache_core[51]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2414
	L1D_cache_core[52]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2828
	L1D_cache_core[53]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3954
	L1D_cache_core[54]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3837
	L1D_cache_core[55]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4823
	L1D_cache_core[56]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4447
	L1D_cache_core[57]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3248
	L1D_cache_core[58]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4577
	L1D_cache_core[59]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3157
	L1D_cache_core[60]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[61]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3133
	L1D_cache_core[62]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4344
	L1D_cache_core[63]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4262
	L1D_cache_core[64]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3600
	L1D_cache_core[65]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3075
	L1D_cache_core[66]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3112
	L1D_cache_core[67]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2702
	L1D_cache_core[68]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3362
	L1D_cache_core[69]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3529
	L1D_cache_core[70]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2402
	L1D_cache_core[71]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4004
	L1D_cache_core[72]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4938
	L1D_cache_core[73]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4836
	L1D_cache_core[74]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3228
	L1D_cache_core[75]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3338
	L1D_cache_core[76]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2709
	L1D_cache_core[77]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3060
	L1D_cache_core[78]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4083
	L1D_cache_core[79]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5001
	L1D_cache_core[80]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4116
	L1D_cache_core[81]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2640
	L1D_cache_core[82]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3675
	L1D_cache_core[83]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4537
	L1D_total_cache_accesses = 179200
	L1D_total_cache_misses = 179200
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 302112
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.054
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71000
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 231112
ctas_completed 300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 
gpgpu_n_tot_thrd_icount = 5120000
gpgpu_n_tot_w_icount = 160000
gpgpu_n_stall_shd_mem = 105234
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51200
gpgpu_n_mem_write_global = 128000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 204800
gpgpu_n_store_insn = 512000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1024000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 82834
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:377860	W0_Idle:2138559	W0_Scoreboard:1106341	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:160000
single_issue_nums: WS0:40000	WS1:40000	WS2:40000	WS3:40000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 409600 {8:51200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120000 {40:128000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2048000 {40:51200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024000 {8:128000,}
maxmflatency = 3963 
max_icnt2mem_latency = 3755 
maxmrqlatency = 0 
max_icnt2sh_latency = 281 
averagemflatency = 1227 
avg_icnt2mem_latency = 1028 
avg_icnt2sh_latency = 10 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3870 	31299 	56082 	57868 	30081 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5513 	9348 	14429 	28057 	57342 	38452 	26059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	107973 	37018 	17193 	6876 	3876 	2600 	3608 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	5 	11 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3637      3650      3711      3707      3858      3848      3863      3867      3883      3883      3864      3866      3701      3693      3725      3718
dram[1]:       3583      3619      3736      3727      3880      3888      3885      3893      3896      3898      3892      3883      3705      3713      3708      3716
dram[2]:       3665      3660      3796      3792      3793      3792      3899      3916      3829      3828      3963      3909      3781      3777      3832      3834
dram[3]:       3609      3606      3837      3788      3873      3891      3909      3911      3809      3879      3903      3954      3816      3814      3764      3730
dram[4]:       3670      3672      3661      3661      3850      3879      3849      3851      3906      3869      3612      3607      3799      3801      3701      3716
dram[5]:       3660      3660      3674      3671      3873      3875      3665      3665      3782      3859      3611      3611      3718      3610      3698      3703
dram[6]:       3677      3679      3673      3675      3762      3764      3867      3867      3770      3765      3612      3612      3791      3919      3680      3824
dram[7]:       3668      3670      3670      3670      3880      3880      3850      3850      3762      3757      3746      3746      3907      3897      3822      3824
dram[8]:       3447      3447      3620      3623      3866      3866      3754      3756      3797      3797      3863      3834      3785      3800      3554      3556
dram[9]:       3572      3574      3653      3655      3874      3874      3754      3766      3715      3790      3772      3863      3647      3647      3329      3329
dram[10]:       3527      3527      3775      3773      3765      3765      3774      3774      3776      3775      3897      3897      3771      3766      3391      3393
dram[11]:       3532      3534      3564      3338      3771      3771      3688      3688      3805      3805      3882      3884      3903      3850      3419      3401
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=82565 n_nop=82565 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 82565i bk1: 0a 82565i bk2: 0a 82565i bk3: 0a 82565i bk4: 0a 82565i bk5: 0a 82565i bk6: 0a 82565i bk7: 0a 82565i bk8: 0a 82565i bk9: 0a 82565i bk10: 0a 82565i bk11: 0a 82565i bk12: 0a 82565i bk13: 0a 82565i bk14: 0a 82565i bk15: 0a 82565i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 82565 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 82565 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82565 
n_nop = 82565 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11200, Miss = 4800, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11200, Miss = 4800, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11200, Miss = 4800, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11200, Miss = 4800, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11200, Miss = 4800, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11200, Miss = 4800, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11200, Miss = 4800, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11200, Miss = 4800, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 179200
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.4286
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128000
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.147
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=179200
icnt_total_pkts_simt_to_mem=179200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 179200
Req_Network_cycles = 29107
Req_Network_injected_packets_per_cycle =       6.1566 
Req_Network_conflicts_per_cycle =      22.6884
Req_Network_conflicts_per_cycle_util =      52.7215
Req_Bank_Level_Parallism =      14.3062
Req_Network_in_buffer_full_per_cycle =       1.6841
Req_Network_in_buffer_avg_util =      66.9911
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2565

Reply_Network_injected_packets_num = 179200
Reply_Network_cycles = 29107
Reply_Network_injected_packets_per_cycle =        6.1566
Reply_Network_conflicts_per_cycle =        3.3426
Reply_Network_conflicts_per_cycle_util =       7.5467
Reply_Bank_Level_Parallism =      13.9001
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.0998
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0733
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 111304 (inst/sec)
gpgpu_simulation_rate = 632 (cycle/sec)
gpgpu_silicon_slowdown = 2231012x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b78..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dc8d41040f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10add_kernelIdEvPKT_S2_PS0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 80 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 81 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 82 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 83 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 81 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 10929
gpu_sim_insn = 1945600
gpu_ipc =     178.0218
gpu_tot_sim_cycle = 40036
gpu_tot_sim_insn = 7065600
gpu_tot_ipc =     176.4812
gpu_tot_issued_cta = 400
gpu_occupancy = 57.7420% 
gpu_tot_occupancy = 56.4670% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.0272
partiton_level_parallism_total  =       6.3942
partiton_level_parallism_util =      13.9840
partiton_level_parallism_util_total  =      14.2080
L2_BW  =     317.0662 GB/Sec
L2_BW_total  =     288.5083 GB/Sec
gpu_total_sim_rate=108701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4306
	L1D_cache_core[1]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4851
	L1D_cache_core[2]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6337
	L1D_cache_core[3]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5482
	L1D_cache_core[4]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5348
	L1D_cache_core[5]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6011
	L1D_cache_core[6]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4427
	L1D_cache_core[7]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4818
	L1D_cache_core[8]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5093
	L1D_cache_core[9]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5751
	L1D_cache_core[10]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4089
	L1D_cache_core[11]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5293
	L1D_cache_core[12]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5625
	L1D_cache_core[13]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6196
	L1D_cache_core[14]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4026
	L1D_cache_core[15]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4015
	L1D_cache_core[16]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4351
	L1D_cache_core[17]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5362
	L1D_cache_core[18]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5729
	L1D_cache_core[19]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5238
	L1D_cache_core[20]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4592
	L1D_cache_core[21]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3638
	L1D_cache_core[22]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5452
	L1D_cache_core[23]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4880
	L1D_cache_core[24]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5729
	L1D_cache_core[25]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3729
	L1D_cache_core[26]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6050
	L1D_cache_core[27]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4978
	L1D_cache_core[28]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5235
	L1D_cache_core[29]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5105
	L1D_cache_core[30]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3615
	L1D_cache_core[31]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5114
	L1D_cache_core[32]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4626
	L1D_cache_core[33]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5909
	L1D_cache_core[34]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4068
	L1D_cache_core[35]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5998
	L1D_cache_core[36]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4827
	L1D_cache_core[37]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6966
	L1D_cache_core[38]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4614
	L1D_cache_core[39]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4835
	L1D_cache_core[40]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4053
	L1D_cache_core[41]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7030
	L1D_cache_core[42]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5384
	L1D_cache_core[43]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7015
	L1D_cache_core[44]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5391
	L1D_cache_core[45]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4630
	L1D_cache_core[46]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5084
	L1D_cache_core[47]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5746
	L1D_cache_core[48]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5100
	L1D_cache_core[49]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6572
	L1D_cache_core[50]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4779
	L1D_cache_core[51]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4264
	L1D_cache_core[52]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4167
	L1D_cache_core[53]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6330
	L1D_cache_core[54]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5679
	L1D_cache_core[55]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6697
	L1D_cache_core[56]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5782
	L1D_cache_core[57]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4573
	L1D_cache_core[58]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6076
	L1D_cache_core[59]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4614
	L1D_cache_core[60]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3962
	L1D_cache_core[61]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4643
	L1D_cache_core[62]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6478
	L1D_cache_core[63]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5378
	L1D_cache_core[64]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5416
	L1D_cache_core[65]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4682
	L1D_cache_core[66]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4282
	L1D_cache_core[67]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4386
	L1D_cache_core[68]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5662
	L1D_cache_core[69]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5323
	L1D_cache_core[70]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3444
	L1D_cache_core[71]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5808
	L1D_cache_core[72]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7375
	L1D_cache_core[73]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5992
	L1D_cache_core[74]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4454
	L1D_cache_core[75]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4685
	L1D_cache_core[76]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4191
	L1D_cache_core[77]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5247
	L1D_cache_core[78]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5701
	L1D_cache_core[79]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6470
	L1D_cache_core[80]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5888
	L1D_cache_core[81]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4500
	L1D_cache_core[82]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5275
	L1D_cache_core[83]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6518
	L1D_total_cache_accesses = 256000
	L1D_total_cache_misses = 256000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 437034
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 203852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 233182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 139377
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 64475
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 233182
ctas_completed 400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 
gpgpu_n_tot_thrd_icount = 7065600
gpgpu_n_tot_w_icount = 220800
gpgpu_n_stall_shd_mem = 161132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102400
gpgpu_n_mem_write_global = 153600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 409600
gpgpu_n_store_insn = 614400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1331200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 129132
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:499817	W0_Idle:2573958	W0_Scoreboard:2088821	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:220800
single_issue_nums: WS0:55200	WS1:55200	WS2:55200	WS3:55200	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819200 {8:102400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6144000 {40:153600,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4096000 {40:102400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1228800 {8:153600,}
maxmflatency = 3963 
max_icnt2mem_latency = 3755 
maxmrqlatency = 0 
max_icnt2sh_latency = 281 
averagemflatency = 1220 
avg_icnt2mem_latency = 1021 
avg_icnt2sh_latency = 9 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6590 	41261 	77582 	90922 	39645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9673 	11694 	18297 	39101 	79350 	65864 	32021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	155951 	53229 	23652 	9026 	5415 	4326 	4345 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	7 	15 	13 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3637      3650      3711      3707      3858      3848      3863      3867      3883      3883      3864      3866      3701      3693      3725      3718
dram[1]:       3583      3619      3736      3727      3880      3888      3885      3893      3896      3898      3892      3883      3705      3713      3708      3716
dram[2]:       3665      3660      3796      3792      3793      3792      3899      3916      3829      3828      3963      3909      3781      3777      3832      3834
dram[3]:       3609      3606      3837      3788      3873      3891      3909      3911      3809      3879      3903      3954      3816      3814      3764      3730
dram[4]:       3670      3672      3661      3661      3850      3879      3849      3851      3906      3869      3612      3607      3799      3801      3701      3716
dram[5]:       3660      3660      3674      3671      3873      3875      3665      3665      3782      3859      3611      3611      3718      3610      3698      3703
dram[6]:       3677      3679      3673      3675      3762      3764      3867      3867      3770      3765      3612      3612      3791      3919      3680      3824
dram[7]:       3668      3670      3670      3670      3880      3880      3850      3850      3762      3757      3746      3746      3907      3897      3822      3824
dram[8]:       3447      3447      3620      3623      3866      3866      3754      3756      3797      3797      3863      3834      3785      3800      3554      3556
dram[9]:       3572      3574      3653      3655      3874      3874      3754      3766      3715      3790      3772      3863      3647      3647      3329      3329
dram[10]:       3527      3527      3775      3773      3765      3765      3774      3774      3776      3775      3897      3897      3771      3766      3391      3393
dram[11]:       3532      3534      3564      3338      3771      3771      3688      3688      3805      3805      3882      3884      3903      3850      3419      3401
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113567 n_nop=113567 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 113567i bk1: 0a 113567i bk2: 0a 113567i bk3: 0a 113567i bk4: 0a 113567i bk5: 0a 113567i bk6: 0a 113567i bk7: 0a 113567i bk8: 0a 113567i bk9: 0a 113567i bk10: 0a 113567i bk11: 0a 113567i bk12: 0a 113567i bk13: 0a 113567i bk14: 0a 113567i bk15: 0a 113567i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 113567 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 113567 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113567 
n_nop = 113567 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16000, Miss = 4800, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16000, Miss = 4800, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 16000, Miss = 4800, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16000, Miss = 4800, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16000, Miss = 4800, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16000, Miss = 4800, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16000, Miss = 4800, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16000, Miss = 4800, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 256000
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.3000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153600
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.186
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=256000
icnt_total_pkts_simt_to_mem=256000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 256000
Req_Network_cycles = 40036
Req_Network_injected_packets_per_cycle =       6.3942 
Req_Network_conflicts_per_cycle =      23.7490
Req_Network_conflicts_per_cycle_util =      52.7702
Req_Bank_Level_Parallism =      14.2080
Req_Network_in_buffer_full_per_cycle =       1.2243
Req_Network_in_buffer_avg_util =      69.0282
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2664

Reply_Network_injected_packets_num = 256000
Reply_Network_cycles = 40036
Reply_Network_injected_packets_per_cycle =        6.3942
Reply_Network_conflicts_per_cycle =        3.3839
Reply_Network_conflicts_per_cycle_util =       7.3672
Reply_Bank_Level_Parallism =      13.9214
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.0451
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0761
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 5 sec (65 sec)
gpgpu_simulation_rate = 108701 (inst/sec)
gpgpu_simulation_rate = 615 (cycle/sec)
gpgpu_silicon_slowdown = 2292682x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b78..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dc8d410463 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'.
GPGPU-Sim PTX: pushing kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 80 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 81 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 82 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 83 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 82 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 10923
gpu_sim_insn = 1945600
gpu_ipc =     178.1196
gpu_tot_sim_cycle = 50959
gpu_tot_sim_insn = 9011200
gpu_tot_ipc =     176.8324
gpu_tot_issued_cta = 500
gpu_occupancy = 57.6467% 
gpu_tot_occupancy = 56.7364% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.0310
partiton_level_parallism_total  =       6.5307
partiton_level_parallism_util =      13.9459
partiton_level_parallism_util_total  =      14.1467
L2_BW  =     317.2403 GB/Sec
L2_BW_total  =     294.6670 GB/Sec
gpu_total_sim_rate=104781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6140
	L1D_cache_core[1]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6040
	L1D_cache_core[2]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8084
	L1D_cache_core[3]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6929
	L1D_cache_core[4]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6737
	L1D_cache_core[5]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7134
	L1D_cache_core[6]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5794
	L1D_cache_core[7]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7681
	L1D_cache_core[8]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6328
	L1D_cache_core[9]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7307
	L1D_cache_core[10]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5702
	L1D_cache_core[11]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6795
	L1D_cache_core[12]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7303
	L1D_cache_core[13]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7793
	L1D_cache_core[14]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5466
	L1D_cache_core[15]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5732
	L1D_cache_core[16]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5704
	L1D_cache_core[17]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6488
	L1D_cache_core[18]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7222
	L1D_cache_core[19]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7627
	L1D_cache_core[20]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6398
	L1D_cache_core[21]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5385
	L1D_cache_core[22]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6740
	L1D_cache_core[23]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6308
	L1D_cache_core[24]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7815
	L1D_cache_core[25]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5055
	L1D_cache_core[26]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7017
	L1D_cache_core[27]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7171
	L1D_cache_core[28]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6063
	L1D_cache_core[29]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6918
	L1D_cache_core[30]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5409
	L1D_cache_core[31]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6149
	L1D_cache_core[32]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5449
	L1D_cache_core[33]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7302
	L1D_cache_core[34]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5237
	L1D_cache_core[35]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7827
	L1D_cache_core[36]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5971
	L1D_cache_core[37]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8526
	L1D_cache_core[38]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6667
	L1D_cache_core[39]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5861
	L1D_cache_core[40]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5725
	L1D_cache_core[41]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8827
	L1D_cache_core[42]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7259
	L1D_cache_core[43]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8816
	L1D_cache_core[44]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6925
	L1D_cache_core[45]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6682
	L1D_cache_core[46]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6801
	L1D_cache_core[47]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6490
	L1D_cache_core[48]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7466
	L1D_cache_core[49]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8129
	L1D_cache_core[50]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5995
	L1D_cache_core[51]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5468
	L1D_cache_core[52]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5333
	L1D_cache_core[53]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8036
	L1D_cache_core[54]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6932
	L1D_cache_core[55]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8441
	L1D_cache_core[56]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8349
	L1D_cache_core[57]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6192
	L1D_cache_core[58]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7861
	L1D_cache_core[59]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6171
	L1D_cache_core[60]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5248
	L1D_cache_core[61]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5818
	L1D_cache_core[62]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8432
	L1D_cache_core[63]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6925
	L1D_cache_core[64]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6919
	L1D_cache_core[65]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6124
	L1D_cache_core[66]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6020
	L1D_cache_core[67]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6858
	L1D_cache_core[68]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7263
	L1D_cache_core[69]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7716
	L1D_cache_core[70]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4593
	L1D_cache_core[71]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6705
	L1D_cache_core[72]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9425
	L1D_cache_core[73]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7042
	L1D_cache_core[74]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6795
	L1D_cache_core[75]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6537
	L1D_cache_core[76]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5415
	L1D_cache_core[77]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6421
	L1D_cache_core[78]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8332
	L1D_cache_core[79]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8363
	L1D_cache_core[80]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7353
	L1D_cache_core[81]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6220
	L1D_cache_core[82]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7567
	L1D_cache_core[83]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8213
	L1D_total_cache_accesses = 332800
	L1D_total_cache_misses = 332800
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 571476
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 336897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 115200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 234579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 134400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 153600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 207938
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 128959
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 234579
ctas_completed 500, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 107, 
gpgpu_n_tot_thrd_icount = 9011200
gpgpu_n_tot_w_icount = 281600
gpgpu_n_stall_shd_mem = 218266
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 153600
gpgpu_n_mem_write_global = 179200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 614400
gpgpu_n_store_insn = 716800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1638400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 176666
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:634832	W0_Idle:3016364	W0_Scoreboard:3043568	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:281600
single_issue_nums: WS0:70400	WS1:70400	WS2:70400	WS3:70400	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1228800 {8:153600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7168000 {40:179200,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6144000 {40:153600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1433600 {8:179200,}
maxmflatency = 3963 
max_icnt2mem_latency = 3755 
maxmrqlatency = 0 
max_icnt2sh_latency = 281 
averagemflatency = 1211 
avg_icnt2mem_latency = 1013 
avg_icnt2sh_latency = 9 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8993 	53496 	96882 	125045 	48384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13876 	14498 	24329 	47938 	100018 	94723 	37418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	204662 	67792 	28791 	11386 	7954 	6416 	5743 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	10 	18 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3637      3650      3711      3707      3858      3848      3863      3867      3883      3883      3864      3866      3701      3693      3725      3718
dram[1]:       3583      3619      3736      3727      3880      3888      3885      3893      3896      3898      3892      3883      3705      3713      3708      3716
dram[2]:       3665      3660      3796      3792      3793      3792      3899      3916      3829      3828      3963      3909      3781      3777      3832      3834
dram[3]:       3609      3606      3837      3788      3873      3891      3909      3911      3809      3879      3903      3954      3816      3814      3764      3730
dram[4]:       3670      3672      3661      3661      3850      3879      3849      3851      3906      3869      3612      3607      3799      3801      3701      3716
dram[5]:       3660      3660      3674      3671      3873      3875      3665      3665      3782      3859      3611      3611      3718      3610      3698      3703
dram[6]:       3677      3679      3673      3675      3762      3764      3867      3867      3770      3765      3612      3612      3791      3919      3680      3824
dram[7]:       3668      3670      3670      3670      3880      3880      3850      3850      3762      3757      3746      3746      3907      3897      3822      3824
dram[8]:       3447      3447      3620      3623      3866      3866      3754      3756      3797      3797      3863      3834      3785      3800      3554      3556
dram[9]:       3572      3574      3653      3655      3874      3874      3754      3766      3715      3790      3772      3863      3647      3647      3329      3329
dram[10]:       3527      3527      3775      3773      3765      3765      3774      3774      3776      3775      3897      3897      3771      3766      3391      3393
dram[11]:       3532      3534      3564      3338      3771      3771      3688      3688      3805      3805      3882      3884      3903      3850      3419      3401
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=144552 n_nop=144552 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 144552i bk1: 0a 144552i bk2: 0a 144552i bk3: 0a 144552i bk4: 0a 144552i bk5: 0a 144552i bk6: 0a 144552i bk7: 0a 144552i bk8: 0a 144552i bk9: 0a 144552i bk10: 0a 144552i bk11: 0a 144552i bk12: 0a 144552i bk13: 0a 144552i bk14: 0a 144552i bk15: 0a 144552i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 144552 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 144552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144552 
n_nop = 144552 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20800, Miss = 4800, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 20800, Miss = 4800, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20800, Miss = 4800, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 20800, Miss = 4800, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20800, Miss = 4800, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20800, Miss = 4800, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20800, Miss = 4800, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20800, Miss = 4800, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 332800
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.2308
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 153600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179200
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=332800
icnt_total_pkts_simt_to_mem=332800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 332800
Req_Network_cycles = 50959
Req_Network_injected_packets_per_cycle =       6.5307 
Req_Network_conflicts_per_cycle =      24.3225
Req_Network_conflicts_per_cycle_util =      52.6865
Req_Bank_Level_Parallism =      14.1467
Req_Network_in_buffer_full_per_cycle =       0.9619
Req_Network_in_buffer_avg_util =      70.0150
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2721

Reply_Network_injected_packets_num = 332800
Reply_Network_cycles = 50959
Reply_Network_injected_packets_per_cycle =        6.5307
Reply_Network_conflicts_per_cycle =        3.3816
Reply_Network_conflicts_per_cycle_util =       7.2108
Reply_Bank_Level_Parallism =      13.9259
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.1455
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0777
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 104781 (inst/sec)
gpgpu_simulation_rate = 592 (cycle/sec)
gpgpu_silicon_slowdown = 2381756x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe95d35b58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe95d35b54..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dc8d4104bf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x880 (CUDAStream.1.sm_30.ptx:489) @%p1 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x900 (CUDAStream.1.sm_30.ptx:511) shr.u32 %r24, %r2, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f0 (CUDAStream.1.sm_30.ptx:506) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (CUDAStream.1.sm_30.ptx:508) st.shared.f64 [%r5], %fd10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x910 (CUDAStream.1.sm_30.ptx:513) @%p3 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x938 (CUDAStream.1.sm_30.ptx:520) @%p4 bra BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (CUDAStream.1.sm_30.ptx:532) shr.u32 %r21, %r10, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9a0 (CUDAStream.1.sm_30.ptx:536) @%p5 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9b0 (CUDAStream.1.sm_30.ptx:540) @%p6 bra BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (CUDAStream.1.sm_30.ptx:549) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' to stream 0, gridDim= (256,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 83 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 80 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 82 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 81 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 19781
gpu_sim_insn = 34622720
gpu_ipc =    1750.3018
gpu_tot_sim_cycle = 70740
gpu_tot_sim_insn = 43633920
gpu_tot_ipc =     616.8210
gpu_tot_issued_cta = 756
gpu_occupancy = 60.4549% 
gpu_tot_occupancy = 58.1234% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6013
partiton_level_parallism_total  =       5.4319
partiton_level_parallism_util =      12.8287
partiton_level_parallism_util_total  =      13.9547
L2_BW  =     117.3699 GB/Sec
L2_BW_total  =     245.0895 GB/Sec
gpu_total_sim_rate=237140

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7117
	L1D_cache_core[1]: Access = 4867, Miss = 4867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7753
	L1D_cache_core[2]: Access = 5379, Miss = 5379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9798
	L1D_cache_core[3]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8020
	L1D_cache_core[4]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9020
	L1D_cache_core[5]: Access = 4867, Miss = 4867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8239
	L1D_cache_core[6]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7957
	L1D_cache_core[7]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9595
	L1D_cache_core[8]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7693
	L1D_cache_core[9]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8545
	L1D_cache_core[10]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7774
	L1D_cache_core[11]: Access = 5379, Miss = 5379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7869
	L1D_cache_core[12]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8446
	L1D_cache_core[13]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9302
	L1D_cache_core[14]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7177
	L1D_cache_core[15]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7221
	L1D_cache_core[16]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7386
	L1D_cache_core[17]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8092
	L1D_cache_core[18]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8276
	L1D_cache_core[19]: Access = 5891, Miss = 5891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9686
	L1D_cache_core[20]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7528
	L1D_cache_core[21]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6332
	L1D_cache_core[22]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8963
	L1D_cache_core[23]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7530
	L1D_cache_core[24]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8999
	L1D_cache_core[25]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6199
	L1D_cache_core[26]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8878
	L1D_cache_core[27]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9036
	L1D_cache_core[28]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7964
	L1D_cache_core[29]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9046
	L1D_cache_core[30]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6727
	L1D_cache_core[31]: Access = 4867, Miss = 4867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7897
	L1D_cache_core[32]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7475
	L1D_cache_core[33]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8967
	L1D_cache_core[34]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6968
	L1D_cache_core[35]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9421
	L1D_cache_core[36]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7116
	L1D_cache_core[37]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10106
	L1D_cache_core[38]: Access = 3844, Miss = 3844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8391
	L1D_cache_core[39]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7295
	L1D_cache_core[40]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6911
	L1D_cache_core[41]: Access = 7171, Miss = 7171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11032
	L1D_cache_core[42]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9218
	L1D_cache_core[43]: Access = 6659, Miss = 6659, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10827
	L1D_cache_core[44]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8242
	L1D_cache_core[45]: Access = 5379, Miss = 5379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7804
	L1D_cache_core[46]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8940
	L1D_cache_core[47]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8157
	L1D_cache_core[48]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8950
	L1D_cache_core[49]: Access = 5379, Miss = 5379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9298
	L1D_cache_core[50]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8225
	L1D_cache_core[51]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6738
	L1D_cache_core[52]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7161
	L1D_cache_core[53]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10724
	L1D_cache_core[54]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7855
	L1D_cache_core[55]: Access = 5635, Miss = 5635, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10719
	L1D_cache_core[56]: Access = 5891, Miss = 5891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9944
	L1D_cache_core[57]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7581
	L1D_cache_core[58]: Access = 4867, Miss = 4867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9926
	L1D_cache_core[59]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8447
	L1D_cache_core[60]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6790
	L1D_cache_core[61]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6937
	L1D_cache_core[62]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9990
	L1D_cache_core[63]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7843
	L1D_cache_core[64]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9435
	L1D_cache_core[65]: Access = 3844, Miss = 3844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7623
	L1D_cache_core[66]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7052
	L1D_cache_core[67]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8587
	L1D_cache_core[68]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9381
	L1D_cache_core[69]: Access = 4612, Miss = 4612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9099
	L1D_cache_core[70]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6316
	L1D_cache_core[71]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7683
	L1D_cache_core[72]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10866
	L1D_cache_core[73]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8983
	L1D_cache_core[74]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8862
	L1D_cache_core[75]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7791
	L1D_cache_core[76]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6662
	L1D_cache_core[77]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7893
	L1D_cache_core[78]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9523
	L1D_cache_core[79]: Access = 5379, Miss = 5379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10247
	L1D_cache_core[80]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8750
	L1D_cache_core[81]: Access = 4612, Miss = 4612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6999
	L1D_cache_core[82]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9484
	L1D_cache_core[83]: Access = 4867, Miss = 4867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9471
	L1D_total_cache_accesses = 384256
	L1D_total_cache_misses = 384256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 704770
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.074
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 470191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 234579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 134400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179456

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 276475
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 193716
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 234579
ctas_completed 756, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
743, 584, 560, 560, 536, 536, 536, 536, 512, 512, 512, 512, 512, 512, 512, 512, 488, 488, 488, 488, 488, 488, 488, 488, 488, 488, 488, 488, 488, 488, 488, 488, 
gpgpu_n_tot_thrd_icount = 44929024
gpgpu_n_tot_w_icount = 1404032
gpgpu_n_stall_shd_mem = 306657
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 204800
gpgpu_n_mem_write_global = 179456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 819200
gpgpu_n_store_insn = 717056
gpgpu_n_shmem_insn = 1150464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2686976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 223457
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1055273	W0_Idle:3973342	W0_Scoreboard:4694005	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1392512
single_issue_nums: WS0:362208	WS1:348640	WS2:346592	WS3:346592	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1638400 {8:204800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7178240 {40:179456,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8192000 {40:204800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1435648 {8:179456,}
maxmflatency = 3963 
max_icnt2mem_latency = 3755 
maxmrqlatency = 0 
max_icnt2sh_latency = 281 
averagemflatency = 1206 
avg_icnt2mem_latency = 1006 
avg_icnt2sh_latency = 10 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10363 	64623 	107683 	144298 	57289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	15678 	18708 	30786 	52701 	109850 	113540 	42993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	232457 	80386 	33510 	13078 	9574 	7676 	7457 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	14 	20 	21 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3637      3650      3711      3707      3858      3848      3863      3867      3883      3883      3864      3866      3701      3693      3725      3718
dram[1]:       3583      3619      3736      3727      3880      3888      3885      3893      3896      3898      3892      3883      3705      3713      3708      3716
dram[2]:       3665      3660      3796      3792      3793      3792      3899      3916      3829      3828      3963      3909      3781      3777      3832      3834
dram[3]:       3609      3606      3837      3788      3873      3891      3909      3911      3809      3879      3903      3954      3816      3814      3764      3730
dram[4]:       3670      3672      3661      3661      3850      3879      3849      3851      3906      3869      3612      3607      3799      3801      3701      3716
dram[5]:       3660      3660      3674      3671      3873      3875      3665      3665      3782      3859      3611      3611      3718      3610      3698      3703
dram[6]:       3677      3679      3673      3675      3762      3764      3867      3867      3770      3765      3612      3612      3791      3919      3680      3824
dram[7]:       3668      3670      3670      3670      3880      3880      3850      3850      3762      3757      3746      3746      3907      3897      3822      3824
dram[8]:       3447      3447      3620      3623      3866      3866      3754      3756      3797      3797      3863      3834      3785      3800      3554      3556
dram[9]:       3572      3574      3653      3655      3874      3874      3754      3766      3715      3790      3772      3863      3647      3647      3329      3329
dram[10]:       3527      3527      3775      3773      3765      3765      3774      3774      3776      3775      3897      3897      3771      3766      3391      3393
dram[11]:       3532      3534      3564      3338      3771      3771      3688      3688      3805      3805      3882      3884      3903      3850      3419      3401
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200666 n_nop=200666 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 200666i bk1: 0a 200666i bk2: 0a 200666i bk3: 0a 200666i bk4: 0a 200666i bk5: 0a 200666i bk6: 0a 200666i bk7: 0a 200666i bk8: 0a 200666i bk9: 0a 200666i bk10: 0a 200666i bk11: 0a 200666i bk12: 0a 200666i bk13: 0a 200666i bk14: 0a 200666i bk15: 0a 200666i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 200666 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 200666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200666 
n_nop = 200666 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24016, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24016, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24016, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 24016, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24016, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 24016, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24016, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24016, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 384256
L2_total_cache_misses = 76864
L2_total_cache_miss_rate = 0.2000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179456
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.181
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=384256
icnt_total_pkts_simt_to_mem=384256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 384256
Req_Network_cycles = 70740
Req_Network_injected_packets_per_cycle =       5.4319 
Req_Network_conflicts_per_cycle =      20.0720
Req_Network_conflicts_per_cycle_util =      51.5650
Req_Bank_Level_Parallism =      13.9547
Req_Network_in_buffer_full_per_cycle =       0.6929
Req_Network_in_buffer_avg_util =      58.0880
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2263

Reply_Network_injected_packets_num = 384256
Reply_Network_cycles = 70740
Reply_Network_injected_packets_per_cycle =        5.4319
Reply_Network_conflicts_per_cycle =        2.9121
Reply_Network_conflicts_per_cycle_util =       7.3232
Reply_Bank_Level_Parallism =      13.6600
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.9216
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0647
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 4 sec (184 sec)
gpgpu_simulation_rate = 237140 (inst/sec)
gpgpu_simulation_rate = 384 (cycle/sec)
gpgpu_silicon_slowdown = 3671875x
Function    MBytes/sec  Min (sec)   Max         Average     
Copy        0.121       13.51557    13.51557    13.51557    
Mul         0.119       13.71580    13.71580    13.71580    
Add         0.124       19.82031    19.82031    19.82031    
Triad       0.122       20.22160    20.22160    20.22160    
Dot         0.017       98.20107    98.20107    98.20107    
GPGPU-Sim: *** exit detected ***
