// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dpu_keygen_dpu_keygen,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu11p-flga2577-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.121000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=481,HLS_SYN_DSP=0,HLS_SYN_FF=2003105,HLS_SYN_LUT=939537,HLS_VERSION=2022_1}" *)

module dpu_keygen (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pk_address0,
        pk_ce0,
        pk_we0,
        pk_d0,
        pk_q0,
        pk_address1,
        pk_ce1,
        pk_we1,
        pk_d1,
        pk_q1,
        sk_address0,
        sk_ce0,
        sk_we0,
        sk_d0,
        sk_q0,
        sk_address1,
        sk_ce1,
        sk_we1,
        sk_d1,
        sk_q1,
        seedbuf_address0,
        seedbuf_ce0,
        seedbuf_we0,
        seedbuf_d0,
        seedbuf_q0,
        seedbuf_address1,
        seedbuf_ce1,
        seedbuf_we1,
        seedbuf_d1,
        seedbuf_q1,
        ap_return
);

parameter    ap_ST_fsm_state1 = 73'd1;
parameter    ap_ST_fsm_state2 = 73'd2;
parameter    ap_ST_fsm_state3 = 73'd4;
parameter    ap_ST_fsm_state4 = 73'd8;
parameter    ap_ST_fsm_state5 = 73'd16;
parameter    ap_ST_fsm_state6 = 73'd32;
parameter    ap_ST_fsm_state7 = 73'd64;
parameter    ap_ST_fsm_state8 = 73'd128;
parameter    ap_ST_fsm_state9 = 73'd256;
parameter    ap_ST_fsm_state10 = 73'd512;
parameter    ap_ST_fsm_state11 = 73'd1024;
parameter    ap_ST_fsm_state12 = 73'd2048;
parameter    ap_ST_fsm_state13 = 73'd4096;
parameter    ap_ST_fsm_state14 = 73'd8192;
parameter    ap_ST_fsm_state15 = 73'd16384;
parameter    ap_ST_fsm_state16 = 73'd32768;
parameter    ap_ST_fsm_state17 = 73'd65536;
parameter    ap_ST_fsm_state18 = 73'd131072;
parameter    ap_ST_fsm_state19 = 73'd262144;
parameter    ap_ST_fsm_state20 = 73'd524288;
parameter    ap_ST_fsm_state21 = 73'd1048576;
parameter    ap_ST_fsm_state22 = 73'd2097152;
parameter    ap_ST_fsm_state23 = 73'd4194304;
parameter    ap_ST_fsm_state24 = 73'd8388608;
parameter    ap_ST_fsm_state25 = 73'd16777216;
parameter    ap_ST_fsm_state26 = 73'd33554432;
parameter    ap_ST_fsm_state27 = 73'd67108864;
parameter    ap_ST_fsm_state28 = 73'd134217728;
parameter    ap_ST_fsm_state29 = 73'd268435456;
parameter    ap_ST_fsm_state30 = 73'd536870912;
parameter    ap_ST_fsm_state31 = 73'd1073741824;
parameter    ap_ST_fsm_state32 = 73'd2147483648;
parameter    ap_ST_fsm_state33 = 73'd4294967296;
parameter    ap_ST_fsm_state34 = 73'd8589934592;
parameter    ap_ST_fsm_state35 = 73'd17179869184;
parameter    ap_ST_fsm_state36 = 73'd34359738368;
parameter    ap_ST_fsm_state37 = 73'd68719476736;
parameter    ap_ST_fsm_state38 = 73'd137438953472;
parameter    ap_ST_fsm_state39 = 73'd274877906944;
parameter    ap_ST_fsm_state40 = 73'd549755813888;
parameter    ap_ST_fsm_state41 = 73'd1099511627776;
parameter    ap_ST_fsm_state42 = 73'd2199023255552;
parameter    ap_ST_fsm_state43 = 73'd4398046511104;
parameter    ap_ST_fsm_state44 = 73'd8796093022208;
parameter    ap_ST_fsm_state45 = 73'd17592186044416;
parameter    ap_ST_fsm_state46 = 73'd35184372088832;
parameter    ap_ST_fsm_state47 = 73'd70368744177664;
parameter    ap_ST_fsm_state48 = 73'd140737488355328;
parameter    ap_ST_fsm_state49 = 73'd281474976710656;
parameter    ap_ST_fsm_state50 = 73'd562949953421312;
parameter    ap_ST_fsm_state51 = 73'd1125899906842624;
parameter    ap_ST_fsm_state52 = 73'd2251799813685248;
parameter    ap_ST_fsm_state53 = 73'd4503599627370496;
parameter    ap_ST_fsm_state54 = 73'd9007199254740992;
parameter    ap_ST_fsm_state55 = 73'd18014398509481984;
parameter    ap_ST_fsm_state56 = 73'd36028797018963968;
parameter    ap_ST_fsm_state57 = 73'd72057594037927936;
parameter    ap_ST_fsm_state58 = 73'd144115188075855872;
parameter    ap_ST_fsm_state59 = 73'd288230376151711744;
parameter    ap_ST_fsm_state60 = 73'd576460752303423488;
parameter    ap_ST_fsm_state61 = 73'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 73'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 73'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 73'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 73'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 73'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 73'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 73'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 73'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 73'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 73'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 73'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 73'd4722366482869645213696;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] pk_address0;
output   pk_ce0;
output   pk_we0;
output  [7:0] pk_d0;
input  [7:0] pk_q0;
output  [10:0] pk_address1;
output   pk_ce1;
output   pk_we1;
output  [7:0] pk_d1;
input  [7:0] pk_q1;
output  [11:0] sk_address0;
output   sk_ce0;
output   sk_we0;
output  [7:0] sk_d0;
input  [7:0] sk_q0;
output  [11:0] sk_address1;
output   sk_ce1;
output   sk_we1;
output  [7:0] sk_d1;
input  [7:0] sk_q1;
output  [6:0] seedbuf_address0;
output   seedbuf_ce0;
output   seedbuf_we0;
output  [7:0] seedbuf_d0;
input  [7:0] seedbuf_q0;
output  [6:0] seedbuf_address1;
output   seedbuf_ce1;
output   seedbuf_we1;
output  [7:0] seedbuf_d1;
input  [7:0] seedbuf_q1;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] pk_address0;
reg pk_ce0;
reg pk_we0;
reg[7:0] pk_d0;
reg[10:0] pk_address1;
reg pk_ce1;
reg pk_we1;
reg[11:0] sk_address0;
reg sk_ce0;
reg sk_we0;
reg[7:0] sk_d0;
reg sk_ce1;
reg sk_we1;
reg[6:0] seedbuf_address0;
reg seedbuf_ce0;
reg seedbuf_we0;
reg[6:0] seedbuf_address1;
reg seedbuf_ce1;
reg seedbuf_we1;

(* fsm_encoding = "none" *) reg   [72:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] zetas_address0;
reg    zetas_ce0;
wire   [22:0] zetas_q0;
reg   [31:0] ptr;
wire   [9:0] grp_shake_absorb_1_fu_593_ap_return;
reg   [9:0] reg_842;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state17;
wire   [8191:0] dpu_pMem_q0;
reg   [8191:0] reg_847;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state32;
wire   [8191:0] dpu_pMem_q1;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state40;
reg   [8191:0] reg_856;
wire    ap_CS_fsm_state10;
reg   [8191:0] reg_862;
wire    ap_CS_fsm_state29;
wire   [8191:0] grp_sample_eta_fu_689_ap_return;
reg   [8191:0] reg_868;
wire    ap_CS_fsm_state41;
reg   [8191:0] reg_875;
wire    ap_CS_fsm_state43;
wire    grp_dpu_func_fu_468_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_done;
reg    ap_block_state43_on_subcall_done;
wire    ap_CS_fsm_state45;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_done;
reg    ap_block_state45_on_subcall_done;
wire    ap_CS_fsm_state47;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_done;
reg    ap_block_state47_on_subcall_done;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state55;
reg   [8191:0] reg_880;
reg   [8191:0] reg_885;
reg   [8191:0] reg_890;
wire   [8191:0] grp_dpu_pack_4_fu_789_ap_return;
reg   [8191:0] reg_895;
wire    ap_CS_fsm_state69;
wire    grp_dpu_pack_4_fu_789_ap_done;
wire    ap_CS_fsm_state71;
reg   [4:0] i_7_reg_1419;
reg   [4:0] this_s_addr_reg_1424;
wire    ap_CS_fsm_state6;
wire   [7:0] this_pMem_addr_2_reg_1429;
wire    ap_CS_fsm_state8;
wire   [4:0] this_s_addr_1_reg_1434;
wire   [7:0] this_pMem_addr_4_reg_1446;
reg   [8191:0] this_pMem_load_2_reg_1452;
wire    ap_CS_fsm_state13;
wire   [4:0] add_ln32_fu_987_p2;
reg   [4:0] add_ln32_reg_1465;
wire    ap_CS_fsm_state14;
wire   [2:0] select_ln511_fu_1015_p3;
reg   [2:0] select_ln511_reg_1484;
wire    ap_CS_fsm_state18;
wire   [2:0] select_ln511_1_fu_1029_p3;
reg   [2:0] select_ln511_1_reg_1489;
wire   [3:0] zext_ln34_fu_1038_p1;
reg   [3:0] zext_ln34_reg_1497;
wire   [7:0] grp_shake_absorb_fu_648_ap_return;
reg   [7:0] spu_pos_2_reg_1503;
wire    ap_CS_fsm_state19;
reg   [4:0] i_s_reg_1508;
reg   [4:0] this_s_addr_3_reg_1513;
wire    ap_CS_fsm_state20;
wire   [3:0] zext_ln511_fu_1085_p1;
reg   [3:0] zext_ln511_reg_1518;
wire    ap_CS_fsm_state23;
wire   [4:0] p_mid_fu_1088_p3;
reg   [4:0] p_mid_reg_1523;
wire   [7:0] trunc_ln500_fu_1095_p1;
reg   [7:0] trunc_ln500_reg_1528;
wire    ap_CS_fsm_state24;
reg   [7:0] this_pMem_addr_7_reg_1536;
wire   [0:0] icmp_ln500_fu_1109_p2;
wire   [0:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_return;
reg   [0:0] targetBlock_reg_1542;
wire    ap_CS_fsm_state30;
wire   [31:0] ctr_11_fu_1167_p3;
wire    ap_CS_fsm_state31;
wire   [3:0] zext_ln39_fu_1202_p1;
reg   [3:0] zext_ln39_reg_1559;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln38_fu_1190_p2;
reg   [7:0] this_pMem_addr_5_reg_1564;
reg   [7:0] this_pMem_addr_6_reg_1570;
reg   [2:0] k_8_reg_1589;
wire    ap_CS_fsm_state39;
wire  signed [4:0] addr_11_fu_1280_p2;
reg   [4:0] addr_11_reg_1597;
wire   [0:0] icmp_ln43_fu_1264_p2;
wire   [3:0] add_ln44_fu_1307_p2;
reg   [3:0] add_ln44_reg_1610;
wire   [8191:0] grp_dpu_pack_fu_756_ap_return;
reg   [8191:0] dpu_p5_reg_1615;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state62;
reg   [7:0] buf_address0;
reg    buf_ce0;
reg    buf_we0;
wire   [7:0] buf_q0;
reg   [7:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
wire   [7:0] buf_q1;
reg   [7:0] dpu_pMem_address0;
reg    dpu_pMem_ce0;
reg   [1023:0] dpu_pMem_we0;
reg   [8191:0] dpu_pMem_d0;
reg   [7:0] dpu_pMem_address1;
reg    dpu_pMem_ce1;
reg   [1023:0] dpu_pMem_we1;
reg   [8191:0] dpu_pMem_d1;
reg   [4:0] spu_s_address0;
reg    spu_s_ce0;
reg    spu_s_we0;
reg   [63:0] spu_s_d0;
wire   [63:0] spu_s_q0;
reg   [4:0] spu_s_address1;
reg    spu_s_ce1;
reg    spu_s_we1;
reg   [63:0] spu_s_d1;
wire   [63:0] spu_s_q1;
reg   [5:0] tr_address0;
reg    tr_ce0;
reg    tr_we0;
wire   [7:0] tr_q0;
reg    tr_ce1;
reg    tr_we1;
wire    grp_dpu_func_fu_468_ap_start;
wire    grp_dpu_func_fu_468_ap_idle;
wire    grp_dpu_func_fu_468_ap_ready;
wire   [7:0] grp_dpu_func_fu_468_this_pMem_address0;
wire    grp_dpu_func_fu_468_this_pMem_ce0;
wire   [1023:0] grp_dpu_func_fu_468_this_pMem_we0;
wire   [8191:0] grp_dpu_func_fu_468_this_pMem_d0;
wire   [7:0] grp_dpu_func_fu_468_this_pMem_address1;
wire    grp_dpu_func_fu_468_this_pMem_ce1;
wire   [1023:0] grp_dpu_func_fu_468_this_pMem_we1;
wire   [8191:0] grp_dpu_func_fu_468_this_pMem_d1;
reg   [8191:0] grp_dpu_func_fu_468_p_read;
reg   [8191:0] grp_dpu_func_fu_468_p_read1;
reg   [8191:0] grp_dpu_func_fu_468_p_read2;
reg   [8191:0] grp_dpu_func_fu_468_p_read3;
reg   [7:0] grp_dpu_func_fu_468_addr1;
reg   [7:0] grp_dpu_func_fu_468_addr2;
reg   [7:0] grp_dpu_func_fu_468_addr3;
reg   [7:0] grp_dpu_func_fu_468_type_r;
reg   [7:0] grp_dpu_func_fu_468_itr;
wire   [8191:0] grp_dpu_func_fu_468_ap_return_0;
wire   [8191:0] grp_dpu_func_fu_468_ap_return_1;
wire   [8191:0] grp_dpu_func_fu_468_ap_return_2;
wire   [8191:0] grp_dpu_func_fu_468_ap_return_3;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_ready;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_p_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_p_out_ap_vld;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_ready;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_p_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_p_out_ap_vld;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_ready;
wire   [4:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_ce0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_we0;
wire   [63:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_d0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_ready;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_ce0;
wire   [1023:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_we0;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_d0;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_zetas_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_zetas_ce0;
wire    grp_shake_absorb_1_fu_593_ap_start;
wire    grp_shake_absorb_1_fu_593_ap_done;
wire    grp_shake_absorb_1_fu_593_ap_idle;
wire    grp_shake_absorb_1_fu_593_ap_ready;
wire   [4:0] grp_shake_absorb_1_fu_593_this_s_address0;
wire    grp_shake_absorb_1_fu_593_this_s_ce0;
wire    grp_shake_absorb_1_fu_593_this_s_we0;
wire   [63:0] grp_shake_absorb_1_fu_593_this_s_d0;
wire   [4:0] grp_shake_absorb_1_fu_593_this_s_address1;
wire    grp_shake_absorb_1_fu_593_this_s_ce1;
wire    grp_shake_absorb_1_fu_593_this_s_we1;
wire   [63:0] grp_shake_absorb_1_fu_593_this_s_d1;
reg   [8:0] grp_shake_absorb_1_fu_593_mode;
wire   [6:0] grp_shake_absorb_1_fu_593_seedbuf_address0;
wire    grp_shake_absorb_1_fu_593_seedbuf_ce0;
wire   [6:0] grp_shake_absorb_1_fu_593_seedbuf_address1;
wire    grp_shake_absorb_1_fu_593_seedbuf_ce1;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_ready;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_ce0;
wire   [1023:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_we0;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_d0;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_zetas_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_zetas_ce0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_ready;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_p_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_p_out_ap_vld;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_ready;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_p_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_p_out_ap_vld;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_ready;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_p_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_p_out_ap_vld;
wire    grp_shake_squeeze_2_fu_634_ap_start;
wire    grp_shake_squeeze_2_fu_634_ap_done;
wire    grp_shake_squeeze_2_fu_634_ap_idle;
wire    grp_shake_squeeze_2_fu_634_ap_ready;
wire   [4:0] grp_shake_squeeze_2_fu_634_this_s_address0;
wire    grp_shake_squeeze_2_fu_634_this_s_ce0;
wire    grp_shake_squeeze_2_fu_634_this_s_we0;
wire   [63:0] grp_shake_squeeze_2_fu_634_this_s_d0;
wire   [4:0] grp_shake_squeeze_2_fu_634_this_s_address1;
wire    grp_shake_squeeze_2_fu_634_this_s_ce1;
wire    grp_shake_squeeze_2_fu_634_this_s_we1;
wire   [63:0] grp_shake_squeeze_2_fu_634_this_s_d1;
wire   [6:0] grp_shake_squeeze_2_fu_634_seedbuf_address0;
wire    grp_shake_squeeze_2_fu_634_seedbuf_ce0;
wire    grp_shake_squeeze_2_fu_634_seedbuf_we0;
wire   [7:0] grp_shake_squeeze_2_fu_634_seedbuf_d0;
wire   [6:0] grp_shake_squeeze_2_fu_634_seedbuf_address1;
wire    grp_shake_squeeze_2_fu_634_seedbuf_ce1;
wire    grp_shake_squeeze_2_fu_634_seedbuf_we1;
wire   [7:0] grp_shake_squeeze_2_fu_634_seedbuf_d1;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_ready;
wire   [4:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_ce0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_we0;
wire   [63:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_d0;
wire    grp_shake_absorb_fu_648_ap_start;
wire    grp_shake_absorb_fu_648_ap_done;
wire    grp_shake_absorb_fu_648_ap_idle;
wire    grp_shake_absorb_fu_648_ap_ready;
wire   [4:0] grp_shake_absorb_fu_648_this_s_address0;
wire    grp_shake_absorb_fu_648_this_s_ce0;
wire    grp_shake_absorb_fu_648_this_s_we0;
wire   [63:0] grp_shake_absorb_fu_648_this_s_d0;
wire   [4:0] grp_shake_absorb_fu_648_this_s_address1;
wire    grp_shake_absorb_fu_648_this_s_ce1;
wire    grp_shake_absorb_fu_648_this_s_we1;
wire   [63:0] grp_shake_absorb_fu_648_this_s_d1;
wire    grp_KeccakF1600_StatePermute_fu_658_ap_start;
wire    grp_KeccakF1600_StatePermute_fu_658_ap_done;
wire    grp_KeccakF1600_StatePermute_fu_658_ap_idle;
wire    grp_KeccakF1600_StatePermute_fu_658_ap_ready;
wire   [4:0] grp_KeccakF1600_StatePermute_fu_658_this_s_address0;
wire    grp_KeccakF1600_StatePermute_fu_658_this_s_ce0;
wire    grp_KeccakF1600_StatePermute_fu_658_this_s_we0;
wire   [63:0] grp_KeccakF1600_StatePermute_fu_658_this_s_d0;
wire   [4:0] grp_KeccakF1600_StatePermute_fu_658_this_s_address1;
wire    grp_KeccakF1600_StatePermute_fu_658_this_s_ce1;
wire    grp_KeccakF1600_StatePermute_fu_658_this_s_we1;
wire   [63:0] grp_KeccakF1600_StatePermute_fu_658_this_s_d1;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_ready;
wire   [4:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_spu_s_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_spu_s_ce0;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_ce0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_we0;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_d0;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_address1;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_ce1;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_we1;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_d1;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_ready;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_ce0;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_address1;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_ce1;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_p_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_p_out_ap_vld;
wire   [31:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ctr_1_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ctr_1_out_ap_vld;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_select_ln510_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_select_ln510_out_ap_vld;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_ready;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_p_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_p_out_ap_vld;
wire    grp_sample_eta_fu_689_ap_start;
wire    grp_sample_eta_fu_689_ap_done;
wire    grp_sample_eta_fu_689_ap_idle;
wire    grp_sample_eta_fu_689_ap_ready;
wire   [4:0] grp_sample_eta_fu_689_this_s_address0;
wire    grp_sample_eta_fu_689_this_s_ce0;
wire    grp_sample_eta_fu_689_this_s_we0;
wire   [63:0] grp_sample_eta_fu_689_this_s_d0;
wire   [4:0] grp_sample_eta_fu_689_this_s_address1;
wire    grp_sample_eta_fu_689_this_s_ce1;
wire    grp_sample_eta_fu_689_this_s_we1;
wire   [63:0] grp_sample_eta_fu_689_this_s_d1;
reg   [8191:0] grp_sample_eta_fu_689_p_read1;
wire   [6:0] grp_sample_eta_fu_689_seedbuf_address0;
wire    grp_sample_eta_fu_689_seedbuf_ce0;
wire   [6:0] grp_sample_eta_fu_689_seedbuf_address1;
wire    grp_sample_eta_fu_689_seedbuf_ce1;
reg   [3:0] grp_sample_eta_fu_689_nonce;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_ready;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_p_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_p_out_ap_vld;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_ready;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_p_out;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_p_out_ap_vld;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_ready;
wire   [6:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_seedbuf_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_seedbuf_ce0;
wire   [10:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_ce0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_we0;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_d0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_ready;
wire   [4:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_ce0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_we0;
wire   [63:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_d0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_ready;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_ce0;
wire   [1023:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_we0;
wire   [8191:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_d0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_ready;
wire   [6:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_seedbuf_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_seedbuf_ce0;
wire   [11:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_ce0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_we0;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_d0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_ready;
wire   [6:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_seedbuf_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_seedbuf_ce0;
wire   [11:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_ce0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_we0;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_d0;
wire    grp_dpu_pack_fu_756_ap_start;
wire    grp_dpu_pack_fu_756_ap_done;
wire    grp_dpu_pack_fu_756_ap_idle;
wire    grp_dpu_pack_fu_756_ap_ready;
wire   [7:0] grp_dpu_pack_fu_756_this_0_address0;
wire    grp_dpu_pack_fu_756_this_0_ce0;
wire   [10:0] grp_dpu_pack_fu_756_pk_address0;
wire    grp_dpu_pack_fu_756_pk_ce0;
wire    grp_dpu_pack_fu_756_pk_we0;
wire   [7:0] grp_dpu_pack_fu_756_pk_d0;
wire   [10:0] grp_dpu_pack_fu_756_pk_address1;
wire    grp_dpu_pack_fu_756_pk_ce1;
wire    grp_dpu_pack_fu_756_pk_we1;
wire   [7:0] grp_dpu_pack_fu_756_pk_d1;
wire   [31:0] grp_dpu_pack_fu_756_ptr_o;
wire    grp_dpu_pack_fu_756_ptr_o_ap_vld;
wire    grp_shake_absorb_3_fu_765_ap_start;
wire    grp_shake_absorb_3_fu_765_ap_done;
wire    grp_shake_absorb_3_fu_765_ap_idle;
wire    grp_shake_absorb_3_fu_765_ap_ready;
wire   [4:0] grp_shake_absorb_3_fu_765_this_s_address0;
wire    grp_shake_absorb_3_fu_765_this_s_ce0;
wire    grp_shake_absorb_3_fu_765_this_s_we0;
wire   [63:0] grp_shake_absorb_3_fu_765_this_s_d0;
wire   [4:0] grp_shake_absorb_3_fu_765_this_s_address1;
wire    grp_shake_absorb_3_fu_765_this_s_ce1;
wire    grp_shake_absorb_3_fu_765_this_s_we1;
wire   [63:0] grp_shake_absorb_3_fu_765_this_s_d1;
wire   [10:0] grp_shake_absorb_3_fu_765_pk_address0;
wire    grp_shake_absorb_3_fu_765_pk_ce0;
wire   [10:0] grp_shake_absorb_3_fu_765_pk_address1;
wire    grp_shake_absorb_3_fu_765_pk_ce1;
wire    grp_shake_squeeze_fu_774_ap_start;
wire    grp_shake_squeeze_fu_774_ap_done;
wire    grp_shake_squeeze_fu_774_ap_idle;
wire    grp_shake_squeeze_fu_774_ap_ready;
wire   [4:0] grp_shake_squeeze_fu_774_this_s_address0;
wire    grp_shake_squeeze_fu_774_this_s_ce0;
wire    grp_shake_squeeze_fu_774_this_s_we0;
wire   [63:0] grp_shake_squeeze_fu_774_this_s_d0;
wire   [4:0] grp_shake_squeeze_fu_774_this_s_address1;
wire    grp_shake_squeeze_fu_774_this_s_ce1;
wire    grp_shake_squeeze_fu_774_this_s_we1;
wire   [63:0] grp_shake_squeeze_fu_774_this_s_d1;
wire   [5:0] grp_shake_squeeze_fu_774_out_r_address0;
wire    grp_shake_squeeze_fu_774_out_r_ce0;
wire    grp_shake_squeeze_fu_774_out_r_we0;
wire   [7:0] grp_shake_squeeze_fu_774_out_r_d0;
wire   [5:0] grp_shake_squeeze_fu_774_out_r_address1;
wire    grp_shake_squeeze_fu_774_out_r_ce1;
wire    grp_shake_squeeze_fu_774_out_r_we1;
wire   [7:0] grp_shake_squeeze_fu_774_out_r_d1;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_start;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_done;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_idle;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_ready;
wire   [5:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_tr_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_tr_ce0;
wire   [11:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_address0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_ce0;
wire    grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_we0;
wire   [7:0] grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_d0;
wire    grp_dpu_pack_4_fu_789_ap_start;
wire    grp_dpu_pack_4_fu_789_ap_idle;
wire    grp_dpu_pack_4_fu_789_ap_ready;
wire   [7:0] grp_dpu_pack_4_fu_789_this_0_address0;
wire    grp_dpu_pack_4_fu_789_this_0_ce0;
wire   [1023:0] grp_dpu_pack_4_fu_789_this_0_we0;
wire   [8191:0] grp_dpu_pack_4_fu_789_this_0_d0;
reg   [8191:0] grp_dpu_pack_4_fu_789_p_read;
reg   [5:0] grp_dpu_pack_4_fu_789_addr;
wire   [11:0] grp_dpu_pack_4_fu_789_sk_address0;
wire    grp_dpu_pack_4_fu_789_sk_ce0;
wire    grp_dpu_pack_4_fu_789_sk_we0;
wire   [7:0] grp_dpu_pack_4_fu_789_sk_d0;
wire   [11:0] grp_dpu_pack_4_fu_789_sk_address1;
wire    grp_dpu_pack_4_fu_789_sk_ce1;
wire    grp_dpu_pack_4_fu_789_sk_we1;
wire   [7:0] grp_dpu_pack_4_fu_789_sk_d1;
reg   [10:0] grp_dpu_pack_4_fu_789_ptrs;
reg   [2:0] grp_dpu_pack_4_fu_789_type_r;
reg   [2:0] grp_dpu_pack_4_fu_789_itr;
wire   [31:0] grp_dpu_pack_4_fu_789_ptr_o;
wire    grp_dpu_pack_4_fu_789_ptr_o_ap_vld;
reg   [31:0] ctr_reg_457;
reg    grp_dpu_func_fu_468_ap_start_reg;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_start_reg;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_start_reg;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_shake_absorb_1_fu_593_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_start_reg;
reg   [72:0] ap_NS_fsm;
wire    ap_NS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_start_reg;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_start_reg;
reg    grp_shake_squeeze_2_fu_634_ap_start_reg;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_start_reg;
wire   [0:0] icmp_ln32_fu_981_p2;
wire    ap_CS_fsm_state15;
reg    grp_shake_absorb_fu_648_ap_start_reg;
reg    grp_KeccakF1600_StatePermute_fu_658_ap_start_reg;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_start_reg;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_start_reg;
reg   [8191:0] p_loc66_fu_280;
reg   [31:0] ctr_1_loc_fu_276;
reg   [8191:0] select_ln510_loc_fu_272;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_start_reg;
wire    ap_CS_fsm_state33;
reg    grp_sample_eta_fu_689_ap_start_reg;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_start_reg;
wire    ap_CS_fsm_state37;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_start_reg;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_start_reg;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_start_reg;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_start_reg;
wire    ap_CS_fsm_state42;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_start_reg;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_start_reg;
reg    grp_dpu_pack_fu_756_ap_start_reg;
wire    ap_CS_fsm_state58;
reg    grp_shake_absorb_3_fu_765_ap_start_reg;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
reg    grp_shake_squeeze_fu_774_ap_start_reg;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
reg    grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_start_reg;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
reg    grp_dpu_pack_4_fu_789_ap_start_reg;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln402_1_fu_933_p1;
wire   [63:0] zext_ln402_3_fu_1053_p1;
wire   [63:0] idxprom2_i_fu_1128_p1;
wire   [63:0] idxprom2_i29_fu_1217_p1;
wire   [63:0] idxprom2_i39_fu_1228_p1;
wire   [63:0] idxprom2_i49_cast_cast_cast_fu_1290_p1;
reg   [2:0] t_0_fu_244;
wire   [2:0] p_fu_1133_p2;
reg   [2:0] k_4_fu_248;
reg   [4:0] indvar_flatten26_fu_252;
reg   [8191:0] p_lcssa190192_fu_256;
wire   [8191:0] select_ln503_fu_1160_p3;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state12;
reg   [2:0] k_5_fu_320;
wire   [2:0] k_7_fu_1196_p2;
reg   [8191:0] tmp_fu_324;
reg   [2:0] k_fu_328;
wire   [2:0] add_ln43_fu_1270_p2;
reg   [8191:0] tmp_1040_fu_332;
wire   [63:0] xor_ln402_fu_959_p2;
wire   [63:0] grp_fu_813_p2;
wire    ap_CS_fsm_state21;
wire   [63:0] xor_ln402_1_fu_1078_p2;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state63;
wire   [63:0] xor_ln402_2_fu_1319_p2;
wire   [2:0] trunc_ln402_fu_937_p1;
wire   [5:0] shl_ln_fu_941_p3;
wire   [63:0] zext_ln402_fu_949_p1;
wire   [63:0] shl_ln402_fu_953_p2;
wire   [0:0] icmp_ln33_fu_1009_p2;
wire   [2:0] add_ln32_1_fu_1023_p2;
wire   [2:0] trunc_ln402_1_fu_1057_p1;
wire   [5:0] shl_ln402_2_fu_1060_p3;
wire   [63:0] zext_ln402_2_fu_1068_p1;
wire   [63:0] shl_ln402_1_fu_1072_p2;
wire   [23:0] tmp_1039_fu_1099_p4;
wire   [3:0] add_ln35_fu_1115_p2;
wire   [4:0] zext_ln35_fu_1119_p1;
wire   [4:0] addr_10_fu_1123_p2;
wire   [5:0] zext_ln40_fu_1207_p1;
wire   [5:0] addr_fu_1211_p2;
wire   [5:0] addr_9_fu_1222_p2;
wire   [4:0] zext_ln45_fu_1276_p1;
wire  signed [5:0] idxprom2_i49_cast_cast_fu_1286_p1;
wire   [3:0] zext_ln44_1_fu_1304_p1;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_block_state5_on_subcall_done;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_block_state37_on_subcall_done;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
reg    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
reg    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
reg    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 73'd1;
#0 ptr = 32'd0;
#0 grp_dpu_func_fu_468_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_start_reg = 1'b0;
#0 grp_shake_absorb_1_fu_593_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_start_reg = 1'b0;
#0 grp_shake_squeeze_2_fu_634_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_start_reg = 1'b0;
#0 grp_shake_absorb_fu_648_ap_start_reg = 1'b0;
#0 grp_KeccakF1600_StatePermute_fu_658_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_start_reg = 1'b0;
#0 grp_sample_eta_fu_689_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_start_reg = 1'b0;
#0 grp_dpu_pack_fu_756_ap_start_reg = 1'b0;
#0 grp_shake_absorb_3_fu_765_ap_start_reg = 1'b0;
#0 grp_shake_squeeze_fu_774_ap_start_reg = 1'b0;
#0 grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_start_reg = 1'b0;
#0 grp_dpu_pack_4_fu_789_ap_start_reg = 1'b0;
end

dpu_keygen_zetas_ROM_AUTO_1R #(
    .DataWidth( 23 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
zetas_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(zetas_address0),
    .ce0(zetas_ce0),
    .q0(zetas_q0)
);

dpu_keygen_buf_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 170 ),
    .AddressWidth( 8 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_address0),
    .ce0(buf_ce0),
    .we0(buf_we0),
    .d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_d0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_d1),
    .q1(buf_q1)
);

dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 8192 ),
    .AddressRange( 158 ),
    .AddressWidth( 8 ))
dpu_pMem_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dpu_pMem_address0),
    .ce0(dpu_pMem_ce0),
    .we0(dpu_pMem_we0),
    .d0(dpu_pMem_d0),
    .q0(dpu_pMem_q0),
    .address1(dpu_pMem_address1),
    .ce1(dpu_pMem_ce1),
    .we1(dpu_pMem_we1),
    .d1(dpu_pMem_d1),
    .q1(dpu_pMem_q1)
);

dpu_keygen_spu_s_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
spu_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(spu_s_address0),
    .ce0(spu_s_ce0),
    .we0(spu_s_we0),
    .d0(spu_s_d0),
    .q0(spu_s_q0),
    .address1(spu_s_address1),
    .ce1(spu_s_ce1),
    .we1(spu_s_we1),
    .d1(spu_s_d1),
    .q1(spu_s_q1)
);

dpu_keygen_tr_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
tr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tr_address0),
    .ce0(tr_ce0),
    .we0(tr_we0),
    .d0(grp_shake_squeeze_fu_774_out_r_d0),
    .q0(tr_q0),
    .address1(grp_shake_squeeze_fu_774_out_r_address1),
    .ce1(tr_ce1),
    .we1(tr_we1),
    .d1(grp_shake_squeeze_fu_774_out_r_d1)
);

dpu_keygen_dpu_func grp_dpu_func_fu_468(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_func_fu_468_ap_start),
    .ap_done(grp_dpu_func_fu_468_ap_done),
    .ap_idle(grp_dpu_func_fu_468_ap_idle),
    .ap_ready(grp_dpu_func_fu_468_ap_ready),
    .this_pMem_address0(grp_dpu_func_fu_468_this_pMem_address0),
    .this_pMem_ce0(grp_dpu_func_fu_468_this_pMem_ce0),
    .this_pMem_we0(grp_dpu_func_fu_468_this_pMem_we0),
    .this_pMem_d0(grp_dpu_func_fu_468_this_pMem_d0),
    .this_pMem_q0(dpu_pMem_q0),
    .this_pMem_address1(grp_dpu_func_fu_468_this_pMem_address1),
    .this_pMem_ce1(grp_dpu_func_fu_468_this_pMem_ce1),
    .this_pMem_we1(grp_dpu_func_fu_468_this_pMem_we1),
    .this_pMem_d1(grp_dpu_func_fu_468_this_pMem_d1),
    .this_pMem_q1(dpu_pMem_q1),
    .p_read(grp_dpu_func_fu_468_p_read),
    .p_read1(grp_dpu_func_fu_468_p_read1),
    .p_read2(grp_dpu_func_fu_468_p_read2),
    .p_read3(grp_dpu_func_fu_468_p_read3),
    .addr1(grp_dpu_func_fu_468_addr1),
    .addr2(grp_dpu_func_fu_468_addr2),
    .addr3(grp_dpu_func_fu_468_addr3),
    .type_r(grp_dpu_func_fu_468_type_r),
    .itr(grp_dpu_func_fu_468_itr),
    .ap_return_0(grp_dpu_func_fu_468_ap_return_0),
    .ap_return_1(grp_dpu_func_fu_468_ap_return_1),
    .ap_return_2(grp_dpu_func_fu_468_ap_return_2),
    .ap_return_3(grp_dpu_func_fu_468_ap_return_3)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_40_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_ready),
    .p_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_p_out),
    .p_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_p_out_ap_vld)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_41_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_ready),
    .p_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_p_out),
    .p_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_p_out_ap_vld)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_ready),
    .spu_s_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_address0),
    .spu_s_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_ce0),
    .spu_s_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_we0),
    .spu_s_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_d0)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_ready),
    .dpu_pMem_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_address0),
    .dpu_pMem_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_ce0),
    .dpu_pMem_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_we0),
    .dpu_pMem_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_d0),
    .zetas_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_zetas_address0),
    .zetas_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_zetas_ce0),
    .zetas_q0(zetas_q0)
);

dpu_keygen_shake_absorb_1 grp_shake_absorb_1_fu_593(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shake_absorb_1_fu_593_ap_start),
    .ap_done(grp_shake_absorb_1_fu_593_ap_done),
    .ap_idle(grp_shake_absorb_1_fu_593_ap_idle),
    .ap_ready(grp_shake_absorb_1_fu_593_ap_ready),
    .this_s_address0(grp_shake_absorb_1_fu_593_this_s_address0),
    .this_s_ce0(grp_shake_absorb_1_fu_593_this_s_ce0),
    .this_s_we0(grp_shake_absorb_1_fu_593_this_s_we0),
    .this_s_d0(grp_shake_absorb_1_fu_593_this_s_d0),
    .this_s_q0(spu_s_q0),
    .this_s_address1(grp_shake_absorb_1_fu_593_this_s_address1),
    .this_s_ce1(grp_shake_absorb_1_fu_593_this_s_ce1),
    .this_s_we1(grp_shake_absorb_1_fu_593_this_s_we1),
    .this_s_d1(grp_shake_absorb_1_fu_593_this_s_d1),
    .this_s_q1(spu_s_q1),
    .mode(grp_shake_absorb_1_fu_593_mode),
    .seedbuf_address0(grp_shake_absorb_1_fu_593_seedbuf_address0),
    .seedbuf_ce0(grp_shake_absorb_1_fu_593_seedbuf_ce0),
    .seedbuf_q0(seedbuf_q0),
    .seedbuf_address1(grp_shake_absorb_1_fu_593_seedbuf_address1),
    .seedbuf_ce1(grp_shake_absorb_1_fu_593_seedbuf_ce1),
    .seedbuf_q1(seedbuf_q1),
    .m(6'd0),
    .ap_return(grp_shake_absorb_1_fu_593_ap_return)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_ready),
    .dpu_pMem_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_address0),
    .dpu_pMem_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_ce0),
    .dpu_pMem_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_we0),
    .dpu_pMem_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_d0),
    .zetas_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_zetas_address0),
    .zetas_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_zetas_ce0),
    .zetas_q0(zetas_q0)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_54_7 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_ready),
    .this_pMem_load(reg_847),
    .p_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_p_out),
    .p_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_p_out_ap_vld)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_8 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_ready),
    .this_pMem_load_3(reg_856),
    .p_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_p_out),
    .p_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_p_out_ap_vld)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_9 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_ready),
    .this_pMem_load_4(this_pMem_load_2_reg_1452),
    .p_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_p_out),
    .p_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_p_out_ap_vld)
);

dpu_keygen_shake_squeeze_2 grp_shake_squeeze_2_fu_634(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shake_squeeze_2_fu_634_ap_start),
    .ap_done(grp_shake_squeeze_2_fu_634_ap_done),
    .ap_idle(grp_shake_squeeze_2_fu_634_ap_idle),
    .ap_ready(grp_shake_squeeze_2_fu_634_ap_ready),
    .this_s_address0(grp_shake_squeeze_2_fu_634_this_s_address0),
    .this_s_ce0(grp_shake_squeeze_2_fu_634_this_s_ce0),
    .this_s_we0(grp_shake_squeeze_2_fu_634_this_s_we0),
    .this_s_d0(grp_shake_squeeze_2_fu_634_this_s_d0),
    .this_s_q0(spu_s_q0),
    .this_s_address1(grp_shake_squeeze_2_fu_634_this_s_address1),
    .this_s_ce1(grp_shake_squeeze_2_fu_634_this_s_ce1),
    .this_s_we1(grp_shake_squeeze_2_fu_634_this_s_we1),
    .this_s_d1(grp_shake_squeeze_2_fu_634_this_s_d1),
    .this_s_q1(spu_s_q1),
    .seedbuf_address0(grp_shake_squeeze_2_fu_634_seedbuf_address0),
    .seedbuf_ce0(grp_shake_squeeze_2_fu_634_seedbuf_ce0),
    .seedbuf_we0(grp_shake_squeeze_2_fu_634_seedbuf_we0),
    .seedbuf_d0(grp_shake_squeeze_2_fu_634_seedbuf_d0),
    .seedbuf_address1(grp_shake_squeeze_2_fu_634_seedbuf_address1),
    .seedbuf_ce1(grp_shake_squeeze_2_fu_634_seedbuf_ce1),
    .seedbuf_we1(grp_shake_squeeze_2_fu_634_seedbuf_we1),
    .seedbuf_d1(grp_shake_squeeze_2_fu_634_seedbuf_d1)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_16 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_ready),
    .spu_s_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_address0),
    .spu_s_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_ce0),
    .spu_s_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_we0),
    .spu_s_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_d0)
);

dpu_keygen_shake_absorb grp_shake_absorb_fu_648(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shake_absorb_fu_648_ap_start),
    .ap_done(grp_shake_absorb_fu_648_ap_done),
    .ap_idle(grp_shake_absorb_fu_648_ap_idle),
    .ap_ready(grp_shake_absorb_fu_648_ap_ready),
    .this_s_address0(grp_shake_absorb_fu_648_this_s_address0),
    .this_s_ce0(grp_shake_absorb_fu_648_this_s_ce0),
    .this_s_we0(grp_shake_absorb_fu_648_this_s_we0),
    .this_s_d0(grp_shake_absorb_fu_648_this_s_d0),
    .this_s_q0(spu_s_q0),
    .this_s_address1(grp_shake_absorb_fu_648_this_s_address1),
    .this_s_ce1(grp_shake_absorb_fu_648_this_s_ce1),
    .this_s_we1(grp_shake_absorb_fu_648_this_s_we1),
    .this_s_d1(grp_shake_absorb_fu_648_this_s_d1),
    .this_s_q1(spu_s_q1),
    .p_read(reg_842),
    .p_read1(zext_ln34_reg_1497),
    .p_read2(select_ln511_1_reg_1489),
    .ap_return(grp_shake_absorb_fu_648_ap_return)
);

dpu_keygen_KeccakF1600_StatePermute grp_KeccakF1600_StatePermute_fu_658(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_KeccakF1600_StatePermute_fu_658_ap_start),
    .ap_done(grp_KeccakF1600_StatePermute_fu_658_ap_done),
    .ap_idle(grp_KeccakF1600_StatePermute_fu_658_ap_idle),
    .ap_ready(grp_KeccakF1600_StatePermute_fu_658_ap_ready),
    .this_s_address0(grp_KeccakF1600_StatePermute_fu_658_this_s_address0),
    .this_s_ce0(grp_KeccakF1600_StatePermute_fu_658_this_s_ce0),
    .this_s_we0(grp_KeccakF1600_StatePermute_fu_658_this_s_we0),
    .this_s_d0(grp_KeccakF1600_StatePermute_fu_658_this_s_d0),
    .this_s_q0(spu_s_q0),
    .this_s_address1(grp_KeccakF1600_StatePermute_fu_658_this_s_address1),
    .this_s_ce1(grp_KeccakF1600_StatePermute_fu_658_this_s_ce1),
    .this_s_we1(grp_KeccakF1600_StatePermute_fu_658_this_s_we1),
    .this_s_d1(grp_KeccakF1600_StatePermute_fu_658_this_s_d1),
    .this_s_q1(spu_s_q1)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_417_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_ready),
    .spu_s_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_spu_s_address0),
    .spu_s_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_spu_s_ce0),
    .spu_s_q0(spu_s_q0),
    .buf_r_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_address0),
    .buf_r_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_ce0),
    .buf_r_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_we0),
    .buf_r_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_d0),
    .buf_r_address1(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_address1),
    .buf_r_ce1(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_ce1),
    .buf_r_we1(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_we1),
    .buf_r_d1(grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_d1)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_ready),
    .empty(reg_862),
    .ctr(trunc_ln500_reg_1528),
    .buf_r_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_address0),
    .buf_r_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_address1),
    .buf_r_ce1(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_ce1),
    .buf_r_q1(buf_q1),
    .p_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_p_out),
    .p_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_p_out_ap_vld),
    .ctr_1_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ctr_1_out),
    .ctr_1_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ctr_1_out_ap_vld),
    .select_ln510_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_select_ln510_out),
    .select_ln510_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_select_ln510_out_ap_vld),
    .ap_return(grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_return)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_ready),
    .this_pMem_load_8(reg_847),
    .empty(reg_862),
    .p_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_p_out),
    .p_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_p_out_ap_vld)
);

dpu_keygen_sample_eta grp_sample_eta_fu_689(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sample_eta_fu_689_ap_start),
    .ap_done(grp_sample_eta_fu_689_ap_done),
    .ap_idle(grp_sample_eta_fu_689_ap_idle),
    .ap_ready(grp_sample_eta_fu_689_ap_ready),
    .this_s_address0(grp_sample_eta_fu_689_this_s_address0),
    .this_s_ce0(grp_sample_eta_fu_689_this_s_ce0),
    .this_s_we0(grp_sample_eta_fu_689_this_s_we0),
    .this_s_d0(grp_sample_eta_fu_689_this_s_d0),
    .this_s_q0(spu_s_q0),
    .this_s_address1(grp_sample_eta_fu_689_this_s_address1),
    .this_s_ce1(grp_sample_eta_fu_689_this_s_ce1),
    .this_s_we1(grp_sample_eta_fu_689_this_s_we1),
    .this_s_d1(grp_sample_eta_fu_689_this_s_d1),
    .this_s_q1(spu_s_q1),
    .p_read1(grp_sample_eta_fu_689_p_read1),
    .seedbuf_address0(grp_sample_eta_fu_689_seedbuf_address0),
    .seedbuf_ce0(grp_sample_eta_fu_689_seedbuf_ce0),
    .seedbuf_q0(seedbuf_q0),
    .seedbuf_address1(grp_sample_eta_fu_689_seedbuf_address1),
    .seedbuf_ce1(grp_sample_eta_fu_689_seedbuf_ce1),
    .seedbuf_q1(seedbuf_q1),
    .nonce(grp_sample_eta_fu_689_nonce),
    .ap_return(grp_sample_eta_fu_689_ap_return)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_17 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_ready),
    .this_pMem_load_5(reg_847),
    .tmp_3(reg_868),
    .p_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_p_out),
    .p_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_p_out_ap_vld)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_18 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_ready),
    .this_pMem_load_7(reg_856),
    .tmp_3(reg_868),
    .p_out(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_p_out),
    .p_out_ap_vld(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_p_out_ap_vld)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_ready),
    .seedbuf_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_seedbuf_address0),
    .seedbuf_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_seedbuf_ce0),
    .seedbuf_q0(seedbuf_q0),
    .pk_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_address0),
    .pk_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_ce0),
    .pk_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_we0),
    .pk_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_d0)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_110 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_ready),
    .spu_s_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_address0),
    .spu_s_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_ce0),
    .spu_s_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_we0),
    .spu_s_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_d0)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_19 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_ready),
    .this_pMem_load_6(reg_847),
    .dpu_pMem_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_address0),
    .dpu_pMem_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_ce0),
    .dpu_pMem_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_we0),
    .dpu_pMem_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_d0),
    .idxprom2_i49_cast(addr_11_reg_1597),
    .tmp_5(reg_868)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_61_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_ready),
    .seedbuf_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_seedbuf_address0),
    .seedbuf_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_seedbuf_ce0),
    .seedbuf_q0(seedbuf_q0),
    .sk_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_address0),
    .sk_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_ce0),
    .sk_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_we0),
    .sk_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_d0)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_62_3 grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_ready),
    .seedbuf_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_seedbuf_address0),
    .seedbuf_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_seedbuf_ce0),
    .seedbuf_q0(seedbuf_q0),
    .sk_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_address0),
    .sk_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_ce0),
    .sk_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_we0),
    .sk_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_d0)
);

dpu_keygen_dpu_pack grp_dpu_pack_fu_756(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_fu_756_ap_start),
    .ap_done(grp_dpu_pack_fu_756_ap_done),
    .ap_idle(grp_dpu_pack_fu_756_ap_idle),
    .ap_ready(grp_dpu_pack_fu_756_ap_ready),
    .this_0_address0(grp_dpu_pack_fu_756_this_0_address0),
    .this_0_ce0(grp_dpu_pack_fu_756_this_0_ce0),
    .this_0_q0(dpu_pMem_q0),
    .pk_address0(grp_dpu_pack_fu_756_pk_address0),
    .pk_ce0(grp_dpu_pack_fu_756_pk_ce0),
    .pk_we0(grp_dpu_pack_fu_756_pk_we0),
    .pk_d0(grp_dpu_pack_fu_756_pk_d0),
    .pk_address1(grp_dpu_pack_fu_756_pk_address1),
    .pk_ce1(grp_dpu_pack_fu_756_pk_ce1),
    .pk_we1(grp_dpu_pack_fu_756_pk_we1),
    .pk_d1(grp_dpu_pack_fu_756_pk_d1),
    .ptr_i(ptr),
    .ptr_o(grp_dpu_pack_fu_756_ptr_o),
    .ptr_o_ap_vld(grp_dpu_pack_fu_756_ptr_o_ap_vld),
    .ap_return(grp_dpu_pack_fu_756_ap_return)
);

dpu_keygen_shake_absorb_3 grp_shake_absorb_3_fu_765(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shake_absorb_3_fu_765_ap_start),
    .ap_done(grp_shake_absorb_3_fu_765_ap_done),
    .ap_idle(grp_shake_absorb_3_fu_765_ap_idle),
    .ap_ready(grp_shake_absorb_3_fu_765_ap_ready),
    .this_s_address0(grp_shake_absorb_3_fu_765_this_s_address0),
    .this_s_ce0(grp_shake_absorb_3_fu_765_this_s_ce0),
    .this_s_we0(grp_shake_absorb_3_fu_765_this_s_we0),
    .this_s_d0(grp_shake_absorb_3_fu_765_this_s_d0),
    .this_s_q0(spu_s_q0),
    .this_s_address1(grp_shake_absorb_3_fu_765_this_s_address1),
    .this_s_ce1(grp_shake_absorb_3_fu_765_this_s_ce1),
    .this_s_we1(grp_shake_absorb_3_fu_765_this_s_we1),
    .this_s_d1(grp_shake_absorb_3_fu_765_this_s_d1),
    .this_s_q1(spu_s_q1),
    .pk_address0(grp_shake_absorb_3_fu_765_pk_address0),
    .pk_ce0(grp_shake_absorb_3_fu_765_pk_ce0),
    .pk_q0(pk_q0),
    .pk_address1(grp_shake_absorb_3_fu_765_pk_address1),
    .pk_ce1(grp_shake_absorb_3_fu_765_pk_ce1),
    .pk_q1(pk_q1)
);

dpu_keygen_shake_squeeze grp_shake_squeeze_fu_774(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shake_squeeze_fu_774_ap_start),
    .ap_done(grp_shake_squeeze_fu_774_ap_done),
    .ap_idle(grp_shake_squeeze_fu_774_ap_idle),
    .ap_ready(grp_shake_squeeze_fu_774_ap_ready),
    .this_s_address0(grp_shake_squeeze_fu_774_this_s_address0),
    .this_s_ce0(grp_shake_squeeze_fu_774_this_s_ce0),
    .this_s_we0(grp_shake_squeeze_fu_774_this_s_we0),
    .this_s_d0(grp_shake_squeeze_fu_774_this_s_d0),
    .this_s_q0(spu_s_q0),
    .this_s_address1(grp_shake_squeeze_fu_774_this_s_address1),
    .this_s_ce1(grp_shake_squeeze_fu_774_this_s_ce1),
    .this_s_we1(grp_shake_squeeze_fu_774_this_s_we1),
    .this_s_d1(grp_shake_squeeze_fu_774_this_s_d1),
    .this_s_q1(spu_s_q1),
    .out_r_address0(grp_shake_squeeze_fu_774_out_r_address0),
    .out_r_ce0(grp_shake_squeeze_fu_774_out_r_ce0),
    .out_r_we0(grp_shake_squeeze_fu_774_out_r_we0),
    .out_r_d0(grp_shake_squeeze_fu_774_out_r_d0),
    .out_r_address1(grp_shake_squeeze_fu_774_out_r_address1),
    .out_r_ce1(grp_shake_squeeze_fu_774_out_r_ce1),
    .out_r_we1(grp_shake_squeeze_fu_774_out_r_we1),
    .out_r_d1(grp_shake_squeeze_fu_774_out_r_d1)
);

dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_63_4 grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_start),
    .ap_done(grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_done),
    .ap_idle(grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_idle),
    .ap_ready(grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_ready),
    .tr_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_tr_address0),
    .tr_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_tr_ce0),
    .tr_q0(tr_q0),
    .sk_address0(grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_address0),
    .sk_ce0(grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_ce0),
    .sk_we0(grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_we0),
    .sk_d0(grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_d0)
);

dpu_keygen_dpu_pack_4 grp_dpu_pack_4_fu_789(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_fu_789_ap_start),
    .ap_done(grp_dpu_pack_4_fu_789_ap_done),
    .ap_idle(grp_dpu_pack_4_fu_789_ap_idle),
    .ap_ready(grp_dpu_pack_4_fu_789_ap_ready),
    .this_0_address0(grp_dpu_pack_4_fu_789_this_0_address0),
    .this_0_ce0(grp_dpu_pack_4_fu_789_this_0_ce0),
    .this_0_we0(grp_dpu_pack_4_fu_789_this_0_we0),
    .this_0_d0(grp_dpu_pack_4_fu_789_this_0_d0),
    .this_0_q0(dpu_pMem_q0),
    .p_read(grp_dpu_pack_4_fu_789_p_read),
    .addr(grp_dpu_pack_4_fu_789_addr),
    .sk_address0(grp_dpu_pack_4_fu_789_sk_address0),
    .sk_ce0(grp_dpu_pack_4_fu_789_sk_ce0),
    .sk_we0(grp_dpu_pack_4_fu_789_sk_we0),
    .sk_d0(grp_dpu_pack_4_fu_789_sk_d0),
    .sk_q0(sk_q0),
    .sk_address1(grp_dpu_pack_4_fu_789_sk_address1),
    .sk_ce1(grp_dpu_pack_4_fu_789_sk_ce1),
    .sk_we1(grp_dpu_pack_4_fu_789_sk_we1),
    .sk_d1(grp_dpu_pack_4_fu_789_sk_d1),
    .sk_q1(sk_q1),
    .ptrs(grp_dpu_pack_4_fu_789_ptrs),
    .type_r(grp_dpu_pack_4_fu_789_type_r),
    .itr(grp_dpu_pack_4_fu_789_itr),
    .ptr_i(ptr),
    .ptr_o(grp_dpu_pack_4_fu_789_ptr_o),
    .ptr_o_ap_vld(grp_dpu_pack_4_fu_789_ptr_o_ap_vld),
    .ap_return(grp_dpu_pack_4_fu_789_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_KeccakF1600_StatePermute_fu_658_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_KeccakF1600_StatePermute_fu_658_ap_start_reg <= 1'b1;
        end else if ((grp_KeccakF1600_StatePermute_fu_658_ap_ready == 1'b1)) begin
            grp_KeccakF1600_StatePermute_fu_658_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_func_fu_468_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state56) | ((icmp_ln43_fu_1264_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39)))) begin
            grp_dpu_func_fu_468_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_func_fu_468_ap_ready == 1'b1)) begin
            grp_dpu_func_fu_468_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln43_fu_1264_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln32_fu_981_p2 == 1'd0))) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (1'b1 == ap_NS_fsm_state10))) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln43_fu_1264_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state44)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state46)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state66)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_sample_eta_fu_689_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_sample_eta_fu_689_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_sample_eta_fu_689_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_ready == 1'b1)) begin
            grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_fu_789_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state68))) begin
            grp_dpu_pack_4_fu_789_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_fu_789_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_fu_789_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_fu_756_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state58)) begin
            grp_dpu_pack_fu_756_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_fu_756_ap_ready == 1'b1)) begin
            grp_dpu_pack_fu_756_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sample_eta_fu_689_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state40) | ((icmp_ln38_fu_1190_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35)))) begin
            grp_sample_eta_fu_689_ap_start_reg <= 1'b1;
        end else if ((grp_sample_eta_fu_689_ap_ready == 1'b1)) begin
            grp_sample_eta_fu_689_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shake_absorb_1_fu_593_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state4))) begin
            grp_shake_absorb_1_fu_593_ap_start_reg <= 1'b1;
        end else if ((grp_shake_absorb_1_fu_593_ap_ready == 1'b1)) begin
            grp_shake_absorb_1_fu_593_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shake_absorb_3_fu_765_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state60)) begin
            grp_shake_absorb_3_fu_765_ap_start_reg <= 1'b1;
        end else if ((grp_shake_absorb_3_fu_765_ap_ready == 1'b1)) begin
            grp_shake_absorb_3_fu_765_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shake_absorb_fu_648_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_shake_absorb_fu_648_ap_start_reg <= 1'b1;
        end else if ((grp_shake_absorb_fu_648_ap_ready == 1'b1)) begin
            grp_shake_absorb_fu_648_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shake_squeeze_2_fu_634_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_shake_squeeze_2_fu_634_ap_start_reg <= 1'b1;
        end else if ((grp_shake_squeeze_2_fu_634_ap_ready == 1'b1)) begin
            grp_shake_squeeze_2_fu_634_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shake_squeeze_fu_774_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state64)) begin
            grp_shake_squeeze_fu_774_ap_start_reg <= 1'b1;
        end else if ((grp_shake_squeeze_fu_774_ap_ready == 1'b1)) begin
            grp_shake_squeeze_fu_774_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        ctr_reg_457 <= ctr_11_fu_1167_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        ctr_reg_457 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten26_fu_252 <= 5'd0;
    end else if (((icmp_ln500_fu_1109_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        indvar_flatten26_fu_252 <= add_ln32_reg_1465;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_4_fu_248 <= 3'd0;
    end else if (((icmp_ln500_fu_1109_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        k_4_fu_248 <= select_ln511_1_reg_1489;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln32_fu_981_p2 == 1'd1))) begin
        k_5_fu_320 <= 3'd0;
    end else if (((icmp_ln38_fu_1190_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        k_5_fu_320 <= k_7_fu_1196_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_1190_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        k_fu_328 <= 3'd0;
    end else if (((icmp_ln43_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        k_fu_328 <= add_ln43_fu_1270_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_dpu_pack_4_fu_789_ptr_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state71)) | ((grp_dpu_pack_4_fu_789_ptr_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state69)) | ((grp_dpu_pack_4_fu_789_ptr_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state73)))) begin
        ptr <= grp_dpu_pack_4_fu_789_ptr_o;
    end else if (((grp_dpu_pack_fu_756_ptr_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state59))) begin
        ptr <= grp_dpu_pack_fu_756_ptr_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        reg_847 <= dpu_pMem_q1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_847 <= dpu_pMem_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_0_fu_244 <= 3'd0;
    end else if (((icmp_ln500_fu_1109_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        t_0_fu_244 <= p_fu_1133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_1190_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        tmp_1040_fu_332 <= tmp_fu_324;
    end else if (((grp_sample_eta_fu_689_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        tmp_1040_fu_332 <= grp_sample_eta_fu_689_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln32_fu_981_p2 == 1'd1))) begin
        tmp_fu_324 <= p_lcssa190192_fu_256;
    end else if (((grp_sample_eta_fu_689_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        tmp_fu_324 <= grp_sample_eta_fu_689_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln32_reg_1465 <= add_ln32_fu_987_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        add_ln44_reg_1610 <= add_ln44_fu_1307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        addr_11_reg_1597 <= addr_11_fu_1280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ctr_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        ctr_1_loc_fu_276 <= grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ctr_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        dpu_p5_reg_1615 <= grp_dpu_pack_fu_756_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_7_reg_1419 <= {{grp_shake_absorb_1_fu_593_ap_return[7:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        i_s_reg_1508 <= {{grp_shake_absorb_fu_648_ap_return[7:3]}};
        spu_pos_2_reg_1503 <= grp_shake_absorb_fu_648_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        k_8_reg_1589 <= k_fu_328;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        p_lcssa190192_fu_256 <= select_ln503_fu_1160_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_p_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        p_loc66_fu_280 <= grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_p_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_mid_reg_1523[4 : 2] <= p_mid_fu_1088_p3[4 : 2];
        zext_ln511_reg_1518[2 : 0] <= zext_ln511_fu_1085_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_842 <= grp_shake_absorb_1_fu_593_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state36))) begin
        reg_856 <= dpu_pMem_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state32))) begin
        reg_862 <= p_lcssa190192_fu_256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        reg_868 <= grp_sample_eta_fu_689_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_dpu_func_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55)) | ((grp_dpu_func_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53)) | ((grp_dpu_func_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51)) | ((grp_dpu_func_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49)) | ((1'b0 == ap_block_state47_on_subcall_done) & (1'b1 == ap_CS_fsm_state47)) | ((1'b0 == ap_block_state45_on_subcall_done) & (1'b1 == ap_CS_fsm_state45)) | ((1'b0 == ap_block_state43_on_subcall_done) & (1'b1 == ap_CS_fsm_state43)))) begin
        reg_875 <= grp_dpu_func_fu_468_ap_return_1;
        reg_880 <= grp_dpu_func_fu_468_ap_return_0;
        reg_885 <= grp_dpu_func_fu_468_ap_return_2;
        reg_890 <= grp_dpu_func_fu_468_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_dpu_pack_4_fu_789_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state71)) | ((grp_dpu_pack_4_fu_789_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69)))) begin
        reg_895 <= grp_dpu_pack_4_fu_789_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_select_ln510_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        select_ln510_loc_fu_272 <= grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_select_ln510_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        select_ln511_1_reg_1489 <= select_ln511_1_fu_1029_p3;
        select_ln511_reg_1484 <= select_ln511_fu_1015_p3;
        zext_ln34_reg_1497[2 : 0] <= zext_ln34_fu_1038_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        targetBlock_reg_1542 <= grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_1190_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        this_pMem_addr_5_reg_1564[5 : 0] <= idxprom2_i29_fu_1217_p1[5 : 0];
        this_pMem_addr_6_reg_1570[5 : 0] <= idxprom2_i39_fu_1228_p1[5 : 0];
        zext_ln39_reg_1559[2 : 0] <= zext_ln39_fu_1202_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln500_fu_1109_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        this_pMem_addr_7_reg_1536[4 : 0] <= idxprom2_i_fu_1128_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        this_pMem_load_2_reg_1452 <= dpu_pMem_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        this_s_addr_3_reg_1513 <= zext_ln402_3_fu_1053_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        this_s_addr_reg_1424 <= zext_ln402_1_fu_933_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        trunc_ln500_reg_1528 <= trunc_ln500_fu_1095_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_shake_absorb_1_fu_593_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_shake_absorb_fu_648_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_KeccakF1600_StatePermute_fu_658_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_sample_eta_fu_689_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state37_on_subcall_done)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_sample_eta_fu_689_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_done == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state43_on_subcall_done)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state45_on_subcall_done)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state47_on_subcall_done)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_func_fu_468_ap_done == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_func_fu_468_ap_done == 1'b0)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

assign ap_ST_fsm_state52_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_func_fu_468_ap_done == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_func_fu_468_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_func_fu_468_ap_done == 1'b0)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

assign ap_ST_fsm_state58_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_fu_756_ap_done == 1'b0)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_shake_absorb_3_fu_765_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

always @ (*) begin
    if ((grp_shake_squeeze_fu_774_ap_done == 1'b0)) begin
        ap_ST_fsm_state65_blk = 1'b1;
    end else begin
        ap_ST_fsm_state65_blk = 1'b0;
    end
end

assign ap_ST_fsm_state66_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_done == 1'b0)) begin
        ap_ST_fsm_state67_blk = 1'b1;
    end else begin
        ap_ST_fsm_state67_blk = 1'b0;
    end
end

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_fu_789_ap_done == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_fu_789_ap_done == 1'b0)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_fu_789_ap_done == 1'b0)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_dpu_pack_4_fu_789_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dpu_pack_4_fu_789_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        buf_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buf_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_address0;
    end else begin
        buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        buf_address1 = grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buf_address1 = grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        buf_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buf_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        buf_ce1 = grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buf_ce1 = grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        buf_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_we0;
    end else begin
        buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        buf_we1 = grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln43_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        dpu_pMem_address0 = idxprom2_i49_cast_cast_cast_fu_1290_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        dpu_pMem_address0 = this_pMem_addr_6_reg_1570;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        dpu_pMem_address0 = idxprom2_i39_fu_1228_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        dpu_pMem_address0 = idxprom2_i_fu_1128_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dpu_pMem_address0 = this_pMem_addr_2_reg_1429;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dpu_pMem_address0 = 64'd155;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dpu_pMem_address0 = 64'd154;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dpu_pMem_address0 = 64'd137;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state73))) begin
        dpu_pMem_address0 = grp_dpu_pack_4_fu_789_this_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        dpu_pMem_address0 = grp_dpu_pack_fu_756_this_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dpu_pMem_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dpu_pMem_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dpu_pMem_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_address0;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state57))) begin
        dpu_pMem_address0 = grp_dpu_func_fu_468_this_pMem_address0;
    end else begin
        dpu_pMem_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        dpu_pMem_address1 = this_pMem_addr_5_reg_1564;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        dpu_pMem_address1 = idxprom2_i29_fu_1217_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dpu_pMem_address1 = this_pMem_addr_7_reg_1536;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dpu_pMem_address1 = this_pMem_addr_4_reg_1446;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dpu_pMem_address1 = 64'd155;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dpu_pMem_address1 = 64'd156;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dpu_pMem_address1 = 64'd136;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state57))) begin
        dpu_pMem_address1 = grp_dpu_func_fu_468_this_pMem_address1;
    end else begin
        dpu_pMem_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state3) | ((icmp_ln43_fu_1264_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state39)))) begin
        dpu_pMem_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state73))) begin
        dpu_pMem_ce0 = grp_dpu_pack_4_fu_789_this_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        dpu_pMem_ce0 = grp_dpu_pack_fu_756_this_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dpu_pMem_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dpu_pMem_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dpu_pMem_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_ce0;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state57))) begin
        dpu_pMem_ce0 = grp_dpu_func_fu_468_this_pMem_ce0;
    end else begin
        dpu_pMem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state3))) begin
        dpu_pMem_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state57))) begin
        dpu_pMem_ce1 = grp_dpu_func_fu_468_this_pMem_ce1;
    end else begin
        dpu_pMem_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        dpu_pMem_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_p_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dpu_pMem_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_p_out;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dpu_pMem_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_p_out;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state73))) begin
        dpu_pMem_d0 = grp_dpu_pack_4_fu_789_this_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dpu_pMem_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dpu_pMem_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dpu_pMem_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_d0;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state57))) begin
        dpu_pMem_d0 = grp_dpu_func_fu_468_this_pMem_d0;
    end else begin
        dpu_pMem_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        dpu_pMem_d1 = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_p_out;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dpu_pMem_d1 = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_p_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dpu_pMem_d1 = grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_p_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dpu_pMem_d1 = grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_p_out;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dpu_pMem_d1 = grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_p_out;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state57))) begin
        dpu_pMem_d1 = grp_dpu_func_fu_468_this_pMem_d1;
    end else begin
        dpu_pMem_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state3))) begin
        dpu_pMem_we0 = 1024'd179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state73))) begin
        dpu_pMem_we0 = grp_dpu_pack_4_fu_789_this_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dpu_pMem_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_dpu_pMem_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dpu_pMem_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_dpu_pMem_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dpu_pMem_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_dpu_pMem_we0;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state57))) begin
        dpu_pMem_we0 = grp_dpu_func_fu_468_this_pMem_we0;
    end else begin
        dpu_pMem_we0 = 1024'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state3))) begin
        dpu_pMem_we1 = 1024'd179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state57))) begin
        dpu_pMem_we1 = grp_dpu_func_fu_468_this_pMem_we1;
    end else begin
        dpu_pMem_we1 = 1024'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_dpu_func_fu_468_addr1 = 8'd154;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_dpu_func_fu_468_addr1 = 8'd63;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_dpu_func_fu_468_addr1 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_dpu_func_fu_468_addr1 = 8'd35;
    end else begin
        grp_dpu_func_fu_468_addr1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_dpu_func_fu_468_addr2 = 8'd51;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_dpu_func_fu_468_addr2 = 8'd63;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_dpu_func_fu_468_addr2 = 8'd35;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_dpu_func_fu_468_addr2 = 8'd0;
    end else begin
        grp_dpu_func_fu_468_addr2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_dpu_func_fu_468_addr3 = 8'd45;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_dpu_func_fu_468_addr3 = 8'd63;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_dpu_func_fu_468_addr3 = 8'd0;
    end else begin
        grp_dpu_func_fu_468_addr3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_dpu_func_fu_468_itr = 8'd6;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_dpu_func_fu_468_itr = 8'd5;
    end else begin
        grp_dpu_func_fu_468_itr = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_dpu_func_fu_468_p_read = reg_880;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_dpu_func_fu_468_p_read = 8192'd0;
    end else begin
        grp_dpu_func_fu_468_p_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_dpu_func_fu_468_p_read1 = reg_875;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_dpu_func_fu_468_p_read1 = 8192'd0;
    end else begin
        grp_dpu_func_fu_468_p_read1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_dpu_func_fu_468_p_read2 = reg_885;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_dpu_func_fu_468_p_read2 = 8192'd0;
    end else begin
        grp_dpu_func_fu_468_p_read2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_dpu_func_fu_468_p_read3 = reg_890;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_dpu_func_fu_468_p_read3 = 8192'd0;
    end else begin
        grp_dpu_func_fu_468_p_read3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_dpu_func_fu_468_type_r = 8'd6;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_dpu_func_fu_468_type_r = 8'd5;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_dpu_func_fu_468_type_r = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_dpu_func_fu_468_type_r = 8'd3;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_dpu_func_fu_468_type_r = 8'd8;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_dpu_func_fu_468_type_r = 8'd2;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_dpu_func_fu_468_type_r = 8'd4;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_dpu_func_fu_468_type_r = 8'd7;
    end else begin
        grp_dpu_func_fu_468_type_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_dpu_pack_4_fu_789_addr = 6'd45;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_dpu_pack_4_fu_789_addr = 6'd51;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_dpu_pack_4_fu_789_addr = 6'd30;
    end else begin
        grp_dpu_pack_4_fu_789_addr = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state73))) begin
        grp_dpu_pack_4_fu_789_itr = 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_dpu_pack_4_fu_789_itr = 3'd5;
    end else begin
        grp_dpu_pack_4_fu_789_itr = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state73))) begin
        grp_dpu_pack_4_fu_789_p_read = reg_895;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_dpu_pack_4_fu_789_p_read = dpu_p5_reg_1615;
    end else begin
        grp_dpu_pack_4_fu_789_p_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_dpu_pack_4_fu_789_ptrs = 11'd1520;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_dpu_pack_4_fu_789_ptrs = 11'd752;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_dpu_pack_4_fu_789_ptrs = 11'd112;
    end else begin
        grp_dpu_pack_4_fu_789_ptrs = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_dpu_pack_4_fu_789_type_r = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69))) begin
        grp_dpu_pack_4_fu_789_type_r = 3'd6;
    end else begin
        grp_dpu_pack_4_fu_789_type_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_sample_eta_fu_689_nonce = add_ln44_reg_1610;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_sample_eta_fu_689_nonce = zext_ln39_reg_1559;
    end else begin
        grp_sample_eta_fu_689_nonce = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_sample_eta_fu_689_p_read1 = tmp_1040_fu_332;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_sample_eta_fu_689_p_read1 = tmp_fu_324;
    end else begin
        grp_sample_eta_fu_689_p_read1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_shake_absorb_1_fu_593_mode = 9'd128;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_shake_absorb_1_fu_593_mode = 9'd256;
    end else begin
        grp_shake_absorb_1_fu_593_mode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        pk_address0 = grp_shake_absorb_3_fu_765_pk_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        pk_address0 = grp_dpu_pack_fu_756_pk_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        pk_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_address0;
    end else begin
        pk_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        pk_address1 = grp_shake_absorb_3_fu_765_pk_address1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        pk_address1 = grp_dpu_pack_fu_756_pk_address1;
    end else begin
        pk_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        pk_ce0 = grp_shake_absorb_3_fu_765_pk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        pk_ce0 = grp_dpu_pack_fu_756_pk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        pk_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_ce0;
    end else begin
        pk_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        pk_ce1 = grp_shake_absorb_3_fu_765_pk_ce1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        pk_ce1 = grp_dpu_pack_fu_756_pk_ce1;
    end else begin
        pk_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        pk_d0 = grp_dpu_pack_fu_756_pk_d0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        pk_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_d0;
    end else begin
        pk_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        pk_we0 = grp_dpu_pack_fu_756_pk_we0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        pk_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_pk_we0;
    end else begin
        pk_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        pk_we1 = grp_dpu_pack_fu_756_pk_we1;
    end else begin
        pk_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        seedbuf_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_seedbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        seedbuf_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_seedbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        seedbuf_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_seedbuf_address0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        seedbuf_address0 = grp_sample_eta_fu_689_seedbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        seedbuf_address0 = grp_shake_squeeze_2_fu_634_seedbuf_address0;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        seedbuf_address0 = grp_shake_absorb_1_fu_593_seedbuf_address0;
    end else begin
        seedbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        seedbuf_address1 = grp_sample_eta_fu_689_seedbuf_address1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        seedbuf_address1 = grp_shake_squeeze_2_fu_634_seedbuf_address1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        seedbuf_address1 = grp_shake_absorb_1_fu_593_seedbuf_address1;
    end else begin
        seedbuf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        seedbuf_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_seedbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        seedbuf_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_seedbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        seedbuf_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_seedbuf_ce0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        seedbuf_ce0 = grp_sample_eta_fu_689_seedbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        seedbuf_ce0 = grp_shake_squeeze_2_fu_634_seedbuf_ce0;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        seedbuf_ce0 = grp_shake_absorb_1_fu_593_seedbuf_ce0;
    end else begin
        seedbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        seedbuf_ce1 = grp_sample_eta_fu_689_seedbuf_ce1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        seedbuf_ce1 = grp_shake_squeeze_2_fu_634_seedbuf_ce1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        seedbuf_ce1 = grp_shake_absorb_1_fu_593_seedbuf_ce1;
    end else begin
        seedbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        seedbuf_we0 = grp_shake_squeeze_2_fu_634_seedbuf_we0;
    end else begin
        seedbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        seedbuf_we1 = grp_shake_squeeze_2_fu_634_seedbuf_we1;
    end else begin
        seedbuf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state73))) begin
        sk_address0 = grp_dpu_pack_4_fu_789_sk_address0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        sk_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_address0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sk_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        sk_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_address0;
    end else begin
        sk_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state73))) begin
        sk_ce0 = grp_dpu_pack_4_fu_789_sk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        sk_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sk_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        sk_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_ce0;
    end else begin
        sk_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state73))) begin
        sk_ce1 = grp_dpu_pack_4_fu_789_sk_ce1;
    end else begin
        sk_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state73))) begin
        sk_d0 = grp_dpu_pack_4_fu_789_sk_d0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        sk_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_d0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sk_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        sk_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_d0;
    end else begin
        sk_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state73))) begin
        sk_we0 = grp_dpu_pack_4_fu_789_sk_we0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        sk_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_sk_we0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sk_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_sk_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        sk_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_sk_we0;
    end else begin
        sk_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state73))) begin
        sk_we1 = grp_dpu_pack_4_fu_789_sk_we1;
    end else begin
        sk_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        spu_s_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        spu_s_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        spu_s_address0 = this_s_addr_3_reg_1513;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        spu_s_address0 = zext_ln402_3_fu_1053_p1;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state9))) begin
        spu_s_address0 = this_s_addr_1_reg_1434;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        spu_s_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        spu_s_address0 = this_s_addr_reg_1424;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        spu_s_address0 = zext_ln402_1_fu_933_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        spu_s_address0 = grp_shake_squeeze_fu_774_this_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        spu_s_address0 = grp_shake_absorb_3_fu_765_this_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        spu_s_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_address0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        spu_s_address0 = grp_sample_eta_fu_689_this_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        spu_s_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_spu_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        spu_s_address0 = grp_KeccakF1600_StatePermute_fu_658_this_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        spu_s_address0 = grp_shake_absorb_fu_648_this_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        spu_s_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        spu_s_address0 = grp_shake_squeeze_2_fu_634_this_s_address0;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        spu_s_address0 = grp_shake_absorb_1_fu_593_this_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        spu_s_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_address0;
    end else begin
        spu_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        spu_s_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        spu_s_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        spu_s_address1 = grp_shake_squeeze_fu_774_this_s_address1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        spu_s_address1 = grp_shake_absorb_3_fu_765_this_s_address1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        spu_s_address1 = grp_sample_eta_fu_689_this_s_address1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        spu_s_address1 = grp_KeccakF1600_StatePermute_fu_658_this_s_address1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        spu_s_address1 = grp_shake_absorb_fu_648_this_s_address1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        spu_s_address1 = grp_shake_squeeze_2_fu_634_this_s_address1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        spu_s_address1 = grp_shake_absorb_1_fu_593_this_s_address1;
    end else begin
        spu_s_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        spu_s_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        spu_s_ce0 = grp_shake_squeeze_fu_774_this_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        spu_s_ce0 = grp_shake_absorb_3_fu_765_this_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        spu_s_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_ce0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        spu_s_ce0 = grp_sample_eta_fu_689_this_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        spu_s_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_spu_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        spu_s_ce0 = grp_KeccakF1600_StatePermute_fu_658_this_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        spu_s_ce0 = grp_shake_absorb_fu_648_this_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        spu_s_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        spu_s_ce0 = grp_shake_squeeze_2_fu_634_this_s_ce0;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        spu_s_ce0 = grp_shake_absorb_1_fu_593_this_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        spu_s_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_ce0;
    end else begin
        spu_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state63))) begin
        spu_s_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        spu_s_ce1 = grp_shake_squeeze_fu_774_this_s_ce1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        spu_s_ce1 = grp_shake_absorb_3_fu_765_this_s_ce1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        spu_s_ce1 = grp_sample_eta_fu_689_this_s_ce1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        spu_s_ce1 = grp_KeccakF1600_StatePermute_fu_658_this_s_ce1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        spu_s_ce1 = grp_shake_absorb_fu_648_this_s_ce1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        spu_s_ce1 = grp_shake_squeeze_2_fu_634_this_s_ce1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        spu_s_ce1 = grp_shake_absorb_1_fu_593_this_s_ce1;
    end else begin
        spu_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        spu_s_d0 = xor_ln402_2_fu_1319_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        spu_s_d0 = xor_ln402_1_fu_1078_p2;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state9))) begin
        spu_s_d0 = grp_fu_813_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        spu_s_d0 = xor_ln402_fu_959_p2;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        spu_s_d0 = grp_shake_squeeze_fu_774_this_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        spu_s_d0 = grp_shake_absorb_3_fu_765_this_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        spu_s_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_d0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        spu_s_d0 = grp_sample_eta_fu_689_this_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        spu_s_d0 = grp_KeccakF1600_StatePermute_fu_658_this_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        spu_s_d0 = grp_shake_absorb_fu_648_this_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        spu_s_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        spu_s_d0 = grp_shake_squeeze_2_fu_634_this_s_d0;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        spu_s_d0 = grp_shake_absorb_1_fu_593_this_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        spu_s_d0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_d0;
    end else begin
        spu_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        spu_s_d1 = grp_fu_813_p2;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        spu_s_d1 = grp_shake_squeeze_fu_774_this_s_d1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        spu_s_d1 = grp_shake_absorb_3_fu_765_this_s_d1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        spu_s_d1 = grp_sample_eta_fu_689_this_s_d1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        spu_s_d1 = grp_KeccakF1600_StatePermute_fu_658_this_s_d1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        spu_s_d1 = grp_shake_absorb_fu_648_this_s_d1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        spu_s_d1 = grp_shake_squeeze_2_fu_634_this_s_d1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        spu_s_d1 = grp_shake_absorb_1_fu_593_this_s_d1;
    end else begin
        spu_s_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state21) | ((grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        spu_s_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        spu_s_we0 = grp_shake_squeeze_fu_774_this_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        spu_s_we0 = grp_shake_absorb_3_fu_765_this_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        spu_s_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_spu_s_we0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        spu_s_we0 = grp_sample_eta_fu_689_this_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        spu_s_we0 = grp_KeccakF1600_StatePermute_fu_658_this_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        spu_s_we0 = grp_shake_absorb_fu_648_this_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        spu_s_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_spu_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        spu_s_we0 = grp_shake_squeeze_2_fu_634_this_s_we0;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        spu_s_we0 = grp_shake_absorb_1_fu_593_this_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        spu_s_we0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_spu_s_we0;
    end else begin
        spu_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        spu_s_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        spu_s_we1 = grp_shake_squeeze_fu_774_this_s_we1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        spu_s_we1 = grp_shake_absorb_3_fu_765_this_s_we1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        spu_s_we1 = grp_sample_eta_fu_689_this_s_we1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        spu_s_we1 = grp_KeccakF1600_StatePermute_fu_658_this_s_we1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        spu_s_we1 = grp_shake_absorb_fu_648_this_s_we1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        spu_s_we1 = grp_shake_squeeze_2_fu_634_this_s_we1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state5))) begin
        spu_s_we1 = grp_shake_absorb_1_fu_593_this_s_we1;
    end else begin
        spu_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        tr_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_tr_address0;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        tr_address0 = grp_shake_squeeze_fu_774_out_r_address0;
    end else begin
        tr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        tr_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_tr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        tr_ce0 = grp_shake_squeeze_fu_774_out_r_ce0;
    end else begin
        tr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        tr_ce1 = grp_shake_squeeze_fu_774_out_r_ce1;
    end else begin
        tr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        tr_we0 = grp_shake_squeeze_fu_774_out_r_we0;
    end else begin
        tr_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        tr_we1 = grp_shake_squeeze_fu_774_out_r_we1;
    end else begin
        tr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        zetas_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_zetas_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        zetas_address0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_zetas_address0;
    end else begin
        zetas_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        zetas_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_zetas_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        zetas_ce0 = grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_zetas_ce0;
    end else begin
        zetas_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln32_fu_981_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_shake_absorb_1_fu_593_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_shake_absorb_fu_648_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln500_fu_1109_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_KeccakF1600_StatePermute_fu_658_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln38_fu_1190_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((grp_sample_eta_fu_689_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b0 == ap_block_state37_on_subcall_done) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state39 : begin
            if (((icmp_ln43_fu_1264_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_sample_eta_fu_689_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((1'b0 == ap_block_state43_on_subcall_done) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((1'b0 == ap_block_state45_on_subcall_done) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((1'b0 == ap_block_state47_on_subcall_done) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((grp_dpu_func_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((grp_dpu_func_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((grp_dpu_func_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((grp_dpu_func_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((grp_dpu_func_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            if (((grp_dpu_pack_fu_756_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((grp_shake_absorb_3_fu_765_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            if (((grp_shake_squeeze_fu_774_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            if (((grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((grp_dpu_pack_4_fu_789_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            if (((grp_dpu_pack_4_fu_789_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state71))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((grp_dpu_pack_4_fu_789_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln32_1_fu_1023_p2 = (k_4_fu_248 + 3'd1);

assign add_ln32_fu_987_p2 = (indvar_flatten26_fu_252 + 5'd1);

assign add_ln35_fu_1115_p2 = (zext_ln511_reg_1518 + zext_ln34_reg_1497);

assign add_ln43_fu_1270_p2 = (k_fu_328 + 3'd1);

assign add_ln44_fu_1307_p2 = (zext_ln44_1_fu_1304_p1 + 4'd5);

assign addr_10_fu_1123_p2 = (zext_ln35_fu_1119_p1 + p_mid_reg_1523);

assign addr_11_fu_1280_p2 = ($signed(zext_ln45_fu_1276_p1) + $signed(5'd19));

assign addr_9_fu_1222_p2 = (zext_ln40_fu_1207_p1 + 6'd30);

assign addr_fu_1211_p2 = ($signed(zext_ln40_fu_1207_p1) + $signed(6'd35));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state10 = ap_NS_fsm[32'd9];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_shake_squeeze_2_fu_634_ap_done == 1'b0) | (grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_done == 1'b0) | (grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_done == 1'b0) | (grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_done == 1'b0) | (grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_done == 1'b0) | (grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state37_on_subcall_done = ((grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_done == 1'b0) | (grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state43_on_subcall_done = ((grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_done == 1'b0) | (grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_done == 1'b0) | (grp_dpu_func_fu_468_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state45_on_subcall_done = ((grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_done == 1'b0) | (grp_dpu_func_fu_468_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state47_on_subcall_done = ((grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_done == 1'b0) | (grp_dpu_func_fu_468_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_shake_absorb_1_fu_593_ap_done == 1'b0) | (grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_done == 1'b0));
end

assign ap_return = 32'd0;

assign ctr_11_fu_1167_p3 = ((targetBlock_reg_1542[0:0] == 1'b1) ? ctr_1_loc_fu_276 : 32'd256);

assign grp_KeccakF1600_StatePermute_fu_658_ap_start = grp_KeccakF1600_StatePermute_fu_658_ap_start_reg;

assign grp_dpu_func_fu_468_ap_start = grp_dpu_func_fu_468_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_start_reg;

assign grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_start = grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_start_reg;

assign grp_dpu_pack_4_fu_789_ap_start = grp_dpu_pack_4_fu_789_ap_start_reg;

assign grp_dpu_pack_fu_756_ap_start = grp_dpu_pack_fu_756_ap_start_reg;

assign grp_fu_813_p2 = (spu_s_q0 ^ 64'd9223372036854775808);

assign grp_sample_eta_fu_689_ap_start = grp_sample_eta_fu_689_ap_start_reg;

assign grp_shake_absorb_1_fu_593_ap_start = grp_shake_absorb_1_fu_593_ap_start_reg;

assign grp_shake_absorb_3_fu_765_ap_start = grp_shake_absorb_3_fu_765_ap_start_reg;

assign grp_shake_absorb_fu_648_ap_start = grp_shake_absorb_fu_648_ap_start_reg;

assign grp_shake_squeeze_2_fu_634_ap_start = grp_shake_squeeze_2_fu_634_ap_start_reg;

assign grp_shake_squeeze_fu_774_ap_start = grp_shake_squeeze_fu_774_ap_start_reg;

assign icmp_ln32_fu_981_p2 = ((indvar_flatten26_fu_252 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1009_p2 = ((t_0_fu_244 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_1190_p2 = ((k_5_fu_320 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_1264_p2 = ((k_fu_328 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln500_fu_1109_p2 = ((tmp_1039_fu_1099_p4 == 24'd0) ? 1'b1 : 1'b0);

assign idxprom2_i29_fu_1217_p1 = addr_fu_1211_p2;

assign idxprom2_i39_fu_1228_p1 = addr_9_fu_1222_p2;

assign idxprom2_i49_cast_cast_cast_fu_1290_p1 = $unsigned(idxprom2_i49_cast_cast_fu_1286_p1);

assign idxprom2_i49_cast_cast_fu_1286_p1 = addr_11_fu_1280_p2;

assign idxprom2_i_fu_1128_p1 = addr_10_fu_1123_p2;

assign k_7_fu_1196_p2 = (k_5_fu_320 + 3'd1);

assign p_fu_1133_p2 = (select_ln511_reg_1484 + 3'd1);

assign p_mid_fu_1088_p3 = {{select_ln511_1_reg_1489}, {2'd0}};

assign pk_d1 = grp_dpu_pack_fu_756_pk_d1;

assign seedbuf_d0 = grp_shake_squeeze_2_fu_634_seedbuf_d0;

assign seedbuf_d1 = grp_shake_squeeze_2_fu_634_seedbuf_d1;

assign select_ln503_fu_1160_p3 = ((targetBlock_reg_1542[0:0] == 1'b1) ? p_loc66_fu_280 : select_ln510_loc_fu_272);

assign select_ln511_1_fu_1029_p3 = ((icmp_ln33_fu_1009_p2[0:0] == 1'b1) ? add_ln32_1_fu_1023_p2 : k_4_fu_248);

assign select_ln511_fu_1015_p3 = ((icmp_ln33_fu_1009_p2[0:0] == 1'b1) ? 3'd0 : t_0_fu_244);

assign shl_ln402_1_fu_1072_p2 = 64'd31 << zext_ln402_2_fu_1068_p1;

assign shl_ln402_2_fu_1060_p3 = {{trunc_ln402_1_fu_1057_p1}, {3'd0}};

assign shl_ln402_fu_953_p2 = 64'd31 << zext_ln402_fu_949_p1;

assign shl_ln_fu_941_p3 = {{trunc_ln402_fu_937_p1}, {3'd0}};

assign sk_address1 = grp_dpu_pack_4_fu_789_sk_address1;

assign sk_d1 = grp_dpu_pack_4_fu_789_sk_d1;

assign this_pMem_addr_2_reg_1429 = 64'd154;

assign this_pMem_addr_4_reg_1446 = 64'd156;

assign this_s_addr_1_reg_1434 = 64'd16;

assign tmp_1039_fu_1099_p4 = {{ctr_reg_457[31:8]}};

assign trunc_ln402_1_fu_1057_p1 = spu_pos_2_reg_1503[2:0];

assign trunc_ln402_fu_937_p1 = reg_842[2:0];

assign trunc_ln500_fu_1095_p1 = ctr_reg_457[7:0];

assign xor_ln402_1_fu_1078_p2 = (spu_s_q0 ^ shl_ln402_1_fu_1072_p2);

assign xor_ln402_2_fu_1319_p2 = (spu_s_q1 ^ 64'd31);

assign xor_ln402_fu_959_p2 = (spu_s_q0 ^ shl_ln402_fu_953_p2);

assign zext_ln34_fu_1038_p1 = select_ln511_fu_1015_p3;

assign zext_ln35_fu_1119_p1 = add_ln35_fu_1115_p2;

assign zext_ln39_fu_1202_p1 = k_5_fu_320;

assign zext_ln402_1_fu_933_p1 = i_7_reg_1419;

assign zext_ln402_2_fu_1068_p1 = shl_ln402_2_fu_1060_p3;

assign zext_ln402_3_fu_1053_p1 = i_s_reg_1508;

assign zext_ln402_fu_949_p1 = shl_ln_fu_941_p3;

assign zext_ln40_fu_1207_p1 = k_5_fu_320;

assign zext_ln44_1_fu_1304_p1 = k_8_reg_1589;

assign zext_ln45_fu_1276_p1 = k_fu_328;

assign zext_ln511_fu_1085_p1 = select_ln511_1_reg_1489;

always @ (posedge ap_clk) begin
    zext_ln34_reg_1497[3] <= 1'b0;
    zext_ln511_reg_1518[3] <= 1'b0;
    p_mid_reg_1523[1:0] <= 2'b00;
    this_pMem_addr_7_reg_1536[7:5] <= 3'b000;
    zext_ln39_reg_1559[3] <= 1'b0;
    this_pMem_addr_5_reg_1564[7:6] <= 2'b00;
    this_pMem_addr_6_reg_1570[7:6] <= 2'b00;
end

endmodule //dpu_keygen
