{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552602359047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552602359047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 19:25:58 2019 " "Processing started: Thu Mar 14 19:25:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552602359047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552602359047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FULL_ADDER -c FULL_ADDER " "Command: quartus_map --read_settings_files=on --write_settings_files=off FULL_ADDER -c FULL_ADDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552602359047 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552602359577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HALF_ADDER-BEHAVIORAL " "Found design unit 1: HALF_ADDER-BEHAVIORAL" {  } { { "HALF_ADDER.VHD" "" { Text "D:/Users/nicol/Desktop/Prova monitoria VHDL/full_adder/HALF_ADDER.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552602359980 ""} { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "HALF_ADDER.VHD" "" { Text "D:/Users/nicol/Desktop/Prova monitoria VHDL/full_adder/HALF_ADDER.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552602359980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552602359980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-BEHAVIORAL " "Found design unit 1: FULL_ADDER-BEHAVIORAL" {  } { { "FULL_ADDER.vhd" "" { Text "D:/Users/nicol/Desktop/Prova monitoria VHDL/full_adder/FULL_ADDER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552602359987 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "FULL_ADDER.vhd" "" { Text "D:/Users/nicol/Desktop/Prova monitoria VHDL/full_adder/FULL_ADDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552602359987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552602359987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_FULL_ADDER-BEHAVIORAL " "Found design unit 1: TB_FULL_ADDER-BEHAVIORAL" {  } { { "TB_FULL_ADDER.vhd" "" { Text "D:/Users/nicol/Desktop/Prova monitoria VHDL/full_adder/TB_FULL_ADDER.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552602359991 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_FULL_ADDER " "Found entity 1: TB_FULL_ADDER" {  } { { "TB_FULL_ADDER.vhd" "" { Text "D:/Users/nicol/Desktop/Prova monitoria VHDL/full_adder/TB_FULL_ADDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552602359991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552602359991 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "W_A TB_FULL_ADDER.vhd(31) " "VHDL error at TB_FULL_ADDER.vhd(31): object \"W_A\" is used but not declared" {  } { { "TB_FULL_ADDER.vhd" "" { Text "D:/Users/nicol/Desktop/Prova monitoria VHDL/full_adder/TB_FULL_ADDER.vhd" 31 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1552602359992 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "W_B TB_FULL_ADDER.vhd(32) " "VHDL error at TB_FULL_ADDER.vhd(32): object \"W_B\" is used but not declared" {  } { { "TB_FULL_ADDER.vhd" "" { Text "D:/Users/nicol/Desktop/Prova monitoria VHDL/full_adder/TB_FULL_ADDER.vhd" 32 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1552602359992 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "W_S TB_FULL_ADDER.vhd(35) " "VHDL error at TB_FULL_ADDER.vhd(35): object \"W_S\" is used but not declared" {  } { { "TB_FULL_ADDER.vhd" "" { Text "D:/Users/nicol/Desktop/Prova monitoria VHDL/full_adder/TB_FULL_ADDER.vhd" 35 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1552602359992 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out O_S TB_FULL_ADDER.vhd(35) " "VHDL error at TB_FULL_ADDER.vhd(35): cannot associate formal port \"O_S\" of mode \"out\" with an expression" {  } { { "TB_FULL_ADDER.vhd" "" { Text "D:/Users/nicol/Desktop/Prova monitoria VHDL/full_adder/TB_FULL_ADDER.vhd" 35 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1552602359992 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552602360143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 14 19:26:00 2019 " "Processing ended: Thu Mar 14 19:26:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552602360143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552602360143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552602360143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552602360143 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552602360744 ""}
