$date
	Mon Jan  8 11:36:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module supply_wire_tb $end
$var wire 1 ! f $end
$var reg 3 " A [2:0] $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 ! f $end
$var wire 1 & gnd $end
$var wire 1 ' t1 $end
$var wire 1 ( t2 $end
$var wire 1 ) vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
0(
1'
0&
0%
0$
0#
b0 "
0!
$end
#5
1!
1(
1%
b1 "
#10
0!
0(
1$
0%
b10 "
#15
1!
1(
1%
b11 "
#20
0!
0(
1#
0$
0%
b100 "
#25
1!
1(
1%
b101 "
#30
0!
0'
0(
1$
0%
b110 "
#35
1(
1%
b111 "
#40
