m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/simulation/modelsim
T_opt
Z1 !s110 1615516230
VfHPP?THo_^0_ceaNN;<JZ2
04 7 4 work tb_fifo fast 0
=1-e86a6488740b-604ad246-2a2-2554
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;10.6d;65
vfifo
Z3 !s110 1615516229
!i10b 1
!s100 L[`2_aQ6<5NBCKZ9IcAjP0
I;fa7?EmhBD72ID<:BB6[X3
Z4 VDg1SIo80bB@j0V0VzS_@n1
R0
w1615515315
8D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/rtl/fifo.v
FD:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/rtl/fifo.v
L0 1
Z5 OL;L;10.6d;65
r1
!s85 0
31
Z6 !s108 1615516229.000000
!s107 D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/rtl/fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/rtl|D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/rtl/fifo.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vscfifo_256x8
R3
!i10b 1
!s100 Zb=DglYPjCe_<XTVlK6ER1
I6IPf4X]dHDbKdDedF424:3
R4
R0
w1615514961
8D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/ipcore_dir/scfifo_256x8/scfifo_256x8.v
FD:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/ipcore_dir/scfifo_256x8/scfifo_256x8.v
L0 39
R5
r1
!s85 0
31
R6
!s107 D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/ipcore_dir/scfifo_256x8/scfifo_256x8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/ipcore_dir/scfifo_256x8|D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/ipcore_dir/scfifo_256x8/scfifo_256x8.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/ipcore_dir/scfifo_256x8 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_fifo
R1
!i10b 1
!s100 hhR<loB0[T]>ik1^d0KI62
IY6P;`7XcR>2LLT1k:l0Hc3
R4
R0
w1615516179
8D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/../sim/tb_fifo.v
FD:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/../sim/tb_fifo.v
L0 3
R5
r1
!s85 0
31
R6
!s107 D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/../sim/tb_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/../sim|D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/../sim/tb_fifo.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/GitRepository/YeHuo_Books/FPGA/Pracitice/Altera-Quartus/27_ip_core/fifo/scfifo/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
