Startpoint: pReset (input port clocked by vclk)
Endpoint: mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1
          (removal check against rising-edge clock vclk)
Path Group: **async_default**
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.10    2.10 ^ pReset (in)
   0.00    2.10 ^ mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/RESET_B (sky130_fd_sc_hd__dfrbp_1)
           2.10   data arrival time

   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/CLK (sky130_fd_sc_hd__dfrbp_1)
   0.66    0.66   library removal time
           0.66   data required time
---------------------------------------------------------
           0.66   data required time
          -2.10   data arrival time
---------------------------------------------------------
           1.44   slack (MET)


Startpoint: mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1
            (rising edge-triggered flip-flop clocked by vclk)
Endpoint: mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1
          (rising edge-triggered flip-flop clocked by vclk)
Path Group: vclk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/CLK (sky130_fd_sc_hd__dfrbp_1)
   0.65    0.65 ^ mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/Q (sky130_fd_sc_hd__dfrbp_1)
   0.00    0.65 ^ mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1/D (sky130_fd_sc_hd__dfrbp_1)
           0.65   data arrival time

   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1/CLK (sky130_fd_sc_hd__dfrbp_1)
  -0.09   -0.09   library hold time
          -0.09   data required time
---------------------------------------------------------
          -0.09   data required time
          -0.65   data arrival time
---------------------------------------------------------
           0.74   slack (MET)


Startpoint: pReset (input port clocked by vclk)
Endpoint: mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1
          (recovery check against rising-edge clock vclk)
Path Group: **async_default**
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.05    2.05 ^ pReset (in)
   0.00    2.05 ^ mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/RESET_B (sky130_fd_sc_hd__dfrbp_1)
           2.05   data arrival time

  12.00   12.00   clock vclk (rise edge)
   0.00   12.00   clock network delay (ideal)
   0.00   12.00   clock reconvergence pessimism
          12.00 ^ mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/CLK (sky130_fd_sc_hd__dfrbp_1)
   0.12   12.12   library recovery time
          12.12   data required time
---------------------------------------------------------
          12.12   data required time
          -2.05   data arrival time
---------------------------------------------------------
          10.07   slack (MET)


Startpoint: chany_in_0_ (input port clocked by vclk)
Endpoint: chany_out_0_ (output port clocked by vclk)
Path Group: vclk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.00    2.00 ^ chany_in_0_ (in)
   0.09    2.09 ^ _15_/X (sky130_fd_sc_hd__buf_2)
   0.00    2.09 ^ chany_out_0_ (out)
           2.09   data arrival time

  12.00   12.00   clock vclk (rise edge)
   0.00   12.00   clock network delay (ideal)
   0.00   12.00   clock reconvergence pessimism
  -2.00   10.00   output external delay
          10.00   data required time
---------------------------------------------------------
          10.00   data required time
          -2.09   data arrival time
---------------------------------------------------------
           7.91   slack (MET)


