Classic Timing Analyzer report for CU
Sun Apr 28 14:54:19 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.428 ns                                       ; OUT_ROUND[4] ; PS.S7 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.582 ns                                       ; PS.IDLE      ; RESET ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.332 ns                                       ; START        ; PS.S1 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S8        ; PS.S8 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S8   ; PS.S8   ; CLK        ; CLK      ; None                        ; None                      ; 0.972 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S2   ; PS.S3   ; CLK        ; CLK      ; None                        ; None                      ; 0.893 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S7   ; PS.S8   ; CLK        ; CLK      ; None                        ; None                      ; 0.859 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S7   ; PS.S2   ; CLK        ; CLK      ; None                        ; None                      ; 0.859 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S6   ; PS.S2   ; CLK        ; CLK      ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S6   ; PS.S8   ; CLK        ; CLK      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.IDLE ; PS.S1   ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S1   ; PS.S2   ; CLK        ; CLK      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S3   ; PS.S4   ; CLK        ; CLK      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S8   ; PS.IDLE ; CLK        ; CLK      ; None                        ; None                      ; 0.571 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S5   ; PS.S7   ; CLK        ; CLK      ; None                        ; None                      ; 0.559 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S5   ; PS.S6   ; CLK        ; CLK      ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S4   ; PS.S5   ; CLK        ; CLK      ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.IDLE ; PS.IDLE ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S1   ; PS.S1   ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+--------------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To      ; To Clock ;
+-------+--------------+------------+--------------+---------+----------+
; N/A   ; None         ; 4.428 ns   ; OUT_ROUND[4] ; PS.S7   ; CLK      ;
; N/A   ; None         ; 4.421 ns   ; OUT_ROUND[4] ; PS.S6   ; CLK      ;
; N/A   ; None         ; 4.165 ns   ; OUT_ROUND[2] ; PS.S7   ; CLK      ;
; N/A   ; None         ; 4.156 ns   ; OUT_ROUND[2] ; PS.S6   ; CLK      ;
; N/A   ; None         ; 4.081 ns   ; OUT_ROUND[0] ; PS.S7   ; CLK      ;
; N/A   ; None         ; 4.072 ns   ; OUT_ROUND[0] ; PS.S6   ; CLK      ;
; N/A   ; None         ; 4.065 ns   ; OUT_ROUND[5] ; PS.S7   ; CLK      ;
; N/A   ; None         ; 4.058 ns   ; OUT_ROUND[5] ; PS.S6   ; CLK      ;
; N/A   ; None         ; 4.024 ns   ; OUT_ROUND[6] ; PS.S7   ; CLK      ;
; N/A   ; None         ; 4.017 ns   ; OUT_ROUND[6] ; PS.S6   ; CLK      ;
; N/A   ; None         ; 3.942 ns   ; OUT_ROUND[3] ; PS.S7   ; CLK      ;
; N/A   ; None         ; 3.933 ns   ; OUT_ROUND[3] ; PS.S6   ; CLK      ;
; N/A   ; None         ; 3.862 ns   ; OUT_ROUND[1] ; PS.S7   ; CLK      ;
; N/A   ; None         ; 3.853 ns   ; OUT_ROUND[1] ; PS.S6   ; CLK      ;
; N/A   ; None         ; 3.674 ns   ; TC_CNT_1     ; PS.S1   ; CLK      ;
; N/A   ; None         ; 3.480 ns   ; TC_CNT_1     ; PS.S8   ; CLK      ;
; N/A   ; None         ; 3.365 ns   ; TC_CNT_1     ; PS.S2   ; CLK      ;
; N/A   ; None         ; 0.568 ns   ; START        ; PS.S8   ; CLK      ;
; N/A   ; None         ; 0.182 ns   ; START        ; PS.IDLE ; CLK      ;
; N/A   ; None         ; 0.077 ns   ; OUT_ROUND[7] ; PS.S6   ; CLK      ;
; N/A   ; None         ; 0.075 ns   ; OUT_ROUND[7] ; PS.S7   ; CLK      ;
; N/A   ; None         ; -0.102 ns  ; START        ; PS.S1   ; CLK      ;
+-------+--------------+------------+--------------+---------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+---------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To           ; From Clock ;
+-------+--------------+------------+---------+--------------+------------+
; N/A   ; None         ; 9.582 ns   ; PS.IDLE ; RESET        ; CLK        ;
; N/A   ; None         ; 9.180 ns   ; PS.S4   ; SEL_MUX_2[1] ; CLK        ;
; N/A   ; None         ; 8.931 ns   ; PS.S4   ; EN_ROUND     ; CLK        ;
; N/A   ; None         ; 7.736 ns   ; PS.S2   ; CS_MEM_A     ; CLK        ;
; N/A   ; None         ; 7.607 ns   ; PS.S2   ; SUB_ADDER_1  ; CLK        ;
; N/A   ; None         ; 7.584 ns   ; PS.S1   ; CS_MEM_A     ; CLK        ;
; N/A   ; None         ; 7.523 ns   ; PS.S1   ; WR_MEM_A     ; CLK        ;
; N/A   ; None         ; 7.445 ns   ; PS.S3   ; SUB_ADDER_1  ; CLK        ;
; N/A   ; None         ; 7.342 ns   ; PS.S3   ; SEL_MUX_1[1] ; CLK        ;
; N/A   ; None         ; 7.332 ns   ; PS.S3   ; EN_FF_4      ; CLK        ;
; N/A   ; None         ; 7.306 ns   ; PS.S2   ; EN_FF_1      ; CLK        ;
; N/A   ; None         ; 7.291 ns   ; PS.S2   ; EN_FF_3      ; CLK        ;
; N/A   ; None         ; 7.096 ns   ; PS.S7   ; EN_CNT_1     ; CLK        ;
; N/A   ; None         ; 7.086 ns   ; PS.S6   ; EN_CNT_1     ; CLK        ;
; N/A   ; None         ; 7.066 ns   ; PS.S2   ; RD_MEM_A     ; CLK        ;
; N/A   ; None         ; 7.056 ns   ; PS.S5   ; CS_MEM_B     ; CLK        ;
; N/A   ; None         ; 7.046 ns   ; PS.S5   ; WR_MEM_B     ; CLK        ;
; N/A   ; None         ; 6.925 ns   ; PS.S1   ; EN_CNT_1     ; CLK        ;
; N/A   ; None         ; 6.862 ns   ; PS.S2   ; SEL_MUX_1[0] ; CLK        ;
; N/A   ; None         ; 6.842 ns   ; PS.S2   ; SEL_MUX_2[0] ; CLK        ;
; N/A   ; None         ; 6.602 ns   ; PS.S2   ; EN_FF_2      ; CLK        ;
; N/A   ; None         ; 6.415 ns   ; PS.S6   ; EN_CNT_2     ; CLK        ;
; N/A   ; None         ; 6.365 ns   ; PS.S8   ; DONE         ; CLK        ;
+-------+--------------+------------+---------+--------------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+--------------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To      ; To Clock ;
+---------------+-------------+-----------+--------------+---------+----------+
; N/A           ; None        ; 0.332 ns  ; START        ; PS.S1   ; CLK      ;
; N/A           ; None        ; 0.155 ns  ; OUT_ROUND[7] ; PS.S7   ; CLK      ;
; N/A           ; None        ; 0.153 ns  ; OUT_ROUND[7] ; PS.S6   ; CLK      ;
; N/A           ; None        ; 0.048 ns  ; START        ; PS.IDLE ; CLK      ;
; N/A           ; None        ; -0.338 ns ; START        ; PS.S8   ; CLK      ;
; N/A           ; None        ; -3.135 ns ; TC_CNT_1     ; PS.S2   ; CLK      ;
; N/A           ; None        ; -3.250 ns ; TC_CNT_1     ; PS.S8   ; CLK      ;
; N/A           ; None        ; -3.444 ns ; TC_CNT_1     ; PS.S1   ; CLK      ;
; N/A           ; None        ; -3.623 ns ; OUT_ROUND[1] ; PS.S6   ; CLK      ;
; N/A           ; None        ; -3.632 ns ; OUT_ROUND[1] ; PS.S7   ; CLK      ;
; N/A           ; None        ; -3.703 ns ; OUT_ROUND[3] ; PS.S6   ; CLK      ;
; N/A           ; None        ; -3.712 ns ; OUT_ROUND[3] ; PS.S7   ; CLK      ;
; N/A           ; None        ; -3.787 ns ; OUT_ROUND[6] ; PS.S6   ; CLK      ;
; N/A           ; None        ; -3.794 ns ; OUT_ROUND[6] ; PS.S7   ; CLK      ;
; N/A           ; None        ; -3.828 ns ; OUT_ROUND[5] ; PS.S6   ; CLK      ;
; N/A           ; None        ; -3.835 ns ; OUT_ROUND[5] ; PS.S7   ; CLK      ;
; N/A           ; None        ; -3.842 ns ; OUT_ROUND[0] ; PS.S6   ; CLK      ;
; N/A           ; None        ; -3.851 ns ; OUT_ROUND[0] ; PS.S7   ; CLK      ;
; N/A           ; None        ; -3.926 ns ; OUT_ROUND[2] ; PS.S6   ; CLK      ;
; N/A           ; None        ; -3.935 ns ; OUT_ROUND[2] ; PS.S7   ; CLK      ;
; N/A           ; None        ; -4.191 ns ; OUT_ROUND[4] ; PS.S6   ; CLK      ;
; N/A           ; None        ; -4.198 ns ; OUT_ROUND[4] ; PS.S7   ; CLK      ;
+---------------+-------------+-----------+--------------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 28 14:54:19 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CU -c CU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "PS.S8" and destination register "PS.S8"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.972 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y35_N29; Fanout = 3; REG Node = 'PS.S8'
            Info: 2: + IC(0.336 ns) + CELL(0.150 ns) = 0.486 ns; Loc. = LCCOMB_X15_Y35_N10; Fanout = 1; COMB Node = 'Selector3~0'
            Info: 3: + IC(0.253 ns) + CELL(0.149 ns) = 0.888 ns; Loc. = LCCOMB_X15_Y35_N28; Fanout = 1; COMB Node = 'Selector3~1'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.972 ns; Loc. = LCFF_X15_Y35_N29; Fanout = 3; REG Node = 'PS.S8'
            Info: Total cell delay = 0.383 ns ( 39.40 % )
            Info: Total interconnect delay = 0.589 ns ( 60.60 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.696 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X15_Y35_N29; Fanout = 3; REG Node = 'PS.S8'
                Info: Total cell delay = 1.536 ns ( 56.97 % )
                Info: Total interconnect delay = 1.160 ns ( 43.03 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.696 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X15_Y35_N29; Fanout = 3; REG Node = 'PS.S8'
                Info: Total cell delay = 1.536 ns ( 56.97 % )
                Info: Total interconnect delay = 1.160 ns ( 43.03 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "PS.S7" (data pin = "OUT_ROUND[4]", clock pin = "CLK") is 4.428 ns
    Info: + Longest pin to register delay is 7.160 ns
        Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; PIN Node = 'OUT_ROUND[4]'
        Info: 2: + IC(5.143 ns) + CELL(0.376 ns) = 6.391 ns; Loc. = LCCOMB_X15_Y35_N24; Fanout = 2; COMB Node = 'Equal0~1'
        Info: 3: + IC(0.272 ns) + CELL(0.413 ns) = 7.076 ns; Loc. = LCCOMB_X15_Y35_N12; Fanout = 1; COMB Node = 'NS.S7~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.160 ns; Loc. = LCFF_X15_Y35_N13; Fanout = 3; REG Node = 'PS.S7'
        Info: Total cell delay = 1.745 ns ( 24.37 % )
        Info: Total interconnect delay = 5.415 ns ( 75.63 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X15_Y35_N13; Fanout = 3; REG Node = 'PS.S7'
        Info: Total cell delay = 1.536 ns ( 56.97 % )
        Info: Total interconnect delay = 1.160 ns ( 43.03 % )
Info: tco from clock "CLK" to destination pin "RESET" through register "PS.IDLE" is 9.582 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X15_Y35_N1; Fanout = 3; REG Node = 'PS.IDLE'
        Info: Total cell delay = 1.536 ns ( 56.97 % )
        Info: Total interconnect delay = 1.160 ns ( 43.03 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y35_N1; Fanout = 3; REG Node = 'PS.IDLE'
        Info: 2: + IC(3.878 ns) + CELL(2.758 ns) = 6.636 ns; Loc. = PIN_Y11; Fanout = 0; PIN Node = 'RESET'
        Info: Total cell delay = 2.758 ns ( 41.56 % )
        Info: Total interconnect delay = 3.878 ns ( 58.44 % )
Info: th for register "PS.S1" (data pin = "START", clock pin = "CLK") is 0.332 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X15_Y35_N15; Fanout = 5; REG Node = 'PS.S1'
        Info: Total cell delay = 1.536 ns ( 56.97 % )
        Info: Total interconnect delay = 1.160 ns ( 43.03 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.630 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'START'
        Info: 2: + IC(1.417 ns) + CELL(0.150 ns) = 2.546 ns; Loc. = LCCOMB_X15_Y35_N14; Fanout = 1; COMB Node = 'Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.630 ns; Loc. = LCFF_X15_Y35_N15; Fanout = 5; REG Node = 'PS.S1'
        Info: Total cell delay = 1.213 ns ( 46.12 % )
        Info: Total interconnect delay = 1.417 ns ( 53.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Sun Apr 28 14:54:19 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


