
Stepper_Motor_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003abc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003b7c  08003b7c  00013b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bb4  08003bb4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003bb4  08003bb4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003bb4  08003bb4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bb4  08003bb4  00013bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003bb8  08003bb8  00013bb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003bbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  2000000c  08003bc8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000104  08003bc8  00020104  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd53  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c16  00000000  00000000  0002dd87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf8  00000000  00000000  0002f9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b50  00000000  00000000  00030598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001905e  00000000  00000000  000310e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e051  00000000  00000000  0004a146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000948fb  00000000  00000000  00058197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000eca92  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b24  00000000  00000000  000ecae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003b64 	.word	0x08003b64

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003b64 	.word	0x08003b64

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <Stepper_motor>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Stepper_motor(uint8_t Direction, uint8_t Steps)/*Функция управления шаговым двигателем. В функции 2 аргумента:
1 -- определяет направление вращения, 2 -- определяет количество шагов.*/
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
 800022c:	1dbb      	adds	r3, r7, #6
 800022e:	1c0a      	adds	r2, r1, #0
 8000230:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, EN_Pin, GPIO_PIN_RESET);/*Разрешаем работу двигателя*/
 8000232:	2380      	movs	r3, #128	; 0x80
 8000234:	0059      	lsls	r1, r3, #1
 8000236:	2390      	movs	r3, #144	; 0x90
 8000238:	05db      	lsls	r3, r3, #23
 800023a:	2200      	movs	r2, #0
 800023c:	0018      	movs	r0, r3
 800023e:	f000 fead 	bl	8000f9c <HAL_GPIO_WritePin>
	switch (Direction) {/*Если переменная, определяющая направление вращения,*/
 8000242:	1dfb      	adds	r3, r7, #7
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	2b01      	cmp	r3, #1
 8000248:	d108      	bne.n	800025c <Stepper_motor+0x3c>
	case 1:/*равна 1, то*/
		HAL_GPIO_WritePin(GPIOA, CW_Pin, GPIO_PIN_SET);/*включаем пин, отвечающий за направление вращения.*/
 800024a:	2380      	movs	r3, #128	; 0x80
 800024c:	0099      	lsls	r1, r3, #2
 800024e:	2390      	movs	r3, #144	; 0x90
 8000250:	05db      	lsls	r3, r3, #23
 8000252:	2201      	movs	r2, #1
 8000254:	0018      	movs	r0, r3
 8000256:	f000 fea1 	bl	8000f9c <HAL_GPIO_WritePin>
		break;
 800025a:	e008      	b.n	800026e <Stepper_motor+0x4e>
	default:/*Если любое другое значение, то*/
		HAL_GPIO_WritePin(GPIOA, CW_Pin, GPIO_PIN_RESET);/*отключаем пин, отвечающий за направление вращения.*/
 800025c:	2380      	movs	r3, #128	; 0x80
 800025e:	0099      	lsls	r1, r3, #2
 8000260:	2390      	movs	r3, #144	; 0x90
 8000262:	05db      	lsls	r3, r3, #23
 8000264:	2200      	movs	r2, #0
 8000266:	0018      	movs	r0, r3
 8000268:	f000 fe98 	bl	8000f9c <HAL_GPIO_WritePin>
		break;
 800026c:	46c0      	nop			; (mov r8, r8)
	}
	if (i < Steps)/*Если значение счётчика i меньше переменной, определяющей количество шагов,*/
 800026e:	1dbb      	adds	r3, r7, #6
 8000270:	781a      	ldrb	r2, [r3, #0]
 8000272:	4b11      	ldr	r3, [pc, #68]	; (80002b8 <Stepper_motor+0x98>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	429a      	cmp	r2, r3
 8000278:	dd09      	ble.n	800028e <Stepper_motor+0x6e>
	{
		++i;/*то прибавим к i единицу*/
 800027a:	4b0f      	ldr	r3, [pc, #60]	; (80002b8 <Stepper_motor+0x98>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	1c5a      	adds	r2, r3, #1
 8000280:	4b0d      	ldr	r3, [pc, #52]	; (80002b8 <Stepper_motor+0x98>)
 8000282:	601a      	str	r2, [r3, #0]
		pwm = 500;/*и приравняем переменную pwm к 500.*/
 8000284:	4b0d      	ldr	r3, [pc, #52]	; (80002bc <Stepper_motor+0x9c>)
 8000286:	22fa      	movs	r2, #250	; 0xfa
 8000288:	0052      	lsls	r2, r2, #1
 800028a:	601a      	str	r2, [r3, #0]
		i = 0;/*приравниваем i к нулю,*/
		RxData[1]=0;/*Обнулим элемент массива, отвечающего за количество шагов,*/
		pwm = 0;/*приравниваем pwm к нулю и*/
		HAL_GPIO_WritePin(GPIOA, EN_Pin, GPIO_PIN_SET);/*запрещаем работу двигателя*/
	}
}
 800028c:	e010      	b.n	80002b0 <Stepper_motor+0x90>
		i = 0;/*приравниваем i к нулю,*/
 800028e:	4b0a      	ldr	r3, [pc, #40]	; (80002b8 <Stepper_motor+0x98>)
 8000290:	2200      	movs	r2, #0
 8000292:	601a      	str	r2, [r3, #0]
		RxData[1]=0;/*Обнулим элемент массива, отвечающего за количество шагов,*/
 8000294:	4b0a      	ldr	r3, [pc, #40]	; (80002c0 <Stepper_motor+0xa0>)
 8000296:	2200      	movs	r2, #0
 8000298:	705a      	strb	r2, [r3, #1]
		pwm = 0;/*приравниваем pwm к нулю и*/
 800029a:	4b08      	ldr	r3, [pc, #32]	; (80002bc <Stepper_motor+0x9c>)
 800029c:	2200      	movs	r2, #0
 800029e:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, EN_Pin, GPIO_PIN_SET);/*запрещаем работу двигателя*/
 80002a0:	2380      	movs	r3, #128	; 0x80
 80002a2:	0059      	lsls	r1, r3, #1
 80002a4:	2390      	movs	r3, #144	; 0x90
 80002a6:	05db      	lsls	r3, r3, #23
 80002a8:	2201      	movs	r2, #1
 80002aa:	0018      	movs	r0, r3
 80002ac:	f000 fe76 	bl	8000f9c <HAL_GPIO_WritePin>
}
 80002b0:	46c0      	nop			; (mov r8, r8)
 80002b2:	46bd      	mov	sp, r7
 80002b4:	b002      	add	sp, #8
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	2000002c 	.word	0x2000002c
 80002bc:	20000028 	.word	0x20000028
 80002c0:	200000fc 	.word	0x200000fc

080002c4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)/*CallBack, вызванный при окончании периода ШИМ*/
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1)/*Проверяем от какого таймера пришёл CallBack*/
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a09      	ldr	r2, [pc, #36]	; (80002f8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80002d2:	4293      	cmp	r3, r2
 80002d4:	d10c      	bne.n	80002f0 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
	  	Stepper_motor(RxData[0], RxData[1]);/*Передадим в функцию управления шаговым двигателем*/
 80002d6:	4b09      	ldr	r3, [pc, #36]	; (80002fc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80002d8:	781a      	ldrb	r2, [r3, #0]
 80002da:	4b08      	ldr	r3, [pc, #32]	; (80002fc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80002dc:	785b      	ldrb	r3, [r3, #1]
 80002de:	0019      	movs	r1, r3
 80002e0:	0010      	movs	r0, r2
 80002e2:	f7ff ff9d 	bl	8000220 <Stepper_motor>
		htim1.Instance->CCR3 = pwm;/*Запишем значение pwm в регистр CCR3 выбранного таймера*/
 80002e6:	4b06      	ldr	r3, [pc, #24]	; (8000300 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80002e8:	681a      	ldr	r2, [r3, #0]
 80002ea:	4b06      	ldr	r3, [pc, #24]	; (8000304 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	63da      	str	r2, [r3, #60]	; 0x3c
	}
}
 80002f0:	46c0      	nop			; (mov r8, r8)
 80002f2:	46bd      	mov	sp, r7
 80002f4:	b002      	add	sp, #8
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	40012c00 	.word	0x40012c00
 80002fc:	200000fc 	.word	0x200000fc
 8000300:	20000028 	.word	0x20000028
 8000304:	20000030 	.word	0x20000030

08000308 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800030c:	f000 faea 	bl	80008e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000310:	f000 f828 	bl	8000364 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000314:	f000 f92e 	bl	8000574 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000318:	f000 f864 	bl	80003e4 <MX_TIM1_Init>
  MX_USART4_UART_Init();
 800031c:	f000 f8f8 	bl	8000510 <MX_USART4_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);/*Даём разрешение на работу ШИМ нашего таймера*/
 8000320:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <main+0x4c>)
 8000322:	2108      	movs	r1, #8
 8000324:	0018      	movs	r0, r3
 8000326:	f001 fc13 	bl	8001b50 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);/*Даём разрешение на организацию прерываний*/
 800032a:	4b0a      	ldr	r3, [pc, #40]	; (8000354 <main+0x4c>)
 800032c:	0018      	movs	r0, r3
 800032e:	f001 fb6d 	bl	8001a0c <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if ((HAL_UART_Receive_IT (&huart4, RxData, sizeof(RxData))==HAL_OK))/*Если
 8000332:	4909      	ldr	r1, [pc, #36]	; (8000358 <main+0x50>)
 8000334:	4b09      	ldr	r3, [pc, #36]	; (800035c <main+0x54>)
 8000336:	2202      	movs	r2, #2
 8000338:	0018      	movs	r0, r3
 800033a:	f002 fa7d 	bl	8002838 <HAL_UART_Receive_IT>
 800033e:	1e03      	subs	r3, r0, #0
 8000340:	d104      	bne.n	800034c <main+0x44>
	  	  	данные с компьютера на контроллер были успешно переданы, то*/
	  	  {
	  		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);/*Поменяем состояние светодиода*/
 8000342:	4b07      	ldr	r3, [pc, #28]	; (8000360 <main+0x58>)
 8000344:	2104      	movs	r1, #4
 8000346:	0018      	movs	r0, r3
 8000348:	f000 fe45 	bl	8000fd6 <HAL_GPIO_TogglePin>
	  	  }
	  	  HAL_Delay(10);/*Организация временной задержки в 10 миллисекунд.*/
 800034c:	200a      	movs	r0, #10
 800034e:	f000 fb2d 	bl	80009ac <HAL_Delay>
	  if ((HAL_UART_Receive_IT (&huart4, RxData, sizeof(RxData))==HAL_OK))/*Если
 8000352:	e7ee      	b.n	8000332 <main+0x2a>
 8000354:	20000030 	.word	0x20000030
 8000358:	200000fc 	.word	0x200000fc
 800035c:	20000078 	.word	0x20000078
 8000360:	48000400 	.word	0x48000400

08000364 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000364:	b590      	push	{r4, r7, lr}
 8000366:	b093      	sub	sp, #76	; 0x4c
 8000368:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800036a:	2414      	movs	r4, #20
 800036c:	193b      	adds	r3, r7, r4
 800036e:	0018      	movs	r0, r3
 8000370:	2334      	movs	r3, #52	; 0x34
 8000372:	001a      	movs	r2, r3
 8000374:	2100      	movs	r1, #0
 8000376:	f003 fbed 	bl	8003b54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800037a:	1d3b      	adds	r3, r7, #4
 800037c:	0018      	movs	r0, r3
 800037e:	2310      	movs	r3, #16
 8000380:	001a      	movs	r2, r3
 8000382:	2100      	movs	r1, #0
 8000384:	f003 fbe6 	bl	8003b54 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000388:	0021      	movs	r1, r4
 800038a:	187b      	adds	r3, r7, r1
 800038c:	2202      	movs	r2, #2
 800038e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000390:	187b      	adds	r3, r7, r1
 8000392:	2201      	movs	r2, #1
 8000394:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000396:	187b      	adds	r3, r7, r1
 8000398:	2210      	movs	r2, #16
 800039a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800039c:	187b      	adds	r3, r7, r1
 800039e:	2200      	movs	r2, #0
 80003a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a2:	187b      	adds	r3, r7, r1
 80003a4:	0018      	movs	r0, r3
 80003a6:	f000 fe31 	bl	800100c <HAL_RCC_OscConfig>
 80003aa:	1e03      	subs	r3, r0, #0
 80003ac:	d001      	beq.n	80003b2 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80003ae:	f000 f953 	bl	8000658 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b2:	1d3b      	adds	r3, r7, #4
 80003b4:	2207      	movs	r2, #7
 80003b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003b8:	1d3b      	adds	r3, r7, #4
 80003ba:	2200      	movs	r2, #0
 80003bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003be:	1d3b      	adds	r3, r7, #4
 80003c0:	2200      	movs	r2, #0
 80003c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003c4:	1d3b      	adds	r3, r7, #4
 80003c6:	2200      	movs	r2, #0
 80003c8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	2100      	movs	r1, #0
 80003ce:	0018      	movs	r0, r3
 80003d0:	f001 f9a2 	bl	8001718 <HAL_RCC_ClockConfig>
 80003d4:	1e03      	subs	r3, r0, #0
 80003d6:	d001      	beq.n	80003dc <SystemClock_Config+0x78>
  {
    Error_Handler();
 80003d8:	f000 f93e 	bl	8000658 <Error_Handler>
  }
}
 80003dc:	46c0      	nop			; (mov r8, r8)
 80003de:	46bd      	mov	sp, r7
 80003e0:	b013      	add	sp, #76	; 0x4c
 80003e2:	bd90      	pop	{r4, r7, pc}

080003e4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b092      	sub	sp, #72	; 0x48
 80003e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003ea:	2340      	movs	r3, #64	; 0x40
 80003ec:	18fb      	adds	r3, r7, r3
 80003ee:	0018      	movs	r0, r3
 80003f0:	2308      	movs	r3, #8
 80003f2:	001a      	movs	r2, r3
 80003f4:	2100      	movs	r1, #0
 80003f6:	f003 fbad 	bl	8003b54 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003fa:	2324      	movs	r3, #36	; 0x24
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	0018      	movs	r0, r3
 8000400:	231c      	movs	r3, #28
 8000402:	001a      	movs	r2, r3
 8000404:	2100      	movs	r1, #0
 8000406:	f003 fba5 	bl	8003b54 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	0018      	movs	r0, r3
 800040e:	2320      	movs	r3, #32
 8000410:	001a      	movs	r2, r3
 8000412:	2100      	movs	r1, #0
 8000414:	f003 fb9e 	bl	8003b54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000418:	4b3a      	ldr	r3, [pc, #232]	; (8000504 <MX_TIM1_Init+0x120>)
 800041a:	4a3b      	ldr	r2, [pc, #236]	; (8000508 <MX_TIM1_Init+0x124>)
 800041c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 800041e:	4b39      	ldr	r3, [pc, #228]	; (8000504 <MX_TIM1_Init+0x120>)
 8000420:	224f      	movs	r2, #79	; 0x4f
 8000422:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000424:	4b37      	ldr	r3, [pc, #220]	; (8000504 <MX_TIM1_Init+0x120>)
 8000426:	2200      	movs	r2, #0
 8000428:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800042a:	4b36      	ldr	r3, [pc, #216]	; (8000504 <MX_TIM1_Init+0x120>)
 800042c:	4a37      	ldr	r2, [pc, #220]	; (800050c <MX_TIM1_Init+0x128>)
 800042e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000430:	4b34      	ldr	r3, [pc, #208]	; (8000504 <MX_TIM1_Init+0x120>)
 8000432:	2200      	movs	r2, #0
 8000434:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000436:	4b33      	ldr	r3, [pc, #204]	; (8000504 <MX_TIM1_Init+0x120>)
 8000438:	2200      	movs	r2, #0
 800043a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800043c:	4b31      	ldr	r3, [pc, #196]	; (8000504 <MX_TIM1_Init+0x120>)
 800043e:	2200      	movs	r2, #0
 8000440:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000442:	4b30      	ldr	r3, [pc, #192]	; (8000504 <MX_TIM1_Init+0x120>)
 8000444:	0018      	movs	r0, r3
 8000446:	f001 fb33 	bl	8001ab0 <HAL_TIM_PWM_Init>
 800044a:	1e03      	subs	r3, r0, #0
 800044c:	d001      	beq.n	8000452 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800044e:	f000 f903 	bl	8000658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000452:	2140      	movs	r1, #64	; 0x40
 8000454:	187b      	adds	r3, r7, r1
 8000456:	2200      	movs	r2, #0
 8000458:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800045a:	187b      	adds	r3, r7, r1
 800045c:	2200      	movs	r2, #0
 800045e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000460:	187a      	adds	r2, r7, r1
 8000462:	4b28      	ldr	r3, [pc, #160]	; (8000504 <MX_TIM1_Init+0x120>)
 8000464:	0011      	movs	r1, r2
 8000466:	0018      	movs	r0, r3
 8000468:	f002 f8c6 	bl	80025f8 <HAL_TIMEx_MasterConfigSynchronization>
 800046c:	1e03      	subs	r3, r0, #0
 800046e:	d001      	beq.n	8000474 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000470:	f000 f8f2 	bl	8000658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000474:	2124      	movs	r1, #36	; 0x24
 8000476:	187b      	adds	r3, r7, r1
 8000478:	2260      	movs	r2, #96	; 0x60
 800047a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800047c:	187b      	adds	r3, r7, r1
 800047e:	2200      	movs	r2, #0
 8000480:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000482:	187b      	adds	r3, r7, r1
 8000484:	2200      	movs	r2, #0
 8000486:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000488:	187b      	adds	r3, r7, r1
 800048a:	2200      	movs	r2, #0
 800048c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800048e:	187b      	adds	r3, r7, r1
 8000490:	2200      	movs	r2, #0
 8000492:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000494:	187b      	adds	r3, r7, r1
 8000496:	2200      	movs	r2, #0
 8000498:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800049a:	187b      	adds	r3, r7, r1
 800049c:	2200      	movs	r2, #0
 800049e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80004a0:	1879      	adds	r1, r7, r1
 80004a2:	4b18      	ldr	r3, [pc, #96]	; (8000504 <MX_TIM1_Init+0x120>)
 80004a4:	2208      	movs	r2, #8
 80004a6:	0018      	movs	r0, r3
 80004a8:	f001 fd20 	bl	8001eec <HAL_TIM_PWM_ConfigChannel>
 80004ac:	1e03      	subs	r3, r0, #0
 80004ae:	d001      	beq.n	80004b4 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80004b0:	f000 f8d2 	bl	8000658 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004b4:	1d3b      	adds	r3, r7, #4
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	2200      	movs	r2, #0
 80004be:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80004c0:	1d3b      	adds	r3, r7, #4
 80004c2:	2200      	movs	r2, #0
 80004c4:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	2200      	movs	r2, #0
 80004ca:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80004cc:	1d3b      	adds	r3, r7, #4
 80004ce:	2200      	movs	r2, #0
 80004d0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	2280      	movs	r2, #128	; 0x80
 80004d6:	0192      	lsls	r2, r2, #6
 80004d8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	2200      	movs	r2, #0
 80004de:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80004e0:	1d3a      	adds	r2, r7, #4
 80004e2:	4b08      	ldr	r3, [pc, #32]	; (8000504 <MX_TIM1_Init+0x120>)
 80004e4:	0011      	movs	r1, r2
 80004e6:	0018      	movs	r0, r3
 80004e8:	f002 f8e4 	bl	80026b4 <HAL_TIMEx_ConfigBreakDeadTime>
 80004ec:	1e03      	subs	r3, r0, #0
 80004ee:	d001      	beq.n	80004f4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80004f0:	f000 f8b2 	bl	8000658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80004f4:	4b03      	ldr	r3, [pc, #12]	; (8000504 <MX_TIM1_Init+0x120>)
 80004f6:	0018      	movs	r0, r3
 80004f8:	f000 f900 	bl	80006fc <HAL_TIM_MspPostInit>

}
 80004fc:	46c0      	nop			; (mov r8, r8)
 80004fe:	46bd      	mov	sp, r7
 8000500:	b012      	add	sp, #72	; 0x48
 8000502:	bd80      	pop	{r7, pc}
 8000504:	20000030 	.word	0x20000030
 8000508:	40012c00 	.word	0x40012c00
 800050c:	000003e7 	.word	0x000003e7

08000510 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8000514:	4b15      	ldr	r3, [pc, #84]	; (800056c <MX_USART4_UART_Init+0x5c>)
 8000516:	4a16      	ldr	r2, [pc, #88]	; (8000570 <MX_USART4_UART_Init+0x60>)
 8000518:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800051a:	4b14      	ldr	r3, [pc, #80]	; (800056c <MX_USART4_UART_Init+0x5c>)
 800051c:	2296      	movs	r2, #150	; 0x96
 800051e:	0192      	lsls	r2, r2, #6
 8000520:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_9B;
 8000522:	4b12      	ldr	r3, [pc, #72]	; (800056c <MX_USART4_UART_Init+0x5c>)
 8000524:	2280      	movs	r2, #128	; 0x80
 8000526:	0152      	lsls	r2, r2, #5
 8000528:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800052a:	4b10      	ldr	r3, [pc, #64]	; (800056c <MX_USART4_UART_Init+0x5c>)
 800052c:	2200      	movs	r2, #0
 800052e:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_EVEN;
 8000530:	4b0e      	ldr	r3, [pc, #56]	; (800056c <MX_USART4_UART_Init+0x5c>)
 8000532:	2280      	movs	r2, #128	; 0x80
 8000534:	00d2      	lsls	r2, r2, #3
 8000536:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000538:	4b0c      	ldr	r3, [pc, #48]	; (800056c <MX_USART4_UART_Init+0x5c>)
 800053a:	220c      	movs	r2, #12
 800053c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800053e:	4b0b      	ldr	r3, [pc, #44]	; (800056c <MX_USART4_UART_Init+0x5c>)
 8000540:	2200      	movs	r2, #0
 8000542:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000544:	4b09      	ldr	r3, [pc, #36]	; (800056c <MX_USART4_UART_Init+0x5c>)
 8000546:	2200      	movs	r2, #0
 8000548:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800054a:	4b08      	ldr	r3, [pc, #32]	; (800056c <MX_USART4_UART_Init+0x5c>)
 800054c:	2200      	movs	r2, #0
 800054e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000550:	4b06      	ldr	r3, [pc, #24]	; (800056c <MX_USART4_UART_Init+0x5c>)
 8000552:	2200      	movs	r2, #0
 8000554:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000556:	4b05      	ldr	r3, [pc, #20]	; (800056c <MX_USART4_UART_Init+0x5c>)
 8000558:	0018      	movs	r0, r3
 800055a:	f002 f919 	bl	8002790 <HAL_UART_Init>
 800055e:	1e03      	subs	r3, r0, #0
 8000560:	d001      	beq.n	8000566 <MX_USART4_UART_Init+0x56>
  {
    Error_Handler();
 8000562:	f000 f879 	bl	8000658 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	20000078 	.word	0x20000078
 8000570:	40004c00 	.word	0x40004c00

08000574 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000574:	b590      	push	{r4, r7, lr}
 8000576:	b089      	sub	sp, #36	; 0x24
 8000578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800057a:	240c      	movs	r4, #12
 800057c:	193b      	adds	r3, r7, r4
 800057e:	0018      	movs	r0, r3
 8000580:	2314      	movs	r3, #20
 8000582:	001a      	movs	r2, r3
 8000584:	2100      	movs	r1, #0
 8000586:	f003 fae5 	bl	8003b54 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800058a:	4b31      	ldr	r3, [pc, #196]	; (8000650 <MX_GPIO_Init+0xdc>)
 800058c:	695a      	ldr	r2, [r3, #20]
 800058e:	4b30      	ldr	r3, [pc, #192]	; (8000650 <MX_GPIO_Init+0xdc>)
 8000590:	2180      	movs	r1, #128	; 0x80
 8000592:	03c9      	lsls	r1, r1, #15
 8000594:	430a      	orrs	r2, r1
 8000596:	615a      	str	r2, [r3, #20]
 8000598:	4b2d      	ldr	r3, [pc, #180]	; (8000650 <MX_GPIO_Init+0xdc>)
 800059a:	695a      	ldr	r2, [r3, #20]
 800059c:	2380      	movs	r3, #128	; 0x80
 800059e:	03db      	lsls	r3, r3, #15
 80005a0:	4013      	ands	r3, r2
 80005a2:	60bb      	str	r3, [r7, #8]
 80005a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a6:	4b2a      	ldr	r3, [pc, #168]	; (8000650 <MX_GPIO_Init+0xdc>)
 80005a8:	695a      	ldr	r2, [r3, #20]
 80005aa:	4b29      	ldr	r3, [pc, #164]	; (8000650 <MX_GPIO_Init+0xdc>)
 80005ac:	2180      	movs	r1, #128	; 0x80
 80005ae:	0289      	lsls	r1, r1, #10
 80005b0:	430a      	orrs	r2, r1
 80005b2:	615a      	str	r2, [r3, #20]
 80005b4:	4b26      	ldr	r3, [pc, #152]	; (8000650 <MX_GPIO_Init+0xdc>)
 80005b6:	695a      	ldr	r2, [r3, #20]
 80005b8:	2380      	movs	r3, #128	; 0x80
 80005ba:	029b      	lsls	r3, r3, #10
 80005bc:	4013      	ands	r3, r2
 80005be:	607b      	str	r3, [r7, #4]
 80005c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c2:	4b23      	ldr	r3, [pc, #140]	; (8000650 <MX_GPIO_Init+0xdc>)
 80005c4:	695a      	ldr	r2, [r3, #20]
 80005c6:	4b22      	ldr	r3, [pc, #136]	; (8000650 <MX_GPIO_Init+0xdc>)
 80005c8:	2180      	movs	r1, #128	; 0x80
 80005ca:	02c9      	lsls	r1, r1, #11
 80005cc:	430a      	orrs	r2, r1
 80005ce:	615a      	str	r2, [r3, #20]
 80005d0:	4b1f      	ldr	r3, [pc, #124]	; (8000650 <MX_GPIO_Init+0xdc>)
 80005d2:	695a      	ldr	r2, [r3, #20]
 80005d4:	2380      	movs	r3, #128	; 0x80
 80005d6:	02db      	lsls	r3, r3, #11
 80005d8:	4013      	ands	r3, r2
 80005da:	603b      	str	r3, [r7, #0]
 80005dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80005de:	4b1d      	ldr	r3, [pc, #116]	; (8000654 <MX_GPIO_Init+0xe0>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	2104      	movs	r1, #4
 80005e4:	0018      	movs	r0, r3
 80005e6:	f000 fcd9 	bl	8000f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN_Pin|CW_Pin, GPIO_PIN_RESET);
 80005ea:	23c0      	movs	r3, #192	; 0xc0
 80005ec:	0099      	lsls	r1, r3, #2
 80005ee:	2390      	movs	r3, #144	; 0x90
 80005f0:	05db      	lsls	r3, r3, #23
 80005f2:	2200      	movs	r2, #0
 80005f4:	0018      	movs	r0, r3
 80005f6:	f000 fcd1 	bl	8000f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80005fa:	193b      	adds	r3, r7, r4
 80005fc:	2204      	movs	r2, #4
 80005fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000600:	193b      	adds	r3, r7, r4
 8000602:	2201      	movs	r2, #1
 8000604:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000606:	193b      	adds	r3, r7, r4
 8000608:	2200      	movs	r2, #0
 800060a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060c:	193b      	adds	r3, r7, r4
 800060e:	2200      	movs	r2, #0
 8000610:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000612:	193b      	adds	r3, r7, r4
 8000614:	4a0f      	ldr	r2, [pc, #60]	; (8000654 <MX_GPIO_Init+0xe0>)
 8000616:	0019      	movs	r1, r3
 8000618:	0010      	movs	r0, r2
 800061a:	f000 fb47 	bl	8000cac <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_Pin CW_Pin */
  GPIO_InitStruct.Pin = EN_Pin|CW_Pin;
 800061e:	0021      	movs	r1, r4
 8000620:	187b      	adds	r3, r7, r1
 8000622:	22c0      	movs	r2, #192	; 0xc0
 8000624:	0092      	lsls	r2, r2, #2
 8000626:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2201      	movs	r2, #1
 800062c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2200      	movs	r2, #0
 8000632:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000634:	187b      	adds	r3, r7, r1
 8000636:	2200      	movs	r2, #0
 8000638:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063a:	187a      	adds	r2, r7, r1
 800063c:	2390      	movs	r3, #144	; 0x90
 800063e:	05db      	lsls	r3, r3, #23
 8000640:	0011      	movs	r1, r2
 8000642:	0018      	movs	r0, r3
 8000644:	f000 fb32 	bl	8000cac <HAL_GPIO_Init>

}
 8000648:	46c0      	nop			; (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	b009      	add	sp, #36	; 0x24
 800064e:	bd90      	pop	{r4, r7, pc}
 8000650:	40021000 	.word	0x40021000
 8000654:	48000400 	.word	0x48000400

08000658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800065c:	b672      	cpsid	i
}
 800065e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000660:	e7fe      	b.n	8000660 <Error_Handler+0x8>
	...

08000664 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800066a:	4b0f      	ldr	r3, [pc, #60]	; (80006a8 <HAL_MspInit+0x44>)
 800066c:	699a      	ldr	r2, [r3, #24]
 800066e:	4b0e      	ldr	r3, [pc, #56]	; (80006a8 <HAL_MspInit+0x44>)
 8000670:	2101      	movs	r1, #1
 8000672:	430a      	orrs	r2, r1
 8000674:	619a      	str	r2, [r3, #24]
 8000676:	4b0c      	ldr	r3, [pc, #48]	; (80006a8 <HAL_MspInit+0x44>)
 8000678:	699b      	ldr	r3, [r3, #24]
 800067a:	2201      	movs	r2, #1
 800067c:	4013      	ands	r3, r2
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000682:	4b09      	ldr	r3, [pc, #36]	; (80006a8 <HAL_MspInit+0x44>)
 8000684:	69da      	ldr	r2, [r3, #28]
 8000686:	4b08      	ldr	r3, [pc, #32]	; (80006a8 <HAL_MspInit+0x44>)
 8000688:	2180      	movs	r1, #128	; 0x80
 800068a:	0549      	lsls	r1, r1, #21
 800068c:	430a      	orrs	r2, r1
 800068e:	61da      	str	r2, [r3, #28]
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <HAL_MspInit+0x44>)
 8000692:	69da      	ldr	r2, [r3, #28]
 8000694:	2380      	movs	r3, #128	; 0x80
 8000696:	055b      	lsls	r3, r3, #21
 8000698:	4013      	ands	r3, r2
 800069a:	603b      	str	r3, [r7, #0]
 800069c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800069e:	46c0      	nop			; (mov r8, r8)
 80006a0:	46bd      	mov	sp, r7
 80006a2:	b002      	add	sp, #8
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	40021000 	.word	0x40021000

080006ac <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a0e      	ldr	r2, [pc, #56]	; (80006f4 <HAL_TIM_PWM_MspInit+0x48>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d115      	bne.n	80006ea <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006be:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <HAL_TIM_PWM_MspInit+0x4c>)
 80006c0:	699a      	ldr	r2, [r3, #24]
 80006c2:	4b0d      	ldr	r3, [pc, #52]	; (80006f8 <HAL_TIM_PWM_MspInit+0x4c>)
 80006c4:	2180      	movs	r1, #128	; 0x80
 80006c6:	0109      	lsls	r1, r1, #4
 80006c8:	430a      	orrs	r2, r1
 80006ca:	619a      	str	r2, [r3, #24]
 80006cc:	4b0a      	ldr	r3, [pc, #40]	; (80006f8 <HAL_TIM_PWM_MspInit+0x4c>)
 80006ce:	699a      	ldr	r2, [r3, #24]
 80006d0:	2380      	movs	r3, #128	; 0x80
 80006d2:	011b      	lsls	r3, r3, #4
 80006d4:	4013      	ands	r3, r2
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80006da:	2200      	movs	r2, #0
 80006dc:	2100      	movs	r1, #0
 80006de:	200d      	movs	r0, #13
 80006e0:	f000 fa34 	bl	8000b4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80006e4:	200d      	movs	r0, #13
 80006e6:	f000 fa46 	bl	8000b76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	46bd      	mov	sp, r7
 80006ee:	b004      	add	sp, #16
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	40012c00 	.word	0x40012c00
 80006f8:	40021000 	.word	0x40021000

080006fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	; 0x24
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000704:	240c      	movs	r4, #12
 8000706:	193b      	adds	r3, r7, r4
 8000708:	0018      	movs	r0, r3
 800070a:	2314      	movs	r3, #20
 800070c:	001a      	movs	r2, r3
 800070e:	2100      	movs	r1, #0
 8000710:	f003 fa20 	bl	8003b54 <memset>
  if(htim->Instance==TIM1)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a16      	ldr	r2, [pc, #88]	; (8000774 <HAL_TIM_MspPostInit+0x78>)
 800071a:	4293      	cmp	r3, r2
 800071c:	d125      	bne.n	800076a <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800071e:	4b16      	ldr	r3, [pc, #88]	; (8000778 <HAL_TIM_MspPostInit+0x7c>)
 8000720:	695a      	ldr	r2, [r3, #20]
 8000722:	4b15      	ldr	r3, [pc, #84]	; (8000778 <HAL_TIM_MspPostInit+0x7c>)
 8000724:	2180      	movs	r1, #128	; 0x80
 8000726:	0289      	lsls	r1, r1, #10
 8000728:	430a      	orrs	r2, r1
 800072a:	615a      	str	r2, [r3, #20]
 800072c:	4b12      	ldr	r3, [pc, #72]	; (8000778 <HAL_TIM_MspPostInit+0x7c>)
 800072e:	695a      	ldr	r2, [r3, #20]
 8000730:	2380      	movs	r3, #128	; 0x80
 8000732:	029b      	lsls	r3, r3, #10
 8000734:	4013      	ands	r3, r2
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800073a:	193b      	adds	r3, r7, r4
 800073c:	2280      	movs	r2, #128	; 0x80
 800073e:	00d2      	lsls	r2, r2, #3
 8000740:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000742:	0021      	movs	r1, r4
 8000744:	187b      	adds	r3, r7, r1
 8000746:	2202      	movs	r2, #2
 8000748:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000750:	187b      	adds	r3, r7, r1
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2202      	movs	r2, #2
 800075a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075c:	187a      	adds	r2, r7, r1
 800075e:	2390      	movs	r3, #144	; 0x90
 8000760:	05db      	lsls	r3, r3, #23
 8000762:	0011      	movs	r1, r2
 8000764:	0018      	movs	r0, r3
 8000766:	f000 faa1 	bl	8000cac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	b009      	add	sp, #36	; 0x24
 8000770:	bd90      	pop	{r4, r7, pc}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	40012c00 	.word	0x40012c00
 8000778:	40021000 	.word	0x40021000

0800077c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800077c:	b590      	push	{r4, r7, lr}
 800077e:	b08b      	sub	sp, #44	; 0x2c
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000784:	2414      	movs	r4, #20
 8000786:	193b      	adds	r3, r7, r4
 8000788:	0018      	movs	r0, r3
 800078a:	2314      	movs	r3, #20
 800078c:	001a      	movs	r2, r3
 800078e:	2100      	movs	r1, #0
 8000790:	f003 f9e0 	bl	8003b54 <memset>
  if(huart->Instance==USART4)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a20      	ldr	r2, [pc, #128]	; (800081c <HAL_UART_MspInit+0xa0>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d13a      	bne.n	8000814 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART4_MspInit 0 */

  /* USER CODE END USART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART4_CLK_ENABLE();
 800079e:	4b20      	ldr	r3, [pc, #128]	; (8000820 <HAL_UART_MspInit+0xa4>)
 80007a0:	69da      	ldr	r2, [r3, #28]
 80007a2:	4b1f      	ldr	r3, [pc, #124]	; (8000820 <HAL_UART_MspInit+0xa4>)
 80007a4:	2180      	movs	r1, #128	; 0x80
 80007a6:	0309      	lsls	r1, r1, #12
 80007a8:	430a      	orrs	r2, r1
 80007aa:	61da      	str	r2, [r3, #28]
 80007ac:	4b1c      	ldr	r3, [pc, #112]	; (8000820 <HAL_UART_MspInit+0xa4>)
 80007ae:	69da      	ldr	r2, [r3, #28]
 80007b0:	2380      	movs	r3, #128	; 0x80
 80007b2:	031b      	lsls	r3, r3, #12
 80007b4:	4013      	ands	r3, r2
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	4b19      	ldr	r3, [pc, #100]	; (8000820 <HAL_UART_MspInit+0xa4>)
 80007bc:	695a      	ldr	r2, [r3, #20]
 80007be:	4b18      	ldr	r3, [pc, #96]	; (8000820 <HAL_UART_MspInit+0xa4>)
 80007c0:	2180      	movs	r1, #128	; 0x80
 80007c2:	0289      	lsls	r1, r1, #10
 80007c4:	430a      	orrs	r2, r1
 80007c6:	615a      	str	r2, [r3, #20]
 80007c8:	4b15      	ldr	r3, [pc, #84]	; (8000820 <HAL_UART_MspInit+0xa4>)
 80007ca:	695a      	ldr	r2, [r3, #20]
 80007cc:	2380      	movs	r3, #128	; 0x80
 80007ce:	029b      	lsls	r3, r3, #10
 80007d0:	4013      	ands	r3, r2
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
    /**USART4 GPIO Configuration
    PA0     ------> USART4_TX
    PA1     ------> USART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80007d6:	0021      	movs	r1, r4
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	2203      	movs	r2, #3
 80007dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007de:	187b      	adds	r3, r7, r1
 80007e0:	2202      	movs	r2, #2
 80007e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	187b      	adds	r3, r7, r1
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2203      	movs	r2, #3
 80007ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2204      	movs	r2, #4
 80007f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f6:	187a      	adds	r2, r7, r1
 80007f8:	2390      	movs	r3, #144	; 0x90
 80007fa:	05db      	lsls	r3, r3, #23
 80007fc:	0011      	movs	r1, r2
 80007fe:	0018      	movs	r0, r3
 8000800:	f000 fa54 	bl	8000cac <HAL_GPIO_Init>

    /* USART4 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 8000804:	2200      	movs	r2, #0
 8000806:	2100      	movs	r1, #0
 8000808:	201d      	movs	r0, #29
 800080a:	f000 f99f 	bl	8000b4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 800080e:	201d      	movs	r0, #29
 8000810:	f000 f9b1 	bl	8000b76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 8000814:	46c0      	nop			; (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	b00b      	add	sp, #44	; 0x2c
 800081a:	bd90      	pop	{r4, r7, pc}
 800081c:	40004c00 	.word	0x40004c00
 8000820:	40021000 	.word	0x40021000

08000824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000828:	e7fe      	b.n	8000828 <NMI_Handler+0x4>

0800082a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800082a:	b580      	push	{r7, lr}
 800082c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800082e:	e7fe      	b.n	800082e <HardFault_Handler+0x4>

08000830 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000834:	46c0      	nop			; (mov r8, r8)
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}

08000844 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000848:	f000 f894 	bl	8000974 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800084c:	46c0      	nop			; (mov r8, r8)
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
	...

08000854 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000858:	4b03      	ldr	r3, [pc, #12]	; (8000868 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 800085a:	0018      	movs	r0, r3
 800085c:	f001 fa30 	bl	8001cc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000860:	46c0      	nop			; (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	46c0      	nop			; (mov r8, r8)
 8000868:	20000030 	.word	0x20000030

0800086c <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 global interrupts.
  */
void USART3_4_IRQHandler(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000870:	4b03      	ldr	r3, [pc, #12]	; (8000880 <USART3_4_IRQHandler+0x14>)
 8000872:	0018      	movs	r0, r3
 8000874:	f002 f842 	bl	80028fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8000878:	46c0      	nop			; (mov r8, r8)
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	20000078 	.word	0x20000078

08000884 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000888:	46c0      	nop			; (mov r8, r8)
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000890:	480d      	ldr	r0, [pc, #52]	; (80008c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000892:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000894:	480d      	ldr	r0, [pc, #52]	; (80008cc <LoopForever+0x6>)
  ldr r1, =_edata
 8000896:	490e      	ldr	r1, [pc, #56]	; (80008d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000898:	4a0e      	ldr	r2, [pc, #56]	; (80008d4 <LoopForever+0xe>)
  movs r3, #0
 800089a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800089c:	e002      	b.n	80008a4 <LoopCopyDataInit>

0800089e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800089e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008a2:	3304      	adds	r3, #4

080008a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008a8:	d3f9      	bcc.n	800089e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008aa:	4a0b      	ldr	r2, [pc, #44]	; (80008d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008ac:	4c0b      	ldr	r4, [pc, #44]	; (80008dc <LoopForever+0x16>)
  movs r3, #0
 80008ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008b0:	e001      	b.n	80008b6 <LoopFillZerobss>

080008b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008b4:	3204      	adds	r2, #4

080008b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008b8:	d3fb      	bcc.n	80008b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80008ba:	f7ff ffe3 	bl	8000884 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80008be:	f003 f925 	bl	8003b0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008c2:	f7ff fd21 	bl	8000308 <main>

080008c6 <LoopForever>:

LoopForever:
    b LoopForever
 80008c6:	e7fe      	b.n	80008c6 <LoopForever>
  ldr   r0, =_estack
 80008c8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80008cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008d0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008d4:	08003bbc 	.word	0x08003bbc
  ldr r2, =_sbss
 80008d8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008dc:	20000104 	.word	0x20000104

080008e0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008e0:	e7fe      	b.n	80008e0 <ADC1_COMP_IRQHandler>
	...

080008e4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008e8:	4b07      	ldr	r3, [pc, #28]	; (8000908 <HAL_Init+0x24>)
 80008ea:	681a      	ldr	r2, [r3, #0]
 80008ec:	4b06      	ldr	r3, [pc, #24]	; (8000908 <HAL_Init+0x24>)
 80008ee:	2110      	movs	r1, #16
 80008f0:	430a      	orrs	r2, r1
 80008f2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80008f4:	2000      	movs	r0, #0
 80008f6:	f000 f809 	bl	800090c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008fa:	f7ff feb3 	bl	8000664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008fe:	2300      	movs	r3, #0
}
 8000900:	0018      	movs	r0, r3
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	40022000 	.word	0x40022000

0800090c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000914:	4b14      	ldr	r3, [pc, #80]	; (8000968 <HAL_InitTick+0x5c>)
 8000916:	681c      	ldr	r4, [r3, #0]
 8000918:	4b14      	ldr	r3, [pc, #80]	; (800096c <HAL_InitTick+0x60>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	0019      	movs	r1, r3
 800091e:	23fa      	movs	r3, #250	; 0xfa
 8000920:	0098      	lsls	r0, r3, #2
 8000922:	f7ff fbf1 	bl	8000108 <__udivsi3>
 8000926:	0003      	movs	r3, r0
 8000928:	0019      	movs	r1, r3
 800092a:	0020      	movs	r0, r4
 800092c:	f7ff fbec 	bl	8000108 <__udivsi3>
 8000930:	0003      	movs	r3, r0
 8000932:	0018      	movs	r0, r3
 8000934:	f000 f92f 	bl	8000b96 <HAL_SYSTICK_Config>
 8000938:	1e03      	subs	r3, r0, #0
 800093a:	d001      	beq.n	8000940 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800093c:	2301      	movs	r3, #1
 800093e:	e00f      	b.n	8000960 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2b03      	cmp	r3, #3
 8000944:	d80b      	bhi.n	800095e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000946:	6879      	ldr	r1, [r7, #4]
 8000948:	2301      	movs	r3, #1
 800094a:	425b      	negs	r3, r3
 800094c:	2200      	movs	r2, #0
 800094e:	0018      	movs	r0, r3
 8000950:	f000 f8fc 	bl	8000b4c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <HAL_InitTick+0x64>)
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800095a:	2300      	movs	r3, #0
 800095c:	e000      	b.n	8000960 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800095e:	2301      	movs	r3, #1
}
 8000960:	0018      	movs	r0, r3
 8000962:	46bd      	mov	sp, r7
 8000964:	b003      	add	sp, #12
 8000966:	bd90      	pop	{r4, r7, pc}
 8000968:	20000000 	.word	0x20000000
 800096c:	20000008 	.word	0x20000008
 8000970:	20000004 	.word	0x20000004

08000974 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000978:	4b05      	ldr	r3, [pc, #20]	; (8000990 <HAL_IncTick+0x1c>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	001a      	movs	r2, r3
 800097e:	4b05      	ldr	r3, [pc, #20]	; (8000994 <HAL_IncTick+0x20>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	18d2      	adds	r2, r2, r3
 8000984:	4b03      	ldr	r3, [pc, #12]	; (8000994 <HAL_IncTick+0x20>)
 8000986:	601a      	str	r2, [r3, #0]
}
 8000988:	46c0      	nop			; (mov r8, r8)
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	20000008 	.word	0x20000008
 8000994:	20000100 	.word	0x20000100

08000998 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  return uwTick;
 800099c:	4b02      	ldr	r3, [pc, #8]	; (80009a8 <HAL_GetTick+0x10>)
 800099e:	681b      	ldr	r3, [r3, #0]
}
 80009a0:	0018      	movs	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	20000100 	.word	0x20000100

080009ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009b4:	f7ff fff0 	bl	8000998 <HAL_GetTick>
 80009b8:	0003      	movs	r3, r0
 80009ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	3301      	adds	r3, #1
 80009c4:	d005      	beq.n	80009d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009c6:	4b0a      	ldr	r3, [pc, #40]	; (80009f0 <HAL_Delay+0x44>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	001a      	movs	r2, r3
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	189b      	adds	r3, r3, r2
 80009d0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	f7ff ffe0 	bl	8000998 <HAL_GetTick>
 80009d8:	0002      	movs	r2, r0
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	1ad3      	subs	r3, r2, r3
 80009de:	68fa      	ldr	r2, [r7, #12]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d8f7      	bhi.n	80009d4 <HAL_Delay+0x28>
  {
  }
}
 80009e4:	46c0      	nop			; (mov r8, r8)
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	46bd      	mov	sp, r7
 80009ea:	b004      	add	sp, #16
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	20000008 	.word	0x20000008

080009f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	0002      	movs	r2, r0
 80009fc:	1dfb      	adds	r3, r7, #7
 80009fe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a00:	1dfb      	adds	r3, r7, #7
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b7f      	cmp	r3, #127	; 0x7f
 8000a06:	d809      	bhi.n	8000a1c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a08:	1dfb      	adds	r3, r7, #7
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	001a      	movs	r2, r3
 8000a0e:	231f      	movs	r3, #31
 8000a10:	401a      	ands	r2, r3
 8000a12:	4b04      	ldr	r3, [pc, #16]	; (8000a24 <__NVIC_EnableIRQ+0x30>)
 8000a14:	2101      	movs	r1, #1
 8000a16:	4091      	lsls	r1, r2
 8000a18:	000a      	movs	r2, r1
 8000a1a:	601a      	str	r2, [r3, #0]
  }
}
 8000a1c:	46c0      	nop			; (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	e000e100 	.word	0xe000e100

08000a28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	0002      	movs	r2, r0
 8000a30:	6039      	str	r1, [r7, #0]
 8000a32:	1dfb      	adds	r3, r7, #7
 8000a34:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a36:	1dfb      	adds	r3, r7, #7
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	2b7f      	cmp	r3, #127	; 0x7f
 8000a3c:	d828      	bhi.n	8000a90 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a3e:	4a2f      	ldr	r2, [pc, #188]	; (8000afc <__NVIC_SetPriority+0xd4>)
 8000a40:	1dfb      	adds	r3, r7, #7
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	b25b      	sxtb	r3, r3
 8000a46:	089b      	lsrs	r3, r3, #2
 8000a48:	33c0      	adds	r3, #192	; 0xc0
 8000a4a:	009b      	lsls	r3, r3, #2
 8000a4c:	589b      	ldr	r3, [r3, r2]
 8000a4e:	1dfa      	adds	r2, r7, #7
 8000a50:	7812      	ldrb	r2, [r2, #0]
 8000a52:	0011      	movs	r1, r2
 8000a54:	2203      	movs	r2, #3
 8000a56:	400a      	ands	r2, r1
 8000a58:	00d2      	lsls	r2, r2, #3
 8000a5a:	21ff      	movs	r1, #255	; 0xff
 8000a5c:	4091      	lsls	r1, r2
 8000a5e:	000a      	movs	r2, r1
 8000a60:	43d2      	mvns	r2, r2
 8000a62:	401a      	ands	r2, r3
 8000a64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	019b      	lsls	r3, r3, #6
 8000a6a:	22ff      	movs	r2, #255	; 0xff
 8000a6c:	401a      	ands	r2, r3
 8000a6e:	1dfb      	adds	r3, r7, #7
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	0018      	movs	r0, r3
 8000a74:	2303      	movs	r3, #3
 8000a76:	4003      	ands	r3, r0
 8000a78:	00db      	lsls	r3, r3, #3
 8000a7a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a7c:	481f      	ldr	r0, [pc, #124]	; (8000afc <__NVIC_SetPriority+0xd4>)
 8000a7e:	1dfb      	adds	r3, r7, #7
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	b25b      	sxtb	r3, r3
 8000a84:	089b      	lsrs	r3, r3, #2
 8000a86:	430a      	orrs	r2, r1
 8000a88:	33c0      	adds	r3, #192	; 0xc0
 8000a8a:	009b      	lsls	r3, r3, #2
 8000a8c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a8e:	e031      	b.n	8000af4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a90:	4a1b      	ldr	r2, [pc, #108]	; (8000b00 <__NVIC_SetPriority+0xd8>)
 8000a92:	1dfb      	adds	r3, r7, #7
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	0019      	movs	r1, r3
 8000a98:	230f      	movs	r3, #15
 8000a9a:	400b      	ands	r3, r1
 8000a9c:	3b08      	subs	r3, #8
 8000a9e:	089b      	lsrs	r3, r3, #2
 8000aa0:	3306      	adds	r3, #6
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	18d3      	adds	r3, r2, r3
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	1dfa      	adds	r2, r7, #7
 8000aac:	7812      	ldrb	r2, [r2, #0]
 8000aae:	0011      	movs	r1, r2
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	400a      	ands	r2, r1
 8000ab4:	00d2      	lsls	r2, r2, #3
 8000ab6:	21ff      	movs	r1, #255	; 0xff
 8000ab8:	4091      	lsls	r1, r2
 8000aba:	000a      	movs	r2, r1
 8000abc:	43d2      	mvns	r2, r2
 8000abe:	401a      	ands	r2, r3
 8000ac0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	019b      	lsls	r3, r3, #6
 8000ac6:	22ff      	movs	r2, #255	; 0xff
 8000ac8:	401a      	ands	r2, r3
 8000aca:	1dfb      	adds	r3, r7, #7
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	0018      	movs	r0, r3
 8000ad0:	2303      	movs	r3, #3
 8000ad2:	4003      	ands	r3, r0
 8000ad4:	00db      	lsls	r3, r3, #3
 8000ad6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ad8:	4809      	ldr	r0, [pc, #36]	; (8000b00 <__NVIC_SetPriority+0xd8>)
 8000ada:	1dfb      	adds	r3, r7, #7
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	001c      	movs	r4, r3
 8000ae0:	230f      	movs	r3, #15
 8000ae2:	4023      	ands	r3, r4
 8000ae4:	3b08      	subs	r3, #8
 8000ae6:	089b      	lsrs	r3, r3, #2
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	3306      	adds	r3, #6
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	18c3      	adds	r3, r0, r3
 8000af0:	3304      	adds	r3, #4
 8000af2:	601a      	str	r2, [r3, #0]
}
 8000af4:	46c0      	nop			; (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b003      	add	sp, #12
 8000afa:	bd90      	pop	{r4, r7, pc}
 8000afc:	e000e100 	.word	0xe000e100
 8000b00:	e000ed00 	.word	0xe000ed00

08000b04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	1e5a      	subs	r2, r3, #1
 8000b10:	2380      	movs	r3, #128	; 0x80
 8000b12:	045b      	lsls	r3, r3, #17
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d301      	bcc.n	8000b1c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b18:	2301      	movs	r3, #1
 8000b1a:	e010      	b.n	8000b3e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b1c:	4b0a      	ldr	r3, [pc, #40]	; (8000b48 <SysTick_Config+0x44>)
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	3a01      	subs	r2, #1
 8000b22:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b24:	2301      	movs	r3, #1
 8000b26:	425b      	negs	r3, r3
 8000b28:	2103      	movs	r1, #3
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f7ff ff7c 	bl	8000a28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b30:	4b05      	ldr	r3, [pc, #20]	; (8000b48 <SysTick_Config+0x44>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b36:	4b04      	ldr	r3, [pc, #16]	; (8000b48 <SysTick_Config+0x44>)
 8000b38:	2207      	movs	r2, #7
 8000b3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b3c:	2300      	movs	r3, #0
}
 8000b3e:	0018      	movs	r0, r3
 8000b40:	46bd      	mov	sp, r7
 8000b42:	b002      	add	sp, #8
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	e000e010 	.word	0xe000e010

08000b4c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60b9      	str	r1, [r7, #8]
 8000b54:	607a      	str	r2, [r7, #4]
 8000b56:	210f      	movs	r1, #15
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	1c02      	adds	r2, r0, #0
 8000b5c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b5e:	68ba      	ldr	r2, [r7, #8]
 8000b60:	187b      	adds	r3, r7, r1
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	b25b      	sxtb	r3, r3
 8000b66:	0011      	movs	r1, r2
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f7ff ff5d 	bl	8000a28 <__NVIC_SetPriority>
}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	b004      	add	sp, #16
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	0002      	movs	r2, r0
 8000b7e:	1dfb      	adds	r3, r7, #7
 8000b80:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b82:	1dfb      	adds	r3, r7, #7
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	b25b      	sxtb	r3, r3
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f7ff ff33 	bl	80009f4 <__NVIC_EnableIRQ>
}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b002      	add	sp, #8
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b082      	sub	sp, #8
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f7ff ffaf 	bl	8000b04 <SysTick_Config>
 8000ba6:	0003      	movs	r3, r0
}
 8000ba8:	0018      	movs	r0, r3
 8000baa:	46bd      	mov	sp, r7
 8000bac:	b002      	add	sp, #8
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2221      	movs	r2, #33	; 0x21
 8000bbc:	5c9b      	ldrb	r3, [r3, r2]
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d008      	beq.n	8000bd6 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2204      	movs	r2, #4
 8000bc8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2220      	movs	r2, #32
 8000bce:	2100      	movs	r1, #0
 8000bd0:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	e020      	b.n	8000c18 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	210e      	movs	r1, #14
 8000be2:	438a      	bics	r2, r1
 8000be4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	438a      	bics	r2, r1
 8000bf4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bfe:	2101      	movs	r1, #1
 8000c00:	4091      	lsls	r1, r2
 8000c02:	000a      	movs	r2, r1
 8000c04:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2221      	movs	r2, #33	; 0x21
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2220      	movs	r2, #32
 8000c12:	2100      	movs	r1, #0
 8000c14:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000c16:	2300      	movs	r3, #0
}
 8000c18:	0018      	movs	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	b002      	add	sp, #8
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c28:	210f      	movs	r1, #15
 8000c2a:	187b      	adds	r3, r7, r1
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2221      	movs	r2, #33	; 0x21
 8000c34:	5c9b      	ldrb	r3, [r3, r2]
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d006      	beq.n	8000c4a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2204      	movs	r2, #4
 8000c40:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2201      	movs	r2, #1
 8000c46:	701a      	strb	r2, [r3, #0]
 8000c48:	e028      	b.n	8000c9c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	210e      	movs	r1, #14
 8000c56:	438a      	bics	r2, r1
 8000c58:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2101      	movs	r1, #1
 8000c66:	438a      	bics	r2, r1
 8000c68:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c72:	2101      	movs	r1, #1
 8000c74:	4091      	lsls	r1, r2
 8000c76:	000a      	movs	r2, r1
 8000c78:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2221      	movs	r2, #33	; 0x21
 8000c7e:	2101      	movs	r1, #1
 8000c80:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2220      	movs	r2, #32
 8000c86:	2100      	movs	r1, #0
 8000c88:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d004      	beq.n	8000c9c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	0010      	movs	r0, r2
 8000c9a:	4798      	blx	r3
    } 
  }
  return status;
 8000c9c:	230f      	movs	r3, #15
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	781b      	ldrb	r3, [r3, #0]
}
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	b004      	add	sp, #16
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cba:	e155      	b.n	8000f68 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	697a      	ldr	r2, [r7, #20]
 8000cc4:	4091      	lsls	r1, r2
 8000cc6:	000a      	movs	r2, r1
 8000cc8:	4013      	ands	r3, r2
 8000cca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d100      	bne.n	8000cd4 <HAL_GPIO_Init+0x28>
 8000cd2:	e146      	b.n	8000f62 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	2203      	movs	r2, #3
 8000cda:	4013      	ands	r3, r2
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d005      	beq.n	8000cec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	2203      	movs	r2, #3
 8000ce6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d130      	bne.n	8000d4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	2203      	movs	r2, #3
 8000cf8:	409a      	lsls	r2, r3
 8000cfa:	0013      	movs	r3, r2
 8000cfc:	43da      	mvns	r2, r3
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	4013      	ands	r3, r2
 8000d02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	68da      	ldr	r2, [r3, #12]
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	005b      	lsls	r3, r3, #1
 8000d0c:	409a      	lsls	r2, r3
 8000d0e:	0013      	movs	r3, r2
 8000d10:	693a      	ldr	r2, [r7, #16]
 8000d12:	4313      	orrs	r3, r2
 8000d14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	693a      	ldr	r2, [r7, #16]
 8000d1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d22:	2201      	movs	r2, #1
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	409a      	lsls	r2, r3
 8000d28:	0013      	movs	r3, r2
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	091b      	lsrs	r3, r3, #4
 8000d38:	2201      	movs	r2, #1
 8000d3a:	401a      	ands	r2, r3
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	0013      	movs	r3, r2
 8000d42:	693a      	ldr	r2, [r7, #16]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	2203      	movs	r2, #3
 8000d54:	4013      	ands	r3, r2
 8000d56:	2b03      	cmp	r3, #3
 8000d58:	d017      	beq.n	8000d8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	68db      	ldr	r3, [r3, #12]
 8000d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	2203      	movs	r2, #3
 8000d66:	409a      	lsls	r2, r3
 8000d68:	0013      	movs	r3, r2
 8000d6a:	43da      	mvns	r2, r3
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	4013      	ands	r3, r2
 8000d70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	689a      	ldr	r2, [r3, #8]
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	409a      	lsls	r2, r3
 8000d7c:	0013      	movs	r3, r2
 8000d7e:	693a      	ldr	r2, [r7, #16]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	2203      	movs	r2, #3
 8000d90:	4013      	ands	r3, r2
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d123      	bne.n	8000dde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	08da      	lsrs	r2, r3, #3
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	3208      	adds	r2, #8
 8000d9e:	0092      	lsls	r2, r2, #2
 8000da0:	58d3      	ldr	r3, [r2, r3]
 8000da2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	2207      	movs	r2, #7
 8000da8:	4013      	ands	r3, r2
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	220f      	movs	r2, #15
 8000dae:	409a      	lsls	r2, r3
 8000db0:	0013      	movs	r3, r2
 8000db2:	43da      	mvns	r2, r3
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	4013      	ands	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	691a      	ldr	r2, [r3, #16]
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	2107      	movs	r1, #7
 8000dc2:	400b      	ands	r3, r1
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	409a      	lsls	r2, r3
 8000dc8:	0013      	movs	r3, r2
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	08da      	lsrs	r2, r3, #3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3208      	adds	r2, #8
 8000dd8:	0092      	lsls	r2, r2, #2
 8000dda:	6939      	ldr	r1, [r7, #16]
 8000ddc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	2203      	movs	r2, #3
 8000dea:	409a      	lsls	r2, r3
 8000dec:	0013      	movs	r3, r2
 8000dee:	43da      	mvns	r2, r3
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	4013      	ands	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	2203      	movs	r2, #3
 8000dfc:	401a      	ands	r2, r3
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	409a      	lsls	r2, r3
 8000e04:	0013      	movs	r3, r2
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685a      	ldr	r2, [r3, #4]
 8000e16:	23c0      	movs	r3, #192	; 0xc0
 8000e18:	029b      	lsls	r3, r3, #10
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	d100      	bne.n	8000e20 <HAL_GPIO_Init+0x174>
 8000e1e:	e0a0      	b.n	8000f62 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e20:	4b57      	ldr	r3, [pc, #348]	; (8000f80 <HAL_GPIO_Init+0x2d4>)
 8000e22:	699a      	ldr	r2, [r3, #24]
 8000e24:	4b56      	ldr	r3, [pc, #344]	; (8000f80 <HAL_GPIO_Init+0x2d4>)
 8000e26:	2101      	movs	r1, #1
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	619a      	str	r2, [r3, #24]
 8000e2c:	4b54      	ldr	r3, [pc, #336]	; (8000f80 <HAL_GPIO_Init+0x2d4>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	2201      	movs	r2, #1
 8000e32:	4013      	ands	r3, r2
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e38:	4a52      	ldr	r2, [pc, #328]	; (8000f84 <HAL_GPIO_Init+0x2d8>)
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	089b      	lsrs	r3, r3, #2
 8000e3e:	3302      	adds	r3, #2
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	589b      	ldr	r3, [r3, r2]
 8000e44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	2203      	movs	r2, #3
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	220f      	movs	r2, #15
 8000e50:	409a      	lsls	r2, r3
 8000e52:	0013      	movs	r3, r2
 8000e54:	43da      	mvns	r2, r3
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e5c:	687a      	ldr	r2, [r7, #4]
 8000e5e:	2390      	movs	r3, #144	; 0x90
 8000e60:	05db      	lsls	r3, r3, #23
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d019      	beq.n	8000e9a <HAL_GPIO_Init+0x1ee>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4a47      	ldr	r2, [pc, #284]	; (8000f88 <HAL_GPIO_Init+0x2dc>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d013      	beq.n	8000e96 <HAL_GPIO_Init+0x1ea>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4a46      	ldr	r2, [pc, #280]	; (8000f8c <HAL_GPIO_Init+0x2e0>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d00d      	beq.n	8000e92 <HAL_GPIO_Init+0x1e6>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4a45      	ldr	r2, [pc, #276]	; (8000f90 <HAL_GPIO_Init+0x2e4>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d007      	beq.n	8000e8e <HAL_GPIO_Init+0x1e2>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4a44      	ldr	r2, [pc, #272]	; (8000f94 <HAL_GPIO_Init+0x2e8>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d101      	bne.n	8000e8a <HAL_GPIO_Init+0x1de>
 8000e86:	2304      	movs	r3, #4
 8000e88:	e008      	b.n	8000e9c <HAL_GPIO_Init+0x1f0>
 8000e8a:	2305      	movs	r3, #5
 8000e8c:	e006      	b.n	8000e9c <HAL_GPIO_Init+0x1f0>
 8000e8e:	2303      	movs	r3, #3
 8000e90:	e004      	b.n	8000e9c <HAL_GPIO_Init+0x1f0>
 8000e92:	2302      	movs	r3, #2
 8000e94:	e002      	b.n	8000e9c <HAL_GPIO_Init+0x1f0>
 8000e96:	2301      	movs	r3, #1
 8000e98:	e000      	b.n	8000e9c <HAL_GPIO_Init+0x1f0>
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	697a      	ldr	r2, [r7, #20]
 8000e9e:	2103      	movs	r1, #3
 8000ea0:	400a      	ands	r2, r1
 8000ea2:	0092      	lsls	r2, r2, #2
 8000ea4:	4093      	lsls	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000eac:	4935      	ldr	r1, [pc, #212]	; (8000f84 <HAL_GPIO_Init+0x2d8>)
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	089b      	lsrs	r3, r3, #2
 8000eb2:	3302      	adds	r3, #2
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000eba:	4b37      	ldr	r3, [pc, #220]	; (8000f98 <HAL_GPIO_Init+0x2ec>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	43da      	mvns	r2, r3
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685a      	ldr	r2, [r3, #4]
 8000ece:	2380      	movs	r3, #128	; 0x80
 8000ed0:	025b      	lsls	r3, r3, #9
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	d003      	beq.n	8000ede <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ede:	4b2e      	ldr	r3, [pc, #184]	; (8000f98 <HAL_GPIO_Init+0x2ec>)
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000ee4:	4b2c      	ldr	r3, [pc, #176]	; (8000f98 <HAL_GPIO_Init+0x2ec>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	43da      	mvns	r2, r3
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685a      	ldr	r2, [r3, #4]
 8000ef8:	2380      	movs	r3, #128	; 0x80
 8000efa:	029b      	lsls	r3, r3, #10
 8000efc:	4013      	ands	r3, r2
 8000efe:	d003      	beq.n	8000f08 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	4313      	orrs	r3, r2
 8000f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f08:	4b23      	ldr	r3, [pc, #140]	; (8000f98 <HAL_GPIO_Init+0x2ec>)
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f0e:	4b22      	ldr	r3, [pc, #136]	; (8000f98 <HAL_GPIO_Init+0x2ec>)
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	43da      	mvns	r2, r3
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685a      	ldr	r2, [r3, #4]
 8000f22:	2380      	movs	r3, #128	; 0x80
 8000f24:	035b      	lsls	r3, r3, #13
 8000f26:	4013      	ands	r3, r2
 8000f28:	d003      	beq.n	8000f32 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f32:	4b19      	ldr	r3, [pc, #100]	; (8000f98 <HAL_GPIO_Init+0x2ec>)
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f38:	4b17      	ldr	r3, [pc, #92]	; (8000f98 <HAL_GPIO_Init+0x2ec>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	43da      	mvns	r2, r3
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685a      	ldr	r2, [r3, #4]
 8000f4c:	2380      	movs	r3, #128	; 0x80
 8000f4e:	039b      	lsls	r3, r3, #14
 8000f50:	4013      	ands	r3, r2
 8000f52:	d003      	beq.n	8000f5c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f5c:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <HAL_GPIO_Init+0x2ec>)
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	3301      	adds	r3, #1
 8000f66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	40da      	lsrs	r2, r3
 8000f70:	1e13      	subs	r3, r2, #0
 8000f72:	d000      	beq.n	8000f76 <HAL_GPIO_Init+0x2ca>
 8000f74:	e6a2      	b.n	8000cbc <HAL_GPIO_Init+0x10>
  } 
}
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	46c0      	nop			; (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b006      	add	sp, #24
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40021000 	.word	0x40021000
 8000f84:	40010000 	.word	0x40010000
 8000f88:	48000400 	.word	0x48000400
 8000f8c:	48000800 	.word	0x48000800
 8000f90:	48000c00 	.word	0x48000c00
 8000f94:	48001000 	.word	0x48001000
 8000f98:	40010400 	.word	0x40010400

08000f9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	0008      	movs	r0, r1
 8000fa6:	0011      	movs	r1, r2
 8000fa8:	1cbb      	adds	r3, r7, #2
 8000faa:	1c02      	adds	r2, r0, #0
 8000fac:	801a      	strh	r2, [r3, #0]
 8000fae:	1c7b      	adds	r3, r7, #1
 8000fb0:	1c0a      	adds	r2, r1, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fb4:	1c7b      	adds	r3, r7, #1
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d004      	beq.n	8000fc6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fbc:	1cbb      	adds	r3, r7, #2
 8000fbe:	881a      	ldrh	r2, [r3, #0]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000fc4:	e003      	b.n	8000fce <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000fc6:	1cbb      	adds	r3, r7, #2
 8000fc8:	881a      	ldrh	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fce:	46c0      	nop			; (mov r8, r8)
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	b002      	add	sp, #8
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b084      	sub	sp, #16
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
 8000fde:	000a      	movs	r2, r1
 8000fe0:	1cbb      	adds	r3, r7, #2
 8000fe2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	695b      	ldr	r3, [r3, #20]
 8000fe8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000fea:	1cbb      	adds	r3, r7, #2
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	68fa      	ldr	r2, [r7, #12]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	041a      	lsls	r2, r3, #16
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	43db      	mvns	r3, r3
 8000ff8:	1cb9      	adds	r1, r7, #2
 8000ffa:	8809      	ldrh	r1, [r1, #0]
 8000ffc:	400b      	ands	r3, r1
 8000ffe:	431a      	orrs	r2, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	619a      	str	r2, [r3, #24]
}
 8001004:	46c0      	nop			; (mov r8, r8)
 8001006:	46bd      	mov	sp, r7
 8001008:	b004      	add	sp, #16
 800100a:	bd80      	pop	{r7, pc}

0800100c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d102      	bne.n	8001020 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	f000 fb76 	bl	800170c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2201      	movs	r2, #1
 8001026:	4013      	ands	r3, r2
 8001028:	d100      	bne.n	800102c <HAL_RCC_OscConfig+0x20>
 800102a:	e08e      	b.n	800114a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800102c:	4bc5      	ldr	r3, [pc, #788]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	220c      	movs	r2, #12
 8001032:	4013      	ands	r3, r2
 8001034:	2b04      	cmp	r3, #4
 8001036:	d00e      	beq.n	8001056 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001038:	4bc2      	ldr	r3, [pc, #776]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	220c      	movs	r2, #12
 800103e:	4013      	ands	r3, r2
 8001040:	2b08      	cmp	r3, #8
 8001042:	d117      	bne.n	8001074 <HAL_RCC_OscConfig+0x68>
 8001044:	4bbf      	ldr	r3, [pc, #764]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	23c0      	movs	r3, #192	; 0xc0
 800104a:	025b      	lsls	r3, r3, #9
 800104c:	401a      	ands	r2, r3
 800104e:	2380      	movs	r3, #128	; 0x80
 8001050:	025b      	lsls	r3, r3, #9
 8001052:	429a      	cmp	r2, r3
 8001054:	d10e      	bne.n	8001074 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001056:	4bbb      	ldr	r3, [pc, #748]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	2380      	movs	r3, #128	; 0x80
 800105c:	029b      	lsls	r3, r3, #10
 800105e:	4013      	ands	r3, r2
 8001060:	d100      	bne.n	8001064 <HAL_RCC_OscConfig+0x58>
 8001062:	e071      	b.n	8001148 <HAL_RCC_OscConfig+0x13c>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d000      	beq.n	800106e <HAL_RCC_OscConfig+0x62>
 800106c:	e06c      	b.n	8001148 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	f000 fb4c 	bl	800170c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d107      	bne.n	800108c <HAL_RCC_OscConfig+0x80>
 800107c:	4bb1      	ldr	r3, [pc, #708]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4bb0      	ldr	r3, [pc, #704]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001082:	2180      	movs	r1, #128	; 0x80
 8001084:	0249      	lsls	r1, r1, #9
 8001086:	430a      	orrs	r2, r1
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	e02f      	b.n	80010ec <HAL_RCC_OscConfig+0xe0>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d10c      	bne.n	80010ae <HAL_RCC_OscConfig+0xa2>
 8001094:	4bab      	ldr	r3, [pc, #684]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4baa      	ldr	r3, [pc, #680]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 800109a:	49ab      	ldr	r1, [pc, #684]	; (8001348 <HAL_RCC_OscConfig+0x33c>)
 800109c:	400a      	ands	r2, r1
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	4ba8      	ldr	r3, [pc, #672]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4ba7      	ldr	r3, [pc, #668]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80010a6:	49a9      	ldr	r1, [pc, #676]	; (800134c <HAL_RCC_OscConfig+0x340>)
 80010a8:	400a      	ands	r2, r1
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	e01e      	b.n	80010ec <HAL_RCC_OscConfig+0xe0>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	2b05      	cmp	r3, #5
 80010b4:	d10e      	bne.n	80010d4 <HAL_RCC_OscConfig+0xc8>
 80010b6:	4ba3      	ldr	r3, [pc, #652]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	4ba2      	ldr	r3, [pc, #648]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80010bc:	2180      	movs	r1, #128	; 0x80
 80010be:	02c9      	lsls	r1, r1, #11
 80010c0:	430a      	orrs	r2, r1
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	4b9f      	ldr	r3, [pc, #636]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b9e      	ldr	r3, [pc, #632]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80010ca:	2180      	movs	r1, #128	; 0x80
 80010cc:	0249      	lsls	r1, r1, #9
 80010ce:	430a      	orrs	r2, r1
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	e00b      	b.n	80010ec <HAL_RCC_OscConfig+0xe0>
 80010d4:	4b9b      	ldr	r3, [pc, #620]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b9a      	ldr	r3, [pc, #616]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80010da:	499b      	ldr	r1, [pc, #620]	; (8001348 <HAL_RCC_OscConfig+0x33c>)
 80010dc:	400a      	ands	r2, r1
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	4b98      	ldr	r3, [pc, #608]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	4b97      	ldr	r3, [pc, #604]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80010e6:	4999      	ldr	r1, [pc, #612]	; (800134c <HAL_RCC_OscConfig+0x340>)
 80010e8:	400a      	ands	r2, r1
 80010ea:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d014      	beq.n	800111e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f4:	f7ff fc50 	bl	8000998 <HAL_GetTick>
 80010f8:	0003      	movs	r3, r0
 80010fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010fc:	e008      	b.n	8001110 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010fe:	f7ff fc4b 	bl	8000998 <HAL_GetTick>
 8001102:	0002      	movs	r2, r0
 8001104:	69bb      	ldr	r3, [r7, #24]
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	2b64      	cmp	r3, #100	; 0x64
 800110a:	d901      	bls.n	8001110 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 800110c:	2303      	movs	r3, #3
 800110e:	e2fd      	b.n	800170c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001110:	4b8c      	ldr	r3, [pc, #560]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	2380      	movs	r3, #128	; 0x80
 8001116:	029b      	lsls	r3, r3, #10
 8001118:	4013      	ands	r3, r2
 800111a:	d0f0      	beq.n	80010fe <HAL_RCC_OscConfig+0xf2>
 800111c:	e015      	b.n	800114a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800111e:	f7ff fc3b 	bl	8000998 <HAL_GetTick>
 8001122:	0003      	movs	r3, r0
 8001124:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001128:	f7ff fc36 	bl	8000998 <HAL_GetTick>
 800112c:	0002      	movs	r2, r0
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b64      	cmp	r3, #100	; 0x64
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e2e8      	b.n	800170c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800113a:	4b82      	ldr	r3, [pc, #520]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	2380      	movs	r3, #128	; 0x80
 8001140:	029b      	lsls	r3, r3, #10
 8001142:	4013      	ands	r3, r2
 8001144:	d1f0      	bne.n	8001128 <HAL_RCC_OscConfig+0x11c>
 8001146:	e000      	b.n	800114a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001148:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	2202      	movs	r2, #2
 8001150:	4013      	ands	r3, r2
 8001152:	d100      	bne.n	8001156 <HAL_RCC_OscConfig+0x14a>
 8001154:	e06c      	b.n	8001230 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001156:	4b7b      	ldr	r3, [pc, #492]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	220c      	movs	r2, #12
 800115c:	4013      	ands	r3, r2
 800115e:	d00e      	beq.n	800117e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001160:	4b78      	ldr	r3, [pc, #480]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	220c      	movs	r2, #12
 8001166:	4013      	ands	r3, r2
 8001168:	2b08      	cmp	r3, #8
 800116a:	d11f      	bne.n	80011ac <HAL_RCC_OscConfig+0x1a0>
 800116c:	4b75      	ldr	r3, [pc, #468]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 800116e:	685a      	ldr	r2, [r3, #4]
 8001170:	23c0      	movs	r3, #192	; 0xc0
 8001172:	025b      	lsls	r3, r3, #9
 8001174:	401a      	ands	r2, r3
 8001176:	2380      	movs	r3, #128	; 0x80
 8001178:	021b      	lsls	r3, r3, #8
 800117a:	429a      	cmp	r2, r3
 800117c:	d116      	bne.n	80011ac <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800117e:	4b71      	ldr	r3, [pc, #452]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2202      	movs	r2, #2
 8001184:	4013      	ands	r3, r2
 8001186:	d005      	beq.n	8001194 <HAL_RCC_OscConfig+0x188>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d001      	beq.n	8001194 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e2bb      	b.n	800170c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001194:	4b6b      	ldr	r3, [pc, #428]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	22f8      	movs	r2, #248	; 0xf8
 800119a:	4393      	bics	r3, r2
 800119c:	0019      	movs	r1, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	691b      	ldr	r3, [r3, #16]
 80011a2:	00da      	lsls	r2, r3, #3
 80011a4:	4b67      	ldr	r3, [pc, #412]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80011a6:	430a      	orrs	r2, r1
 80011a8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011aa:	e041      	b.n	8001230 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d024      	beq.n	80011fe <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011b4:	4b63      	ldr	r3, [pc, #396]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b62      	ldr	r3, [pc, #392]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80011ba:	2101      	movs	r1, #1
 80011bc:	430a      	orrs	r2, r1
 80011be:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c0:	f7ff fbea 	bl	8000998 <HAL_GetTick>
 80011c4:	0003      	movs	r3, r0
 80011c6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011c8:	e008      	b.n	80011dc <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011ca:	f7ff fbe5 	bl	8000998 <HAL_GetTick>
 80011ce:	0002      	movs	r2, r0
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d901      	bls.n	80011dc <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80011d8:	2303      	movs	r3, #3
 80011da:	e297      	b.n	800170c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011dc:	4b59      	ldr	r3, [pc, #356]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2202      	movs	r2, #2
 80011e2:	4013      	ands	r3, r2
 80011e4:	d0f1      	beq.n	80011ca <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011e6:	4b57      	ldr	r3, [pc, #348]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	22f8      	movs	r2, #248	; 0xf8
 80011ec:	4393      	bics	r3, r2
 80011ee:	0019      	movs	r1, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	691b      	ldr	r3, [r3, #16]
 80011f4:	00da      	lsls	r2, r3, #3
 80011f6:	4b53      	ldr	r3, [pc, #332]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80011f8:	430a      	orrs	r2, r1
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	e018      	b.n	8001230 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011fe:	4b51      	ldr	r3, [pc, #324]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	4b50      	ldr	r3, [pc, #320]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001204:	2101      	movs	r1, #1
 8001206:	438a      	bics	r2, r1
 8001208:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800120a:	f7ff fbc5 	bl	8000998 <HAL_GetTick>
 800120e:	0003      	movs	r3, r0
 8001210:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001212:	e008      	b.n	8001226 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001214:	f7ff fbc0 	bl	8000998 <HAL_GetTick>
 8001218:	0002      	movs	r2, r0
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b02      	cmp	r3, #2
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e272      	b.n	800170c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001226:	4b47      	ldr	r3, [pc, #284]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2202      	movs	r2, #2
 800122c:	4013      	ands	r3, r2
 800122e:	d1f1      	bne.n	8001214 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2208      	movs	r2, #8
 8001236:	4013      	ands	r3, r2
 8001238:	d036      	beq.n	80012a8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d019      	beq.n	8001276 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001242:	4b40      	ldr	r3, [pc, #256]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001244:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001246:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001248:	2101      	movs	r1, #1
 800124a:	430a      	orrs	r2, r1
 800124c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800124e:	f7ff fba3 	bl	8000998 <HAL_GetTick>
 8001252:	0003      	movs	r3, r0
 8001254:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001258:	f7ff fb9e 	bl	8000998 <HAL_GetTick>
 800125c:	0002      	movs	r2, r0
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e250      	b.n	800170c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800126a:	4b36      	ldr	r3, [pc, #216]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 800126c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126e:	2202      	movs	r2, #2
 8001270:	4013      	ands	r3, r2
 8001272:	d0f1      	beq.n	8001258 <HAL_RCC_OscConfig+0x24c>
 8001274:	e018      	b.n	80012a8 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001276:	4b33      	ldr	r3, [pc, #204]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001278:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800127a:	4b32      	ldr	r3, [pc, #200]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 800127c:	2101      	movs	r1, #1
 800127e:	438a      	bics	r2, r1
 8001280:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001282:	f7ff fb89 	bl	8000998 <HAL_GetTick>
 8001286:	0003      	movs	r3, r0
 8001288:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800128c:	f7ff fb84 	bl	8000998 <HAL_GetTick>
 8001290:	0002      	movs	r2, r0
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b02      	cmp	r3, #2
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e236      	b.n	800170c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800129e:	4b29      	ldr	r3, [pc, #164]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80012a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a2:	2202      	movs	r2, #2
 80012a4:	4013      	ands	r3, r2
 80012a6:	d1f1      	bne.n	800128c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2204      	movs	r2, #4
 80012ae:	4013      	ands	r3, r2
 80012b0:	d100      	bne.n	80012b4 <HAL_RCC_OscConfig+0x2a8>
 80012b2:	e0b5      	b.n	8001420 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012b4:	201f      	movs	r0, #31
 80012b6:	183b      	adds	r3, r7, r0
 80012b8:	2200      	movs	r2, #0
 80012ba:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012bc:	4b21      	ldr	r3, [pc, #132]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80012be:	69da      	ldr	r2, [r3, #28]
 80012c0:	2380      	movs	r3, #128	; 0x80
 80012c2:	055b      	lsls	r3, r3, #21
 80012c4:	4013      	ands	r3, r2
 80012c6:	d110      	bne.n	80012ea <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012c8:	4b1e      	ldr	r3, [pc, #120]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80012ca:	69da      	ldr	r2, [r3, #28]
 80012cc:	4b1d      	ldr	r3, [pc, #116]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80012ce:	2180      	movs	r1, #128	; 0x80
 80012d0:	0549      	lsls	r1, r1, #21
 80012d2:	430a      	orrs	r2, r1
 80012d4:	61da      	str	r2, [r3, #28]
 80012d6:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 80012d8:	69da      	ldr	r2, [r3, #28]
 80012da:	2380      	movs	r3, #128	; 0x80
 80012dc:	055b      	lsls	r3, r3, #21
 80012de:	4013      	ands	r3, r2
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80012e4:	183b      	adds	r3, r7, r0
 80012e6:	2201      	movs	r2, #1
 80012e8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ea:	4b19      	ldr	r3, [pc, #100]	; (8001350 <HAL_RCC_OscConfig+0x344>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	2380      	movs	r3, #128	; 0x80
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	4013      	ands	r3, r2
 80012f4:	d11a      	bne.n	800132c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012f6:	4b16      	ldr	r3, [pc, #88]	; (8001350 <HAL_RCC_OscConfig+0x344>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	4b15      	ldr	r3, [pc, #84]	; (8001350 <HAL_RCC_OscConfig+0x344>)
 80012fc:	2180      	movs	r1, #128	; 0x80
 80012fe:	0049      	lsls	r1, r1, #1
 8001300:	430a      	orrs	r2, r1
 8001302:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001304:	f7ff fb48 	bl	8000998 <HAL_GetTick>
 8001308:	0003      	movs	r3, r0
 800130a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800130c:	e008      	b.n	8001320 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800130e:	f7ff fb43 	bl	8000998 <HAL_GetTick>
 8001312:	0002      	movs	r2, r0
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b64      	cmp	r3, #100	; 0x64
 800131a:	d901      	bls.n	8001320 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e1f5      	b.n	800170c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001320:	4b0b      	ldr	r3, [pc, #44]	; (8001350 <HAL_RCC_OscConfig+0x344>)
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	2380      	movs	r3, #128	; 0x80
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	4013      	ands	r3, r2
 800132a:	d0f0      	beq.n	800130e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d10f      	bne.n	8001354 <HAL_RCC_OscConfig+0x348>
 8001334:	4b03      	ldr	r3, [pc, #12]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 8001336:	6a1a      	ldr	r2, [r3, #32]
 8001338:	4b02      	ldr	r3, [pc, #8]	; (8001344 <HAL_RCC_OscConfig+0x338>)
 800133a:	2101      	movs	r1, #1
 800133c:	430a      	orrs	r2, r1
 800133e:	621a      	str	r2, [r3, #32]
 8001340:	e036      	b.n	80013b0 <HAL_RCC_OscConfig+0x3a4>
 8001342:	46c0      	nop			; (mov r8, r8)
 8001344:	40021000 	.word	0x40021000
 8001348:	fffeffff 	.word	0xfffeffff
 800134c:	fffbffff 	.word	0xfffbffff
 8001350:	40007000 	.word	0x40007000
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d10c      	bne.n	8001376 <HAL_RCC_OscConfig+0x36a>
 800135c:	4bca      	ldr	r3, [pc, #808]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800135e:	6a1a      	ldr	r2, [r3, #32]
 8001360:	4bc9      	ldr	r3, [pc, #804]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001362:	2101      	movs	r1, #1
 8001364:	438a      	bics	r2, r1
 8001366:	621a      	str	r2, [r3, #32]
 8001368:	4bc7      	ldr	r3, [pc, #796]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800136a:	6a1a      	ldr	r2, [r3, #32]
 800136c:	4bc6      	ldr	r3, [pc, #792]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800136e:	2104      	movs	r1, #4
 8001370:	438a      	bics	r2, r1
 8001372:	621a      	str	r2, [r3, #32]
 8001374:	e01c      	b.n	80013b0 <HAL_RCC_OscConfig+0x3a4>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	2b05      	cmp	r3, #5
 800137c:	d10c      	bne.n	8001398 <HAL_RCC_OscConfig+0x38c>
 800137e:	4bc2      	ldr	r3, [pc, #776]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001380:	6a1a      	ldr	r2, [r3, #32]
 8001382:	4bc1      	ldr	r3, [pc, #772]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001384:	2104      	movs	r1, #4
 8001386:	430a      	orrs	r2, r1
 8001388:	621a      	str	r2, [r3, #32]
 800138a:	4bbf      	ldr	r3, [pc, #764]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800138c:	6a1a      	ldr	r2, [r3, #32]
 800138e:	4bbe      	ldr	r3, [pc, #760]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001390:	2101      	movs	r1, #1
 8001392:	430a      	orrs	r2, r1
 8001394:	621a      	str	r2, [r3, #32]
 8001396:	e00b      	b.n	80013b0 <HAL_RCC_OscConfig+0x3a4>
 8001398:	4bbb      	ldr	r3, [pc, #748]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800139a:	6a1a      	ldr	r2, [r3, #32]
 800139c:	4bba      	ldr	r3, [pc, #744]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800139e:	2101      	movs	r1, #1
 80013a0:	438a      	bics	r2, r1
 80013a2:	621a      	str	r2, [r3, #32]
 80013a4:	4bb8      	ldr	r3, [pc, #736]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80013a6:	6a1a      	ldr	r2, [r3, #32]
 80013a8:	4bb7      	ldr	r3, [pc, #732]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80013aa:	2104      	movs	r1, #4
 80013ac:	438a      	bics	r2, r1
 80013ae:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d014      	beq.n	80013e2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013b8:	f7ff faee 	bl	8000998 <HAL_GetTick>
 80013bc:	0003      	movs	r3, r0
 80013be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013c0:	e009      	b.n	80013d6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013c2:	f7ff fae9 	bl	8000998 <HAL_GetTick>
 80013c6:	0002      	movs	r2, r0
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	4aaf      	ldr	r2, [pc, #700]	; (800168c <HAL_RCC_OscConfig+0x680>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d901      	bls.n	80013d6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e19a      	b.n	800170c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013d6:	4bac      	ldr	r3, [pc, #688]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80013d8:	6a1b      	ldr	r3, [r3, #32]
 80013da:	2202      	movs	r2, #2
 80013dc:	4013      	ands	r3, r2
 80013de:	d0f0      	beq.n	80013c2 <HAL_RCC_OscConfig+0x3b6>
 80013e0:	e013      	b.n	800140a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e2:	f7ff fad9 	bl	8000998 <HAL_GetTick>
 80013e6:	0003      	movs	r3, r0
 80013e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013ea:	e009      	b.n	8001400 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ec:	f7ff fad4 	bl	8000998 <HAL_GetTick>
 80013f0:	0002      	movs	r2, r0
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	4aa5      	ldr	r2, [pc, #660]	; (800168c <HAL_RCC_OscConfig+0x680>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e185      	b.n	800170c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001400:	4ba1      	ldr	r3, [pc, #644]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001402:	6a1b      	ldr	r3, [r3, #32]
 8001404:	2202      	movs	r2, #2
 8001406:	4013      	ands	r3, r2
 8001408:	d1f0      	bne.n	80013ec <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800140a:	231f      	movs	r3, #31
 800140c:	18fb      	adds	r3, r7, r3
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b01      	cmp	r3, #1
 8001412:	d105      	bne.n	8001420 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001414:	4b9c      	ldr	r3, [pc, #624]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001416:	69da      	ldr	r2, [r3, #28]
 8001418:	4b9b      	ldr	r3, [pc, #620]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800141a:	499d      	ldr	r1, [pc, #628]	; (8001690 <HAL_RCC_OscConfig+0x684>)
 800141c:	400a      	ands	r2, r1
 800141e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2210      	movs	r2, #16
 8001426:	4013      	ands	r3, r2
 8001428:	d063      	beq.n	80014f2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	695b      	ldr	r3, [r3, #20]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d12a      	bne.n	8001488 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001432:	4b95      	ldr	r3, [pc, #596]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001434:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001436:	4b94      	ldr	r3, [pc, #592]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001438:	2104      	movs	r1, #4
 800143a:	430a      	orrs	r2, r1
 800143c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800143e:	4b92      	ldr	r3, [pc, #584]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001440:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001442:	4b91      	ldr	r3, [pc, #580]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001444:	2101      	movs	r1, #1
 8001446:	430a      	orrs	r2, r1
 8001448:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800144a:	f7ff faa5 	bl	8000998 <HAL_GetTick>
 800144e:	0003      	movs	r3, r0
 8001450:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001452:	e008      	b.n	8001466 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001454:	f7ff faa0 	bl	8000998 <HAL_GetTick>
 8001458:	0002      	movs	r2, r0
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	2b02      	cmp	r3, #2
 8001460:	d901      	bls.n	8001466 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e152      	b.n	800170c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001466:	4b88      	ldr	r3, [pc, #544]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001468:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800146a:	2202      	movs	r2, #2
 800146c:	4013      	ands	r3, r2
 800146e:	d0f1      	beq.n	8001454 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001470:	4b85      	ldr	r3, [pc, #532]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001474:	22f8      	movs	r2, #248	; 0xf8
 8001476:	4393      	bics	r3, r2
 8001478:	0019      	movs	r1, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	00da      	lsls	r2, r3, #3
 8001480:	4b81      	ldr	r3, [pc, #516]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001482:	430a      	orrs	r2, r1
 8001484:	635a      	str	r2, [r3, #52]	; 0x34
 8001486:	e034      	b.n	80014f2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	695b      	ldr	r3, [r3, #20]
 800148c:	3305      	adds	r3, #5
 800148e:	d111      	bne.n	80014b4 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001490:	4b7d      	ldr	r3, [pc, #500]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001492:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001494:	4b7c      	ldr	r3, [pc, #496]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001496:	2104      	movs	r1, #4
 8001498:	438a      	bics	r2, r1
 800149a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800149c:	4b7a      	ldr	r3, [pc, #488]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800149e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014a0:	22f8      	movs	r2, #248	; 0xf8
 80014a2:	4393      	bics	r3, r2
 80014a4:	0019      	movs	r1, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	00da      	lsls	r2, r3, #3
 80014ac:	4b76      	ldr	r3, [pc, #472]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80014ae:	430a      	orrs	r2, r1
 80014b0:	635a      	str	r2, [r3, #52]	; 0x34
 80014b2:	e01e      	b.n	80014f2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80014b4:	4b74      	ldr	r3, [pc, #464]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80014b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014b8:	4b73      	ldr	r3, [pc, #460]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80014ba:	2104      	movs	r1, #4
 80014bc:	430a      	orrs	r2, r1
 80014be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80014c0:	4b71      	ldr	r3, [pc, #452]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80014c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014c4:	4b70      	ldr	r3, [pc, #448]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80014c6:	2101      	movs	r1, #1
 80014c8:	438a      	bics	r2, r1
 80014ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014cc:	f7ff fa64 	bl	8000998 <HAL_GetTick>
 80014d0:	0003      	movs	r3, r0
 80014d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80014d6:	f7ff fa5f 	bl	8000998 <HAL_GetTick>
 80014da:	0002      	movs	r2, r0
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e111      	b.n	800170c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014e8:	4b67      	ldr	r3, [pc, #412]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80014ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014ec:	2202      	movs	r2, #2
 80014ee:	4013      	ands	r3, r2
 80014f0:	d1f1      	bne.n	80014d6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2220      	movs	r2, #32
 80014f8:	4013      	ands	r3, r2
 80014fa:	d05c      	beq.n	80015b6 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80014fc:	4b62      	ldr	r3, [pc, #392]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	220c      	movs	r2, #12
 8001502:	4013      	ands	r3, r2
 8001504:	2b0c      	cmp	r3, #12
 8001506:	d00e      	beq.n	8001526 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001508:	4b5f      	ldr	r3, [pc, #380]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	220c      	movs	r2, #12
 800150e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001510:	2b08      	cmp	r3, #8
 8001512:	d114      	bne.n	800153e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001514:	4b5c      	ldr	r3, [pc, #368]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001516:	685a      	ldr	r2, [r3, #4]
 8001518:	23c0      	movs	r3, #192	; 0xc0
 800151a:	025b      	lsls	r3, r3, #9
 800151c:	401a      	ands	r2, r3
 800151e:	23c0      	movs	r3, #192	; 0xc0
 8001520:	025b      	lsls	r3, r3, #9
 8001522:	429a      	cmp	r2, r3
 8001524:	d10b      	bne.n	800153e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001526:	4b58      	ldr	r3, [pc, #352]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001528:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800152a:	2380      	movs	r3, #128	; 0x80
 800152c:	025b      	lsls	r3, r3, #9
 800152e:	4013      	ands	r3, r2
 8001530:	d040      	beq.n	80015b4 <HAL_RCC_OscConfig+0x5a8>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a1b      	ldr	r3, [r3, #32]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d03c      	beq.n	80015b4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e0e6      	b.n	800170c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6a1b      	ldr	r3, [r3, #32]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d01b      	beq.n	800157e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001546:	4b50      	ldr	r3, [pc, #320]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001548:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800154a:	4b4f      	ldr	r3, [pc, #316]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800154c:	2180      	movs	r1, #128	; 0x80
 800154e:	0249      	lsls	r1, r1, #9
 8001550:	430a      	orrs	r2, r1
 8001552:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fa20 	bl	8000998 <HAL_GetTick>
 8001558:	0003      	movs	r3, r0
 800155a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800155c:	e008      	b.n	8001570 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800155e:	f7ff fa1b 	bl	8000998 <HAL_GetTick>
 8001562:	0002      	movs	r2, r0
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e0cd      	b.n	800170c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001570:	4b45      	ldr	r3, [pc, #276]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001572:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001574:	2380      	movs	r3, #128	; 0x80
 8001576:	025b      	lsls	r3, r3, #9
 8001578:	4013      	ands	r3, r2
 800157a:	d0f0      	beq.n	800155e <HAL_RCC_OscConfig+0x552>
 800157c:	e01b      	b.n	80015b6 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800157e:	4b42      	ldr	r3, [pc, #264]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001580:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001582:	4b41      	ldr	r3, [pc, #260]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001584:	4943      	ldr	r1, [pc, #268]	; (8001694 <HAL_RCC_OscConfig+0x688>)
 8001586:	400a      	ands	r2, r1
 8001588:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158a:	f7ff fa05 	bl	8000998 <HAL_GetTick>
 800158e:	0003      	movs	r3, r0
 8001590:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001592:	e008      	b.n	80015a6 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001594:	f7ff fa00 	bl	8000998 <HAL_GetTick>
 8001598:	0002      	movs	r2, r0
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e0b2      	b.n	800170c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80015a6:	4b38      	ldr	r3, [pc, #224]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80015a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015aa:	2380      	movs	r3, #128	; 0x80
 80015ac:	025b      	lsls	r3, r3, #9
 80015ae:	4013      	ands	r3, r2
 80015b0:	d1f0      	bne.n	8001594 <HAL_RCC_OscConfig+0x588>
 80015b2:	e000      	b.n	80015b6 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80015b4:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d100      	bne.n	80015c0 <HAL_RCC_OscConfig+0x5b4>
 80015be:	e0a4      	b.n	800170a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015c0:	4b31      	ldr	r3, [pc, #196]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	220c      	movs	r2, #12
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b08      	cmp	r3, #8
 80015ca:	d100      	bne.n	80015ce <HAL_RCC_OscConfig+0x5c2>
 80015cc:	e078      	b.n	80016c0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d14c      	bne.n	8001670 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015d6:	4b2c      	ldr	r3, [pc, #176]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	4b2b      	ldr	r3, [pc, #172]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 80015dc:	492e      	ldr	r1, [pc, #184]	; (8001698 <HAL_RCC_OscConfig+0x68c>)
 80015de:	400a      	ands	r2, r1
 80015e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e2:	f7ff f9d9 	bl	8000998 <HAL_GetTick>
 80015e6:	0003      	movs	r3, r0
 80015e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ea:	e008      	b.n	80015fe <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ec:	f7ff f9d4 	bl	8000998 <HAL_GetTick>
 80015f0:	0002      	movs	r2, r0
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d901      	bls.n	80015fe <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e086      	b.n	800170c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015fe:	4b22      	ldr	r3, [pc, #136]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	2380      	movs	r3, #128	; 0x80
 8001604:	049b      	lsls	r3, r3, #18
 8001606:	4013      	ands	r3, r2
 8001608:	d1f0      	bne.n	80015ec <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800160a:	4b1f      	ldr	r3, [pc, #124]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800160c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800160e:	220f      	movs	r2, #15
 8001610:	4393      	bics	r3, r2
 8001612:	0019      	movs	r1, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001618:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800161a:	430a      	orrs	r2, r1
 800161c:	62da      	str	r2, [r3, #44]	; 0x2c
 800161e:	4b1a      	ldr	r3, [pc, #104]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	4a1e      	ldr	r2, [pc, #120]	; (800169c <HAL_RCC_OscConfig+0x690>)
 8001624:	4013      	ands	r3, r2
 8001626:	0019      	movs	r1, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001630:	431a      	orrs	r2, r3
 8001632:	4b15      	ldr	r3, [pc, #84]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001634:	430a      	orrs	r2, r1
 8001636:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001638:	4b13      	ldr	r3, [pc, #76]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 800163e:	2180      	movs	r1, #128	; 0x80
 8001640:	0449      	lsls	r1, r1, #17
 8001642:	430a      	orrs	r2, r1
 8001644:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001646:	f7ff f9a7 	bl	8000998 <HAL_GetTick>
 800164a:	0003      	movs	r3, r0
 800164c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001650:	f7ff f9a2 	bl	8000998 <HAL_GetTick>
 8001654:	0002      	movs	r2, r0
 8001656:	69bb      	ldr	r3, [r7, #24]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e054      	b.n	800170c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001662:	4b09      	ldr	r3, [pc, #36]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	2380      	movs	r3, #128	; 0x80
 8001668:	049b      	lsls	r3, r3, #18
 800166a:	4013      	ands	r3, r2
 800166c:	d0f0      	beq.n	8001650 <HAL_RCC_OscConfig+0x644>
 800166e:	e04c      	b.n	800170a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001670:	4b05      	ldr	r3, [pc, #20]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	4b04      	ldr	r3, [pc, #16]	; (8001688 <HAL_RCC_OscConfig+0x67c>)
 8001676:	4908      	ldr	r1, [pc, #32]	; (8001698 <HAL_RCC_OscConfig+0x68c>)
 8001678:	400a      	ands	r2, r1
 800167a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167c:	f7ff f98c 	bl	8000998 <HAL_GetTick>
 8001680:	0003      	movs	r3, r0
 8001682:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001684:	e015      	b.n	80016b2 <HAL_RCC_OscConfig+0x6a6>
 8001686:	46c0      	nop			; (mov r8, r8)
 8001688:	40021000 	.word	0x40021000
 800168c:	00001388 	.word	0x00001388
 8001690:	efffffff 	.word	0xefffffff
 8001694:	fffeffff 	.word	0xfffeffff
 8001698:	feffffff 	.word	0xfeffffff
 800169c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a0:	f7ff f97a 	bl	8000998 <HAL_GetTick>
 80016a4:	0002      	movs	r2, r0
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e02c      	b.n	800170c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016b2:	4b18      	ldr	r3, [pc, #96]	; (8001714 <HAL_RCC_OscConfig+0x708>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	2380      	movs	r3, #128	; 0x80
 80016b8:	049b      	lsls	r3, r3, #18
 80016ba:	4013      	ands	r3, r2
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0x694>
 80016be:	e024      	b.n	800170a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d101      	bne.n	80016cc <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	e01f      	b.n	800170c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80016cc:	4b11      	ldr	r3, [pc, #68]	; (8001714 <HAL_RCC_OscConfig+0x708>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80016d2:	4b10      	ldr	r3, [pc, #64]	; (8001714 <HAL_RCC_OscConfig+0x708>)
 80016d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80016d8:	697a      	ldr	r2, [r7, #20]
 80016da:	23c0      	movs	r3, #192	; 0xc0
 80016dc:	025b      	lsls	r3, r3, #9
 80016de:	401a      	ands	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d10e      	bne.n	8001706 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	220f      	movs	r2, #15
 80016ec:	401a      	ands	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d107      	bne.n	8001706 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	23f0      	movs	r3, #240	; 0xf0
 80016fa:	039b      	lsls	r3, r3, #14
 80016fc:	401a      	ands	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001702:	429a      	cmp	r2, r3
 8001704:	d001      	beq.n	800170a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e000      	b.n	800170c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800170a:	2300      	movs	r3, #0
}
 800170c:	0018      	movs	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	b008      	add	sp, #32
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40021000 	.word	0x40021000

08001718 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d101      	bne.n	800172c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e0bf      	b.n	80018ac <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800172c:	4b61      	ldr	r3, [pc, #388]	; (80018b4 <HAL_RCC_ClockConfig+0x19c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2201      	movs	r2, #1
 8001732:	4013      	ands	r3, r2
 8001734:	683a      	ldr	r2, [r7, #0]
 8001736:	429a      	cmp	r2, r3
 8001738:	d911      	bls.n	800175e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800173a:	4b5e      	ldr	r3, [pc, #376]	; (80018b4 <HAL_RCC_ClockConfig+0x19c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2201      	movs	r2, #1
 8001740:	4393      	bics	r3, r2
 8001742:	0019      	movs	r1, r3
 8001744:	4b5b      	ldr	r3, [pc, #364]	; (80018b4 <HAL_RCC_ClockConfig+0x19c>)
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	430a      	orrs	r2, r1
 800174a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800174c:	4b59      	ldr	r3, [pc, #356]	; (80018b4 <HAL_RCC_ClockConfig+0x19c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2201      	movs	r2, #1
 8001752:	4013      	ands	r3, r2
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	429a      	cmp	r2, r3
 8001758:	d001      	beq.n	800175e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e0a6      	b.n	80018ac <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2202      	movs	r2, #2
 8001764:	4013      	ands	r3, r2
 8001766:	d015      	beq.n	8001794 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2204      	movs	r2, #4
 800176e:	4013      	ands	r3, r2
 8001770:	d006      	beq.n	8001780 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001772:	4b51      	ldr	r3, [pc, #324]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 8001774:	685a      	ldr	r2, [r3, #4]
 8001776:	4b50      	ldr	r3, [pc, #320]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 8001778:	21e0      	movs	r1, #224	; 0xe0
 800177a:	00c9      	lsls	r1, r1, #3
 800177c:	430a      	orrs	r2, r1
 800177e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001780:	4b4d      	ldr	r3, [pc, #308]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	22f0      	movs	r2, #240	; 0xf0
 8001786:	4393      	bics	r3, r2
 8001788:	0019      	movs	r1, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	689a      	ldr	r2, [r3, #8]
 800178e:	4b4a      	ldr	r3, [pc, #296]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 8001790:	430a      	orrs	r2, r1
 8001792:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2201      	movs	r2, #1
 800179a:	4013      	ands	r3, r2
 800179c:	d04c      	beq.n	8001838 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d107      	bne.n	80017b6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a6:	4b44      	ldr	r3, [pc, #272]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	2380      	movs	r3, #128	; 0x80
 80017ac:	029b      	lsls	r3, r3, #10
 80017ae:	4013      	ands	r3, r2
 80017b0:	d120      	bne.n	80017f4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e07a      	b.n	80018ac <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d107      	bne.n	80017ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017be:	4b3e      	ldr	r3, [pc, #248]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	2380      	movs	r3, #128	; 0x80
 80017c4:	049b      	lsls	r3, r3, #18
 80017c6:	4013      	ands	r3, r2
 80017c8:	d114      	bne.n	80017f4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e06e      	b.n	80018ac <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	2b03      	cmp	r3, #3
 80017d4:	d107      	bne.n	80017e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80017d6:	4b38      	ldr	r3, [pc, #224]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 80017d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017da:	2380      	movs	r3, #128	; 0x80
 80017dc:	025b      	lsls	r3, r3, #9
 80017de:	4013      	ands	r3, r2
 80017e0:	d108      	bne.n	80017f4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e062      	b.n	80018ac <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e6:	4b34      	ldr	r3, [pc, #208]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2202      	movs	r2, #2
 80017ec:	4013      	ands	r3, r2
 80017ee:	d101      	bne.n	80017f4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e05b      	b.n	80018ac <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017f4:	4b30      	ldr	r3, [pc, #192]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2203      	movs	r2, #3
 80017fa:	4393      	bics	r3, r2
 80017fc:	0019      	movs	r1, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 8001804:	430a      	orrs	r2, r1
 8001806:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001808:	f7ff f8c6 	bl	8000998 <HAL_GetTick>
 800180c:	0003      	movs	r3, r0
 800180e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001810:	e009      	b.n	8001826 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001812:	f7ff f8c1 	bl	8000998 <HAL_GetTick>
 8001816:	0002      	movs	r2, r0
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	4a27      	ldr	r2, [pc, #156]	; (80018bc <HAL_RCC_ClockConfig+0x1a4>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e042      	b.n	80018ac <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001826:	4b24      	ldr	r3, [pc, #144]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	220c      	movs	r2, #12
 800182c:	401a      	ands	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	429a      	cmp	r2, r3
 8001836:	d1ec      	bne.n	8001812 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001838:	4b1e      	ldr	r3, [pc, #120]	; (80018b4 <HAL_RCC_ClockConfig+0x19c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2201      	movs	r2, #1
 800183e:	4013      	ands	r3, r2
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	429a      	cmp	r2, r3
 8001844:	d211      	bcs.n	800186a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001846:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <HAL_RCC_ClockConfig+0x19c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2201      	movs	r2, #1
 800184c:	4393      	bics	r3, r2
 800184e:	0019      	movs	r1, r3
 8001850:	4b18      	ldr	r3, [pc, #96]	; (80018b4 <HAL_RCC_ClockConfig+0x19c>)
 8001852:	683a      	ldr	r2, [r7, #0]
 8001854:	430a      	orrs	r2, r1
 8001856:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001858:	4b16      	ldr	r3, [pc, #88]	; (80018b4 <HAL_RCC_ClockConfig+0x19c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2201      	movs	r2, #1
 800185e:	4013      	ands	r3, r2
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	429a      	cmp	r2, r3
 8001864:	d001      	beq.n	800186a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e020      	b.n	80018ac <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2204      	movs	r2, #4
 8001870:	4013      	ands	r3, r2
 8001872:	d009      	beq.n	8001888 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001874:	4b10      	ldr	r3, [pc, #64]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	4a11      	ldr	r2, [pc, #68]	; (80018c0 <HAL_RCC_ClockConfig+0x1a8>)
 800187a:	4013      	ands	r3, r2
 800187c:	0019      	movs	r1, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	68da      	ldr	r2, [r3, #12]
 8001882:	4b0d      	ldr	r3, [pc, #52]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 8001884:	430a      	orrs	r2, r1
 8001886:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001888:	f000 f820 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 800188c:	0001      	movs	r1, r0
 800188e:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <HAL_RCC_ClockConfig+0x1a0>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	091b      	lsrs	r3, r3, #4
 8001894:	220f      	movs	r2, #15
 8001896:	4013      	ands	r3, r2
 8001898:	4a0a      	ldr	r2, [pc, #40]	; (80018c4 <HAL_RCC_ClockConfig+0x1ac>)
 800189a:	5cd3      	ldrb	r3, [r2, r3]
 800189c:	000a      	movs	r2, r1
 800189e:	40da      	lsrs	r2, r3
 80018a0:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <HAL_RCC_ClockConfig+0x1b0>)
 80018a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f7ff f831 	bl	800090c <HAL_InitTick>
  
  return HAL_OK;
 80018aa:	2300      	movs	r3, #0
}
 80018ac:	0018      	movs	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	b004      	add	sp, #16
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40022000 	.word	0x40022000
 80018b8:	40021000 	.word	0x40021000
 80018bc:	00001388 	.word	0x00001388
 80018c0:	fffff8ff 	.word	0xfffff8ff
 80018c4:	08003b9c 	.word	0x08003b9c
 80018c8:	20000000 	.word	0x20000000

080018cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018cc:	b590      	push	{r4, r7, lr}
 80018ce:	b08f      	sub	sp, #60	; 0x3c
 80018d0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80018d2:	2314      	movs	r3, #20
 80018d4:	18fb      	adds	r3, r7, r3
 80018d6:	4a38      	ldr	r2, [pc, #224]	; (80019b8 <HAL_RCC_GetSysClockFreq+0xec>)
 80018d8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80018da:	c313      	stmia	r3!, {r0, r1, r4}
 80018dc:	6812      	ldr	r2, [r2, #0]
 80018de:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80018e0:	1d3b      	adds	r3, r7, #4
 80018e2:	4a36      	ldr	r2, [pc, #216]	; (80019bc <HAL_RCC_GetSysClockFreq+0xf0>)
 80018e4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80018e6:	c313      	stmia	r3!, {r0, r1, r4}
 80018e8:	6812      	ldr	r2, [r2, #0]
 80018ea:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018ec:	2300      	movs	r3, #0
 80018ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018f0:	2300      	movs	r3, #0
 80018f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80018f4:	2300      	movs	r3, #0
 80018f6:	637b      	str	r3, [r7, #52]	; 0x34
 80018f8:	2300      	movs	r3, #0
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80018fc:	2300      	movs	r3, #0
 80018fe:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001900:	4b2f      	ldr	r3, [pc, #188]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001908:	220c      	movs	r2, #12
 800190a:	4013      	ands	r3, r2
 800190c:	2b0c      	cmp	r3, #12
 800190e:	d047      	beq.n	80019a0 <HAL_RCC_GetSysClockFreq+0xd4>
 8001910:	d849      	bhi.n	80019a6 <HAL_RCC_GetSysClockFreq+0xda>
 8001912:	2b04      	cmp	r3, #4
 8001914:	d002      	beq.n	800191c <HAL_RCC_GetSysClockFreq+0x50>
 8001916:	2b08      	cmp	r3, #8
 8001918:	d003      	beq.n	8001922 <HAL_RCC_GetSysClockFreq+0x56>
 800191a:	e044      	b.n	80019a6 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800191c:	4b29      	ldr	r3, [pc, #164]	; (80019c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800191e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001920:	e044      	b.n	80019ac <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001924:	0c9b      	lsrs	r3, r3, #18
 8001926:	220f      	movs	r2, #15
 8001928:	4013      	ands	r3, r2
 800192a:	2214      	movs	r2, #20
 800192c:	18ba      	adds	r2, r7, r2
 800192e:	5cd3      	ldrb	r3, [r2, r3]
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001932:	4b23      	ldr	r3, [pc, #140]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001936:	220f      	movs	r2, #15
 8001938:	4013      	ands	r3, r2
 800193a:	1d3a      	adds	r2, r7, #4
 800193c:	5cd3      	ldrb	r3, [r2, r3]
 800193e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001940:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001942:	23c0      	movs	r3, #192	; 0xc0
 8001944:	025b      	lsls	r3, r3, #9
 8001946:	401a      	ands	r2, r3
 8001948:	2380      	movs	r3, #128	; 0x80
 800194a:	025b      	lsls	r3, r3, #9
 800194c:	429a      	cmp	r2, r3
 800194e:	d109      	bne.n	8001964 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001950:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001952:	481c      	ldr	r0, [pc, #112]	; (80019c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001954:	f7fe fbd8 	bl	8000108 <__udivsi3>
 8001958:	0003      	movs	r3, r0
 800195a:	001a      	movs	r2, r3
 800195c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195e:	4353      	muls	r3, r2
 8001960:	637b      	str	r3, [r7, #52]	; 0x34
 8001962:	e01a      	b.n	800199a <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001964:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001966:	23c0      	movs	r3, #192	; 0xc0
 8001968:	025b      	lsls	r3, r3, #9
 800196a:	401a      	ands	r2, r3
 800196c:	23c0      	movs	r3, #192	; 0xc0
 800196e:	025b      	lsls	r3, r3, #9
 8001970:	429a      	cmp	r2, r3
 8001972:	d109      	bne.n	8001988 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001974:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001976:	4814      	ldr	r0, [pc, #80]	; (80019c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001978:	f7fe fbc6 	bl	8000108 <__udivsi3>
 800197c:	0003      	movs	r3, r0
 800197e:	001a      	movs	r2, r3
 8001980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001982:	4353      	muls	r3, r2
 8001984:	637b      	str	r3, [r7, #52]	; 0x34
 8001986:	e008      	b.n	800199a <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001988:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800198a:	480e      	ldr	r0, [pc, #56]	; (80019c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800198c:	f7fe fbbc 	bl	8000108 <__udivsi3>
 8001990:	0003      	movs	r3, r0
 8001992:	001a      	movs	r2, r3
 8001994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001996:	4353      	muls	r3, r2
 8001998:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800199a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800199c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800199e:	e005      	b.n	80019ac <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80019a0:	4b09      	ldr	r3, [pc, #36]	; (80019c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80019a2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019a4:	e002      	b.n	80019ac <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019a6:	4b07      	ldr	r3, [pc, #28]	; (80019c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019a8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019aa:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80019ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80019ae:	0018      	movs	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	b00f      	add	sp, #60	; 0x3c
 80019b4:	bd90      	pop	{r4, r7, pc}
 80019b6:	46c0      	nop			; (mov r8, r8)
 80019b8:	08003b7c 	.word	0x08003b7c
 80019bc:	08003b8c 	.word	0x08003b8c
 80019c0:	40021000 	.word	0x40021000
 80019c4:	007a1200 	.word	0x007a1200
 80019c8:	02dc6c00 	.word	0x02dc6c00

080019cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019d0:	4b02      	ldr	r3, [pc, #8]	; (80019dc <HAL_RCC_GetHCLKFreq+0x10>)
 80019d2:	681b      	ldr	r3, [r3, #0]
}
 80019d4:	0018      	movs	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	46c0      	nop			; (mov r8, r8)
 80019dc:	20000000 	.word	0x20000000

080019e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80019e4:	f7ff fff2 	bl	80019cc <HAL_RCC_GetHCLKFreq>
 80019e8:	0001      	movs	r1, r0
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	0a1b      	lsrs	r3, r3, #8
 80019f0:	2207      	movs	r2, #7
 80019f2:	4013      	ands	r3, r2
 80019f4:	4a04      	ldr	r2, [pc, #16]	; (8001a08 <HAL_RCC_GetPCLK1Freq+0x28>)
 80019f6:	5cd3      	ldrb	r3, [r2, r3]
 80019f8:	40d9      	lsrs	r1, r3
 80019fa:	000b      	movs	r3, r1
}    
 80019fc:	0018      	movs	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	40021000 	.word	0x40021000
 8001a08:	08003bac 	.word	0x08003bac

08001a0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	223d      	movs	r2, #61	; 0x3d
 8001a18:	5c9b      	ldrb	r3, [r3, r2]
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d001      	beq.n	8001a24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e03b      	b.n	8001a9c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	223d      	movs	r2, #61	; 0x3d
 8001a28:	2102      	movs	r1, #2
 8001a2a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	68da      	ldr	r2, [r3, #12]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2101      	movs	r1, #1
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a18      	ldr	r2, [pc, #96]	; (8001aa4 <HAL_TIM_Base_Start_IT+0x98>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d00f      	beq.n	8001a66 <HAL_TIM_Base_Start_IT+0x5a>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	2380      	movs	r3, #128	; 0x80
 8001a4c:	05db      	lsls	r3, r3, #23
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d009      	beq.n	8001a66 <HAL_TIM_Base_Start_IT+0x5a>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a14      	ldr	r2, [pc, #80]	; (8001aa8 <HAL_TIM_Base_Start_IT+0x9c>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d004      	beq.n	8001a66 <HAL_TIM_Base_Start_IT+0x5a>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a12      	ldr	r2, [pc, #72]	; (8001aac <HAL_TIM_Base_Start_IT+0xa0>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d111      	bne.n	8001a8a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	2207      	movs	r2, #7
 8001a6e:	4013      	ands	r3, r2
 8001a70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	2b06      	cmp	r3, #6
 8001a76:	d010      	beq.n	8001a9a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2101      	movs	r1, #1
 8001a84:	430a      	orrs	r2, r1
 8001a86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a88:	e007      	b.n	8001a9a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2101      	movs	r1, #1
 8001a96:	430a      	orrs	r2, r1
 8001a98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	b004      	add	sp, #16
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40012c00 	.word	0x40012c00
 8001aa8:	40000400 	.word	0x40000400
 8001aac:	40014000 	.word	0x40014000

08001ab0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e042      	b.n	8001b48 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	223d      	movs	r2, #61	; 0x3d
 8001ac6:	5c9b      	ldrb	r3, [r3, r2]
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d107      	bne.n	8001ade <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	223c      	movs	r2, #60	; 0x3c
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	0018      	movs	r0, r3
 8001ada:	f7fe fde7 	bl	80006ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	223d      	movs	r2, #61	; 0x3d
 8001ae2:	2102      	movs	r1, #2
 8001ae4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	3304      	adds	r3, #4
 8001aee:	0019      	movs	r1, r3
 8001af0:	0010      	movs	r0, r2
 8001af2:	f000 fae1 	bl	80020b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2246      	movs	r2, #70	; 0x46
 8001afa:	2101      	movs	r1, #1
 8001afc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	223e      	movs	r2, #62	; 0x3e
 8001b02:	2101      	movs	r1, #1
 8001b04:	5499      	strb	r1, [r3, r2]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	223f      	movs	r2, #63	; 0x3f
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	5499      	strb	r1, [r3, r2]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2240      	movs	r2, #64	; 0x40
 8001b12:	2101      	movs	r1, #1
 8001b14:	5499      	strb	r1, [r3, r2]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2241      	movs	r2, #65	; 0x41
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2242      	movs	r2, #66	; 0x42
 8001b22:	2101      	movs	r1, #1
 8001b24:	5499      	strb	r1, [r3, r2]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2243      	movs	r2, #67	; 0x43
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	5499      	strb	r1, [r3, r2]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2244      	movs	r2, #68	; 0x44
 8001b32:	2101      	movs	r1, #1
 8001b34:	5499      	strb	r1, [r3, r2]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2245      	movs	r2, #69	; 0x45
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	223d      	movs	r2, #61	; 0x3d
 8001b42:	2101      	movs	r1, #1
 8001b44:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	0018      	movs	r0, r3
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	b002      	add	sp, #8
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d108      	bne.n	8001b72 <HAL_TIM_PWM_Start+0x22>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	223e      	movs	r2, #62	; 0x3e
 8001b64:	5c9b      	ldrb	r3, [r3, r2]
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	3b01      	subs	r3, #1
 8001b6a:	1e5a      	subs	r2, r3, #1
 8001b6c:	4193      	sbcs	r3, r2
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	e01f      	b.n	8001bb2 <HAL_TIM_PWM_Start+0x62>
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	2b04      	cmp	r3, #4
 8001b76:	d108      	bne.n	8001b8a <HAL_TIM_PWM_Start+0x3a>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	223f      	movs	r2, #63	; 0x3f
 8001b7c:	5c9b      	ldrb	r3, [r3, r2]
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	3b01      	subs	r3, #1
 8001b82:	1e5a      	subs	r2, r3, #1
 8001b84:	4193      	sbcs	r3, r2
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	e013      	b.n	8001bb2 <HAL_TIM_PWM_Start+0x62>
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	2b08      	cmp	r3, #8
 8001b8e:	d108      	bne.n	8001ba2 <HAL_TIM_PWM_Start+0x52>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2240      	movs	r2, #64	; 0x40
 8001b94:	5c9b      	ldrb	r3, [r3, r2]
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	1e5a      	subs	r2, r3, #1
 8001b9c:	4193      	sbcs	r3, r2
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	e007      	b.n	8001bb2 <HAL_TIM_PWM_Start+0x62>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2241      	movs	r2, #65	; 0x41
 8001ba6:	5c9b      	ldrb	r3, [r3, r2]
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	3b01      	subs	r3, #1
 8001bac:	1e5a      	subs	r2, r3, #1
 8001bae:	4193      	sbcs	r3, r2
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e074      	b.n	8001ca4 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d104      	bne.n	8001bca <HAL_TIM_PWM_Start+0x7a>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	223e      	movs	r2, #62	; 0x3e
 8001bc4:	2102      	movs	r1, #2
 8001bc6:	5499      	strb	r1, [r3, r2]
 8001bc8:	e013      	b.n	8001bf2 <HAL_TIM_PWM_Start+0xa2>
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	2b04      	cmp	r3, #4
 8001bce:	d104      	bne.n	8001bda <HAL_TIM_PWM_Start+0x8a>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	223f      	movs	r2, #63	; 0x3f
 8001bd4:	2102      	movs	r1, #2
 8001bd6:	5499      	strb	r1, [r3, r2]
 8001bd8:	e00b      	b.n	8001bf2 <HAL_TIM_PWM_Start+0xa2>
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	2b08      	cmp	r3, #8
 8001bde:	d104      	bne.n	8001bea <HAL_TIM_PWM_Start+0x9a>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2240      	movs	r2, #64	; 0x40
 8001be4:	2102      	movs	r1, #2
 8001be6:	5499      	strb	r1, [r3, r2]
 8001be8:	e003      	b.n	8001bf2 <HAL_TIM_PWM_Start+0xa2>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2241      	movs	r2, #65	; 0x41
 8001bee:	2102      	movs	r1, #2
 8001bf0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	6839      	ldr	r1, [r7, #0]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	f000 fcd8 	bl	80025b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a29      	ldr	r2, [pc, #164]	; (8001cac <HAL_TIM_PWM_Start+0x15c>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d00e      	beq.n	8001c28 <HAL_TIM_PWM_Start+0xd8>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a28      	ldr	r2, [pc, #160]	; (8001cb0 <HAL_TIM_PWM_Start+0x160>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d009      	beq.n	8001c28 <HAL_TIM_PWM_Start+0xd8>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a26      	ldr	r2, [pc, #152]	; (8001cb4 <HAL_TIM_PWM_Start+0x164>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d004      	beq.n	8001c28 <HAL_TIM_PWM_Start+0xd8>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a25      	ldr	r2, [pc, #148]	; (8001cb8 <HAL_TIM_PWM_Start+0x168>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d101      	bne.n	8001c2c <HAL_TIM_PWM_Start+0xdc>
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e000      	b.n	8001c2e <HAL_TIM_PWM_Start+0xde>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d008      	beq.n	8001c44 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2180      	movs	r1, #128	; 0x80
 8001c3e:	0209      	lsls	r1, r1, #8
 8001c40:	430a      	orrs	r2, r1
 8001c42:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a18      	ldr	r2, [pc, #96]	; (8001cac <HAL_TIM_PWM_Start+0x15c>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d00f      	beq.n	8001c6e <HAL_TIM_PWM_Start+0x11e>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	2380      	movs	r3, #128	; 0x80
 8001c54:	05db      	lsls	r3, r3, #23
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d009      	beq.n	8001c6e <HAL_TIM_PWM_Start+0x11e>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a17      	ldr	r2, [pc, #92]	; (8001cbc <HAL_TIM_PWM_Start+0x16c>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d004      	beq.n	8001c6e <HAL_TIM_PWM_Start+0x11e>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a11      	ldr	r2, [pc, #68]	; (8001cb0 <HAL_TIM_PWM_Start+0x160>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d111      	bne.n	8001c92 <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	2207      	movs	r2, #7
 8001c76:	4013      	ands	r3, r2
 8001c78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2b06      	cmp	r3, #6
 8001c7e:	d010      	beq.n	8001ca2 <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c90:	e007      	b.n	8001ca2 <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2101      	movs	r1, #1
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	b004      	add	sp, #16
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40012c00 	.word	0x40012c00
 8001cb0:	40014000 	.word	0x40014000
 8001cb4:	40014400 	.word	0x40014400
 8001cb8:	40014800 	.word	0x40014800
 8001cbc:	40000400 	.word	0x40000400

08001cc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	2202      	movs	r2, #2
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d124      	bne.n	8001d20 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	2202      	movs	r2, #2
 8001cde:	4013      	ands	r3, r2
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d11d      	bne.n	8001d20 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2203      	movs	r2, #3
 8001cea:	4252      	negs	r2, r2
 8001cec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	2203      	movs	r2, #3
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	d004      	beq.n	8001d0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	0018      	movs	r0, r3
 8001d04:	f000 f9c0 	bl	8002088 <HAL_TIM_IC_CaptureCallback>
 8001d08:	e007      	b.n	8001d1a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	f000 f9b3 	bl	8002078 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	0018      	movs	r0, r3
 8001d16:	f000 f9bf 	bl	8002098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	2204      	movs	r2, #4
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b04      	cmp	r3, #4
 8001d2c:	d125      	bne.n	8001d7a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	2204      	movs	r2, #4
 8001d36:	4013      	ands	r3, r2
 8001d38:	2b04      	cmp	r3, #4
 8001d3a:	d11e      	bne.n	8001d7a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2205      	movs	r2, #5
 8001d42:	4252      	negs	r2, r2
 8001d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2202      	movs	r2, #2
 8001d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	699a      	ldr	r2, [r3, #24]
 8001d52:	23c0      	movs	r3, #192	; 0xc0
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4013      	ands	r3, r2
 8001d58:	d004      	beq.n	8001d64 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	f000 f993 	bl	8002088 <HAL_TIM_IC_CaptureCallback>
 8001d62:	e007      	b.n	8001d74 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	0018      	movs	r0, r3
 8001d68:	f000 f986 	bl	8002078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	0018      	movs	r0, r3
 8001d70:	f000 f992 	bl	8002098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	2208      	movs	r2, #8
 8001d82:	4013      	ands	r3, r2
 8001d84:	2b08      	cmp	r3, #8
 8001d86:	d124      	bne.n	8001dd2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2208      	movs	r2, #8
 8001d90:	4013      	ands	r3, r2
 8001d92:	2b08      	cmp	r3, #8
 8001d94:	d11d      	bne.n	8001dd2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2209      	movs	r2, #9
 8001d9c:	4252      	negs	r2, r2
 8001d9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2204      	movs	r2, #4
 8001da4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	2203      	movs	r2, #3
 8001dae:	4013      	ands	r3, r2
 8001db0:	d004      	beq.n	8001dbc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	0018      	movs	r0, r3
 8001db6:	f000 f967 	bl	8002088 <HAL_TIM_IC_CaptureCallback>
 8001dba:	e007      	b.n	8001dcc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	f000 f95a 	bl	8002078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	f000 f966 	bl	8002098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	2210      	movs	r2, #16
 8001dda:	4013      	ands	r3, r2
 8001ddc:	2b10      	cmp	r3, #16
 8001dde:	d125      	bne.n	8001e2c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	2210      	movs	r2, #16
 8001de8:	4013      	ands	r3, r2
 8001dea:	2b10      	cmp	r3, #16
 8001dec:	d11e      	bne.n	8001e2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2211      	movs	r2, #17
 8001df4:	4252      	negs	r2, r2
 8001df6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2208      	movs	r2, #8
 8001dfc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	69da      	ldr	r2, [r3, #28]
 8001e04:	23c0      	movs	r3, #192	; 0xc0
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	4013      	ands	r3, r2
 8001e0a:	d004      	beq.n	8001e16 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	0018      	movs	r0, r3
 8001e10:	f000 f93a 	bl	8002088 <HAL_TIM_IC_CaptureCallback>
 8001e14:	e007      	b.n	8001e26 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	0018      	movs	r0, r3
 8001e1a:	f000 f92d 	bl	8002078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	0018      	movs	r0, r3
 8001e22:	f000 f939 	bl	8002098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	2201      	movs	r2, #1
 8001e34:	4013      	ands	r3, r2
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d10f      	bne.n	8001e5a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	2201      	movs	r2, #1
 8001e42:	4013      	ands	r3, r2
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d108      	bne.n	8001e5a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2202      	movs	r2, #2
 8001e4e:	4252      	negs	r2, r2
 8001e50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	0018      	movs	r0, r3
 8001e56:	f7fe fa35 	bl	80002c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	2280      	movs	r2, #128	; 0x80
 8001e62:	4013      	ands	r3, r2
 8001e64:	2b80      	cmp	r3, #128	; 0x80
 8001e66:	d10f      	bne.n	8001e88 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	2280      	movs	r2, #128	; 0x80
 8001e70:	4013      	ands	r3, r2
 8001e72:	2b80      	cmp	r3, #128	; 0x80
 8001e74:	d108      	bne.n	8001e88 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2281      	movs	r2, #129	; 0x81
 8001e7c:	4252      	negs	r2, r2
 8001e7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	0018      	movs	r0, r3
 8001e84:	f000 fc7c 	bl	8002780 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	2240      	movs	r2, #64	; 0x40
 8001e90:	4013      	ands	r3, r2
 8001e92:	2b40      	cmp	r3, #64	; 0x40
 8001e94:	d10f      	bne.n	8001eb6 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	2240      	movs	r2, #64	; 0x40
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b40      	cmp	r3, #64	; 0x40
 8001ea2:	d108      	bne.n	8001eb6 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2241      	movs	r2, #65	; 0x41
 8001eaa:	4252      	negs	r2, r2
 8001eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f000 f8f9 	bl	80020a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	2b20      	cmp	r3, #32
 8001ec2:	d10f      	bne.n	8001ee4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	2220      	movs	r2, #32
 8001ecc:	4013      	ands	r3, r2
 8001ece:	2b20      	cmp	r3, #32
 8001ed0:	d108      	bne.n	8001ee4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2221      	movs	r2, #33	; 0x21
 8001ed8:	4252      	negs	r2, r2
 8001eda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	0018      	movs	r0, r3
 8001ee0:	f000 fc46 	bl	8002770 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ee4:	46c0      	nop			; (mov r8, r8)
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	b002      	add	sp, #8
 8001eea:	bd80      	pop	{r7, pc}

08001eec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ef8:	2317      	movs	r3, #23
 8001efa:	18fb      	adds	r3, r7, r3
 8001efc:	2200      	movs	r2, #0
 8001efe:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	223c      	movs	r2, #60	; 0x3c
 8001f04:	5c9b      	ldrb	r3, [r3, r2]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d101      	bne.n	8001f0e <HAL_TIM_PWM_ConfigChannel+0x22>
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	e0ad      	b.n	800206a <HAL_TIM_PWM_ConfigChannel+0x17e>
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	223c      	movs	r2, #60	; 0x3c
 8001f12:	2101      	movs	r1, #1
 8001f14:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b0c      	cmp	r3, #12
 8001f1a:	d100      	bne.n	8001f1e <HAL_TIM_PWM_ConfigChannel+0x32>
 8001f1c:	e076      	b.n	800200c <HAL_TIM_PWM_ConfigChannel+0x120>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b0c      	cmp	r3, #12
 8001f22:	d900      	bls.n	8001f26 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8001f24:	e095      	b.n	8002052 <HAL_TIM_PWM_ConfigChannel+0x166>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d04e      	beq.n	8001fca <HAL_TIM_PWM_ConfigChannel+0xde>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b08      	cmp	r3, #8
 8001f30:	d900      	bls.n	8001f34 <HAL_TIM_PWM_ConfigChannel+0x48>
 8001f32:	e08e      	b.n	8002052 <HAL_TIM_PWM_ConfigChannel+0x166>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <HAL_TIM_PWM_ConfigChannel+0x56>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2b04      	cmp	r3, #4
 8001f3e:	d021      	beq.n	8001f84 <HAL_TIM_PWM_ConfigChannel+0x98>
 8001f40:	e087      	b.n	8002052 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68ba      	ldr	r2, [r7, #8]
 8001f48:	0011      	movs	r1, r2
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	f000 f934 	bl	80021b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	699a      	ldr	r2, [r3, #24]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2108      	movs	r1, #8
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	699a      	ldr	r2, [r3, #24]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2104      	movs	r1, #4
 8001f6c:	438a      	bics	r2, r1
 8001f6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6999      	ldr	r1, [r3, #24]
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	691a      	ldr	r2, [r3, #16]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	619a      	str	r2, [r3, #24]
      break;
 8001f82:	e06b      	b.n	800205c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	68ba      	ldr	r2, [r7, #8]
 8001f8a:	0011      	movs	r1, r2
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	f000 f99b 	bl	80022c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	699a      	ldr	r2, [r3, #24]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2180      	movs	r1, #128	; 0x80
 8001f9e:	0109      	lsls	r1, r1, #4
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	699a      	ldr	r2, [r3, #24]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4931      	ldr	r1, [pc, #196]	; (8002074 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8001fb0:	400a      	ands	r2, r1
 8001fb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6999      	ldr	r1, [r3, #24]
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	021a      	lsls	r2, r3, #8
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	619a      	str	r2, [r3, #24]
      break;
 8001fc8:	e048      	b.n	800205c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	0011      	movs	r1, r2
 8001fd2:	0018      	movs	r0, r3
 8001fd4:	f000 f9fc 	bl	80023d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	69da      	ldr	r2, [r3, #28]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2108      	movs	r1, #8
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	69da      	ldr	r2, [r3, #28]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2104      	movs	r1, #4
 8001ff4:	438a      	bics	r2, r1
 8001ff6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	69d9      	ldr	r1, [r3, #28]
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	691a      	ldr	r2, [r3, #16]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	430a      	orrs	r2, r1
 8002008:	61da      	str	r2, [r3, #28]
      break;
 800200a:	e027      	b.n	800205c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	68ba      	ldr	r2, [r7, #8]
 8002012:	0011      	movs	r1, r2
 8002014:	0018      	movs	r0, r3
 8002016:	f000 fa61 	bl	80024dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	69da      	ldr	r2, [r3, #28]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2180      	movs	r1, #128	; 0x80
 8002026:	0109      	lsls	r1, r1, #4
 8002028:	430a      	orrs	r2, r1
 800202a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	69da      	ldr	r2, [r3, #28]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	490f      	ldr	r1, [pc, #60]	; (8002074 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002038:	400a      	ands	r2, r1
 800203a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	69d9      	ldr	r1, [r3, #28]
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	021a      	lsls	r2, r3, #8
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	61da      	str	r2, [r3, #28]
      break;
 8002050:	e004      	b.n	800205c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002052:	2317      	movs	r3, #23
 8002054:	18fb      	adds	r3, r7, r3
 8002056:	2201      	movs	r2, #1
 8002058:	701a      	strb	r2, [r3, #0]
      break;
 800205a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	223c      	movs	r2, #60	; 0x3c
 8002060:	2100      	movs	r1, #0
 8002062:	5499      	strb	r1, [r3, r2]

  return status;
 8002064:	2317      	movs	r3, #23
 8002066:	18fb      	adds	r3, r7, r3
 8002068:	781b      	ldrb	r3, [r3, #0]
}
 800206a:	0018      	movs	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	b006      	add	sp, #24
 8002070:	bd80      	pop	{r7, pc}
 8002072:	46c0      	nop			; (mov r8, r8)
 8002074:	fffffbff 	.word	0xfffffbff

08002078 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002080:	46c0      	nop			; (mov r8, r8)
 8002082:	46bd      	mov	sp, r7
 8002084:	b002      	add	sp, #8
 8002086:	bd80      	pop	{r7, pc}

08002088 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002090:	46c0      	nop			; (mov r8, r8)
 8002092:	46bd      	mov	sp, r7
 8002094:	b002      	add	sp, #8
 8002096:	bd80      	pop	{r7, pc}

08002098 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020a0:	46c0      	nop			; (mov r8, r8)
 80020a2:	46bd      	mov	sp, r7
 80020a4:	b002      	add	sp, #8
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020b0:	46c0      	nop			; (mov r8, r8)
 80020b2:	46bd      	mov	sp, r7
 80020b4:	b002      	add	sp, #8
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a34      	ldr	r2, [pc, #208]	; (800219c <TIM_Base_SetConfig+0xe4>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d008      	beq.n	80020e2 <TIM_Base_SetConfig+0x2a>
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	2380      	movs	r3, #128	; 0x80
 80020d4:	05db      	lsls	r3, r3, #23
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d003      	beq.n	80020e2 <TIM_Base_SetConfig+0x2a>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a30      	ldr	r2, [pc, #192]	; (80021a0 <TIM_Base_SetConfig+0xe8>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d108      	bne.n	80020f4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2270      	movs	r2, #112	; 0x70
 80020e6:	4393      	bics	r3, r2
 80020e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a29      	ldr	r2, [pc, #164]	; (800219c <TIM_Base_SetConfig+0xe4>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d018      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	2380      	movs	r3, #128	; 0x80
 8002100:	05db      	lsls	r3, r3, #23
 8002102:	429a      	cmp	r2, r3
 8002104:	d013      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a25      	ldr	r2, [pc, #148]	; (80021a0 <TIM_Base_SetConfig+0xe8>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d00f      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a24      	ldr	r2, [pc, #144]	; (80021a4 <TIM_Base_SetConfig+0xec>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d00b      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a23      	ldr	r2, [pc, #140]	; (80021a8 <TIM_Base_SetConfig+0xf0>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d007      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a22      	ldr	r2, [pc, #136]	; (80021ac <TIM_Base_SetConfig+0xf4>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d003      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a21      	ldr	r2, [pc, #132]	; (80021b0 <TIM_Base_SetConfig+0xf8>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d108      	bne.n	8002140 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	4a20      	ldr	r2, [pc, #128]	; (80021b4 <TIM_Base_SetConfig+0xfc>)
 8002132:	4013      	ands	r3, r2
 8002134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	4313      	orrs	r3, r2
 800213e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2280      	movs	r2, #128	; 0x80
 8002144:	4393      	bics	r3, r2
 8002146:	001a      	movs	r2, r3
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	4313      	orrs	r3, r2
 800214e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	689a      	ldr	r2, [r3, #8]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a0c      	ldr	r2, [pc, #48]	; (800219c <TIM_Base_SetConfig+0xe4>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d00b      	beq.n	8002186 <TIM_Base_SetConfig+0xce>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a0d      	ldr	r2, [pc, #52]	; (80021a8 <TIM_Base_SetConfig+0xf0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d007      	beq.n	8002186 <TIM_Base_SetConfig+0xce>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a0c      	ldr	r2, [pc, #48]	; (80021ac <TIM_Base_SetConfig+0xf4>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d003      	beq.n	8002186 <TIM_Base_SetConfig+0xce>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a0b      	ldr	r2, [pc, #44]	; (80021b0 <TIM_Base_SetConfig+0xf8>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d103      	bne.n	800218e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	615a      	str	r2, [r3, #20]
}
 8002194:	46c0      	nop			; (mov r8, r8)
 8002196:	46bd      	mov	sp, r7
 8002198:	b004      	add	sp, #16
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40012c00 	.word	0x40012c00
 80021a0:	40000400 	.word	0x40000400
 80021a4:	40002000 	.word	0x40002000
 80021a8:	40014000 	.word	0x40014000
 80021ac:	40014400 	.word	0x40014400
 80021b0:	40014800 	.word	0x40014800
 80021b4:	fffffcff 	.word	0xfffffcff

080021b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a1b      	ldr	r3, [r3, #32]
 80021c6:	2201      	movs	r2, #1
 80021c8:	4393      	bics	r3, r2
 80021ca:	001a      	movs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a1b      	ldr	r3, [r3, #32]
 80021d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2270      	movs	r2, #112	; 0x70
 80021e6:	4393      	bics	r3, r2
 80021e8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2203      	movs	r2, #3
 80021ee:	4393      	bics	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	2202      	movs	r2, #2
 8002200:	4393      	bics	r3, r2
 8002202:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	4313      	orrs	r3, r2
 800220c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a27      	ldr	r2, [pc, #156]	; (80022b0 <TIM_OC1_SetConfig+0xf8>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d00b      	beq.n	800222e <TIM_OC1_SetConfig+0x76>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a26      	ldr	r2, [pc, #152]	; (80022b4 <TIM_OC1_SetConfig+0xfc>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d007      	beq.n	800222e <TIM_OC1_SetConfig+0x76>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a25      	ldr	r2, [pc, #148]	; (80022b8 <TIM_OC1_SetConfig+0x100>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d003      	beq.n	800222e <TIM_OC1_SetConfig+0x76>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a24      	ldr	r2, [pc, #144]	; (80022bc <TIM_OC1_SetConfig+0x104>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d10c      	bne.n	8002248 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	2208      	movs	r2, #8
 8002232:	4393      	bics	r3, r2
 8002234:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	4313      	orrs	r3, r2
 800223e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	2204      	movs	r2, #4
 8002244:	4393      	bics	r3, r2
 8002246:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a19      	ldr	r2, [pc, #100]	; (80022b0 <TIM_OC1_SetConfig+0xf8>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d00b      	beq.n	8002268 <TIM_OC1_SetConfig+0xb0>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	4a18      	ldr	r2, [pc, #96]	; (80022b4 <TIM_OC1_SetConfig+0xfc>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d007      	beq.n	8002268 <TIM_OC1_SetConfig+0xb0>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4a17      	ldr	r2, [pc, #92]	; (80022b8 <TIM_OC1_SetConfig+0x100>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d003      	beq.n	8002268 <TIM_OC1_SetConfig+0xb0>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	4a16      	ldr	r2, [pc, #88]	; (80022bc <TIM_OC1_SetConfig+0x104>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d111      	bne.n	800228c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4a15      	ldr	r2, [pc, #84]	; (80022c0 <TIM_OC1_SetConfig+0x108>)
 800226c:	4013      	ands	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	4a14      	ldr	r2, [pc, #80]	; (80022c4 <TIM_OC1_SetConfig+0x10c>)
 8002274:	4013      	ands	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	695b      	ldr	r3, [r3, #20]
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	4313      	orrs	r3, r2
 8002280:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	4313      	orrs	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685a      	ldr	r2, [r3, #4]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	621a      	str	r2, [r3, #32]
}
 80022a6:	46c0      	nop			; (mov r8, r8)
 80022a8:	46bd      	mov	sp, r7
 80022aa:	b006      	add	sp, #24
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	46c0      	nop			; (mov r8, r8)
 80022b0:	40012c00 	.word	0x40012c00
 80022b4:	40014000 	.word	0x40014000
 80022b8:	40014400 	.word	0x40014400
 80022bc:	40014800 	.word	0x40014800
 80022c0:	fffffeff 	.word	0xfffffeff
 80022c4:	fffffdff 	.word	0xfffffdff

080022c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a1b      	ldr	r3, [r3, #32]
 80022d6:	2210      	movs	r2, #16
 80022d8:	4393      	bics	r3, r2
 80022da:	001a      	movs	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	4a2e      	ldr	r2, [pc, #184]	; (80023b0 <TIM_OC2_SetConfig+0xe8>)
 80022f6:	4013      	ands	r3, r2
 80022f8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	4a2d      	ldr	r2, [pc, #180]	; (80023b4 <TIM_OC2_SetConfig+0xec>)
 80022fe:	4013      	ands	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	021b      	lsls	r3, r3, #8
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	4313      	orrs	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	2220      	movs	r2, #32
 8002312:	4393      	bics	r3, r2
 8002314:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	011b      	lsls	r3, r3, #4
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	4313      	orrs	r3, r2
 8002320:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a24      	ldr	r2, [pc, #144]	; (80023b8 <TIM_OC2_SetConfig+0xf0>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d10d      	bne.n	8002346 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	2280      	movs	r2, #128	; 0x80
 800232e:	4393      	bics	r3, r2
 8002330:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	011b      	lsls	r3, r3, #4
 8002338:	697a      	ldr	r2, [r7, #20]
 800233a:	4313      	orrs	r3, r2
 800233c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	2240      	movs	r2, #64	; 0x40
 8002342:	4393      	bics	r3, r2
 8002344:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a1b      	ldr	r2, [pc, #108]	; (80023b8 <TIM_OC2_SetConfig+0xf0>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d00b      	beq.n	8002366 <TIM_OC2_SetConfig+0x9e>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a1a      	ldr	r2, [pc, #104]	; (80023bc <TIM_OC2_SetConfig+0xf4>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d007      	beq.n	8002366 <TIM_OC2_SetConfig+0x9e>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a19      	ldr	r2, [pc, #100]	; (80023c0 <TIM_OC2_SetConfig+0xf8>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d003      	beq.n	8002366 <TIM_OC2_SetConfig+0x9e>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a18      	ldr	r2, [pc, #96]	; (80023c4 <TIM_OC2_SetConfig+0xfc>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d113      	bne.n	800238e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	4a17      	ldr	r2, [pc, #92]	; (80023c8 <TIM_OC2_SetConfig+0x100>)
 800236a:	4013      	ands	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	4a16      	ldr	r2, [pc, #88]	; (80023cc <TIM_OC2_SetConfig+0x104>)
 8002372:	4013      	ands	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	4313      	orrs	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	699b      	ldr	r3, [r3, #24]
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	4313      	orrs	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	68fa      	ldr	r2, [r7, #12]
 8002398:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685a      	ldr	r2, [r3, #4]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	621a      	str	r2, [r3, #32]
}
 80023a8:	46c0      	nop			; (mov r8, r8)
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b006      	add	sp, #24
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	ffff8fff 	.word	0xffff8fff
 80023b4:	fffffcff 	.word	0xfffffcff
 80023b8:	40012c00 	.word	0x40012c00
 80023bc:	40014000 	.word	0x40014000
 80023c0:	40014400 	.word	0x40014400
 80023c4:	40014800 	.word	0x40014800
 80023c8:	fffffbff 	.word	0xfffffbff
 80023cc:	fffff7ff 	.word	0xfffff7ff

080023d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a1b      	ldr	r3, [r3, #32]
 80023de:	4a35      	ldr	r2, [pc, #212]	; (80024b4 <TIM_OC3_SetConfig+0xe4>)
 80023e0:	401a      	ands	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a1b      	ldr	r3, [r3, #32]
 80023ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2270      	movs	r2, #112	; 0x70
 80023fc:	4393      	bics	r3, r2
 80023fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2203      	movs	r2, #3
 8002404:	4393      	bics	r3, r2
 8002406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	4313      	orrs	r3, r2
 8002410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	4a28      	ldr	r2, [pc, #160]	; (80024b8 <TIM_OC3_SetConfig+0xe8>)
 8002416:	4013      	ands	r3, r2
 8002418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	021b      	lsls	r3, r3, #8
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	4313      	orrs	r3, r2
 8002424:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a24      	ldr	r2, [pc, #144]	; (80024bc <TIM_OC3_SetConfig+0xec>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d10d      	bne.n	800244a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	4a23      	ldr	r2, [pc, #140]	; (80024c0 <TIM_OC3_SetConfig+0xf0>)
 8002432:	4013      	ands	r3, r2
 8002434:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	021b      	lsls	r3, r3, #8
 800243c:	697a      	ldr	r2, [r7, #20]
 800243e:	4313      	orrs	r3, r2
 8002440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	4a1f      	ldr	r2, [pc, #124]	; (80024c4 <TIM_OC3_SetConfig+0xf4>)
 8002446:	4013      	ands	r3, r2
 8002448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a1b      	ldr	r2, [pc, #108]	; (80024bc <TIM_OC3_SetConfig+0xec>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d00b      	beq.n	800246a <TIM_OC3_SetConfig+0x9a>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a1c      	ldr	r2, [pc, #112]	; (80024c8 <TIM_OC3_SetConfig+0xf8>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d007      	beq.n	800246a <TIM_OC3_SetConfig+0x9a>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a1b      	ldr	r2, [pc, #108]	; (80024cc <TIM_OC3_SetConfig+0xfc>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d003      	beq.n	800246a <TIM_OC3_SetConfig+0x9a>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a1a      	ldr	r2, [pc, #104]	; (80024d0 <TIM_OC3_SetConfig+0x100>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d113      	bne.n	8002492 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	4a19      	ldr	r2, [pc, #100]	; (80024d4 <TIM_OC3_SetConfig+0x104>)
 800246e:	4013      	ands	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	4a18      	ldr	r2, [pc, #96]	; (80024d8 <TIM_OC3_SetConfig+0x108>)
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	4313      	orrs	r3, r2
 8002484:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	699b      	ldr	r3, [r3, #24]
 800248a:	011b      	lsls	r3, r3, #4
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	4313      	orrs	r3, r2
 8002490:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	621a      	str	r2, [r3, #32]
}
 80024ac:	46c0      	nop			; (mov r8, r8)
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b006      	add	sp, #24
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	fffffeff 	.word	0xfffffeff
 80024b8:	fffffdff 	.word	0xfffffdff
 80024bc:	40012c00 	.word	0x40012c00
 80024c0:	fffff7ff 	.word	0xfffff7ff
 80024c4:	fffffbff 	.word	0xfffffbff
 80024c8:	40014000 	.word	0x40014000
 80024cc:	40014400 	.word	0x40014400
 80024d0:	40014800 	.word	0x40014800
 80024d4:	ffffefff 	.word	0xffffefff
 80024d8:	ffffdfff 	.word	0xffffdfff

080024dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	4a28      	ldr	r2, [pc, #160]	; (800258c <TIM_OC4_SetConfig+0xb0>)
 80024ec:	401a      	ands	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a1b      	ldr	r3, [r3, #32]
 80024f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4a22      	ldr	r2, [pc, #136]	; (8002590 <TIM_OC4_SetConfig+0xb4>)
 8002508:	4013      	ands	r3, r2
 800250a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4a21      	ldr	r2, [pc, #132]	; (8002594 <TIM_OC4_SetConfig+0xb8>)
 8002510:	4013      	ands	r3, r2
 8002512:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	021b      	lsls	r3, r3, #8
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	4313      	orrs	r3, r2
 800251e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	4a1d      	ldr	r2, [pc, #116]	; (8002598 <TIM_OC4_SetConfig+0xbc>)
 8002524:	4013      	ands	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	031b      	lsls	r3, r3, #12
 800252e:	693a      	ldr	r2, [r7, #16]
 8002530:	4313      	orrs	r3, r2
 8002532:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4a19      	ldr	r2, [pc, #100]	; (800259c <TIM_OC4_SetConfig+0xc0>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d00b      	beq.n	8002554 <TIM_OC4_SetConfig+0x78>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a18      	ldr	r2, [pc, #96]	; (80025a0 <TIM_OC4_SetConfig+0xc4>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d007      	beq.n	8002554 <TIM_OC4_SetConfig+0x78>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a17      	ldr	r2, [pc, #92]	; (80025a4 <TIM_OC4_SetConfig+0xc8>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d003      	beq.n	8002554 <TIM_OC4_SetConfig+0x78>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a16      	ldr	r2, [pc, #88]	; (80025a8 <TIM_OC4_SetConfig+0xcc>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d109      	bne.n	8002568 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	4a15      	ldr	r2, [pc, #84]	; (80025ac <TIM_OC4_SetConfig+0xd0>)
 8002558:	4013      	ands	r3, r2
 800255a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	019b      	lsls	r3, r3, #6
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	4313      	orrs	r3, r2
 8002566:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	697a      	ldr	r2, [r7, #20]
 800256c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	621a      	str	r2, [r3, #32]
}
 8002582:	46c0      	nop			; (mov r8, r8)
 8002584:	46bd      	mov	sp, r7
 8002586:	b006      	add	sp, #24
 8002588:	bd80      	pop	{r7, pc}
 800258a:	46c0      	nop			; (mov r8, r8)
 800258c:	ffffefff 	.word	0xffffefff
 8002590:	ffff8fff 	.word	0xffff8fff
 8002594:	fffffcff 	.word	0xfffffcff
 8002598:	ffffdfff 	.word	0xffffdfff
 800259c:	40012c00 	.word	0x40012c00
 80025a0:	40014000 	.word	0x40014000
 80025a4:	40014400 	.word	0x40014400
 80025a8:	40014800 	.word	0x40014800
 80025ac:	ffffbfff 	.word	0xffffbfff

080025b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	221f      	movs	r2, #31
 80025c0:	4013      	ands	r3, r2
 80025c2:	2201      	movs	r2, #1
 80025c4:	409a      	lsls	r2, r3
 80025c6:	0013      	movs	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	43d2      	mvns	r2, r2
 80025d2:	401a      	ands	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6a1a      	ldr	r2, [r3, #32]
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	211f      	movs	r1, #31
 80025e0:	400b      	ands	r3, r1
 80025e2:	6879      	ldr	r1, [r7, #4]
 80025e4:	4099      	lsls	r1, r3
 80025e6:	000b      	movs	r3, r1
 80025e8:	431a      	orrs	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	621a      	str	r2, [r3, #32]
}
 80025ee:	46c0      	nop			; (mov r8, r8)
 80025f0:	46bd      	mov	sp, r7
 80025f2:	b006      	add	sp, #24
 80025f4:	bd80      	pop	{r7, pc}
	...

080025f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	223c      	movs	r2, #60	; 0x3c
 8002606:	5c9b      	ldrb	r3, [r3, r2]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d101      	bne.n	8002610 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800260c:	2302      	movs	r3, #2
 800260e:	e047      	b.n	80026a0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	223c      	movs	r2, #60	; 0x3c
 8002614:	2101      	movs	r1, #1
 8002616:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	223d      	movs	r2, #61	; 0x3d
 800261c:	2102      	movs	r1, #2
 800261e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2270      	movs	r2, #112	; 0x70
 8002634:	4393      	bics	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68fa      	ldr	r2, [r7, #12]
 800263e:	4313      	orrs	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a16      	ldr	r2, [pc, #88]	; (80026a8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d00f      	beq.n	8002674 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	2380      	movs	r3, #128	; 0x80
 800265a:	05db      	lsls	r3, r3, #23
 800265c:	429a      	cmp	r2, r3
 800265e:	d009      	beq.n	8002674 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a11      	ldr	r2, [pc, #68]	; (80026ac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d004      	beq.n	8002674 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a10      	ldr	r2, [pc, #64]	; (80026b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d10c      	bne.n	800268e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2280      	movs	r2, #128	; 0x80
 8002678:	4393      	bics	r3, r2
 800267a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	68ba      	ldr	r2, [r7, #8]
 8002682:	4313      	orrs	r3, r2
 8002684:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	223d      	movs	r2, #61	; 0x3d
 8002692:	2101      	movs	r1, #1
 8002694:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	223c      	movs	r2, #60	; 0x3c
 800269a:	2100      	movs	r1, #0
 800269c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	0018      	movs	r0, r3
 80026a2:	46bd      	mov	sp, r7
 80026a4:	b004      	add	sp, #16
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	40012c00 	.word	0x40012c00
 80026ac:	40000400 	.word	0x40000400
 80026b0:	40014000 	.word	0x40014000

080026b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	223c      	movs	r2, #60	; 0x3c
 80026c6:	5c9b      	ldrb	r3, [r3, r2]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d101      	bne.n	80026d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80026cc:	2302      	movs	r3, #2
 80026ce:	e03e      	b.n	800274e <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	223c      	movs	r2, #60	; 0x3c
 80026d4:	2101      	movs	r1, #1
 80026d6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	22ff      	movs	r2, #255	; 0xff
 80026dc:	4393      	bics	r3, r2
 80026de:	001a      	movs	r2, r3
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	4a1b      	ldr	r2, [pc, #108]	; (8002758 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80026ec:	401a      	ands	r2, r3
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	4a18      	ldr	r2, [pc, #96]	; (800275c <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80026fa:	401a      	ands	r2, r3
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	4313      	orrs	r3, r2
 8002702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4a16      	ldr	r2, [pc, #88]	; (8002760 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002708:	401a      	ands	r2, r3
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4313      	orrs	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4a13      	ldr	r2, [pc, #76]	; (8002764 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002716:	401a      	ands	r2, r3
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	691b      	ldr	r3, [r3, #16]
 800271c:	4313      	orrs	r3, r2
 800271e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4a11      	ldr	r2, [pc, #68]	; (8002768 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002724:	401a      	ands	r2, r3
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	4313      	orrs	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	4a0e      	ldr	r2, [pc, #56]	; (800276c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002732:	401a      	ands	r2, r3
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	4313      	orrs	r3, r2
 800273a:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	223c      	movs	r2, #60	; 0x3c
 8002748:	2100      	movs	r1, #0
 800274a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	0018      	movs	r0, r3
 8002750:	46bd      	mov	sp, r7
 8002752:	b004      	add	sp, #16
 8002754:	bd80      	pop	{r7, pc}
 8002756:	46c0      	nop			; (mov r8, r8)
 8002758:	fffffcff 	.word	0xfffffcff
 800275c:	fffffbff 	.word	0xfffffbff
 8002760:	fffff7ff 	.word	0xfffff7ff
 8002764:	ffffefff 	.word	0xffffefff
 8002768:	ffffdfff 	.word	0xffffdfff
 800276c:	ffffbfff 	.word	0xffffbfff

08002770 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002778:	46c0      	nop			; (mov r8, r8)
 800277a:	46bd      	mov	sp, r7
 800277c:	b002      	add	sp, #8
 800277e:	bd80      	pop	{r7, pc}

08002780 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002788:	46c0      	nop			; (mov r8, r8)
 800278a:	46bd      	mov	sp, r7
 800278c:	b002      	add	sp, #8
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e044      	b.n	800282c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d107      	bne.n	80027ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2274      	movs	r2, #116	; 0x74
 80027ae:	2100      	movs	r1, #0
 80027b0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	0018      	movs	r0, r3
 80027b6:	f7fd ffe1 	bl	800077c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2224      	movs	r2, #36	; 0x24
 80027be:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2101      	movs	r1, #1
 80027cc:	438a      	bics	r2, r1
 80027ce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	0018      	movs	r0, r3
 80027d4:	f000 fb8e 	bl	8002ef4 <UART_SetConfig>
 80027d8:	0003      	movs	r3, r0
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d101      	bne.n	80027e2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e024      	b.n	800282c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	0018      	movs	r0, r3
 80027ee:	f000 fd09 	bl	8003204 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	490d      	ldr	r1, [pc, #52]	; (8002834 <HAL_UART_Init+0xa4>)
 80027fe:	400a      	ands	r2, r1
 8002800:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	212a      	movs	r1, #42	; 0x2a
 800280e:	438a      	bics	r2, r1
 8002810:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2101      	movs	r1, #1
 800281e:	430a      	orrs	r2, r1
 8002820:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	0018      	movs	r0, r3
 8002826:	f000 fda1 	bl	800336c <UART_CheckIdleState>
 800282a:	0003      	movs	r3, r0
}
 800282c:	0018      	movs	r0, r3
 800282e:	46bd      	mov	sp, r7
 8002830:	b002      	add	sp, #8
 8002832:	bd80      	pop	{r7, pc}
 8002834:	ffffb7ff 	.word	0xffffb7ff

08002838 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b088      	sub	sp, #32
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	1dbb      	adds	r3, r7, #6
 8002844:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800284a:	2b20      	cmp	r3, #32
 800284c:	d150      	bne.n	80028f0 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d003      	beq.n	800285c <HAL_UART_Receive_IT+0x24>
 8002854:	1dbb      	adds	r3, r7, #6
 8002856:	881b      	ldrh	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e048      	b.n	80028f2 <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	2380      	movs	r3, #128	; 0x80
 8002866:	015b      	lsls	r3, r3, #5
 8002868:	429a      	cmp	r2, r3
 800286a:	d109      	bne.n	8002880 <HAL_UART_Receive_IT+0x48>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	691b      	ldr	r3, [r3, #16]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d105      	bne.n	8002880 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	2201      	movs	r2, #1
 8002878:	4013      	ands	r3, r2
 800287a:	d001      	beq.n	8002880 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e038      	b.n	80028f2 <HAL_UART_Receive_IT+0xba>
      }
    }

    __HAL_LOCK(huart);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2274      	movs	r2, #116	; 0x74
 8002884:	5c9b      	ldrb	r3, [r3, r2]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_UART_Receive_IT+0x56>
 800288a:	2302      	movs	r3, #2
 800288c:	e031      	b.n	80028f2 <HAL_UART_Receive_IT+0xba>
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2274      	movs	r2, #116	; 0x74
 8002892:	2101      	movs	r1, #1
 8002894:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	2380      	movs	r3, #128	; 0x80
 80028a4:	041b      	lsls	r3, r3, #16
 80028a6:	4013      	ands	r3, r2
 80028a8:	d019      	beq.n	80028de <HAL_UART_Receive_IT+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028aa:	f3ef 8310 	mrs	r3, PRIMASK
 80028ae:	613b      	str	r3, [r7, #16]
  return(result);
 80028b0:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80028b2:	61fb      	str	r3, [r7, #28]
 80028b4:	2301      	movs	r3, #1
 80028b6:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	f383 8810 	msr	PRIMASK, r3
}
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2180      	movs	r1, #128	; 0x80
 80028cc:	04c9      	lsls	r1, r1, #19
 80028ce:	430a      	orrs	r2, r1
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	f383 8810 	msr	PRIMASK, r3
}
 80028dc:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80028de:	1dbb      	adds	r3, r7, #6
 80028e0:	881a      	ldrh	r2, [r3, #0]
 80028e2:	68b9      	ldr	r1, [r7, #8]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	0018      	movs	r0, r3
 80028e8:	f000 fe4c 	bl	8003584 <UART_Start_Receive_IT>
 80028ec:	0003      	movs	r3, r0
 80028ee:	e000      	b.n	80028f2 <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 80028f0:	2302      	movs	r3, #2
  }
}
 80028f2:	0018      	movs	r0, r3
 80028f4:	46bd      	mov	sp, r7
 80028f6:	b008      	add	sp, #32
 80028f8:	bd80      	pop	{r7, pc}
	...

080028fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80028fc:	b590      	push	{r4, r7, lr}
 80028fe:	b0ab      	sub	sp, #172	; 0xac
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	22a4      	movs	r2, #164	; 0xa4
 800290c:	18b9      	adds	r1, r7, r2
 800290e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	20a0      	movs	r0, #160	; 0xa0
 8002918:	1839      	adds	r1, r7, r0
 800291a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	219c      	movs	r1, #156	; 0x9c
 8002924:	1879      	adds	r1, r7, r1
 8002926:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002928:	0011      	movs	r1, r2
 800292a:	18bb      	adds	r3, r7, r2
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a99      	ldr	r2, [pc, #612]	; (8002b94 <HAL_UART_IRQHandler+0x298>)
 8002930:	4013      	ands	r3, r2
 8002932:	2298      	movs	r2, #152	; 0x98
 8002934:	18bc      	adds	r4, r7, r2
 8002936:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002938:	18bb      	adds	r3, r7, r2
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d114      	bne.n	800296a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002940:	187b      	adds	r3, r7, r1
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2220      	movs	r2, #32
 8002946:	4013      	ands	r3, r2
 8002948:	d00f      	beq.n	800296a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800294a:	183b      	adds	r3, r7, r0
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2220      	movs	r2, #32
 8002950:	4013      	ands	r3, r2
 8002952:	d00a      	beq.n	800296a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002958:	2b00      	cmp	r3, #0
 800295a:	d100      	bne.n	800295e <HAL_UART_IRQHandler+0x62>
 800295c:	e296      	b.n	8002e8c <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	0010      	movs	r0, r2
 8002966:	4798      	blx	r3
      }
      return;
 8002968:	e290      	b.n	8002e8c <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800296a:	2398      	movs	r3, #152	; 0x98
 800296c:	18fb      	adds	r3, r7, r3
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d100      	bne.n	8002976 <HAL_UART_IRQHandler+0x7a>
 8002974:	e114      	b.n	8002ba0 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002976:	239c      	movs	r3, #156	; 0x9c
 8002978:	18fb      	adds	r3, r7, r3
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2201      	movs	r2, #1
 800297e:	4013      	ands	r3, r2
 8002980:	d106      	bne.n	8002990 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002982:	23a0      	movs	r3, #160	; 0xa0
 8002984:	18fb      	adds	r3, r7, r3
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a83      	ldr	r2, [pc, #524]	; (8002b98 <HAL_UART_IRQHandler+0x29c>)
 800298a:	4013      	ands	r3, r2
 800298c:	d100      	bne.n	8002990 <HAL_UART_IRQHandler+0x94>
 800298e:	e107      	b.n	8002ba0 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002990:	23a4      	movs	r3, #164	; 0xa4
 8002992:	18fb      	adds	r3, r7, r3
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2201      	movs	r2, #1
 8002998:	4013      	ands	r3, r2
 800299a:	d012      	beq.n	80029c2 <HAL_UART_IRQHandler+0xc6>
 800299c:	23a0      	movs	r3, #160	; 0xa0
 800299e:	18fb      	adds	r3, r7, r3
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	2380      	movs	r3, #128	; 0x80
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	4013      	ands	r3, r2
 80029a8:	d00b      	beq.n	80029c2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2201      	movs	r2, #1
 80029b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2280      	movs	r2, #128	; 0x80
 80029b6:	589b      	ldr	r3, [r3, r2]
 80029b8:	2201      	movs	r2, #1
 80029ba:	431a      	orrs	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2180      	movs	r1, #128	; 0x80
 80029c0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80029c2:	23a4      	movs	r3, #164	; 0xa4
 80029c4:	18fb      	adds	r3, r7, r3
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2202      	movs	r2, #2
 80029ca:	4013      	ands	r3, r2
 80029cc:	d011      	beq.n	80029f2 <HAL_UART_IRQHandler+0xf6>
 80029ce:	239c      	movs	r3, #156	; 0x9c
 80029d0:	18fb      	adds	r3, r7, r3
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2201      	movs	r2, #1
 80029d6:	4013      	ands	r3, r2
 80029d8:	d00b      	beq.n	80029f2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2202      	movs	r2, #2
 80029e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2280      	movs	r2, #128	; 0x80
 80029e6:	589b      	ldr	r3, [r3, r2]
 80029e8:	2204      	movs	r2, #4
 80029ea:	431a      	orrs	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2180      	movs	r1, #128	; 0x80
 80029f0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80029f2:	23a4      	movs	r3, #164	; 0xa4
 80029f4:	18fb      	adds	r3, r7, r3
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2204      	movs	r2, #4
 80029fa:	4013      	ands	r3, r2
 80029fc:	d011      	beq.n	8002a22 <HAL_UART_IRQHandler+0x126>
 80029fe:	239c      	movs	r3, #156	; 0x9c
 8002a00:	18fb      	adds	r3, r7, r3
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2201      	movs	r2, #1
 8002a06:	4013      	ands	r3, r2
 8002a08:	d00b      	beq.n	8002a22 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2204      	movs	r2, #4
 8002a10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2280      	movs	r2, #128	; 0x80
 8002a16:	589b      	ldr	r3, [r3, r2]
 8002a18:	2202      	movs	r2, #2
 8002a1a:	431a      	orrs	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2180      	movs	r1, #128	; 0x80
 8002a20:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002a22:	23a4      	movs	r3, #164	; 0xa4
 8002a24:	18fb      	adds	r3, r7, r3
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2208      	movs	r2, #8
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d017      	beq.n	8002a5e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002a2e:	23a0      	movs	r3, #160	; 0xa0
 8002a30:	18fb      	adds	r3, r7, r3
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2220      	movs	r2, #32
 8002a36:	4013      	ands	r3, r2
 8002a38:	d105      	bne.n	8002a46 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002a3a:	239c      	movs	r3, #156	; 0x9c
 8002a3c:	18fb      	adds	r3, r7, r3
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2201      	movs	r2, #1
 8002a42:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002a44:	d00b      	beq.n	8002a5e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	2208      	movs	r2, #8
 8002a4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2280      	movs	r2, #128	; 0x80
 8002a52:	589b      	ldr	r3, [r3, r2]
 8002a54:	2208      	movs	r2, #8
 8002a56:	431a      	orrs	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2180      	movs	r1, #128	; 0x80
 8002a5c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002a5e:	23a4      	movs	r3, #164	; 0xa4
 8002a60:	18fb      	adds	r3, r7, r3
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	2380      	movs	r3, #128	; 0x80
 8002a66:	011b      	lsls	r3, r3, #4
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d013      	beq.n	8002a94 <HAL_UART_IRQHandler+0x198>
 8002a6c:	23a0      	movs	r3, #160	; 0xa0
 8002a6e:	18fb      	adds	r3, r7, r3
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	04db      	lsls	r3, r3, #19
 8002a76:	4013      	ands	r3, r2
 8002a78:	d00c      	beq.n	8002a94 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2280      	movs	r2, #128	; 0x80
 8002a80:	0112      	lsls	r2, r2, #4
 8002a82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2280      	movs	r2, #128	; 0x80
 8002a88:	589b      	ldr	r3, [r3, r2]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2180      	movs	r1, #128	; 0x80
 8002a92:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2280      	movs	r2, #128	; 0x80
 8002a98:	589b      	ldr	r3, [r3, r2]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d100      	bne.n	8002aa0 <HAL_UART_IRQHandler+0x1a4>
 8002a9e:	e1f7      	b.n	8002e90 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002aa0:	23a4      	movs	r3, #164	; 0xa4
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	d00e      	beq.n	8002aca <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002aac:	23a0      	movs	r3, #160	; 0xa0
 8002aae:	18fb      	adds	r3, r7, r3
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	d008      	beq.n	8002aca <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d004      	beq.n	8002aca <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	0010      	movs	r0, r2
 8002ac8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2280      	movs	r2, #128	; 0x80
 8002ace:	589b      	ldr	r3, [r3, r2]
 8002ad0:	2194      	movs	r1, #148	; 0x94
 8002ad2:	187a      	adds	r2, r7, r1
 8002ad4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2240      	movs	r2, #64	; 0x40
 8002ade:	4013      	ands	r3, r2
 8002ae0:	2b40      	cmp	r3, #64	; 0x40
 8002ae2:	d004      	beq.n	8002aee <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002ae4:	187b      	adds	r3, r7, r1
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2228      	movs	r2, #40	; 0x28
 8002aea:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002aec:	d047      	beq.n	8002b7e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	0018      	movs	r0, r3
 8002af2:	f000 fdf7 	bl	80036e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	2240      	movs	r2, #64	; 0x40
 8002afe:	4013      	ands	r3, r2
 8002b00:	2b40      	cmp	r3, #64	; 0x40
 8002b02:	d137      	bne.n	8002b74 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b04:	f3ef 8310 	mrs	r3, PRIMASK
 8002b08:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002b0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b0c:	2090      	movs	r0, #144	; 0x90
 8002b0e:	183a      	adds	r2, r7, r0
 8002b10:	6013      	str	r3, [r2, #0]
 8002b12:	2301      	movs	r3, #1
 8002b14:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b16:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b18:	f383 8810 	msr	PRIMASK, r3
}
 8002b1c:	46c0      	nop			; (mov r8, r8)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2140      	movs	r1, #64	; 0x40
 8002b2a:	438a      	bics	r2, r1
 8002b2c:	609a      	str	r2, [r3, #8]
 8002b2e:	183b      	adds	r3, r7, r0
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b34:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b36:	f383 8810 	msr	PRIMASK, r3
}
 8002b3a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d012      	beq.n	8002b6a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b48:	4a14      	ldr	r2, [pc, #80]	; (8002b9c <HAL_UART_IRQHandler+0x2a0>)
 8002b4a:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b50:	0018      	movs	r0, r3
 8002b52:	f7fe f865 	bl	8000c20 <HAL_DMA_Abort_IT>
 8002b56:	1e03      	subs	r3, r0, #0
 8002b58:	d01a      	beq.n	8002b90 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b64:	0018      	movs	r0, r3
 8002b66:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b68:	e012      	b.n	8002b90 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	f000 f9ad 	bl	8002ecc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b72:	e00d      	b.n	8002b90 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	0018      	movs	r0, r3
 8002b78:	f000 f9a8 	bl	8002ecc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b7c:	e008      	b.n	8002b90 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	0018      	movs	r0, r3
 8002b82:	f000 f9a3 	bl	8002ecc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2280      	movs	r2, #128	; 0x80
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002b8e:	e17f      	b.n	8002e90 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b90:	46c0      	nop			; (mov r8, r8)
    return;
 8002b92:	e17d      	b.n	8002e90 <HAL_UART_IRQHandler+0x594>
 8002b94:	0000080f 	.word	0x0000080f
 8002b98:	04000120 	.word	0x04000120
 8002b9c:	080037a9 	.word	0x080037a9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d000      	beq.n	8002baa <HAL_UART_IRQHandler+0x2ae>
 8002ba8:	e131      	b.n	8002e0e <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002baa:	23a4      	movs	r3, #164	; 0xa4
 8002bac:	18fb      	adds	r3, r7, r3
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2210      	movs	r2, #16
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	d100      	bne.n	8002bb8 <HAL_UART_IRQHandler+0x2bc>
 8002bb6:	e12a      	b.n	8002e0e <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002bb8:	23a0      	movs	r3, #160	; 0xa0
 8002bba:	18fb      	adds	r3, r7, r3
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2210      	movs	r2, #16
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	d100      	bne.n	8002bc6 <HAL_UART_IRQHandler+0x2ca>
 8002bc4:	e123      	b.n	8002e0e <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2210      	movs	r2, #16
 8002bcc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	2240      	movs	r2, #64	; 0x40
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	2b40      	cmp	r3, #64	; 0x40
 8002bda:	d000      	beq.n	8002bde <HAL_UART_IRQHandler+0x2e2>
 8002bdc:	e09b      	b.n	8002d16 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	217e      	movs	r1, #126	; 0x7e
 8002be8:	187b      	adds	r3, r7, r1
 8002bea:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002bec:	187b      	adds	r3, r7, r1
 8002bee:	881b      	ldrh	r3, [r3, #0]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d100      	bne.n	8002bf6 <HAL_UART_IRQHandler+0x2fa>
 8002bf4:	e14e      	b.n	8002e94 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2258      	movs	r2, #88	; 0x58
 8002bfa:	5a9b      	ldrh	r3, [r3, r2]
 8002bfc:	187a      	adds	r2, r7, r1
 8002bfe:	8812      	ldrh	r2, [r2, #0]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d300      	bcc.n	8002c06 <HAL_UART_IRQHandler+0x30a>
 8002c04:	e146      	b.n	8002e94 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	187a      	adds	r2, r7, r1
 8002c0a:	215a      	movs	r1, #90	; 0x5a
 8002c0c:	8812      	ldrh	r2, [r2, #0]
 8002c0e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	2b20      	cmp	r3, #32
 8002c18:	d06e      	beq.n	8002cf8 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c1a:	f3ef 8310 	mrs	r3, PRIMASK
 8002c1e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c22:	67bb      	str	r3, [r7, #120]	; 0x78
 8002c24:	2301      	movs	r3, #1
 8002c26:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c2a:	f383 8810 	msr	PRIMASK, r3
}
 8002c2e:	46c0      	nop			; (mov r8, r8)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	499a      	ldr	r1, [pc, #616]	; (8002ea4 <HAL_UART_IRQHandler+0x5a8>)
 8002c3c:	400a      	ands	r2, r1
 8002c3e:	601a      	str	r2, [r3, #0]
 8002c40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c42:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c46:	f383 8810 	msr	PRIMASK, r3
}
 8002c4a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c4c:	f3ef 8310 	mrs	r3, PRIMASK
 8002c50:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002c52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c54:	677b      	str	r3, [r7, #116]	; 0x74
 8002c56:	2301      	movs	r3, #1
 8002c58:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c5c:	f383 8810 	msr	PRIMASK, r3
}
 8002c60:	46c0      	nop			; (mov r8, r8)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	438a      	bics	r2, r1
 8002c70:	609a      	str	r2, [r3, #8]
 8002c72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c74:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c78:	f383 8810 	msr	PRIMASK, r3
}
 8002c7c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8002c82:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002c84:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c86:	673b      	str	r3, [r7, #112]	; 0x70
 8002c88:	2301      	movs	r3, #1
 8002c8a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c8e:	f383 8810 	msr	PRIMASK, r3
}
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2140      	movs	r1, #64	; 0x40
 8002ca0:	438a      	bics	r2, r1
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ca6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002caa:	f383 8810 	msr	PRIMASK, r3
}
 8002cae:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cbc:	f3ef 8310 	mrs	r3, PRIMASK
 8002cc0:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002cc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cc4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ccc:	f383 8810 	msr	PRIMASK, r3
}
 8002cd0:	46c0      	nop			; (mov r8, r8)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2110      	movs	r1, #16
 8002cde:	438a      	bics	r2, r1
 8002ce0:	601a      	str	r2, [r3, #0]
 8002ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ce4:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ce8:	f383 8810 	msr	PRIMASK, r3
}
 8002cec:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	f7fd ff5c 	bl	8000bb0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2258      	movs	r2, #88	; 0x58
 8002cfc:	5a9a      	ldrh	r2, [r3, r2]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	215a      	movs	r1, #90	; 0x5a
 8002d02:	5a5b      	ldrh	r3, [r3, r1]
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	0011      	movs	r1, r2
 8002d0e:	0018      	movs	r0, r3
 8002d10:	f000 f8e4 	bl	8002edc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002d14:	e0be      	b.n	8002e94 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2258      	movs	r2, #88	; 0x58
 8002d1a:	5a99      	ldrh	r1, [r3, r2]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	225a      	movs	r2, #90	; 0x5a
 8002d20:	5a9b      	ldrh	r3, [r3, r2]
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	208e      	movs	r0, #142	; 0x8e
 8002d26:	183b      	adds	r3, r7, r0
 8002d28:	1a8a      	subs	r2, r1, r2
 8002d2a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	225a      	movs	r2, #90	; 0x5a
 8002d30:	5a9b      	ldrh	r3, [r3, r2]
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d100      	bne.n	8002d3a <HAL_UART_IRQHandler+0x43e>
 8002d38:	e0ae      	b.n	8002e98 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 8002d3a:	183b      	adds	r3, r7, r0
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d100      	bne.n	8002d44 <HAL_UART_IRQHandler+0x448>
 8002d42:	e0a9      	b.n	8002e98 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d44:	f3ef 8310 	mrs	r3, PRIMASK
 8002d48:	60fb      	str	r3, [r7, #12]
  return(result);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d4c:	2488      	movs	r4, #136	; 0x88
 8002d4e:	193a      	adds	r2, r7, r4
 8002d50:	6013      	str	r3, [r2, #0]
 8002d52:	2301      	movs	r3, #1
 8002d54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	f383 8810 	msr	PRIMASK, r3
}
 8002d5c:	46c0      	nop			; (mov r8, r8)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	494f      	ldr	r1, [pc, #316]	; (8002ea8 <HAL_UART_IRQHandler+0x5ac>)
 8002d6a:	400a      	ands	r2, r1
 8002d6c:	601a      	str	r2, [r3, #0]
 8002d6e:	193b      	adds	r3, r7, r4
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	f383 8810 	msr	PRIMASK, r3
}
 8002d7a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d7c:	f3ef 8310 	mrs	r3, PRIMASK
 8002d80:	61bb      	str	r3, [r7, #24]
  return(result);
 8002d82:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d84:	2484      	movs	r4, #132	; 0x84
 8002d86:	193a      	adds	r2, r7, r4
 8002d88:	6013      	str	r3, [r2, #0]
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	f383 8810 	msr	PRIMASK, r3
}
 8002d94:	46c0      	nop			; (mov r8, r8)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689a      	ldr	r2, [r3, #8]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2101      	movs	r1, #1
 8002da2:	438a      	bics	r2, r1
 8002da4:	609a      	str	r2, [r3, #8]
 8002da6:	193b      	adds	r3, r7, r4
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dac:	6a3b      	ldr	r3, [r7, #32]
 8002dae:	f383 8810 	msr	PRIMASK, r3
}
 8002db2:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2220      	movs	r2, #32
 8002db8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dc6:	f3ef 8310 	mrs	r3, PRIMASK
 8002dca:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dce:	2480      	movs	r4, #128	; 0x80
 8002dd0:	193a      	adds	r2, r7, r4
 8002dd2:	6013      	str	r3, [r2, #0]
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dda:	f383 8810 	msr	PRIMASK, r3
}
 8002dde:	46c0      	nop			; (mov r8, r8)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2110      	movs	r1, #16
 8002dec:	438a      	bics	r2, r1
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	193b      	adds	r3, r7, r4
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df8:	f383 8810 	msr	PRIMASK, r3
}
 8002dfc:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002dfe:	183b      	adds	r3, r7, r0
 8002e00:	881a      	ldrh	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	0011      	movs	r1, r2
 8002e06:	0018      	movs	r0, r3
 8002e08:	f000 f868 	bl	8002edc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002e0c:	e044      	b.n	8002e98 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002e0e:	23a4      	movs	r3, #164	; 0xa4
 8002e10:	18fb      	adds	r3, r7, r3
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	2380      	movs	r3, #128	; 0x80
 8002e16:	035b      	lsls	r3, r3, #13
 8002e18:	4013      	ands	r3, r2
 8002e1a:	d010      	beq.n	8002e3e <HAL_UART_IRQHandler+0x542>
 8002e1c:	239c      	movs	r3, #156	; 0x9c
 8002e1e:	18fb      	adds	r3, r7, r3
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	2380      	movs	r3, #128	; 0x80
 8002e24:	03db      	lsls	r3, r3, #15
 8002e26:	4013      	ands	r3, r2
 8002e28:	d009      	beq.n	8002e3e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2280      	movs	r2, #128	; 0x80
 8002e30:	0352      	lsls	r2, r2, #13
 8002e32:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	0018      	movs	r0, r3
 8002e38:	f000 fe60 	bl	8003afc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002e3c:	e02f      	b.n	8002e9e <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002e3e:	23a4      	movs	r3, #164	; 0xa4
 8002e40:	18fb      	adds	r3, r7, r3
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2280      	movs	r2, #128	; 0x80
 8002e46:	4013      	ands	r3, r2
 8002e48:	d00f      	beq.n	8002e6a <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002e4a:	23a0      	movs	r3, #160	; 0xa0
 8002e4c:	18fb      	adds	r3, r7, r3
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2280      	movs	r2, #128	; 0x80
 8002e52:	4013      	ands	r3, r2
 8002e54:	d009      	beq.n	8002e6a <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d01e      	beq.n	8002e9c <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	0010      	movs	r0, r2
 8002e66:	4798      	blx	r3
    }
    return;
 8002e68:	e018      	b.n	8002e9c <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002e6a:	23a4      	movs	r3, #164	; 0xa4
 8002e6c:	18fb      	adds	r3, r7, r3
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2240      	movs	r2, #64	; 0x40
 8002e72:	4013      	ands	r3, r2
 8002e74:	d013      	beq.n	8002e9e <HAL_UART_IRQHandler+0x5a2>
 8002e76:	23a0      	movs	r3, #160	; 0xa0
 8002e78:	18fb      	adds	r3, r7, r3
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2240      	movs	r2, #64	; 0x40
 8002e7e:	4013      	ands	r3, r2
 8002e80:	d00d      	beq.n	8002e9e <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	0018      	movs	r0, r3
 8002e86:	f000 fca6 	bl	80037d6 <UART_EndTransmit_IT>
    return;
 8002e8a:	e008      	b.n	8002e9e <HAL_UART_IRQHandler+0x5a2>
      return;
 8002e8c:	46c0      	nop			; (mov r8, r8)
 8002e8e:	e006      	b.n	8002e9e <HAL_UART_IRQHandler+0x5a2>
    return;
 8002e90:	46c0      	nop			; (mov r8, r8)
 8002e92:	e004      	b.n	8002e9e <HAL_UART_IRQHandler+0x5a2>
      return;
 8002e94:	46c0      	nop			; (mov r8, r8)
 8002e96:	e002      	b.n	8002e9e <HAL_UART_IRQHandler+0x5a2>
      return;
 8002e98:	46c0      	nop			; (mov r8, r8)
 8002e9a:	e000      	b.n	8002e9e <HAL_UART_IRQHandler+0x5a2>
    return;
 8002e9c:	46c0      	nop			; (mov r8, r8)
  }

}
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	b02b      	add	sp, #172	; 0xac
 8002ea2:	bd90      	pop	{r4, r7, pc}
 8002ea4:	fffffeff 	.word	0xfffffeff
 8002ea8:	fffffedf 	.word	0xfffffedf

08002eac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002eb4:	46c0      	nop			; (mov r8, r8)
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	b002      	add	sp, #8
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002ec4:	46c0      	nop			; (mov r8, r8)
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	b002      	add	sp, #8
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002ed4:	46c0      	nop			; (mov r8, r8)
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	b002      	add	sp, #8
 8002eda:	bd80      	pop	{r7, pc}

08002edc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	000a      	movs	r2, r1
 8002ee6:	1cbb      	adds	r3, r7, #2
 8002ee8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	46bd      	mov	sp, r7
 8002eee:	b002      	add	sp, #8
 8002ef0:	bd80      	pop	{r7, pc}
	...

08002ef4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b088      	sub	sp, #32
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002efc:	231e      	movs	r3, #30
 8002efe:	18fb      	adds	r3, r7, r3
 8002f00:	2200      	movs	r2, #0
 8002f02:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689a      	ldr	r2, [r3, #8]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	695b      	ldr	r3, [r3, #20]
 8002f12:	431a      	orrs	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	69db      	ldr	r3, [r3, #28]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4aaf      	ldr	r2, [pc, #700]	; (80031e0 <UART_SetConfig+0x2ec>)
 8002f24:	4013      	ands	r3, r2
 8002f26:	0019      	movs	r1, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	4aaa      	ldr	r2, [pc, #680]	; (80031e4 <UART_SetConfig+0x2f0>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	0019      	movs	r1, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68da      	ldr	r2, [r3, #12]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a1b      	ldr	r3, [r3, #32]
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	4aa1      	ldr	r2, [pc, #644]	; (80031e8 <UART_SetConfig+0x2f4>)
 8002f62:	4013      	ands	r3, r2
 8002f64:	0019      	movs	r1, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a9d      	ldr	r2, [pc, #628]	; (80031ec <UART_SetConfig+0x2f8>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d127      	bne.n	8002fca <UART_SetConfig+0xd6>
 8002f7a:	4b9d      	ldr	r3, [pc, #628]	; (80031f0 <UART_SetConfig+0x2fc>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	2203      	movs	r2, #3
 8002f80:	4013      	ands	r3, r2
 8002f82:	2b03      	cmp	r3, #3
 8002f84:	d00d      	beq.n	8002fa2 <UART_SetConfig+0xae>
 8002f86:	d81b      	bhi.n	8002fc0 <UART_SetConfig+0xcc>
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d014      	beq.n	8002fb6 <UART_SetConfig+0xc2>
 8002f8c:	d818      	bhi.n	8002fc0 <UART_SetConfig+0xcc>
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d002      	beq.n	8002f98 <UART_SetConfig+0xa4>
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d00a      	beq.n	8002fac <UART_SetConfig+0xb8>
 8002f96:	e013      	b.n	8002fc0 <UART_SetConfig+0xcc>
 8002f98:	231f      	movs	r3, #31
 8002f9a:	18fb      	adds	r3, r7, r3
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	701a      	strb	r2, [r3, #0]
 8002fa0:	e065      	b.n	800306e <UART_SetConfig+0x17a>
 8002fa2:	231f      	movs	r3, #31
 8002fa4:	18fb      	adds	r3, r7, r3
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	701a      	strb	r2, [r3, #0]
 8002faa:	e060      	b.n	800306e <UART_SetConfig+0x17a>
 8002fac:	231f      	movs	r3, #31
 8002fae:	18fb      	adds	r3, r7, r3
 8002fb0:	2204      	movs	r2, #4
 8002fb2:	701a      	strb	r2, [r3, #0]
 8002fb4:	e05b      	b.n	800306e <UART_SetConfig+0x17a>
 8002fb6:	231f      	movs	r3, #31
 8002fb8:	18fb      	adds	r3, r7, r3
 8002fba:	2208      	movs	r2, #8
 8002fbc:	701a      	strb	r2, [r3, #0]
 8002fbe:	e056      	b.n	800306e <UART_SetConfig+0x17a>
 8002fc0:	231f      	movs	r3, #31
 8002fc2:	18fb      	adds	r3, r7, r3
 8002fc4:	2210      	movs	r2, #16
 8002fc6:	701a      	strb	r2, [r3, #0]
 8002fc8:	e051      	b.n	800306e <UART_SetConfig+0x17a>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a89      	ldr	r2, [pc, #548]	; (80031f4 <UART_SetConfig+0x300>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d134      	bne.n	800303e <UART_SetConfig+0x14a>
 8002fd4:	4b86      	ldr	r3, [pc, #536]	; (80031f0 <UART_SetConfig+0x2fc>)
 8002fd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fd8:	23c0      	movs	r3, #192	; 0xc0
 8002fda:	029b      	lsls	r3, r3, #10
 8002fdc:	4013      	ands	r3, r2
 8002fde:	22c0      	movs	r2, #192	; 0xc0
 8002fe0:	0292      	lsls	r2, r2, #10
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d017      	beq.n	8003016 <UART_SetConfig+0x122>
 8002fe6:	22c0      	movs	r2, #192	; 0xc0
 8002fe8:	0292      	lsls	r2, r2, #10
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d822      	bhi.n	8003034 <UART_SetConfig+0x140>
 8002fee:	2280      	movs	r2, #128	; 0x80
 8002ff0:	0292      	lsls	r2, r2, #10
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d019      	beq.n	800302a <UART_SetConfig+0x136>
 8002ff6:	2280      	movs	r2, #128	; 0x80
 8002ff8:	0292      	lsls	r2, r2, #10
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d81a      	bhi.n	8003034 <UART_SetConfig+0x140>
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d004      	beq.n	800300c <UART_SetConfig+0x118>
 8003002:	2280      	movs	r2, #128	; 0x80
 8003004:	0252      	lsls	r2, r2, #9
 8003006:	4293      	cmp	r3, r2
 8003008:	d00a      	beq.n	8003020 <UART_SetConfig+0x12c>
 800300a:	e013      	b.n	8003034 <UART_SetConfig+0x140>
 800300c:	231f      	movs	r3, #31
 800300e:	18fb      	adds	r3, r7, r3
 8003010:	2200      	movs	r2, #0
 8003012:	701a      	strb	r2, [r3, #0]
 8003014:	e02b      	b.n	800306e <UART_SetConfig+0x17a>
 8003016:	231f      	movs	r3, #31
 8003018:	18fb      	adds	r3, r7, r3
 800301a:	2202      	movs	r2, #2
 800301c:	701a      	strb	r2, [r3, #0]
 800301e:	e026      	b.n	800306e <UART_SetConfig+0x17a>
 8003020:	231f      	movs	r3, #31
 8003022:	18fb      	adds	r3, r7, r3
 8003024:	2204      	movs	r2, #4
 8003026:	701a      	strb	r2, [r3, #0]
 8003028:	e021      	b.n	800306e <UART_SetConfig+0x17a>
 800302a:	231f      	movs	r3, #31
 800302c:	18fb      	adds	r3, r7, r3
 800302e:	2208      	movs	r2, #8
 8003030:	701a      	strb	r2, [r3, #0]
 8003032:	e01c      	b.n	800306e <UART_SetConfig+0x17a>
 8003034:	231f      	movs	r3, #31
 8003036:	18fb      	adds	r3, r7, r3
 8003038:	2210      	movs	r2, #16
 800303a:	701a      	strb	r2, [r3, #0]
 800303c:	e017      	b.n	800306e <UART_SetConfig+0x17a>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a6d      	ldr	r2, [pc, #436]	; (80031f8 <UART_SetConfig+0x304>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d104      	bne.n	8003052 <UART_SetConfig+0x15e>
 8003048:	231f      	movs	r3, #31
 800304a:	18fb      	adds	r3, r7, r3
 800304c:	2200      	movs	r2, #0
 800304e:	701a      	strb	r2, [r3, #0]
 8003050:	e00d      	b.n	800306e <UART_SetConfig+0x17a>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a69      	ldr	r2, [pc, #420]	; (80031fc <UART_SetConfig+0x308>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d104      	bne.n	8003066 <UART_SetConfig+0x172>
 800305c:	231f      	movs	r3, #31
 800305e:	18fb      	adds	r3, r7, r3
 8003060:	2200      	movs	r2, #0
 8003062:	701a      	strb	r2, [r3, #0]
 8003064:	e003      	b.n	800306e <UART_SetConfig+0x17a>
 8003066:	231f      	movs	r3, #31
 8003068:	18fb      	adds	r3, r7, r3
 800306a:	2210      	movs	r2, #16
 800306c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	69da      	ldr	r2, [r3, #28]
 8003072:	2380      	movs	r3, #128	; 0x80
 8003074:	021b      	lsls	r3, r3, #8
 8003076:	429a      	cmp	r2, r3
 8003078:	d15d      	bne.n	8003136 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 800307a:	231f      	movs	r3, #31
 800307c:	18fb      	adds	r3, r7, r3
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b08      	cmp	r3, #8
 8003082:	d015      	beq.n	80030b0 <UART_SetConfig+0x1bc>
 8003084:	dc18      	bgt.n	80030b8 <UART_SetConfig+0x1c4>
 8003086:	2b04      	cmp	r3, #4
 8003088:	d00d      	beq.n	80030a6 <UART_SetConfig+0x1b2>
 800308a:	dc15      	bgt.n	80030b8 <UART_SetConfig+0x1c4>
 800308c:	2b00      	cmp	r3, #0
 800308e:	d002      	beq.n	8003096 <UART_SetConfig+0x1a2>
 8003090:	2b02      	cmp	r3, #2
 8003092:	d005      	beq.n	80030a0 <UART_SetConfig+0x1ac>
 8003094:	e010      	b.n	80030b8 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003096:	f7fe fca3 	bl	80019e0 <HAL_RCC_GetPCLK1Freq>
 800309a:	0003      	movs	r3, r0
 800309c:	61bb      	str	r3, [r7, #24]
        break;
 800309e:	e012      	b.n	80030c6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030a0:	4b57      	ldr	r3, [pc, #348]	; (8003200 <UART_SetConfig+0x30c>)
 80030a2:	61bb      	str	r3, [r7, #24]
        break;
 80030a4:	e00f      	b.n	80030c6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030a6:	f7fe fc11 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 80030aa:	0003      	movs	r3, r0
 80030ac:	61bb      	str	r3, [r7, #24]
        break;
 80030ae:	e00a      	b.n	80030c6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030b0:	2380      	movs	r3, #128	; 0x80
 80030b2:	021b      	lsls	r3, r3, #8
 80030b4:	61bb      	str	r3, [r7, #24]
        break;
 80030b6:	e006      	b.n	80030c6 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 80030b8:	2300      	movs	r3, #0
 80030ba:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80030bc:	231e      	movs	r3, #30
 80030be:	18fb      	adds	r3, r7, r3
 80030c0:	2201      	movs	r2, #1
 80030c2:	701a      	strb	r2, [r3, #0]
        break;
 80030c4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d100      	bne.n	80030ce <UART_SetConfig+0x1da>
 80030cc:	e07b      	b.n	80031c6 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	005a      	lsls	r2, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	085b      	lsrs	r3, r3, #1
 80030d8:	18d2      	adds	r2, r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	0019      	movs	r1, r3
 80030e0:	0010      	movs	r0, r2
 80030e2:	f7fd f811 	bl	8000108 <__udivsi3>
 80030e6:	0003      	movs	r3, r0
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	2b0f      	cmp	r3, #15
 80030f0:	d91c      	bls.n	800312c <UART_SetConfig+0x238>
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	2380      	movs	r3, #128	; 0x80
 80030f6:	025b      	lsls	r3, r3, #9
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d217      	bcs.n	800312c <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	b29a      	uxth	r2, r3
 8003100:	200e      	movs	r0, #14
 8003102:	183b      	adds	r3, r7, r0
 8003104:	210f      	movs	r1, #15
 8003106:	438a      	bics	r2, r1
 8003108:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	085b      	lsrs	r3, r3, #1
 800310e:	b29b      	uxth	r3, r3
 8003110:	2207      	movs	r2, #7
 8003112:	4013      	ands	r3, r2
 8003114:	b299      	uxth	r1, r3
 8003116:	183b      	adds	r3, r7, r0
 8003118:	183a      	adds	r2, r7, r0
 800311a:	8812      	ldrh	r2, [r2, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	183a      	adds	r2, r7, r0
 8003126:	8812      	ldrh	r2, [r2, #0]
 8003128:	60da      	str	r2, [r3, #12]
 800312a:	e04c      	b.n	80031c6 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 800312c:	231e      	movs	r3, #30
 800312e:	18fb      	adds	r3, r7, r3
 8003130:	2201      	movs	r2, #1
 8003132:	701a      	strb	r2, [r3, #0]
 8003134:	e047      	b.n	80031c6 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003136:	231f      	movs	r3, #31
 8003138:	18fb      	adds	r3, r7, r3
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	2b08      	cmp	r3, #8
 800313e:	d015      	beq.n	800316c <UART_SetConfig+0x278>
 8003140:	dc18      	bgt.n	8003174 <UART_SetConfig+0x280>
 8003142:	2b04      	cmp	r3, #4
 8003144:	d00d      	beq.n	8003162 <UART_SetConfig+0x26e>
 8003146:	dc15      	bgt.n	8003174 <UART_SetConfig+0x280>
 8003148:	2b00      	cmp	r3, #0
 800314a:	d002      	beq.n	8003152 <UART_SetConfig+0x25e>
 800314c:	2b02      	cmp	r3, #2
 800314e:	d005      	beq.n	800315c <UART_SetConfig+0x268>
 8003150:	e010      	b.n	8003174 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003152:	f7fe fc45 	bl	80019e0 <HAL_RCC_GetPCLK1Freq>
 8003156:	0003      	movs	r3, r0
 8003158:	61bb      	str	r3, [r7, #24]
        break;
 800315a:	e012      	b.n	8003182 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800315c:	4b28      	ldr	r3, [pc, #160]	; (8003200 <UART_SetConfig+0x30c>)
 800315e:	61bb      	str	r3, [r7, #24]
        break;
 8003160:	e00f      	b.n	8003182 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003162:	f7fe fbb3 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 8003166:	0003      	movs	r3, r0
 8003168:	61bb      	str	r3, [r7, #24]
        break;
 800316a:	e00a      	b.n	8003182 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800316c:	2380      	movs	r3, #128	; 0x80
 800316e:	021b      	lsls	r3, r3, #8
 8003170:	61bb      	str	r3, [r7, #24]
        break;
 8003172:	e006      	b.n	8003182 <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 8003174:	2300      	movs	r3, #0
 8003176:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003178:	231e      	movs	r3, #30
 800317a:	18fb      	adds	r3, r7, r3
 800317c:	2201      	movs	r2, #1
 800317e:	701a      	strb	r2, [r3, #0]
        break;
 8003180:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d01e      	beq.n	80031c6 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	085a      	lsrs	r2, r3, #1
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	18d2      	adds	r2, r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	0019      	movs	r1, r3
 8003198:	0010      	movs	r0, r2
 800319a:	f7fc ffb5 	bl	8000108 <__udivsi3>
 800319e:	0003      	movs	r3, r0
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	2b0f      	cmp	r3, #15
 80031a8:	d909      	bls.n	80031be <UART_SetConfig+0x2ca>
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	2380      	movs	r3, #128	; 0x80
 80031ae:	025b      	lsls	r3, r3, #9
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d204      	bcs.n	80031be <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	693a      	ldr	r2, [r7, #16]
 80031ba:	60da      	str	r2, [r3, #12]
 80031bc:	e003      	b.n	80031c6 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 80031be:	231e      	movs	r3, #30
 80031c0:	18fb      	adds	r3, r7, r3
 80031c2:	2201      	movs	r2, #1
 80031c4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80031d2:	231e      	movs	r3, #30
 80031d4:	18fb      	adds	r3, r7, r3
 80031d6:	781b      	ldrb	r3, [r3, #0]
}
 80031d8:	0018      	movs	r0, r3
 80031da:	46bd      	mov	sp, r7
 80031dc:	b008      	add	sp, #32
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	efff69f3 	.word	0xefff69f3
 80031e4:	ffffcfff 	.word	0xffffcfff
 80031e8:	fffff4ff 	.word	0xfffff4ff
 80031ec:	40013800 	.word	0x40013800
 80031f0:	40021000 	.word	0x40021000
 80031f4:	40004400 	.word	0x40004400
 80031f8:	40004800 	.word	0x40004800
 80031fc:	40004c00 	.word	0x40004c00
 8003200:	007a1200 	.word	0x007a1200

08003204 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003210:	2201      	movs	r2, #1
 8003212:	4013      	ands	r3, r2
 8003214:	d00b      	beq.n	800322e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	4a4a      	ldr	r2, [pc, #296]	; (8003348 <UART_AdvFeatureConfig+0x144>)
 800321e:	4013      	ands	r3, r2
 8003220:	0019      	movs	r1, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	430a      	orrs	r2, r1
 800322c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003232:	2202      	movs	r2, #2
 8003234:	4013      	ands	r3, r2
 8003236:	d00b      	beq.n	8003250 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	4a43      	ldr	r2, [pc, #268]	; (800334c <UART_AdvFeatureConfig+0x148>)
 8003240:	4013      	ands	r3, r2
 8003242:	0019      	movs	r1, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003254:	2204      	movs	r2, #4
 8003256:	4013      	ands	r3, r2
 8003258:	d00b      	beq.n	8003272 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	4a3b      	ldr	r2, [pc, #236]	; (8003350 <UART_AdvFeatureConfig+0x14c>)
 8003262:	4013      	ands	r3, r2
 8003264:	0019      	movs	r1, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	430a      	orrs	r2, r1
 8003270:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003276:	2208      	movs	r2, #8
 8003278:	4013      	ands	r3, r2
 800327a:	d00b      	beq.n	8003294 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	4a34      	ldr	r2, [pc, #208]	; (8003354 <UART_AdvFeatureConfig+0x150>)
 8003284:	4013      	ands	r3, r2
 8003286:	0019      	movs	r1, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	430a      	orrs	r2, r1
 8003292:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	2210      	movs	r2, #16
 800329a:	4013      	ands	r3, r2
 800329c:	d00b      	beq.n	80032b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	4a2c      	ldr	r2, [pc, #176]	; (8003358 <UART_AdvFeatureConfig+0x154>)
 80032a6:	4013      	ands	r3, r2
 80032a8:	0019      	movs	r1, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	430a      	orrs	r2, r1
 80032b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ba:	2220      	movs	r2, #32
 80032bc:	4013      	ands	r3, r2
 80032be:	d00b      	beq.n	80032d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	4a25      	ldr	r2, [pc, #148]	; (800335c <UART_AdvFeatureConfig+0x158>)
 80032c8:	4013      	ands	r3, r2
 80032ca:	0019      	movs	r1, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	430a      	orrs	r2, r1
 80032d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032dc:	2240      	movs	r2, #64	; 0x40
 80032de:	4013      	ands	r3, r2
 80032e0:	d01d      	beq.n	800331e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4a1d      	ldr	r2, [pc, #116]	; (8003360 <UART_AdvFeatureConfig+0x15c>)
 80032ea:	4013      	ands	r3, r2
 80032ec:	0019      	movs	r1, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032fe:	2380      	movs	r3, #128	; 0x80
 8003300:	035b      	lsls	r3, r3, #13
 8003302:	429a      	cmp	r2, r3
 8003304:	d10b      	bne.n	800331e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	4a15      	ldr	r2, [pc, #84]	; (8003364 <UART_AdvFeatureConfig+0x160>)
 800330e:	4013      	ands	r3, r2
 8003310:	0019      	movs	r1, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003322:	2280      	movs	r2, #128	; 0x80
 8003324:	4013      	ands	r3, r2
 8003326:	d00b      	beq.n	8003340 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	4a0e      	ldr	r2, [pc, #56]	; (8003368 <UART_AdvFeatureConfig+0x164>)
 8003330:	4013      	ands	r3, r2
 8003332:	0019      	movs	r1, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	605a      	str	r2, [r3, #4]
  }
}
 8003340:	46c0      	nop			; (mov r8, r8)
 8003342:	46bd      	mov	sp, r7
 8003344:	b002      	add	sp, #8
 8003346:	bd80      	pop	{r7, pc}
 8003348:	fffdffff 	.word	0xfffdffff
 800334c:	fffeffff 	.word	0xfffeffff
 8003350:	fffbffff 	.word	0xfffbffff
 8003354:	ffff7fff 	.word	0xffff7fff
 8003358:	ffffefff 	.word	0xffffefff
 800335c:	ffffdfff 	.word	0xffffdfff
 8003360:	ffefffff 	.word	0xffefffff
 8003364:	ff9fffff 	.word	0xff9fffff
 8003368:	fff7ffff 	.word	0xfff7ffff

0800336c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af02      	add	r7, sp, #8
 8003372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2280      	movs	r2, #128	; 0x80
 8003378:	2100      	movs	r1, #0
 800337a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800337c:	f7fd fb0c 	bl	8000998 <HAL_GetTick>
 8003380:	0003      	movs	r3, r0
 8003382:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2208      	movs	r2, #8
 800338c:	4013      	ands	r3, r2
 800338e:	2b08      	cmp	r3, #8
 8003390:	d10c      	bne.n	80033ac <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2280      	movs	r2, #128	; 0x80
 8003396:	0391      	lsls	r1, r2, #14
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	4a17      	ldr	r2, [pc, #92]	; (80033f8 <UART_CheckIdleState+0x8c>)
 800339c:	9200      	str	r2, [sp, #0]
 800339e:	2200      	movs	r2, #0
 80033a0:	f000 f82c 	bl	80033fc <UART_WaitOnFlagUntilTimeout>
 80033a4:	1e03      	subs	r3, r0, #0
 80033a6:	d001      	beq.n	80033ac <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e021      	b.n	80033f0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2204      	movs	r2, #4
 80033b4:	4013      	ands	r3, r2
 80033b6:	2b04      	cmp	r3, #4
 80033b8:	d10c      	bne.n	80033d4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2280      	movs	r2, #128	; 0x80
 80033be:	03d1      	lsls	r1, r2, #15
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	4a0d      	ldr	r2, [pc, #52]	; (80033f8 <UART_CheckIdleState+0x8c>)
 80033c4:	9200      	str	r2, [sp, #0]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f000 f818 	bl	80033fc <UART_WaitOnFlagUntilTimeout>
 80033cc:	1e03      	subs	r3, r0, #0
 80033ce:	d001      	beq.n	80033d4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e00d      	b.n	80033f0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2220      	movs	r2, #32
 80033d8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2220      	movs	r2, #32
 80033de:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2274      	movs	r2, #116	; 0x74
 80033ea:	2100      	movs	r1, #0
 80033ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	0018      	movs	r0, r3
 80033f2:	46bd      	mov	sp, r7
 80033f4:	b004      	add	sp, #16
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	01ffffff 	.word	0x01ffffff

080033fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b094      	sub	sp, #80	; 0x50
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	603b      	str	r3, [r7, #0]
 8003408:	1dfb      	adds	r3, r7, #7
 800340a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800340c:	e0a3      	b.n	8003556 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800340e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003410:	3301      	adds	r3, #1
 8003412:	d100      	bne.n	8003416 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003414:	e09f      	b.n	8003556 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003416:	f7fd fabf 	bl	8000998 <HAL_GetTick>
 800341a:	0002      	movs	r2, r0
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003422:	429a      	cmp	r2, r3
 8003424:	d302      	bcc.n	800342c <UART_WaitOnFlagUntilTimeout+0x30>
 8003426:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003428:	2b00      	cmp	r3, #0
 800342a:	d13d      	bne.n	80034a8 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800342c:	f3ef 8310 	mrs	r3, PRIMASK
 8003430:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003432:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003434:	647b      	str	r3, [r7, #68]	; 0x44
 8003436:	2301      	movs	r3, #1
 8003438:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800343a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800343c:	f383 8810 	msr	PRIMASK, r3
}
 8003440:	46c0      	nop			; (mov r8, r8)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	494c      	ldr	r1, [pc, #304]	; (8003580 <UART_WaitOnFlagUntilTimeout+0x184>)
 800344e:	400a      	ands	r2, r1
 8003450:	601a      	str	r2, [r3, #0]
 8003452:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003454:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003458:	f383 8810 	msr	PRIMASK, r3
}
 800345c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800345e:	f3ef 8310 	mrs	r3, PRIMASK
 8003462:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003466:	643b      	str	r3, [r7, #64]	; 0x40
 8003468:	2301      	movs	r3, #1
 800346a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800346c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800346e:	f383 8810 	msr	PRIMASK, r3
}
 8003472:	46c0      	nop			; (mov r8, r8)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	689a      	ldr	r2, [r3, #8]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2101      	movs	r1, #1
 8003480:	438a      	bics	r2, r1
 8003482:	609a      	str	r2, [r3, #8]
 8003484:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003486:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003488:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800348a:	f383 8810 	msr	PRIMASK, r3
}
 800348e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2220      	movs	r2, #32
 8003494:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2220      	movs	r2, #32
 800349a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2274      	movs	r2, #116	; 0x74
 80034a0:	2100      	movs	r1, #0
 80034a2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e067      	b.n	8003578 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2204      	movs	r2, #4
 80034b0:	4013      	ands	r3, r2
 80034b2:	d050      	beq.n	8003556 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	69da      	ldr	r2, [r3, #28]
 80034ba:	2380      	movs	r3, #128	; 0x80
 80034bc:	011b      	lsls	r3, r3, #4
 80034be:	401a      	ands	r2, r3
 80034c0:	2380      	movs	r3, #128	; 0x80
 80034c2:	011b      	lsls	r3, r3, #4
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d146      	bne.n	8003556 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2280      	movs	r2, #128	; 0x80
 80034ce:	0112      	lsls	r2, r2, #4
 80034d0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034d2:	f3ef 8310 	mrs	r3, PRIMASK
 80034d6:	613b      	str	r3, [r7, #16]
  return(result);
 80034d8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034dc:	2301      	movs	r3, #1
 80034de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f383 8810 	msr	PRIMASK, r3
}
 80034e6:	46c0      	nop			; (mov r8, r8)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4923      	ldr	r1, [pc, #140]	; (8003580 <UART_WaitOnFlagUntilTimeout+0x184>)
 80034f4:	400a      	ands	r2, r1
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034fa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	f383 8810 	msr	PRIMASK, r3
}
 8003502:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003504:	f3ef 8310 	mrs	r3, PRIMASK
 8003508:	61fb      	str	r3, [r7, #28]
  return(result);
 800350a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800350c:	64bb      	str	r3, [r7, #72]	; 0x48
 800350e:	2301      	movs	r3, #1
 8003510:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	f383 8810 	msr	PRIMASK, r3
}
 8003518:	46c0      	nop			; (mov r8, r8)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2101      	movs	r1, #1
 8003526:	438a      	bics	r2, r1
 8003528:	609a      	str	r2, [r3, #8]
 800352a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800352c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800352e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003530:	f383 8810 	msr	PRIMASK, r3
}
 8003534:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2220      	movs	r2, #32
 800353a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2220      	movs	r2, #32
 8003540:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2280      	movs	r2, #128	; 0x80
 8003546:	2120      	movs	r1, #32
 8003548:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2274      	movs	r2, #116	; 0x74
 800354e:	2100      	movs	r1, #0
 8003550:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e010      	b.n	8003578 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	69db      	ldr	r3, [r3, #28]
 800355c:	68ba      	ldr	r2, [r7, #8]
 800355e:	4013      	ands	r3, r2
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	425a      	negs	r2, r3
 8003566:	4153      	adcs	r3, r2
 8003568:	b2db      	uxtb	r3, r3
 800356a:	001a      	movs	r2, r3
 800356c:	1dfb      	adds	r3, r7, #7
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	429a      	cmp	r2, r3
 8003572:	d100      	bne.n	8003576 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003574:	e74b      	b.n	800340e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	0018      	movs	r0, r3
 800357a:	46bd      	mov	sp, r7
 800357c:	b014      	add	sp, #80	; 0x50
 800357e:	bd80      	pop	{r7, pc}
 8003580:	fffffe5f 	.word	0xfffffe5f

08003584 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b08c      	sub	sp, #48	; 0x30
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	1dbb      	adds	r3, r7, #6
 8003590:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1dba      	adds	r2, r7, #6
 800359c:	2158      	movs	r1, #88	; 0x58
 800359e:	8812      	ldrh	r2, [r2, #0]
 80035a0:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	1dba      	adds	r2, r7, #6
 80035a6:	215a      	movs	r1, #90	; 0x5a
 80035a8:	8812      	ldrh	r2, [r2, #0]
 80035aa:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	689a      	ldr	r2, [r3, #8]
 80035b6:	2380      	movs	r3, #128	; 0x80
 80035b8:	015b      	lsls	r3, r3, #5
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d10d      	bne.n	80035da <UART_Start_Receive_IT+0x56>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d104      	bne.n	80035d0 <UART_Start_Receive_IT+0x4c>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	225c      	movs	r2, #92	; 0x5c
 80035ca:	4943      	ldr	r1, [pc, #268]	; (80036d8 <UART_Start_Receive_IT+0x154>)
 80035cc:	5299      	strh	r1, [r3, r2]
 80035ce:	e02e      	b.n	800362e <UART_Start_Receive_IT+0xaa>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	225c      	movs	r2, #92	; 0x5c
 80035d4:	21ff      	movs	r1, #255	; 0xff
 80035d6:	5299      	strh	r1, [r3, r2]
 80035d8:	e029      	b.n	800362e <UART_Start_Receive_IT+0xaa>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10d      	bne.n	80035fe <UART_Start_Receive_IT+0x7a>
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d104      	bne.n	80035f4 <UART_Start_Receive_IT+0x70>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	225c      	movs	r2, #92	; 0x5c
 80035ee:	21ff      	movs	r1, #255	; 0xff
 80035f0:	5299      	strh	r1, [r3, r2]
 80035f2:	e01c      	b.n	800362e <UART_Start_Receive_IT+0xaa>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	225c      	movs	r2, #92	; 0x5c
 80035f8:	217f      	movs	r1, #127	; 0x7f
 80035fa:	5299      	strh	r1, [r3, r2]
 80035fc:	e017      	b.n	800362e <UART_Start_Receive_IT+0xaa>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	689a      	ldr	r2, [r3, #8]
 8003602:	2380      	movs	r3, #128	; 0x80
 8003604:	055b      	lsls	r3, r3, #21
 8003606:	429a      	cmp	r2, r3
 8003608:	d10d      	bne.n	8003626 <UART_Start_Receive_IT+0xa2>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d104      	bne.n	800361c <UART_Start_Receive_IT+0x98>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	225c      	movs	r2, #92	; 0x5c
 8003616:	217f      	movs	r1, #127	; 0x7f
 8003618:	5299      	strh	r1, [r3, r2]
 800361a:	e008      	b.n	800362e <UART_Start_Receive_IT+0xaa>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	225c      	movs	r2, #92	; 0x5c
 8003620:	213f      	movs	r1, #63	; 0x3f
 8003622:	5299      	strh	r1, [r3, r2]
 8003624:	e003      	b.n	800362e <UART_Start_Receive_IT+0xaa>
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	225c      	movs	r2, #92	; 0x5c
 800362a:	2100      	movs	r1, #0
 800362c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2280      	movs	r2, #128	; 0x80
 8003632:	2100      	movs	r1, #0
 8003634:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2222      	movs	r2, #34	; 0x22
 800363a:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800363c:	f3ef 8310 	mrs	r3, PRIMASK
 8003640:	61fb      	str	r3, [r7, #28]
  return(result);
 8003642:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003644:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003646:	2301      	movs	r3, #1
 8003648:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800364a:	6a3b      	ldr	r3, [r7, #32]
 800364c:	f383 8810 	msr	PRIMASK, r3
}
 8003650:	46c0      	nop			; (mov r8, r8)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	2101      	movs	r1, #1
 800365e:	430a      	orrs	r2, r1
 8003660:	609a      	str	r2, [r3, #8]
 8003662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003664:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003668:	f383 8810 	msr	PRIMASK, r3
}
 800366c:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	689a      	ldr	r2, [r3, #8]
 8003672:	2380      	movs	r3, #128	; 0x80
 8003674:	015b      	lsls	r3, r3, #5
 8003676:	429a      	cmp	r2, r3
 8003678:	d107      	bne.n	800368a <UART_Start_Receive_IT+0x106>
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d103      	bne.n	800368a <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	4a15      	ldr	r2, [pc, #84]	; (80036dc <UART_Start_Receive_IT+0x158>)
 8003686:	665a      	str	r2, [r3, #100]	; 0x64
 8003688:	e002      	b.n	8003690 <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	4a14      	ldr	r2, [pc, #80]	; (80036e0 <UART_Start_Receive_IT+0x15c>)
 800368e:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2274      	movs	r2, #116	; 0x74
 8003694:	2100      	movs	r1, #0
 8003696:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003698:	f3ef 8310 	mrs	r3, PRIMASK
 800369c:	613b      	str	r3, [r7, #16]
  return(result);
 800369e:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80036a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80036a2:	2301      	movs	r3, #1
 80036a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	f383 8810 	msr	PRIMASK, r3
}
 80036ac:	46c0      	nop			; (mov r8, r8)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2190      	movs	r1, #144	; 0x90
 80036ba:	0049      	lsls	r1, r1, #1
 80036bc:	430a      	orrs	r2, r1
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	f383 8810 	msr	PRIMASK, r3
}
 80036ca:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	0018      	movs	r0, r3
 80036d0:	46bd      	mov	sp, r7
 80036d2:	b00c      	add	sp, #48	; 0x30
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	000001ff 	.word	0x000001ff
 80036dc:	08003995 	.word	0x08003995
 80036e0:	0800382d 	.word	0x0800382d

080036e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b08e      	sub	sp, #56	; 0x38
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036ec:	f3ef 8310 	mrs	r3, PRIMASK
 80036f0:	617b      	str	r3, [r7, #20]
  return(result);
 80036f2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036f4:	637b      	str	r3, [r7, #52]	; 0x34
 80036f6:	2301      	movs	r3, #1
 80036f8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	f383 8810 	msr	PRIMASK, r3
}
 8003700:	46c0      	nop			; (mov r8, r8)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4925      	ldr	r1, [pc, #148]	; (80037a4 <UART_EndRxTransfer+0xc0>)
 800370e:	400a      	ands	r2, r1
 8003710:	601a      	str	r2, [r3, #0]
 8003712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003714:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	f383 8810 	msr	PRIMASK, r3
}
 800371c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800371e:	f3ef 8310 	mrs	r3, PRIMASK
 8003722:	623b      	str	r3, [r7, #32]
  return(result);
 8003724:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003726:	633b      	str	r3, [r7, #48]	; 0x30
 8003728:	2301      	movs	r3, #1
 800372a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372e:	f383 8810 	msr	PRIMASK, r3
}
 8003732:	46c0      	nop			; (mov r8, r8)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689a      	ldr	r2, [r3, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2101      	movs	r1, #1
 8003740:	438a      	bics	r2, r1
 8003742:	609a      	str	r2, [r3, #8]
 8003744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003746:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800374a:	f383 8810 	msr	PRIMASK, r3
}
 800374e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003754:	2b01      	cmp	r3, #1
 8003756:	d118      	bne.n	800378a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003758:	f3ef 8310 	mrs	r3, PRIMASK
 800375c:	60bb      	str	r3, [r7, #8]
  return(result);
 800375e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003760:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003762:	2301      	movs	r3, #1
 8003764:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f383 8810 	msr	PRIMASK, r3
}
 800376c:	46c0      	nop			; (mov r8, r8)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2110      	movs	r1, #16
 800377a:	438a      	bics	r2, r1
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003780:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	f383 8810 	msr	PRIMASK, r3
}
 8003788:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2220      	movs	r2, #32
 800378e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	665a      	str	r2, [r3, #100]	; 0x64
}
 800379c:	46c0      	nop			; (mov r8, r8)
 800379e:	46bd      	mov	sp, r7
 80037a0:	b00e      	add	sp, #56	; 0x38
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	fffffedf 	.word	0xfffffedf

080037a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	225a      	movs	r2, #90	; 0x5a
 80037ba:	2100      	movs	r1, #0
 80037bc:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2252      	movs	r2, #82	; 0x52
 80037c2:	2100      	movs	r1, #0
 80037c4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	0018      	movs	r0, r3
 80037ca:	f7ff fb7f 	bl	8002ecc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037ce:	46c0      	nop			; (mov r8, r8)
 80037d0:	46bd      	mov	sp, r7
 80037d2:	b004      	add	sp, #16
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b086      	sub	sp, #24
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037de:	f3ef 8310 	mrs	r3, PRIMASK
 80037e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80037e4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80037e6:	617b      	str	r3, [r7, #20]
 80037e8:	2301      	movs	r3, #1
 80037ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f383 8810 	msr	PRIMASK, r3
}
 80037f2:	46c0      	nop			; (mov r8, r8)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2140      	movs	r1, #64	; 0x40
 8003800:	438a      	bics	r2, r1
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	f383 8810 	msr	PRIMASK, r3
}
 800380e:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2220      	movs	r2, #32
 8003814:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	0018      	movs	r0, r3
 8003820:	f7ff fb44 	bl	8002eac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003824:	46c0      	nop			; (mov r8, r8)
 8003826:	46bd      	mov	sp, r7
 8003828:	b006      	add	sp, #24
 800382a:	bd80      	pop	{r7, pc}

0800382c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b090      	sub	sp, #64	; 0x40
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003834:	203e      	movs	r0, #62	; 0x3e
 8003836:	183b      	adds	r3, r7, r0
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	215c      	movs	r1, #92	; 0x5c
 800383c:	5a52      	ldrh	r2, [r2, r1]
 800383e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003844:	2b22      	cmp	r3, #34	; 0x22
 8003846:	d000      	beq.n	800384a <UART_RxISR_8BIT+0x1e>
 8003848:	e095      	b.n	8003976 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	213c      	movs	r1, #60	; 0x3c
 8003850:	187b      	adds	r3, r7, r1
 8003852:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8003854:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003856:	187b      	adds	r3, r7, r1
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	b2da      	uxtb	r2, r3
 800385c:	183b      	adds	r3, r7, r0
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	b2d9      	uxtb	r1, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003866:	400a      	ands	r2, r1
 8003868:	b2d2      	uxtb	r2, r2
 800386a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003870:	1c5a      	adds	r2, r3, #1
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	225a      	movs	r2, #90	; 0x5a
 800387a:	5a9b      	ldrh	r3, [r3, r2]
 800387c:	b29b      	uxth	r3, r3
 800387e:	3b01      	subs	r3, #1
 8003880:	b299      	uxth	r1, r3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	225a      	movs	r2, #90	; 0x5a
 8003886:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	225a      	movs	r2, #90	; 0x5a
 800388c:	5a9b      	ldrh	r3, [r3, r2]
 800388e:	b29b      	uxth	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d178      	bne.n	8003986 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003894:	f3ef 8310 	mrs	r3, PRIMASK
 8003898:	61bb      	str	r3, [r7, #24]
  return(result);
 800389a:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800389c:	63bb      	str	r3, [r7, #56]	; 0x38
 800389e:	2301      	movs	r3, #1
 80038a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	f383 8810 	msr	PRIMASK, r3
}
 80038a8:	46c0      	nop			; (mov r8, r8)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4936      	ldr	r1, [pc, #216]	; (8003990 <UART_RxISR_8BIT+0x164>)
 80038b6:	400a      	ands	r2, r1
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038bc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038be:	6a3b      	ldr	r3, [r7, #32]
 80038c0:	f383 8810 	msr	PRIMASK, r3
}
 80038c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038c6:	f3ef 8310 	mrs	r3, PRIMASK
 80038ca:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80038cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ce:	637b      	str	r3, [r7, #52]	; 0x34
 80038d0:	2301      	movs	r3, #1
 80038d2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038d6:	f383 8810 	msr	PRIMASK, r3
}
 80038da:	46c0      	nop			; (mov r8, r8)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689a      	ldr	r2, [r3, #8]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2101      	movs	r1, #1
 80038e8:	438a      	bics	r2, r1
 80038ea:	609a      	str	r2, [r3, #8]
 80038ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038f2:	f383 8810 	msr	PRIMASK, r3
}
 80038f6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2220      	movs	r2, #32
 80038fc:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003908:	2b01      	cmp	r3, #1
 800390a:	d12f      	bne.n	800396c <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003912:	f3ef 8310 	mrs	r3, PRIMASK
 8003916:	60fb      	str	r3, [r7, #12]
  return(result);
 8003918:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800391a:	633b      	str	r3, [r7, #48]	; 0x30
 800391c:	2301      	movs	r3, #1
 800391e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	f383 8810 	msr	PRIMASK, r3
}
 8003926:	46c0      	nop			; (mov r8, r8)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2110      	movs	r1, #16
 8003934:	438a      	bics	r2, r1
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800393a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	f383 8810 	msr	PRIMASK, r3
}
 8003942:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	69db      	ldr	r3, [r3, #28]
 800394a:	2210      	movs	r2, #16
 800394c:	4013      	ands	r3, r2
 800394e:	2b10      	cmp	r3, #16
 8003950:	d103      	bne.n	800395a <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2210      	movs	r2, #16
 8003958:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2258      	movs	r2, #88	; 0x58
 800395e:	5a9a      	ldrh	r2, [r3, r2]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	0011      	movs	r1, r2
 8003964:	0018      	movs	r0, r3
 8003966:	f7ff fab9 	bl	8002edc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800396a:	e00c      	b.n	8003986 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	0018      	movs	r0, r3
 8003970:	f7ff faa4 	bl	8002ebc <HAL_UART_RxCpltCallback>
}
 8003974:	e007      	b.n	8003986 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	699a      	ldr	r2, [r3, #24]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2108      	movs	r1, #8
 8003982:	430a      	orrs	r2, r1
 8003984:	619a      	str	r2, [r3, #24]
}
 8003986:	46c0      	nop			; (mov r8, r8)
 8003988:	46bd      	mov	sp, r7
 800398a:	b010      	add	sp, #64	; 0x40
 800398c:	bd80      	pop	{r7, pc}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	fffffedf 	.word	0xfffffedf

08003994 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b090      	sub	sp, #64	; 0x40
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800399c:	203e      	movs	r0, #62	; 0x3e
 800399e:	183b      	adds	r3, r7, r0
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	215c      	movs	r1, #92	; 0x5c
 80039a4:	5a52      	ldrh	r2, [r2, r1]
 80039a6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039ac:	2b22      	cmp	r3, #34	; 0x22
 80039ae:	d000      	beq.n	80039b2 <UART_RxISR_16BIT+0x1e>
 80039b0:	e095      	b.n	8003ade <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	213c      	movs	r1, #60	; 0x3c
 80039b8:	187b      	adds	r3, r7, r1
 80039ba:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80039bc:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c2:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80039c4:	187b      	adds	r3, r7, r1
 80039c6:	183a      	adds	r2, r7, r0
 80039c8:	881b      	ldrh	r3, [r3, #0]
 80039ca:	8812      	ldrh	r2, [r2, #0]
 80039cc:	4013      	ands	r3, r2
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039d2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d8:	1c9a      	adds	r2, r3, #2
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	225a      	movs	r2, #90	; 0x5a
 80039e2:	5a9b      	ldrh	r3, [r3, r2]
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	3b01      	subs	r3, #1
 80039e8:	b299      	uxth	r1, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	225a      	movs	r2, #90	; 0x5a
 80039ee:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	225a      	movs	r2, #90	; 0x5a
 80039f4:	5a9b      	ldrh	r3, [r3, r2]
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d178      	bne.n	8003aee <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039fc:	f3ef 8310 	mrs	r3, PRIMASK
 8003a00:	617b      	str	r3, [r7, #20]
  return(result);
 8003a02:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a04:	637b      	str	r3, [r7, #52]	; 0x34
 8003a06:	2301      	movs	r3, #1
 8003a08:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	f383 8810 	msr	PRIMASK, r3
}
 8003a10:	46c0      	nop			; (mov r8, r8)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4936      	ldr	r1, [pc, #216]	; (8003af8 <UART_RxISR_16BIT+0x164>)
 8003a1e:	400a      	ands	r2, r1
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	f383 8810 	msr	PRIMASK, r3
}
 8003a2c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a2e:	f3ef 8310 	mrs	r3, PRIMASK
 8003a32:	623b      	str	r3, [r7, #32]
  return(result);
 8003a34:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a36:	633b      	str	r3, [r7, #48]	; 0x30
 8003a38:	2301      	movs	r3, #1
 8003a3a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3e:	f383 8810 	msr	PRIMASK, r3
}
 8003a42:	46c0      	nop			; (mov r8, r8)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689a      	ldr	r2, [r3, #8]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2101      	movs	r1, #1
 8003a50:	438a      	bics	r2, r1
 8003a52:	609a      	str	r2, [r3, #8]
 8003a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a56:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a5a:	f383 8810 	msr	PRIMASK, r3
}
 8003a5e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2220      	movs	r2, #32
 8003a64:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d12f      	bne.n	8003ad4 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a7a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a7e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a80:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a84:	2301      	movs	r3, #1
 8003a86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f383 8810 	msr	PRIMASK, r3
}
 8003a8e:	46c0      	nop			; (mov r8, r8)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2110      	movs	r1, #16
 8003a9c:	438a      	bics	r2, r1
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aa2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	f383 8810 	msr	PRIMASK, r3
}
 8003aaa:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	69db      	ldr	r3, [r3, #28]
 8003ab2:	2210      	movs	r2, #16
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	2b10      	cmp	r3, #16
 8003ab8:	d103      	bne.n	8003ac2 <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2210      	movs	r2, #16
 8003ac0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2258      	movs	r2, #88	; 0x58
 8003ac6:	5a9a      	ldrh	r2, [r3, r2]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	0011      	movs	r1, r2
 8003acc:	0018      	movs	r0, r3
 8003ace:	f7ff fa05 	bl	8002edc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003ad2:	e00c      	b.n	8003aee <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	0018      	movs	r0, r3
 8003ad8:	f7ff f9f0 	bl	8002ebc <HAL_UART_RxCpltCallback>
}
 8003adc:	e007      	b.n	8003aee <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	699a      	ldr	r2, [r3, #24]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2108      	movs	r1, #8
 8003aea:	430a      	orrs	r2, r1
 8003aec:	619a      	str	r2, [r3, #24]
}
 8003aee:	46c0      	nop			; (mov r8, r8)
 8003af0:	46bd      	mov	sp, r7
 8003af2:	b010      	add	sp, #64	; 0x40
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	46c0      	nop			; (mov r8, r8)
 8003af8:	fffffedf 	.word	0xfffffedf

08003afc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	46bd      	mov	sp, r7
 8003b08:	b002      	add	sp, #8
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <__libc_init_array>:
 8003b0c:	b570      	push	{r4, r5, r6, lr}
 8003b0e:	2600      	movs	r6, #0
 8003b10:	4d0c      	ldr	r5, [pc, #48]	; (8003b44 <__libc_init_array+0x38>)
 8003b12:	4c0d      	ldr	r4, [pc, #52]	; (8003b48 <__libc_init_array+0x3c>)
 8003b14:	1b64      	subs	r4, r4, r5
 8003b16:	10a4      	asrs	r4, r4, #2
 8003b18:	42a6      	cmp	r6, r4
 8003b1a:	d109      	bne.n	8003b30 <__libc_init_array+0x24>
 8003b1c:	2600      	movs	r6, #0
 8003b1e:	f000 f821 	bl	8003b64 <_init>
 8003b22:	4d0a      	ldr	r5, [pc, #40]	; (8003b4c <__libc_init_array+0x40>)
 8003b24:	4c0a      	ldr	r4, [pc, #40]	; (8003b50 <__libc_init_array+0x44>)
 8003b26:	1b64      	subs	r4, r4, r5
 8003b28:	10a4      	asrs	r4, r4, #2
 8003b2a:	42a6      	cmp	r6, r4
 8003b2c:	d105      	bne.n	8003b3a <__libc_init_array+0x2e>
 8003b2e:	bd70      	pop	{r4, r5, r6, pc}
 8003b30:	00b3      	lsls	r3, r6, #2
 8003b32:	58eb      	ldr	r3, [r5, r3]
 8003b34:	4798      	blx	r3
 8003b36:	3601      	adds	r6, #1
 8003b38:	e7ee      	b.n	8003b18 <__libc_init_array+0xc>
 8003b3a:	00b3      	lsls	r3, r6, #2
 8003b3c:	58eb      	ldr	r3, [r5, r3]
 8003b3e:	4798      	blx	r3
 8003b40:	3601      	adds	r6, #1
 8003b42:	e7f2      	b.n	8003b2a <__libc_init_array+0x1e>
 8003b44:	08003bb4 	.word	0x08003bb4
 8003b48:	08003bb4 	.word	0x08003bb4
 8003b4c:	08003bb4 	.word	0x08003bb4
 8003b50:	08003bb8 	.word	0x08003bb8

08003b54 <memset>:
 8003b54:	0003      	movs	r3, r0
 8003b56:	1882      	adds	r2, r0, r2
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d100      	bne.n	8003b5e <memset+0xa>
 8003b5c:	4770      	bx	lr
 8003b5e:	7019      	strb	r1, [r3, #0]
 8003b60:	3301      	adds	r3, #1
 8003b62:	e7f9      	b.n	8003b58 <memset+0x4>

08003b64 <_init>:
 8003b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b66:	46c0      	nop			; (mov r8, r8)
 8003b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b6a:	bc08      	pop	{r3}
 8003b6c:	469e      	mov	lr, r3
 8003b6e:	4770      	bx	lr

08003b70 <_fini>:
 8003b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b72:	46c0      	nop			; (mov r8, r8)
 8003b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b76:	bc08      	pop	{r3}
 8003b78:	469e      	mov	lr, r3
 8003b7a:	4770      	bx	lr
