

================================================================
== Vivado HLS Report for 'ProjY'
================================================================
* Date:           Sun Dec  5 18:58:35 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj0
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     2.533|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|      102|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        1|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        0|      -|      133|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|      1|      133|      134|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+---------------------------------+-----------+
    |              Instance              |              Module             | Expression|
    +------------------------------------+---------------------------------+-----------+
    |jet_hw_mul_mul_16ns_16ns_32_1_1_U6  |jet_hw_mul_mul_16ns_16ns_32_1_1  |  i0 * i1  |
    +------------------------------------+---------------------------------+-----------+

    * Memory: 
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |sin_table2_U  |ProjY_sin_table2  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |sub_ln68_fu_152_p2           |     -    |      0|  0|  17|           1|          17|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln891_1_fu_101_p2       |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln891_fu_73_p2          |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_return                    |  select  |      0|  0|  17|           1|          17|
    |phiQ1_V_2_fu_85_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln118_fu_113_p3       |  select  |      0|  0|   8|           1|           8|
    |select_ln887_fu_121_p3       |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |phiQ1_V_1_fu_79_p2           |    xor   |      0|  0|   8|           8|           2|
    |phiQ1_V_3_fu_107_p2          |    xor   |      0|  0|   8|           8|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 102|          38|          77|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |pt_V_read_reg_172                |  16|   0|   16|          0|
    |pt_V_read_reg_172_pp0_iter1_reg  |  16|   0|   16|          0|
    |sin_table2_load_reg_187          |  16|   0|   16|          0|
    |tmp_33_reg_177                   |   1|   0|    1|          0|
    |tmp_reg_192                      |  16|   0|   16|          0|
    |tmp_33_reg_177                   |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 133|  32|   70|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_return  | out |   17| ap_ctrl_hs |     ProjY    | return value |
|pt_V       |  in |   16|   ap_none  |     pt_V     |    scalar    |
|phi_V      |  in |   11|   ap_none  |     phi_V    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %phi_V)" [src/JET.h:116]   --->   Operation 5 'read' 'phi_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pt_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %pt_V)" [src/JET.h:116]   --->   Operation 6 'read' 'pt_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phiQ1_V = trunc i11 %phi_V_read to i8" [src/JET.h:116]   --->   Operation 7 'trunc' 'phiQ1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %phi_V_read, i32 8, i32 10)" [src/JET.h:117]   --->   Operation 8 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.49ns)   --->   "%icmp_ln891 = icmp sgt i3 %tmp_32, 0" [src/JET.h:117]   --->   Operation 9 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node phiQ1_V_2)   --->   "%phiQ1_V_1 = xor i8 %phiQ1_V, -1" [src/JET.h:117]   --->   Operation 10 'xor' 'phiQ1_V_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.30ns) (out node of the LUT)   --->   "%phiQ1_V_2 = select i1 %icmp_ln891, i8 %phiQ1_V_1, i8 %phiQ1_V" [src/JET.h:117]   --->   Operation 11 'select' 'phiQ1_V_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %phi_V_read, i32 10)" [src/JET.h:118]   --->   Operation 12 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%icmp_ln891_1 = icmp sgt i11 %phi_V_read, -257" [src/JET.h:118]   --->   Operation 13 'icmp' 'icmp_ln891_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln887)   --->   "%phiQ1_V_3 = xor i8 %phiQ1_V_2, -1" [src/JET.h:118]   --->   Operation 14 'xor' 'phiQ1_V_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln887)   --->   "%select_ln118 = select i1 %icmp_ln891_1, i8 %phiQ1_V_3, i8 %phiQ1_V_2" [src/JET.h:118]   --->   Operation 15 'select' 'select_ln118' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln887 = select i1 %tmp_33, i8 %select_ln118, i8 %phiQ1_V_2" [src/JET.h:118]   --->   Operation 16 'select' 'select_ln887' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %select_ln887 to i64" [src/JET.h:121]   --->   Operation 17 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sin_table2_addr = getelementptr [256 x i16]* @sin_table2, i64 0, i64 %zext_ln544" [src/JET.h:121]   --->   Operation 18 'getelementptr' 'sin_table2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.15ns)   --->   "%sin_table2_load = load i16* %sin_table2_addr, align 2" [src/JET.h:121]   --->   Operation 19 'load' 'sin_table2_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 20 [1/2] (1.15ns)   --->   "%sin_table2_load = load i16* %sin_table2_addr, align 2" [src/JET.h:121]   --->   Operation 20 'load' 'sin_table2_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 2.53>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %pt_V_read to i32" [src/JET.h:121]   --->   Operation 21 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %sin_table2_load to i32" [src/JET.h:121]   --->   Operation 22 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V = mul i32 %lhs_V, %rhs_V" [src/JET.h:121]   --->   Operation 23 'mul' 'ret_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 16, i32 31)" [src/JET.h:121]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i16 %tmp to i17" [src/JET.h:121]   --->   Operation 25 'zext' 'zext_ln1503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.60ns)   --->   "%sub_ln68 = sub i17 0, %zext_ln1503" [src/JET.h:123]   --->   Operation 26 'sub' 'sub_ln68' <Predicate = (tmp_33)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.26ns)   --->   "%select_ln123 = select i1 %tmp_33, i17 %sub_ln68, i17 %zext_ln1503" [src/JET.h:123]   --->   Operation 27 'select' 'select_ln123' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "ret i17 %select_ln123" [src/JET.h:125]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sin_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_V_read      (read         ) [ 00000]
pt_V_read       (read         ) [ 01110]
phiQ1_V         (trunc        ) [ 00000]
tmp_32          (partselect   ) [ 00000]
icmp_ln891      (icmp         ) [ 00000]
phiQ1_V_1       (xor          ) [ 00000]
phiQ1_V_2       (select       ) [ 00000]
tmp_33          (bitselect    ) [ 01111]
icmp_ln891_1    (icmp         ) [ 00000]
phiQ1_V_3       (xor          ) [ 00000]
select_ln118    (select       ) [ 00000]
select_ln887    (select       ) [ 00000]
zext_ln544      (zext         ) [ 00000]
sin_table2_addr (getelementptr) [ 01100]
sin_table2_load (load         ) [ 01010]
lhs_V           (zext         ) [ 00000]
rhs_V           (zext         ) [ 00000]
ret_V           (mul          ) [ 00000]
tmp             (partselect   ) [ 01001]
zext_ln1503     (zext         ) [ 00000]
sub_ln68        (sub          ) [ 00000]
select_ln123    (select       ) [ 00000]
ret_ln125       (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pt_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="phi_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sin_table2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="phi_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="11" slack="0"/>
<pin id="36" dir="0" index="1" bw="11" slack="0"/>
<pin id="37" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="pt_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pt_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sin_table2_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_table2_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_table2_load/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="phiQ1_V_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="11" slack="0"/>
<pin id="61" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="phiQ1_V/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="tmp_32_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="11" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="0" index="3" bw="5" slack="0"/>
<pin id="68" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln891_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="3" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="phiQ1_V_1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="0"/>
<pin id="82" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="phiQ1_V_1/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="phiQ1_V_2_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phiQ1_V_2/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_33_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="11" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln891_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="11" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="phiQ1_V_3_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="phiQ1_V_3/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="select_ln118_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="select_ln887_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln887/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln544_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="lhs_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="2"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="rhs_V_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln1503_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sub_ln68_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln123_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="3"/>
<pin id="160" dir="0" index="1" bw="17" slack="0"/>
<pin id="161" dir="0" index="2" bw="17" slack="0"/>
<pin id="162" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/4 "/>
</bind>
</comp>

<comp id="165" class="1007" name="ret_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="pt_V_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="2"/>
<pin id="174" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="pt_V_read "/>
</bind>
</comp>

<comp id="177" class="1005" name="tmp_33_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="3"/>
<pin id="179" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="182" class="1005" name="sin_table2_addr_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="1"/>
<pin id="184" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sin_table2_addr "/>
</bind>
</comp>

<comp id="187" class="1005" name="sin_table2_load_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="1"/>
<pin id="189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sin_table2_load "/>
</bind>
</comp>

<comp id="192" class="1005" name="tmp_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="62"><net_src comp="34" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="70"><net_src comp="34" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="63" pin=3"/></net>

<net id="77"><net_src comp="63" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="59" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="73" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="79" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="59" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="34" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="105"><net_src comp="34" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="85" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="101" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="107" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="85" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="93" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="113" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="85" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="149" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="134" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="137" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="175"><net_src comp="40" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="180"><net_src comp="93" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="185"><net_src comp="46" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="190"><net_src comp="53" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="195"><net_src comp="140" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pt_V | {}
	Port: phi_V | {}
	Port: sin_table2 | {}
 - Input state : 
	Port: ProjY : pt_V | {1 }
	Port: ProjY : phi_V | {1 }
	Port: ProjY : sin_table2 | {1 2 }
  - Chain level:
	State 1
		icmp_ln891 : 1
		phiQ1_V_1 : 1
		phiQ1_V_2 : 2
		phiQ1_V_3 : 3
		select_ln118 : 3
		select_ln887 : 4
		zext_ln544 : 5
		sin_table2_addr : 6
		sin_table2_load : 7
	State 2
	State 3
		ret_V : 1
		tmp : 2
	State 4
		sub_ln68 : 1
		select_ln123 : 2
		ret_ln125 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    phiQ1_V_2_fu_85    |    0    |    0    |    8    |
|  select  |  select_ln118_fu_113  |    0    |    0    |    8    |
|          |  select_ln887_fu_121  |    0    |    0    |    8    |
|          |  select_ln123_fu_158  |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln891_fu_73   |    0    |    0    |    9    |
|          |  icmp_ln891_1_fu_101  |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|    xor   |    phiQ1_V_1_fu_79    |    0    |    0    |    8    |
|          |    phiQ1_V_3_fu_107   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln68_fu_152    |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|    mul   |      ret_V_fu_165     |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   | phi_V_read_read_fu_34 |    0    |    0    |    0    |
|          |  pt_V_read_read_fu_40 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     phiQ1_V_fu_59     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_32_fu_63     |    0    |    0    |    0    |
|          |       tmp_fu_140      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|      tmp_33_fu_93     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln544_fu_129   |    0    |    0    |    0    |
|   zext   |      lhs_V_fu_134     |    0    |    0    |    0    |
|          |      rhs_V_fu_137     |    0    |    0    |    0    |
|          |   zext_ln1503_fu_149  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |    95   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   pt_V_read_reg_172   |   16   |
|sin_table2_addr_reg_182|    8   |
|sin_table2_load_reg_187|   16   |
|     tmp_33_reg_177    |    1   |
|      tmp_reg_192      |   16   |
+-----------------------+--------+
|         Total         |   57   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   57   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   57   |   104  |
+-----------+--------+--------+--------+--------+
