{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 12:13:53 2021 " "Info: Processing started: Thu Sep 30 12:13:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L2_2 -c L2_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L2_2 -c L2_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 128 16 184 144 "CLK" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "BLOCK_2:inst1\|BL1:inst\|inst3 " "Info: Detected ripple clock \"BLOCK_2:inst1\|BL1:inst\|inst3\" as buffer" {  } { { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLOCK_2:inst1\|BL1:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BLOCK_2:inst1\|BL1:inst20\|inst3 " "Info: Detected ripple clock \"BLOCK_2:inst1\|BL1:inst20\|inst3\" as buffer" {  } { { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLOCK_2:inst1\|BL1:inst20\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BLOCK_2:inst1\|inst12 " "Info: Detected gated clock \"BLOCK_2:inst1\|inst12\" as buffer" {  } { { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 672 736 416 "inst12" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLOCK_2:inst1\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BLOCK_1:inst\|BL1:inst\|inst3 " "Info: Detected ripple clock \"BLOCK_1:inst\|BL1:inst\|inst3\" as buffer" {  } { { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLOCK_1:inst\|BL1:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BLOCK_1:inst\|BL1:inst20\|inst3 " "Info: Detected ripple clock \"BLOCK_1:inst\|BL1:inst20\|inst3\" as buffer" {  } { { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLOCK_1:inst\|BL1:inst20\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BLOCK_1:inst\|inst12 " "Info: Detected gated clock \"BLOCK_1:inst\|inst12\" as buffer" {  } { { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 664 728 264 "inst12" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLOCK_1:inst\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "BLOCK_1:inst\|inst3 " "Info: Detected ripple clock \"BLOCK_1:inst\|inst3\" as buffer" {  } { { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 752 816 296 "inst3" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLOCK_1:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register BLOCK_2:inst1\|BL1:inst\|lpm_counter1:inst1\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\] register BLOCK_2:inst1\|BL1:inst\|inst3 133.73 MHz 7.478 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 133.73 MHz between source register \"BLOCK_2:inst1\|BL1:inst\|lpm_counter1:inst1\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\]\" and destination register \"BLOCK_2:inst1\|BL1:inst\|inst3\" (period= 7.478 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.185 ns + Longest register register " "Info: + Longest register to register delay is 1.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BLOCK_2:inst1\|BL1:inst\|lpm_counter1:inst1\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\] 1 REG LCFF_X5_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y6_N1; Fanout = 3; REG Node = 'BLOCK_2:inst1\|BL1:inst\|lpm_counter1:inst1\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_noi.tdf" "" { Text "D:/Labs/5_sem/Sifo/L2_2/db/cntr_noi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 0.518 ns BLOCK_2:inst1\|BL1:inst\|inst27~1 2 COMB LCCOMB_X5_Y6_N30 1 " "Info: 2: + IC(0.246 ns) + CELL(0.272 ns) = 0.518 ns; Loc. = LCCOMB_X5_Y6_N30; Fanout = 1; COMB Node = 'BLOCK_2:inst1\|BL1:inst\|inst27~1'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] BLOCK_2:inst1|BL1:inst|inst27~1 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 280 1360 1424 424 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 1.030 ns BLOCK_2:inst1\|BL1:inst\|inst3~0 3 COMB LCCOMB_X5_Y6_N20 1 " "Info: 3: + IC(0.240 ns) + CELL(0.272 ns) = 1.030 ns; Loc. = LCCOMB_X5_Y6_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst1\|BL1:inst\|inst3~0'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { BLOCK_2:inst1|BL1:inst|inst27~1 BLOCK_2:inst1|BL1:inst|inst3~0 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.185 ns BLOCK_2:inst1\|BL1:inst\|inst3 4 REG LCFF_X5_Y6_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.185 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'BLOCK_2:inst1\|BL1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { BLOCK_2:inst1|BL1:inst|inst3~0 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.699 ns ( 58.99 % ) " "Info: Total cell delay = 0.699 ns ( 58.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.486 ns ( 41.01 % ) " "Info: Total interconnect delay = 0.486 ns ( 41.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] BLOCK_2:inst1|BL1:inst|inst27~1 BLOCK_2:inst1|BL1:inst|inst3~0 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "1.185 ns" { BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] {} BLOCK_2:inst1|BL1:inst|inst27~1 {} BLOCK_2:inst1|BL1:inst|inst3~0 {} BLOCK_2:inst1|BL1:inst|inst3 {} } { 0.000ns 0.246ns 0.240ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.370 ns - Smallest " "Info: - Smallest clock skew is -2.370 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.224 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 5.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 128 16 184 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.712 ns) 2.384 ns BLOCK_1:inst\|BL1:inst20\|inst3 2 REG LCFF_X1_Y8_N25 2 " "Info: 2: + IC(0.818 ns) + CELL(0.712 ns) = 2.384 ns; Loc. = LCFF_X1_Y8_N25; Fanout = 2; REG Node = 'BLOCK_1:inst\|BL1:inst20\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.225 ns) 2.819 ns BLOCK_1:inst\|inst12 3 COMB LCCOMB_X1_Y8_N18 2 " "Info: 3: + IC(0.210 ns) + CELL(0.225 ns) = 2.819 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 2; COMB Node = 'BLOCK_1:inst\|inst12'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { BLOCK_1:inst|BL1:inst20|inst3 BLOCK_1:inst|inst12 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 664 728 264 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.712 ns) 4.286 ns BLOCK_1:inst\|inst3 4 REG LCFF_X6_Y6_N21 5 " "Info: 4: + IC(0.755 ns) + CELL(0.712 ns) = 4.286 ns; Loc. = LCFF_X6_Y6_N21; Fanout = 5; REG Node = 'BLOCK_1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 752 816 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.618 ns) 5.224 ns BLOCK_2:inst1\|BL1:inst\|inst3 5 REG LCFF_X5_Y6_N21 2 " "Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 5.224 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'BLOCK_2:inst1\|BL1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.121 ns ( 59.74 % ) " "Info: Total cell delay = 3.121 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 40.26 % ) " "Info: Total interconnect delay = 2.103 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst20|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst|inst3 {} } { 0.000ns 0.000ns 0.818ns 0.210ns 0.755ns 0.320ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.594 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 128 16 184 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.712 ns) 2.537 ns BLOCK_1:inst\|BL1:inst\|inst3 2 REG LCFF_X2_Y8_N17 2 " "Info: 2: + IC(0.971 ns) + CELL(0.712 ns) = 2.537 ns; Loc. = LCFF_X2_Y8_N17; Fanout = 2; REG Node = 'BLOCK_1:inst\|BL1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.053 ns) 2.874 ns BLOCK_1:inst\|inst12 3 COMB LCCOMB_X1_Y8_N18 2 " "Info: 3: + IC(0.284 ns) + CELL(0.053 ns) = 2.874 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 2; COMB Node = 'BLOCK_1:inst\|inst12'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.337 ns" { BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 664 728 264 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.712 ns) 4.341 ns BLOCK_1:inst\|inst3 4 REG LCFF_X6_Y6_N21 5 " "Info: 4: + IC(0.755 ns) + CELL(0.712 ns) = 4.341 ns; Loc. = LCFF_X6_Y6_N21; Fanout = 5; REG Node = 'BLOCK_1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 752 816 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.000 ns) 6.333 ns BLOCK_1:inst\|inst3~clkctrl 5 COMB CLKCTRL_G7 34 " "Info: 5: + IC(1.992 ns) + CELL(0.000 ns) = 6.333 ns; Loc. = CLKCTRL_G7; Fanout = 34; COMB Node = 'BLOCK_1:inst\|inst3~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { BLOCK_1:inst|inst3 BLOCK_1:inst|inst3~clkctrl } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 752 816 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 7.594 ns BLOCK_2:inst1\|BL1:inst\|lpm_counter1:inst1\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\] 6 REG LCFF_X5_Y6_N1 3 " "Info: 6: + IC(0.643 ns) + CELL(0.618 ns) = 7.594 ns; Loc. = LCFF_X5_Y6_N1; Fanout = 3; REG Node = 'BLOCK_2:inst1\|BL1:inst\|lpm_counter1:inst1\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { BLOCK_1:inst|inst3~clkctrl BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_noi.tdf" "" { Text "D:/Labs/5_sem/Sifo/L2_2/db/cntr_noi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.949 ns ( 38.83 % ) " "Info: Total cell delay = 2.949 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.645 ns ( 61.17 % ) " "Info: Total interconnect delay = 4.645 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.594 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_1:inst|inst3~clkctrl BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.594 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_1:inst|inst3~clkctrl {} BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.971ns 0.284ns 0.755ns 1.992ns 0.643ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst20|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst|inst3 {} } { 0.000ns 0.000ns 0.818ns 0.210ns 0.755ns 0.320ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.712ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.594 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_1:inst|inst3~clkctrl BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.594 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_1:inst|inst3~clkctrl {} BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.971ns 0.284ns 0.755ns 1.992ns 0.643ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_noi.tdf" "" { Text "D:/Labs/5_sem/Sifo/L2_2/db/cntr_noi.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_noi.tdf" "" { Text "D:/Labs/5_sem/Sifo/L2_2/db/cntr_noi.tdf" 91 8 0 } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] BLOCK_2:inst1|BL1:inst|inst27~1 BLOCK_2:inst1|BL1:inst|inst3~0 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "1.185 ns" { BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] {} BLOCK_2:inst1|BL1:inst|inst27~1 {} BLOCK_2:inst1|BL1:inst|inst3~0 {} BLOCK_2:inst1|BL1:inst|inst3 {} } { 0.000ns 0.246ns 0.240ns 0.000ns } { 0.000ns 0.272ns 0.272ns 0.155ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst20|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst|inst3 {} } { 0.000ns 0.000ns 0.818ns 0.210ns 0.755ns 0.320ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.712ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.594 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_1:inst|inst3~clkctrl BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.594 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_1:inst|inst3~clkctrl {} BLOCK_2:inst1|BL1:inst|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.971ns 0.284ns 0.755ns 1.992ns 0.643ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "BLOCK_2:inst1\|BL1:inst\|inst3 BLOCK_2:inst1\|inst3 CLK 1.178 ns " "Info: Found hold time violation between source  pin or register \"BLOCK_2:inst1\|BL1:inst\|inst3\" and destination pin or register \"BLOCK_2:inst1\|inst3\" for clock \"CLK\" (Hold time is 1.178 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.378 ns + Largest " "Info: + Largest clock skew is 2.378 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.602 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 128 16 184 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.712 ns) 2.537 ns BLOCK_1:inst\|BL1:inst\|inst3 2 REG LCFF_X2_Y8_N17 2 " "Info: 2: + IC(0.971 ns) + CELL(0.712 ns) = 2.537 ns; Loc. = LCFF_X2_Y8_N17; Fanout = 2; REG Node = 'BLOCK_1:inst\|BL1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.053 ns) 2.874 ns BLOCK_1:inst\|inst12 3 COMB LCCOMB_X1_Y8_N18 2 " "Info: 3: + IC(0.284 ns) + CELL(0.053 ns) = 2.874 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 2; COMB Node = 'BLOCK_1:inst\|inst12'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.337 ns" { BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 664 728 264 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.712 ns) 4.341 ns BLOCK_1:inst\|inst3 4 REG LCFF_X6_Y6_N21 5 " "Info: 4: + IC(0.755 ns) + CELL(0.712 ns) = 4.341 ns; Loc. = LCFF_X6_Y6_N21; Fanout = 5; REG Node = 'BLOCK_1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 752 816 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.712 ns) 5.379 ns BLOCK_2:inst1\|BL1:inst20\|inst3 5 REG LCFF_X7_Y6_N21 2 " "Info: 5: + IC(0.326 ns) + CELL(0.712 ns) = 5.379 ns; Loc. = LCFF_X7_Y6_N21; Fanout = 2; REG Node = 'BLOCK_2:inst1\|BL1:inst20\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst20|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.366 ns) 6.009 ns BLOCK_2:inst1\|inst12 6 COMB LCCOMB_X7_Y6_N18 2 " "Info: 6: + IC(0.264 ns) + CELL(0.366 ns) = 6.009 ns; Loc. = LCCOMB_X7_Y6_N18; Fanout = 2; COMB Node = 'BLOCK_2:inst1\|inst12'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { BLOCK_2:inst1|BL1:inst20|inst3 BLOCK_2:inst1|inst12 } "NODE_NAME" } } { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 672 736 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.618 ns) 7.602 ns BLOCK_2:inst1\|inst3 7 REG LCFF_X9_Y6_N19 3 " "Info: 7: + IC(0.975 ns) + CELL(0.618 ns) = 7.602 ns; Loc. = LCFF_X9_Y6_N19; Fanout = 3; REG Node = 'BLOCK_2:inst1\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { BLOCK_2:inst1|inst12 BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 760 824 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.027 ns ( 52.97 % ) " "Info: Total cell delay = 4.027 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 47.03 % ) " "Info: Total interconnect delay = 3.575 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.602 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst20|inst3 BLOCK_2:inst1|inst12 BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.602 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst20|inst3 {} BLOCK_2:inst1|inst12 {} BLOCK_2:inst1|inst3 {} } { 0.000ns 0.000ns 0.971ns 0.284ns 0.755ns 0.326ns 0.264ns 0.975ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.712ns 0.366ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.224 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 5.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 128 16 184 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.712 ns) 2.384 ns BLOCK_1:inst\|BL1:inst20\|inst3 2 REG LCFF_X1_Y8_N25 2 " "Info: 2: + IC(0.818 ns) + CELL(0.712 ns) = 2.384 ns; Loc. = LCFF_X1_Y8_N25; Fanout = 2; REG Node = 'BLOCK_1:inst\|BL1:inst20\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.225 ns) 2.819 ns BLOCK_1:inst\|inst12 3 COMB LCCOMB_X1_Y8_N18 2 " "Info: 3: + IC(0.210 ns) + CELL(0.225 ns) = 2.819 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 2; COMB Node = 'BLOCK_1:inst\|inst12'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { BLOCK_1:inst|BL1:inst20|inst3 BLOCK_1:inst|inst12 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 664 728 264 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.712 ns) 4.286 ns BLOCK_1:inst\|inst3 4 REG LCFF_X6_Y6_N21 5 " "Info: 4: + IC(0.755 ns) + CELL(0.712 ns) = 4.286 ns; Loc. = LCFF_X6_Y6_N21; Fanout = 5; REG Node = 'BLOCK_1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 752 816 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.618 ns) 5.224 ns BLOCK_2:inst1\|BL1:inst\|inst3 5 REG LCFF_X5_Y6_N21 2 " "Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 5.224 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'BLOCK_2:inst1\|BL1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.121 ns ( 59.74 % ) " "Info: Total cell delay = 3.121 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 40.26 % ) " "Info: Total interconnect delay = 2.103 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst20|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst|inst3 {} } { 0.000ns 0.000ns 0.818ns 0.210ns 0.755ns 0.320ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.602 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst20|inst3 BLOCK_2:inst1|inst12 BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.602 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst20|inst3 {} BLOCK_2:inst1|inst12 {} BLOCK_2:inst1|inst3 {} } { 0.000ns 0.000ns 0.971ns 0.284ns 0.755ns 0.326ns 0.264ns 0.975ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.712ns 0.366ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst20|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst|inst3 {} } { 0.000ns 0.000ns 0.818ns 0.210ns 0.755ns 0.320ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.255 ns - Shortest register register " "Info: - Shortest register to register delay is 1.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BLOCK_2:inst1\|BL1:inst\|inst3 1 REG LCFF_X5_Y6_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'BLOCK_2:inst1\|BL1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.053 ns) 0.563 ns BLOCK_2:inst1\|inst12 2 COMB LCCOMB_X7_Y6_N18 2 " "Info: 2: + IC(0.510 ns) + CELL(0.053 ns) = 0.563 ns; Loc. = LCCOMB_X7_Y6_N18; Fanout = 2; COMB Node = 'BLOCK_2:inst1\|inst12'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { BLOCK_2:inst1|BL1:inst|inst3 BLOCK_2:inst1|inst12 } "NODE_NAME" } } { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 672 736 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.053 ns) 1.100 ns BLOCK_2:inst1\|inst3~0 3 COMB LCCOMB_X9_Y6_N18 1 " "Info: 3: + IC(0.484 ns) + CELL(0.053 ns) = 1.100 ns; Loc. = LCCOMB_X9_Y6_N18; Fanout = 1; COMB Node = 'BLOCK_2:inst1\|inst3~0'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { BLOCK_2:inst1|inst12 BLOCK_2:inst1|inst3~0 } "NODE_NAME" } } { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 760 824 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.255 ns BLOCK_2:inst1\|inst3 4 REG LCFF_X9_Y6_N19 3 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.255 ns; Loc. = LCFF_X9_Y6_N19; Fanout = 3; REG Node = 'BLOCK_2:inst1\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { BLOCK_2:inst1|inst3~0 BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 760 824 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.261 ns ( 20.80 % ) " "Info: Total cell delay = 0.261 ns ( 20.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 79.20 % ) " "Info: Total interconnect delay = 0.994 ns ( 79.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { BLOCK_2:inst1|BL1:inst|inst3 BLOCK_2:inst1|inst12 BLOCK_2:inst1|inst3~0 BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { BLOCK_2:inst1|BL1:inst|inst3 {} BLOCK_2:inst1|inst12 {} BLOCK_2:inst1|inst3~0 {} BLOCK_2:inst1|inst3 {} } { 0.000ns 0.510ns 0.484ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 760 824 448 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } } { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 760 824 448 "inst3" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.602 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst20|inst3 BLOCK_2:inst1|inst12 BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.602 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst20|inst3 {} BLOCK_2:inst1|inst12 {} BLOCK_2:inst1|inst3 {} } { 0.000ns 0.000ns 0.971ns 0.284ns 0.755ns 0.326ns 0.264ns 0.975ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.712ns 0.366ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst20|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst|inst3 {} } { 0.000ns 0.000ns 0.818ns 0.210ns 0.755ns 0.320ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.712ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { BLOCK_2:inst1|BL1:inst|inst3 BLOCK_2:inst1|inst12 BLOCK_2:inst1|inst3~0 BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "1.255 ns" { BLOCK_2:inst1|BL1:inst|inst3 {} BLOCK_2:inst1|inst12 {} BLOCK_2:inst1|inst3~0 {} BLOCK_2:inst1|inst3 {} } { 0.000ns 0.510ns 0.484ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BLOCK_1:inst\|BL1:inst20\|inst3 M_INP\[6\] CLK 4.216 ns register " "Info: tsu for register \"BLOCK_1:inst\|BL1:inst20\|inst3\" (data pin = \"M_INP\[6\]\", clock pin = \"CLK\") is 4.216 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.416 ns + Longest pin register " "Info: + Longest pin to register delay is 6.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns M_INP\[6\] 1 PIN PIN_A19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A19; Fanout = 1; PIN Node = 'M_INP\[6\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_INP[6] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 112 16 184 128 "M_INP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.529 ns) + CELL(0.357 ns) 5.753 ns BLOCK_1:inst\|BL1:inst20\|inst27~2 2 COMB LCCOMB_X1_Y8_N28 1 " "Info: 2: + IC(4.529 ns) + CELL(0.357 ns) = 5.753 ns; Loc. = LCCOMB_X1_Y8_N28; Fanout = 1; COMB Node = 'BLOCK_1:inst\|BL1:inst20\|inst27~2'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "4.886 ns" { M_INP[6] BLOCK_1:inst|BL1:inst20|inst27~2 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 280 1360 1424 424 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 6.261 ns BLOCK_1:inst\|BL1:inst20\|inst3~0 3 COMB LCCOMB_X1_Y8_N24 1 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 6.261 ns; Loc. = LCCOMB_X1_Y8_N24; Fanout = 1; COMB Node = 'BLOCK_1:inst\|BL1:inst20\|inst3~0'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { BLOCK_1:inst|BL1:inst20|inst27~2 BLOCK_1:inst|BL1:inst20|inst3~0 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.416 ns BLOCK_1:inst\|BL1:inst20\|inst3 4 REG LCFF_X1_Y8_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.416 ns; Loc. = LCFF_X1_Y8_N25; Fanout = 2; REG Node = 'BLOCK_1:inst\|BL1:inst20\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { BLOCK_1:inst|BL1:inst20|inst3~0 BLOCK_1:inst|BL1:inst20|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 25.73 % ) " "Info: Total cell delay = 1.651 ns ( 25.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.765 ns ( 74.27 % ) " "Info: Total interconnect delay = 4.765 ns ( 74.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "6.416 ns" { M_INP[6] BLOCK_1:inst|BL1:inst20|inst27~2 BLOCK_1:inst|BL1:inst20|inst3~0 BLOCK_1:inst|BL1:inst20|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "6.416 ns" { M_INP[6] {} M_INP[6]~combout {} BLOCK_1:inst|BL1:inst20|inst27~2 {} BLOCK_1:inst|BL1:inst20|inst3~0 {} BLOCK_1:inst|BL1:inst20|inst3 {} } { 0.000ns 0.000ns 4.529ns 0.236ns 0.000ns } { 0.000ns 0.867ns 0.357ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.290 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 128 16 184 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.618 ns) 2.290 ns BLOCK_1:inst\|BL1:inst20\|inst3 2 REG LCFF_X1_Y8_N25 2 " "Info: 2: + IC(0.818 ns) + CELL(0.618 ns) = 2.290 ns; Loc. = LCFF_X1_Y8_N25; Fanout = 2; REG Node = 'BLOCK_1:inst\|BL1:inst20\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 64.28 % ) " "Info: Total cell delay = 1.472 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.818 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.818 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst20|inst3 {} } { 0.000ns 0.000ns 0.818ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "6.416 ns" { M_INP[6] BLOCK_1:inst|BL1:inst20|inst27~2 BLOCK_1:inst|BL1:inst20|inst3~0 BLOCK_1:inst|BL1:inst20|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "6.416 ns" { M_INP[6] {} M_INP[6]~combout {} BLOCK_1:inst|BL1:inst20|inst27~2 {} BLOCK_1:inst|BL1:inst20|inst3~0 {} BLOCK_1:inst|BL1:inst20|inst3 {} } { 0.000ns 0.000ns 4.529ns 0.236ns 0.000ns } { 0.000ns 0.867ns 0.357ns 0.272ns 0.155ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { CLK BLOCK_1:inst|BL1:inst20|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst20|inst3 {} } { 0.000ns 0.000ns 0.818ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK BLOCK2_OYT BLOCK_2:inst1\|inst3 12.882 ns register " "Info: tco from clock \"CLK\" to destination pin \"BLOCK2_OYT\" through register \"BLOCK_2:inst1\|inst3\" is 12.882 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.602 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 128 16 184 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.712 ns) 2.537 ns BLOCK_1:inst\|BL1:inst\|inst3 2 REG LCFF_X2_Y8_N17 2 " "Info: 2: + IC(0.971 ns) + CELL(0.712 ns) = 2.537 ns; Loc. = LCFF_X2_Y8_N17; Fanout = 2; REG Node = 'BLOCK_1:inst\|BL1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.053 ns) 2.874 ns BLOCK_1:inst\|inst12 3 COMB LCCOMB_X1_Y8_N18 2 " "Info: 3: + IC(0.284 ns) + CELL(0.053 ns) = 2.874 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 2; COMB Node = 'BLOCK_1:inst\|inst12'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.337 ns" { BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 664 728 264 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.712 ns) 4.341 ns BLOCK_1:inst\|inst3 4 REG LCFF_X6_Y6_N21 5 " "Info: 4: + IC(0.755 ns) + CELL(0.712 ns) = 4.341 ns; Loc. = LCFF_X6_Y6_N21; Fanout = 5; REG Node = 'BLOCK_1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 752 816 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.712 ns) 5.379 ns BLOCK_2:inst1\|BL1:inst20\|inst3 5 REG LCFF_X7_Y6_N21 2 " "Info: 5: + IC(0.326 ns) + CELL(0.712 ns) = 5.379 ns; Loc. = LCFF_X7_Y6_N21; Fanout = 2; REG Node = 'BLOCK_2:inst1\|BL1:inst20\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst20|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.366 ns) 6.009 ns BLOCK_2:inst1\|inst12 6 COMB LCCOMB_X7_Y6_N18 2 " "Info: 6: + IC(0.264 ns) + CELL(0.366 ns) = 6.009 ns; Loc. = LCCOMB_X7_Y6_N18; Fanout = 2; COMB Node = 'BLOCK_2:inst1\|inst12'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { BLOCK_2:inst1|BL1:inst20|inst3 BLOCK_2:inst1|inst12 } "NODE_NAME" } } { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 672 736 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.618 ns) 7.602 ns BLOCK_2:inst1\|inst3 7 REG LCFF_X9_Y6_N19 3 " "Info: 7: + IC(0.975 ns) + CELL(0.618 ns) = 7.602 ns; Loc. = LCFF_X9_Y6_N19; Fanout = 3; REG Node = 'BLOCK_2:inst1\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { BLOCK_2:inst1|inst12 BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 760 824 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.027 ns ( 52.97 % ) " "Info: Total cell delay = 4.027 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 47.03 % ) " "Info: Total interconnect delay = 3.575 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.602 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst20|inst3 BLOCK_2:inst1|inst12 BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.602 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst20|inst3 {} BLOCK_2:inst1|inst12 {} BLOCK_2:inst1|inst3 {} } { 0.000ns 0.000ns 0.971ns 0.284ns 0.755ns 0.326ns 0.264ns 0.975ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.712ns 0.366ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 760 824 448 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.186 ns + Longest register pin " "Info: + Longest register to pin delay is 5.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BLOCK_2:inst1\|inst3 1 REG LCFF_X9_Y6_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y6_N19; Fanout = 3; REG Node = 'BLOCK_2:inst1\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "BLOCK_2.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_2.bdf" { { 368 760 824 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.042 ns) + CELL(2.144 ns) 5.186 ns BLOCK2_OYT 2 PIN PIN_P3 0 " "Info: 2: + IC(3.042 ns) + CELL(2.144 ns) = 5.186 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'BLOCK2_OYT'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { BLOCK_2:inst1|inst3 BLOCK2_OYT } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 64 736 912 80 "BLOCK2_OYT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 41.34 % ) " "Info: Total cell delay = 2.144 ns ( 41.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.042 ns ( 58.66 % ) " "Info: Total interconnect delay = 3.042 ns ( 58.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { BLOCK_2:inst1|inst3 BLOCK2_OYT } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.186 ns" { BLOCK_2:inst1|inst3 {} BLOCK2_OYT {} } { 0.000ns 3.042ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.602 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst20|inst3 BLOCK_2:inst1|inst12 BLOCK_2:inst1|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.602 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst20|inst3 {} BLOCK_2:inst1|inst12 {} BLOCK_2:inst1|inst3 {} } { 0.000ns 0.000ns 0.971ns 0.284ns 0.755ns 0.326ns 0.264ns 0.975ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.712ns 0.366ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { BLOCK_2:inst1|inst3 BLOCK2_OYT } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.186 ns" { BLOCK_2:inst1|inst3 {} BLOCK2_OYT {} } { 0.000ns 3.042ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BLOCK_2:inst1\|BL1:inst20\|inst3 DM\[4\] CLK 0.166 ns register " "Info: th for register \"BLOCK_2:inst1\|BL1:inst20\|inst3\" (data pin = \"DM\[4\]\", clock pin = \"CLK\") is 0.166 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.285 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 128 16 184 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.712 ns) 2.537 ns BLOCK_1:inst\|BL1:inst\|inst3 2 REG LCFF_X2_Y8_N17 2 " "Info: 2: + IC(0.971 ns) + CELL(0.712 ns) = 2.537 ns; Loc. = LCFF_X2_Y8_N17; Fanout = 2; REG Node = 'BLOCK_1:inst\|BL1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.053 ns) 2.874 ns BLOCK_1:inst\|inst12 3 COMB LCCOMB_X1_Y8_N18 2 " "Info: 3: + IC(0.284 ns) + CELL(0.053 ns) = 2.874 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 2; COMB Node = 'BLOCK_1:inst\|inst12'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.337 ns" { BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 664 728 264 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.712 ns) 4.341 ns BLOCK_1:inst\|inst3 4 REG LCFF_X6_Y6_N21 5 " "Info: 4: + IC(0.755 ns) + CELL(0.712 ns) = 4.341 ns; Loc. = LCFF_X6_Y6_N21; Fanout = 5; REG Node = 'BLOCK_1:inst\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BLOCK_1.bdf" { { 216 752 816 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.618 ns) 5.285 ns BLOCK_2:inst1\|BL1:inst20\|inst3 5 REG LCFF_X7_Y6_N21 2 " "Info: 5: + IC(0.326 ns) + CELL(0.618 ns) = 5.285 ns; Loc. = LCFF_X7_Y6_N21; Fanout = 2; REG Node = 'BLOCK_2:inst1\|BL1:inst20\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst20|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.949 ns ( 55.80 % ) " "Info: Total cell delay = 2.949 ns ( 55.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.336 ns ( 44.20 % ) " "Info: Total interconnect delay = 2.336 ns ( 44.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst20|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst20|inst3 {} } { 0.000ns 0.000ns 0.971ns 0.284ns 0.755ns 0.326ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.268 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns DM\[4\] 1 PIN PIN_R18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; PIN Node = 'DM\[4\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DM[4] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/MAIN.bdf" { { 264 272 440 280 "DM\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.826 ns) + CELL(0.228 ns) 4.864 ns BLOCK_2:inst1\|BL1:inst20\|inst27~0 2 COMB LCCOMB_X7_Y6_N16 1 " "Info: 2: + IC(3.826 ns) + CELL(0.228 ns) = 4.864 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'BLOCK_2:inst1\|BL1:inst20\|inst27~0'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "4.054 ns" { DM[4] BLOCK_2:inst1|BL1:inst20|inst27~0 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 280 1360 1424 424 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 5.113 ns BLOCK_2:inst1\|BL1:inst20\|inst3~0 3 COMB LCCOMB_X7_Y6_N20 1 " "Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 5.113 ns; Loc. = LCCOMB_X7_Y6_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst1\|BL1:inst20\|inst3~0'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { BLOCK_2:inst1|BL1:inst20|inst27~0 BLOCK_2:inst1|BL1:inst20|inst3~0 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.268 ns BLOCK_2:inst1\|BL1:inst20\|inst3 4 REG LCFF_X7_Y6_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.268 ns; Loc. = LCFF_X7_Y6_N21; Fanout = 2; REG Node = 'BLOCK_2:inst1\|BL1:inst20\|inst3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { BLOCK_2:inst1|BL1:inst20|inst3~0 BLOCK_2:inst1|BL1:inst20|inst3 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "D:/Labs/5_sem/Sifo/L2_2/BL1.bdf" { { 328 1552 1616 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 23.65 % ) " "Info: Total cell delay = 1.246 ns ( 23.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.022 ns ( 76.35 % ) " "Info: Total interconnect delay = 4.022 ns ( 76.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { DM[4] BLOCK_2:inst1|BL1:inst20|inst27~0 BLOCK_2:inst1|BL1:inst20|inst3~0 BLOCK_2:inst1|BL1:inst20|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.268 ns" { DM[4] {} DM[4]~combout {} BLOCK_2:inst1|BL1:inst20|inst27~0 {} BLOCK_2:inst1|BL1:inst20|inst3~0 {} BLOCK_2:inst1|BL1:inst20|inst3 {} } { 0.000ns 0.000ns 3.826ns 0.196ns 0.000ns } { 0.000ns 0.810ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { CLK BLOCK_1:inst|BL1:inst|inst3 BLOCK_1:inst|inst12 BLOCK_1:inst|inst3 BLOCK_2:inst1|BL1:inst20|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { CLK {} CLK~combout {} BLOCK_1:inst|BL1:inst|inst3 {} BLOCK_1:inst|inst12 {} BLOCK_1:inst|inst3 {} BLOCK_2:inst1|BL1:inst20|inst3 {} } { 0.000ns 0.000ns 0.971ns 0.284ns 0.755ns 0.326ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.712ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { DM[4] BLOCK_2:inst1|BL1:inst20|inst27~0 BLOCK_2:inst1|BL1:inst20|inst3~0 BLOCK_2:inst1|BL1:inst20|inst3 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.268 ns" { DM[4] {} DM[4]~combout {} BLOCK_2:inst1|BL1:inst20|inst27~0 {} BLOCK_2:inst1|BL1:inst20|inst3~0 {} BLOCK_2:inst1|BL1:inst20|inst3 {} } { 0.000ns 0.000ns 3.826ns 0.196ns 0.000ns } { 0.000ns 0.810ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 12:13:53 2021 " "Info: Processing ended: Thu Sep 30 12:13:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
