Analysis & Elaboration report for RISC_Processor
Mon May 22 21:02:16 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Mon May 22 21:02:16 2023           ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; RISC_Processor                              ;
; Top-level Entity Name         ; RISC_CPU                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; RISC_CPU           ; RISC_Processor     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 22 21:02:05 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/addressable_memory_tb.vhd
    Info (12022): Found design unit 1: addressable_memory_tb-sim File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory_tb.vhd Line: 8
    Info (12023): Found entity 1: addressable_memory_tb File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/opforwardingunit.vhd
    Info (12022): Found design unit 1: OPForwardingUnit-Behavioral File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OPForwardingUnit.vhd Line: 29
    Info (12023): Found entity 1: OPForwardingUnit File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OPForwardingUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/addressable_memory.vhd
    Info (12022): Found design unit 1: addressable_memory-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd Line: 59
    Info (12023): Found entity 1: addressable_memory File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file components/structural_hdu.vhd
    Info (12022): Found design unit 1: Structural_HDU-Structural_HDU_Implementation File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Structural_HDU.vhd Line: 21
    Info (12023): Found entity 1: Structural_HDU File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Structural_HDU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/execution_forwarding_unit.vhd
    Info (12022): Found design unit 1: Execution_Forwarding_unit-Behavioral File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execution_Forwarding_unit.vhd Line: 28
    Info (12023): Found entity 1: Execution_Forwarding_unit File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execution_Forwarding_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/loadusecase_hdu.vhd
    Info (12022): Found design unit 1: LoadUseCase_HDU-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/LoadUseCase_HDU.vhd Line: 26
    Info (12023): Found entity 1: LoadUseCase_HDU File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/LoadUseCase_HDU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/d_ff_1.vhd
    Info (12022): Found design unit 1: D_FF_1-A_MY_D_FF File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF_1.vhd Line: 14
    Info (12023): Found entity 1: D_FF_1 File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/risc_cpu.vhd
    Info (12022): Found design unit 1: RISC_CPU-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 16
    Info (12023): Found entity 1: RISC_CPU File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/updatespcircuit.vhd
    Info (12022): Found design unit 1: UpdateSpCircuit-Behavioral File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd Line: 23
    Info (12023): Found entity 1: UpdateSpCircuit File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/updateflagregister.vhd
    Info (12022): Found design unit 1: UpdateFlagRegister-Behavioral File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd Line: 45
    Info (12023): Found entity 1: UpdateFlagRegister File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd Line: 25
    Info (12023): Found entity 1: RegisterFile File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/output_port.vhd
    Info (12022): Found design unit 1: OUTPUT_PORT-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 24
    Info (12023): Found entity 1: OUTPUT_PORT File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/input_port.vhd
    Info (12022): Found design unit 1: INPUT_PORT-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 15
    Info (12023): Found entity 1: INPUT_PORT File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/d_ff.vhd
    Info (12022): Found design unit 1: D_FF-A_MY_D_FF File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd Line: 15
    Info (12023): Found entity 1: D_FF File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd Line: 4
Warning (12090): Entity "MUX" obtained from "Components/MUX.vhd" instead of from Quartus Prime megafunction library File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/mux.vhd
    Info (12022): Found design unit 1: MUX-when_else_mux File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd Line: 15
    Info (12023): Found entity 1: MUX File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/decoder_1x2.vhd
    Info (12022): Found design unit 1: Decoder_1x2-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd Line: 16
    Info (12023): Found entity 1: Decoder_1x2 File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file components/id_ex_buffer.vhd
    Info (12022): Found design unit 1: ID_EX_Buffer-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd Line: 34
    Info (12023): Found entity 1: ID_EX_Buffer File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/alu.vhd
    Info (12022): Found design unit 1: ALU-ALU_IMP File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd Line: 19
    Info (12023): Found entity 1: ALU File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/ex_mem1_buffer.vhd
    Info (12022): Found design unit 1: EX_MEM1_Buffer-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd Line: 38
    Info (12023): Found entity 1: EX_MEM1_Buffer File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/mem1_mem2_buffer.vhd
    Info (12022): Found design unit 1: MEM1_MEM2_Buffer-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd Line: 41
    Info (12023): Found entity 1: MEM1_MEM2_Buffer File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/mem2_wb_buffer.vhd
    Info (12022): Found design unit 1: MEM2_WB_Buffer-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd Line: 27
    Info (12023): Found entity 1: MEM2_WB_Buffer File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/if_id_buffer.vhd
    Info (12022): Found design unit 1: IF_ID_Buffer-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd Line: 27
    Info (12023): Found entity 1: IF_ID_Buffer File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/updatepccircuit.vhd
    Info (12022): Found design unit 1: updatePCcircuit-Behavioral File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd Line: 28
    Info (12023): Found entity 1: updatePCcircuit File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/memory.vhd
    Info (12022): Found design unit 1: Memory-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd Line: 19
    Info (12023): Found entity 1: Memory File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-Behavioral File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd Line: 22
    Info (12023): Found entity 1: ControlUnit File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/decode_stage.vhd
    Info (12022): Found design unit 1: Decode_Stage-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd Line: 54
    Info (12023): Found entity 1: Decode_Stage File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file components/memory1_stage.vhd
    Info (12022): Found design unit 1: Memory1_Stage-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd Line: 33
    Info (12023): Found entity 1: Memory1_Stage File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/memory2_stage.vhd
    Info (12022): Found design unit 1: Memory2_Stage-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd Line: 38
    Info (12023): Found entity 1: Memory2_Stage File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/execute_stage.vhd
    Info (12022): Found design unit 1: Execute_Stage-rtl File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd Line: 43
    Info (12023): Found entity 1: Execute_Stage File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/mux_4x1.vhd
    Info (12022): Found design unit 1: MUX_4x1-when_else_mux File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd Line: 11
    Info (12023): Found entity 1: MUX_4x1 File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd Line: 4
Error (10481): VHDL Use Clause error at RISC_CPU.vhd(272): design library "work" does not contain primary unit "addressable_memory_big_endian". Verify that the primary unit exists in the library and has been successfully compiled. File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd Line: 272
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 2 warnings
    Error: Peak virtual memory: 4840 megabytes
    Error: Processing ended: Mon May 22 21:02:16 2023
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:32


