// Seed: 947400307
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply0 id_4
);
  wire id_6, id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output logic id_2,
    output wand id_3
    , id_12,
    output supply0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output uwire id_7,
    input wire id_8,
    output uwire id_9
    , id_13,
    input supply1 id_10
);
  initial id_2 = 1;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_9
  );
endmodule
