|correlation_signal
clk => clk.IN1
rst => rst.IN1
KEY => KEY.IN1
led[0] <= ccd_drive:U6.led
led[1] <= ccd_drive:U6.led
led[2] <= ccd_drive:U6.led
led[3] <= ccd_drive:U6.led
M <= ccd_drive:U6.M
ICG <= ccd_drive:U6.ICG
SH <= ccd_drive:U6.SH
ad1_data[0] => ad1_data[0].IN1
ad1_data[1] => ad1_data[1].IN1
ad1_data[2] => ad1_data[2].IN1
ad1_data[3] => ad1_data[3].IN1
ad1_data[4] => ad1_data[4].IN1
ad1_data[5] => ad1_data[5].IN1
ad1_data[6] => ad1_data[6].IN1
ad1_data[7] => ad1_data[7].IN1
ad1_data[8] => ad1_data[8].IN1
ad1_data[9] => ad1_data[9].IN1
ad1_data[10] => ad1_data[10].IN1
ad1_data[11] => ad1_data[11].IN1
clk_to_all_AD <= data_collection:U4.clk_to_all_AD
fsmc_data[0] <> arm_write_ram:U2.data
fsmc_data[0] <> fsmc_data[0]
fsmc_data[1] <> arm_write_ram:U2.data
fsmc_data[1] <> fsmc_data[1]
fsmc_data[2] <> arm_write_ram:U2.data
fsmc_data[2] <> fsmc_data[2]
fsmc_data[3] <> arm_write_ram:U2.data
fsmc_data[3] <> fsmc_data[3]
fsmc_data[4] <> arm_write_ram:U2.data
fsmc_data[4] <> fsmc_data[4]
fsmc_data[5] <> arm_write_ram:U2.data
fsmc_data[5] <> fsmc_data[5]
fsmc_data[6] <> arm_write_ram:U2.data
fsmc_data[6] <> fsmc_data[6]
fsmc_data[7] <> arm_write_ram:U2.data
fsmc_data[7] <> fsmc_data[7]
fsmc_data[8] <> arm_write_ram:U2.data
fsmc_data[8] <> fsmc_data[8]
fsmc_data[9] <> arm_write_ram:U2.data
fsmc_data[9] <> fsmc_data[9]
fsmc_data[10] <> arm_write_ram:U2.data
fsmc_data[10] <> fsmc_data[10]
fsmc_data[11] <> arm_write_ram:U2.data
fsmc_data[11] <> fsmc_data[11]
fsmc_data[12] <> arm_write_ram:U2.data
fsmc_data[12] <> fsmc_data[12]
fsmc_data[13] <> arm_write_ram:U2.data
fsmc_data[13] <> fsmc_data[13]
fsmc_data[14] <> arm_write_ram:U2.data
fsmc_data[14] <> fsmc_data[14]
fsmc_data[15] <> arm_write_ram:U2.data
fsmc_data[15] <> fsmc_data[15]
fsmc_addr[0] => fsmc_addr[0].IN3
fsmc_addr[1] => fsmc_addr[1].IN3
fsmc_addr[2] => fsmc_addr[2].IN3
fsmc_addr[3] => fsmc_addr[3].IN3
fsmc_addr[4] => fsmc_addr[4].IN3
fsmc_addr[5] => fsmc_addr[5].IN3
fsmc_addr[6] => fsmc_addr[6].IN3
fsmc_addr[7] => fsmc_addr[7].IN3
fsmc_addr[8] => fsmc_addr[8].IN3
fsmc_addr[9] => fsmc_addr[9].IN3
fsmc_addr[10] => fsmc_addr[10].IN3
fsmc_addr[11] => fsmc_addr[11].IN3
fsmc_addr[12] => fsmc_addr[12].IN3
fsmc_addr[13] => fsmc_addr[13].IN3
fsmc_addr[14] => fsmc_addr[14].IN3
fsmc_addr[15] => fsmc_addr[15].IN3
fsmc_addr[16] => fsmc_addr[16].IN3
fsmc_addr[17] => fsmc_addr[17].IN3
fsmc_addr[18] => fsmc_addr[18].IN3
fsmc_addr[19] => fsmc_addr[19].IN3
fsmc_addr[20] => fsmc_addr[20].IN3
fsmc_addr[21] => fsmc_addr[21].IN3
fsmc_addr[22] => fsmc_addr[22].IN3
fsmc_addr[23] => fsmc_addr[23].IN3
fsmc_addr[24] => fsmc_addr[24].IN3
fsmc_addr[25] => fsmc_addr[25].IN3
fsmc_clk => ~NO_FANOUT~
fsmc_nadv => ~NO_FANOUT~
fsmc_wr => fsmc_wr.IN1
fsmc_rd => fsmc_rd.IN2
fsmc_cs => fsmc_cs.IN3
arm_to_fpga => arm_to_fpga.IN1
fpga_to_arm <= output_select:U11.fpga_to_arm


|correlation_signal|system_ctrl_pll:U1
clk => clk.IN2
rst_n => rst_nr1.DATAIN
rst_n => rst_nr2.OUTPUTSELECT
sys_rst_n <= sys_rst_n.DB_MAX_OUTPUT_PORT_TYPE
clk_c0 <= PLL:u_sys_pll.c0
clk_c1 <= PLL:u_sys_pll.c1
clk_c2 <= PLL:u_sys_pll.c2
clk_c3 <= PLL:u_sys_pll.c3


|correlation_signal|system_ctrl_pll:U1|system_init_delay:u_system_init_delay
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[9].CLK
clk => delay_cnt[10].CLK
clk => delay_cnt[11].CLK
clk => delay_cnt[12].CLK
clk => delay_cnt[13].CLK
clk => delay_cnt[14].CLK
clk => delay_cnt[15].CLK
clk => delay_cnt[16].CLK
clk => delay_cnt[17].CLK
clk => delay_cnt[18].CLK
clk => delay_cnt[19].CLK
clk => delay_cnt[20].CLK
clk => delay_cnt[21].CLK
clk => delay_cnt[22].CLK
clk => delay_cnt[23].CLK
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => delay_cnt[17].ACLR
rst_n => delay_cnt[18].ACLR
rst_n => delay_cnt[19].ACLR
rst_n => delay_cnt[20].ACLR
rst_n => delay_cnt[21].ACLR
rst_n => delay_cnt[22].ACLR
rst_n => delay_cnt[23].ACLR
delay_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|system_ctrl_pll:U1|PLL:u_sys_pll
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|correlation_signal|system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|correlation_signal|system_ctrl_pll:U1|PLL:u_sys_pll|altpll:altpll_component|PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|arm_write_ram:U2
clk_50m => wr_clk.CLK
rst_n => rdaddr[0].OUTPUTSELECT
rst_n => rdaddr[1].OUTPUTSELECT
rst_n => rdaddr[2].OUTPUTSELECT
rst_n => rdaddr[3].OUTPUTSELECT
rst_n => rdaddr[4].OUTPUTSELECT
rst_n => data_upload_acq_flag~reg0.ACLR
rst_n => para_confi_acq_flag~reg0.ACLR
rst_n => delay[0].ACLR
rst_n => delay[1].ACLR
rst_n => delay[2].ACLR
rst_n => wr_clk.PRESET
rst_n => state~13.DATAIN
rst_n => data_buffer[127]~reg0.ENA
rst_n => data_buffer[126]~reg0.ENA
rst_n => data_buffer[125]~reg0.ENA
rst_n => data_buffer[124]~reg0.ENA
rst_n => data_buffer[123]~reg0.ENA
rst_n => data_buffer[122]~reg0.ENA
rst_n => data_buffer[121]~reg0.ENA
rst_n => data_buffer[120]~reg0.ENA
rst_n => data_buffer[119]~reg0.ENA
rst_n => data_buffer[118]~reg0.ENA
rst_n => data_buffer[117]~reg0.ENA
rst_n => data_buffer[116]~reg0.ENA
rst_n => data_buffer[115]~reg0.ENA
rst_n => data_buffer[114]~reg0.ENA
rst_n => data_buffer[113]~reg0.ENA
rst_n => data_buffer[112]~reg0.ENA
rst_n => data_buffer[111]~reg0.ENA
rst_n => data_buffer[110]~reg0.ENA
rst_n => data_buffer[109]~reg0.ENA
rst_n => data_buffer[108]~reg0.ENA
rst_n => data_buffer[107]~reg0.ENA
rst_n => data_buffer[106]~reg0.ENA
rst_n => data_buffer[105]~reg0.ENA
rst_n => data_buffer[104]~reg0.ENA
rst_n => data_buffer[103]~reg0.ENA
rst_n => data_buffer[102]~reg0.ENA
rst_n => data_buffer[101]~reg0.ENA
rst_n => data_buffer[100]~reg0.ENA
rst_n => data_buffer[99]~reg0.ENA
rst_n => data_buffer[98]~reg0.ENA
rst_n => data_buffer[97]~reg0.ENA
rst_n => data_buffer[96]~reg0.ENA
rst_n => data_buffer[95]~reg0.ENA
rst_n => data_buffer[94]~reg0.ENA
rst_n => data_buffer[93]~reg0.ENA
rst_n => data_buffer[92]~reg0.ENA
rst_n => data_buffer[91]~reg0.ENA
rst_n => data_buffer[90]~reg0.ENA
rst_n => data_buffer[89]~reg0.ENA
rst_n => data_buffer[88]~reg0.ENA
rst_n => data_buffer[87]~reg0.ENA
rst_n => data_buffer[86]~reg0.ENA
rst_n => data_buffer[85]~reg0.ENA
rst_n => data_buffer[84]~reg0.ENA
rst_n => data_buffer[83]~reg0.ENA
rst_n => data_buffer[82]~reg0.ENA
rst_n => data_buffer[81]~reg0.ENA
rst_n => data_buffer[80]~reg0.ENA
rst_n => data_buffer[79]~reg0.ENA
rst_n => data_buffer[78]~reg0.ENA
rst_n => data_buffer[77]~reg0.ENA
rst_n => data_buffer[76]~reg0.ENA
rst_n => data_buffer[75]~reg0.ENA
rst_n => data_buffer[74]~reg0.ENA
rst_n => data_buffer[73]~reg0.ENA
rst_n => data_buffer[72]~reg0.ENA
rst_n => data_buffer[71]~reg0.ENA
rst_n => data_buffer[70]~reg0.ENA
rst_n => data_buffer[69]~reg0.ENA
rst_n => data_buffer[68]~reg0.ENA
rst_n => data_buffer[67]~reg0.ENA
rst_n => data_buffer[66]~reg0.ENA
rst_n => data_buffer[65]~reg0.ENA
rst_n => data_buffer[64]~reg0.ENA
rst_n => data_buffer[63]~reg0.ENA
rst_n => data_buffer[62]~reg0.ENA
rst_n => data_buffer[61]~reg0.ENA
rst_n => data_buffer[60]~reg0.ENA
rst_n => data_buffer[59]~reg0.ENA
rst_n => data_buffer[58]~reg0.ENA
rst_n => data_buffer[57]~reg0.ENA
rst_n => data_buffer[56]~reg0.ENA
rst_n => data_buffer[55]~reg0.ENA
rst_n => data_buffer[54]~reg0.ENA
rst_n => data_buffer[53]~reg0.ENA
rst_n => data_buffer[52]~reg0.ENA
rst_n => data_buffer[51]~reg0.ENA
rst_n => data_buffer[50]~reg0.ENA
rst_n => data_buffer[49]~reg0.ENA
rst_n => data_buffer[48]~reg0.ENA
rst_n => data_buffer[47]~reg0.ENA
rst_n => data_buffer[46]~reg0.ENA
rst_n => data_buffer[45]~reg0.ENA
rst_n => data_buffer[44]~reg0.ENA
rst_n => data_buffer[43]~reg0.ENA
rst_n => data_buffer[42]~reg0.ENA
rst_n => data_buffer[41]~reg0.ENA
rst_n => data_buffer[40]~reg0.ENA
rst_n => data_buffer[39]~reg0.ENA
rst_n => data_buffer[38]~reg0.ENA
rst_n => data_buffer[37]~reg0.ENA
rst_n => data_buffer[36]~reg0.ENA
rst_n => data_buffer[35]~reg0.ENA
rst_n => data_buffer[34]~reg0.ENA
rst_n => data_buffer[33]~reg0.ENA
rst_n => data_buffer[32]~reg0.ENA
rst_n => data_buffer[31]~reg0.ENA
rst_n => data_buffer[30]~reg0.ENA
rst_n => data_buffer[29]~reg0.ENA
rst_n => data_buffer[28]~reg0.ENA
rst_n => data_buffer[27]~reg0.ENA
rst_n => data_buffer[26]~reg0.ENA
rst_n => data_buffer[25]~reg0.ENA
rst_n => data_buffer[24]~reg0.ENA
rst_n => data_buffer[23]~reg0.ENA
rst_n => data_buffer[22]~reg0.ENA
rst_n => data_buffer[21]~reg0.ENA
rst_n => data_buffer[20]~reg0.ENA
rst_n => data_buffer[19]~reg0.ENA
rst_n => data_buffer[18]~reg0.ENA
rst_n => data_buffer[17]~reg0.ENA
rst_n => data_buffer[16]~reg0.ENA
rst_n => data_buffer[15]~reg0.ENA
rst_n => data_buffer[14]~reg0.ENA
rst_n => data_buffer[13]~reg0.ENA
rst_n => data_buffer[12]~reg0.ENA
rst_n => data_buffer[11]~reg0.ENA
rst_n => data_buffer[10]~reg0.ENA
rst_n => data_buffer[9]~reg0.ENA
rst_n => data_buffer[8]~reg0.ENA
rst_n => data_buffer[7]~reg0.ENA
rst_n => data_buffer[6]~reg0.ENA
rst_n => data_buffer[5]~reg0.ENA
rst_n => data_buffer[4]~reg0.ENA
rst_n => data_buffer[3]~reg0.ENA
rst_n => data_buffer[2]~reg0.ENA
rst_n => data_buffer[1]~reg0.ENA
rst_n => data_buffer[0]~reg0.ENA
WRn => wr.IN0
CSn => wr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
clk_25m => clk_25m.IN1
arm_to_fpga => arm_to_fpga_reg.DATAIN
arm_to_fpga => arm_to_fpga_fall.IN1
para_confi_acq_flag <= para_confi_acq_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_upload_acq_flag <= data_upload_acq_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[0] <= data_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[1] <= data_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[2] <= data_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[3] <= data_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[4] <= data_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[5] <= data_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[6] <= data_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[7] <= data_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[8] <= data_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[9] <= data_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[10] <= data_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[11] <= data_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[12] <= data_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[13] <= data_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[14] <= data_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[15] <= data_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[16] <= data_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[17] <= data_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[18] <= data_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[19] <= data_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[20] <= data_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[21] <= data_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[22] <= data_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[23] <= data_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[24] <= data_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[25] <= data_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[26] <= data_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[27] <= data_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[28] <= data_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[29] <= data_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[30] <= data_buffer[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[31] <= data_buffer[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[32] <= data_buffer[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[33] <= data_buffer[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[34] <= data_buffer[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[35] <= data_buffer[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[36] <= data_buffer[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[37] <= data_buffer[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[38] <= data_buffer[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[39] <= data_buffer[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[40] <= data_buffer[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[41] <= data_buffer[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[42] <= data_buffer[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[43] <= data_buffer[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[44] <= data_buffer[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[45] <= data_buffer[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[46] <= data_buffer[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[47] <= data_buffer[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[48] <= data_buffer[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[49] <= data_buffer[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[50] <= data_buffer[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[51] <= data_buffer[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[52] <= data_buffer[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[53] <= data_buffer[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[54] <= data_buffer[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[55] <= data_buffer[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[56] <= data_buffer[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[57] <= data_buffer[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[58] <= data_buffer[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[59] <= data_buffer[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[60] <= data_buffer[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[61] <= data_buffer[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[62] <= data_buffer[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[63] <= data_buffer[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[64] <= data_buffer[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[65] <= data_buffer[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[66] <= data_buffer[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[67] <= data_buffer[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[68] <= data_buffer[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[69] <= data_buffer[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[70] <= data_buffer[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[71] <= data_buffer[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[72] <= data_buffer[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[73] <= data_buffer[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[74] <= data_buffer[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[75] <= data_buffer[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[76] <= data_buffer[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[77] <= data_buffer[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[78] <= data_buffer[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[79] <= data_buffer[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[80] <= data_buffer[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[81] <= data_buffer[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[82] <= data_buffer[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[83] <= data_buffer[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[84] <= data_buffer[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[85] <= data_buffer[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[86] <= data_buffer[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[87] <= data_buffer[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[88] <= data_buffer[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[89] <= data_buffer[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[90] <= data_buffer[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[91] <= data_buffer[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[92] <= data_buffer[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[93] <= data_buffer[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[94] <= data_buffer[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[95] <= data_buffer[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[96] <= data_buffer[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[97] <= data_buffer[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[98] <= data_buffer[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[99] <= data_buffer[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[100] <= data_buffer[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[101] <= data_buffer[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[102] <= data_buffer[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[103] <= data_buffer[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[104] <= data_buffer[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[105] <= data_buffer[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[106] <= data_buffer[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[107] <= data_buffer[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[108] <= data_buffer[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[109] <= data_buffer[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[110] <= data_buffer[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[111] <= data_buffer[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[112] <= data_buffer[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[113] <= data_buffer[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[114] <= data_buffer[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[115] <= data_buffer[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[116] <= data_buffer[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[117] <= data_buffer[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[118] <= data_buffer[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[119] <= data_buffer[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[120] <= data_buffer[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[121] <= data_buffer[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[122] <= data_buffer[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[123] <= data_buffer[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[124] <= data_buffer[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[125] <= data_buffer[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[126] <= data_buffer[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_buffer[127] <= data_buffer[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|arm_write_ram:U2|write_ram:U1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|correlation_signal|arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component
wren_a => altsyncram_mej1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mej1:auto_generated.data_a[0]
data_a[1] => altsyncram_mej1:auto_generated.data_a[1]
data_a[2] => altsyncram_mej1:auto_generated.data_a[2]
data_a[3] => altsyncram_mej1:auto_generated.data_a[3]
data_a[4] => altsyncram_mej1:auto_generated.data_a[4]
data_a[5] => altsyncram_mej1:auto_generated.data_a[5]
data_a[6] => altsyncram_mej1:auto_generated.data_a[6]
data_a[7] => altsyncram_mej1:auto_generated.data_a[7]
data_a[8] => altsyncram_mej1:auto_generated.data_a[8]
data_a[9] => altsyncram_mej1:auto_generated.data_a[9]
data_a[10] => altsyncram_mej1:auto_generated.data_a[10]
data_a[11] => altsyncram_mej1:auto_generated.data_a[11]
data_a[12] => altsyncram_mej1:auto_generated.data_a[12]
data_a[13] => altsyncram_mej1:auto_generated.data_a[13]
data_a[14] => altsyncram_mej1:auto_generated.data_a[14]
data_a[15] => altsyncram_mej1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_mej1:auto_generated.address_a[0]
address_a[1] => altsyncram_mej1:auto_generated.address_a[1]
address_a[2] => altsyncram_mej1:auto_generated.address_a[2]
address_a[3] => altsyncram_mej1:auto_generated.address_a[3]
address_a[4] => altsyncram_mej1:auto_generated.address_a[4]
address_b[0] => altsyncram_mej1:auto_generated.address_b[0]
address_b[1] => altsyncram_mej1:auto_generated.address_b[1]
address_b[2] => altsyncram_mej1:auto_generated.address_b[2]
address_b[3] => altsyncram_mej1:auto_generated.address_b[3]
address_b[4] => altsyncram_mej1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mej1:auto_generated.clock0
clock1 => altsyncram_mej1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_mej1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mej1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mej1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mej1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mej1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mej1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mej1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mej1:auto_generated.q_b[7]
q_b[8] <= altsyncram_mej1:auto_generated.q_b[8]
q_b[9] <= altsyncram_mej1:auto_generated.q_b[9]
q_b[10] <= altsyncram_mej1:auto_generated.q_b[10]
q_b[11] <= altsyncram_mej1:auto_generated.q_b[11]
q_b[12] <= altsyncram_mej1:auto_generated.q_b[12]
q_b[13] <= altsyncram_mej1:auto_generated.q_b[13]
q_b[14] <= altsyncram_mej1:auto_generated.q_b[14]
q_b[15] <= altsyncram_mej1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|correlation_signal|arm_write_ram:U2|write_ram:U1|altsyncram:altsyncram_component|altsyncram_mej1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|correlation_signal|arm_read_ram_return3:U3
clk_25m => clk_25m.IN1
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => buffer32[0].ACLR
rst_n => buffer32[1].ACLR
rst_n => buffer32[2].ACLR
rst_n => buffer32[3].ACLR
rst_n => buffer32[4].ACLR
rst_n => buffer32[5].ACLR
rst_n => buffer32[6].ACLR
rst_n => buffer32[7].ACLR
rst_n => buffer32[8].ACLR
rst_n => buffer32[9].ACLR
rst_n => buffer32[10].ACLR
rst_n => buffer32[11].ACLR
rst_n => buffer32[12].ACLR
rst_n => buffer32[13].ACLR
rst_n => buffer32[14].ACLR
rst_n => buffer32[15].ACLR
rst_n => buffer32[16].ACLR
rst_n => buffer32[17].ACLR
rst_n => buffer32[18].ACLR
rst_n => buffer32[19].ACLR
rst_n => buffer32[20].ACLR
rst_n => buffer32[21].ACLR
rst_n => buffer32[22].ACLR
rst_n => buffer32[23].ACLR
rst_n => buffer32[24].ACLR
rst_n => buffer32[25].ACLR
rst_n => buffer32[26].ACLR
rst_n => buffer32[27].ACLR
rst_n => buffer32[28].ACLR
rst_n => buffer32[29].ACLR
rst_n => buffer32[30].ACLR
rst_n => buffer32[31].ACLR
rst_n => fpga_to_arm~reg0.ACLR
rst_n => write_en.ACLR
rst_n => write_data[0].ACLR
rst_n => write_data[1].ACLR
rst_n => write_data[2].ACLR
rst_n => write_data[3].ACLR
rst_n => write_data[4].ACLR
rst_n => write_data[5].ACLR
rst_n => write_data[6].ACLR
rst_n => write_data[7].ACLR
rst_n => write_data[8].ACLR
rst_n => write_data[9].ACLR
rst_n => write_data[10].ACLR
rst_n => write_data[11].ACLR
rst_n => write_data[12].ACLR
rst_n => write_data[13].ACLR
rst_n => write_data[14].ACLR
rst_n => write_data[15].ACLR
rst_n => write_addr[0].ACLR
rst_n => write_addr[1].ACLR
rst_n => write_addr[2].ACLR
rst_n => write_addr[3].ACLR
rst_n => write_addr[4].ACLR
rst_n => state~7.DATAIN
RDn => rd.IN0
CSn => rd.IN1
CSn => cs_reg1.DATAIN
para_confi_acq_flag => state.OUTPUTSELECT
para_confi_acq_flag => state.OUTPUTSELECT
para_confi_acq_flag => state.OUTPUTSELECT
para_confi_acq_flag => state.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
para_confi_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => state.OUTPUTSELECT
data_upload_acq_flag => state.OUTPUTSELECT
data_upload_acq_flag => state.OUTPUTSELECT
data_upload_acq_flag => state.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_upload_acq_flag => buffer32.OUTPUTSELECT
data_buffer[0] => ~NO_FANOUT~
data_buffer[1] => ~NO_FANOUT~
data_buffer[2] => ~NO_FANOUT~
data_buffer[3] => ~NO_FANOUT~
data_buffer[4] => ~NO_FANOUT~
data_buffer[5] => ~NO_FANOUT~
data_buffer[6] => ~NO_FANOUT~
data_buffer[7] => ~NO_FANOUT~
data_buffer[8] => ~NO_FANOUT~
data_buffer[9] => ~NO_FANOUT~
data_buffer[10] => ~NO_FANOUT~
data_buffer[11] => ~NO_FANOUT~
data_buffer[12] => ~NO_FANOUT~
data_buffer[13] => ~NO_FANOUT~
data_buffer[14] => ~NO_FANOUT~
data_buffer[15] => ~NO_FANOUT~
data_buffer[16] => ~NO_FANOUT~
data_buffer[17] => ~NO_FANOUT~
data_buffer[18] => ~NO_FANOUT~
data_buffer[19] => ~NO_FANOUT~
data_buffer[20] => ~NO_FANOUT~
data_buffer[21] => ~NO_FANOUT~
data_buffer[22] => ~NO_FANOUT~
data_buffer[23] => ~NO_FANOUT~
data_buffer[24] => ~NO_FANOUT~
data_buffer[25] => ~NO_FANOUT~
data_buffer[26] => ~NO_FANOUT~
data_buffer[27] => ~NO_FANOUT~
data_buffer[28] => ~NO_FANOUT~
data_buffer[29] => ~NO_FANOUT~
data_buffer[30] => ~NO_FANOUT~
data_buffer[31] => ~NO_FANOUT~
data_buffer[32] => ~NO_FANOUT~
data_buffer[33] => ~NO_FANOUT~
data_buffer[34] => ~NO_FANOUT~
data_buffer[35] => ~NO_FANOUT~
data_buffer[36] => ~NO_FANOUT~
data_buffer[37] => ~NO_FANOUT~
data_buffer[38] => ~NO_FANOUT~
data_buffer[39] => ~NO_FANOUT~
data_buffer[40] => ~NO_FANOUT~
data_buffer[41] => ~NO_FANOUT~
data_buffer[42] => ~NO_FANOUT~
data_buffer[43] => ~NO_FANOUT~
data_buffer[44] => ~NO_FANOUT~
data_buffer[45] => ~NO_FANOUT~
data_buffer[46] => ~NO_FANOUT~
data_buffer[47] => ~NO_FANOUT~
data_buffer[48] => ~NO_FANOUT~
data_buffer[49] => ~NO_FANOUT~
data_buffer[50] => ~NO_FANOUT~
data_buffer[51] => ~NO_FANOUT~
data_buffer[52] => ~NO_FANOUT~
data_buffer[53] => ~NO_FANOUT~
data_buffer[54] => ~NO_FANOUT~
data_buffer[55] => ~NO_FANOUT~
data_buffer[56] => ~NO_FANOUT~
data_buffer[57] => ~NO_FANOUT~
data_buffer[58] => ~NO_FANOUT~
data_buffer[59] => ~NO_FANOUT~
data_buffer[60] => ~NO_FANOUT~
data_buffer[61] => ~NO_FANOUT~
data_buffer[62] => ~NO_FANOUT~
data_buffer[63] => ~NO_FANOUT~
data_buffer[64] => ~NO_FANOUT~
data_buffer[65] => ~NO_FANOUT~
data_buffer[66] => ~NO_FANOUT~
data_buffer[67] => ~NO_FANOUT~
data_buffer[68] => ~NO_FANOUT~
data_buffer[69] => ~NO_FANOUT~
data_buffer[70] => ~NO_FANOUT~
data_buffer[71] => ~NO_FANOUT~
data_buffer[72] => ~NO_FANOUT~
data_buffer[73] => ~NO_FANOUT~
data_buffer[74] => ~NO_FANOUT~
data_buffer[75] => ~NO_FANOUT~
data_buffer[76] => ~NO_FANOUT~
data_buffer[77] => ~NO_FANOUT~
data_buffer[78] => ~NO_FANOUT~
data_buffer[79] => ~NO_FANOUT~
data_buffer[80] => ~NO_FANOUT~
data_buffer[81] => ~NO_FANOUT~
data_buffer[82] => ~NO_FANOUT~
data_buffer[83] => ~NO_FANOUT~
data_buffer[84] => ~NO_FANOUT~
data_buffer[85] => ~NO_FANOUT~
data_buffer[86] => ~NO_FANOUT~
data_buffer[87] => ~NO_FANOUT~
data_buffer[88] => ~NO_FANOUT~
data_buffer[89] => ~NO_FANOUT~
data_buffer[90] => ~NO_FANOUT~
data_buffer[91] => ~NO_FANOUT~
data_buffer[92] => ~NO_FANOUT~
data_buffer[93] => ~NO_FANOUT~
data_buffer[94] => ~NO_FANOUT~
data_buffer[95] => ~NO_FANOUT~
data_buffer[96] => buffer32.DATAB
data_buffer[97] => buffer32.DATAB
data_buffer[98] => buffer32.DATAB
data_buffer[99] => buffer32.DATAB
data_buffer[100] => buffer32.DATAB
data_buffer[101] => buffer32.DATAB
data_buffer[102] => buffer32.DATAB
data_buffer[103] => buffer32.DATAB
data_buffer[104] => buffer32.DATAB
data_buffer[105] => buffer32.DATAB
data_buffer[106] => buffer32.DATAB
data_buffer[107] => buffer32.DATAB
data_buffer[108] => buffer32.DATAB
data_buffer[109] => buffer32.DATAB
data_buffer[110] => buffer32.DATAB
data_buffer[111] => buffer32.DATAB
data_buffer[112] => ~NO_FANOUT~
data_buffer[113] => ~NO_FANOUT~
data_buffer[114] => ~NO_FANOUT~
data_buffer[115] => ~NO_FANOUT~
data_buffer[116] => ~NO_FANOUT~
data_buffer[117] => ~NO_FANOUT~
data_buffer[118] => ~NO_FANOUT~
data_buffer[119] => ~NO_FANOUT~
data_buffer[120] => ~NO_FANOUT~
data_buffer[121] => ~NO_FANOUT~
data_buffer[122] => ~NO_FANOUT~
data_buffer[123] => ~NO_FANOUT~
data_buffer[124] => ~NO_FANOUT~
data_buffer[125] => ~NO_FANOUT~
data_buffer[126] => ~NO_FANOUT~
data_buffer[127] => ~NO_FANOUT~
read_addr[0] => read_addr[0].IN1
read_addr[1] => read_addr[1].IN1
read_addr[2] => read_addr[2].IN1
read_addr[3] => read_addr[3].IN1
read_addr[4] => read_addr[4].IN1
read_addr[5] => ~NO_FANOUT~
read_addr[6] => ~NO_FANOUT~
read_addr[7] => ~NO_FANOUT~
read_addr[8] => ~NO_FANOUT~
read_addr[9] => ~NO_FANOUT~
read_addr[10] => ~NO_FANOUT~
read_addr[11] => ~NO_FANOUT~
read_addr[12] => ~NO_FANOUT~
read_addr[13] => ~NO_FANOUT~
read_addr[14] => ~NO_FANOUT~
read_addr[15] => ~NO_FANOUT~
read_addr[16] => ~NO_FANOUT~
read_addr[17] => ~NO_FANOUT~
read_addr[18] => ~NO_FANOUT~
read_addr[19] => ~NO_FANOUT~
read_addr[20] => ~NO_FANOUT~
read_addr[21] => ~NO_FANOUT~
read_addr[22] => ~NO_FANOUT~
read_addr[23] => ~NO_FANOUT~
read_addr[24] => ~NO_FANOUT~
read_addr[25] => ~NO_FANOUT~
data[0] <= read_ram:U1.q
data[1] <= read_ram:U1.q
data[2] <= read_ram:U1.q
data[3] <= read_ram:U1.q
data[4] <= read_ram:U1.q
data[5] <= read_ram:U1.q
data[6] <= read_ram:U1.q
data[7] <= read_ram:U1.q
data[8] <= read_ram:U1.q
data[9] <= read_ram:U1.q
data[10] <= read_ram:U1.q
data[11] <= read_ram:U1.q
data[12] <= read_ram:U1.q
data[13] <= read_ram:U1.q
data[14] <= read_ram:U1.q
data[15] <= read_ram:U1.q
fpga_to_arm <= fpga_to_arm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|arm_read_ram_return3:U3|read_ram:U1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|correlation_signal|arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component
wren_a => altsyncram_jbm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_jbm1:auto_generated.rden_b
data_a[0] => altsyncram_jbm1:auto_generated.data_a[0]
data_a[1] => altsyncram_jbm1:auto_generated.data_a[1]
data_a[2] => altsyncram_jbm1:auto_generated.data_a[2]
data_a[3] => altsyncram_jbm1:auto_generated.data_a[3]
data_a[4] => altsyncram_jbm1:auto_generated.data_a[4]
data_a[5] => altsyncram_jbm1:auto_generated.data_a[5]
data_a[6] => altsyncram_jbm1:auto_generated.data_a[6]
data_a[7] => altsyncram_jbm1:auto_generated.data_a[7]
data_a[8] => altsyncram_jbm1:auto_generated.data_a[8]
data_a[9] => altsyncram_jbm1:auto_generated.data_a[9]
data_a[10] => altsyncram_jbm1:auto_generated.data_a[10]
data_a[11] => altsyncram_jbm1:auto_generated.data_a[11]
data_a[12] => altsyncram_jbm1:auto_generated.data_a[12]
data_a[13] => altsyncram_jbm1:auto_generated.data_a[13]
data_a[14] => altsyncram_jbm1:auto_generated.data_a[14]
data_a[15] => altsyncram_jbm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_jbm1:auto_generated.address_a[0]
address_a[1] => altsyncram_jbm1:auto_generated.address_a[1]
address_a[2] => altsyncram_jbm1:auto_generated.address_a[2]
address_a[3] => altsyncram_jbm1:auto_generated.address_a[3]
address_a[4] => altsyncram_jbm1:auto_generated.address_a[4]
address_b[0] => altsyncram_jbm1:auto_generated.address_b[0]
address_b[1] => altsyncram_jbm1:auto_generated.address_b[1]
address_b[2] => altsyncram_jbm1:auto_generated.address_b[2]
address_b[3] => altsyncram_jbm1:auto_generated.address_b[3]
address_b[4] => altsyncram_jbm1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jbm1:auto_generated.clock0
clock1 => altsyncram_jbm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_jbm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jbm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jbm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jbm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jbm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jbm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jbm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jbm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jbm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jbm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jbm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jbm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_jbm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_jbm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_jbm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_jbm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|correlation_signal|arm_read_ram_return3:U3|read_ram:U1|altsyncram:altsyncram_component|altsyncram_jbm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|correlation_signal|data_collection:U4
clk => clk.IN1
rst_n => rst_n.IN2
clk_from_com_FPGA => clk_from_com_FPGA.IN2
data_from_AD1[0] => data_from_AD1[0].IN1
data_from_AD1[1] => data_from_AD1[1].IN1
data_from_AD1[2] => data_from_AD1[2].IN1
data_from_AD1[3] => data_from_AD1[3].IN1
data_from_AD1[4] => data_from_AD1[4].IN1
data_from_AD1[5] => data_from_AD1[5].IN1
data_from_AD1[6] => data_from_AD1[6].IN1
data_from_AD1[7] => data_from_AD1[7].IN1
data_from_AD1[8] => data_from_AD1[8].IN1
data_from_AD1[9] => data_from_AD1[9].IN1
data_from_AD1[10] => data_from_AD1[10].IN1
data_from_AD1[11] => data_from_AD1[11].IN1
clk_to_all_AD <= single_channel:signal_ch1.clk_to_AD
data_to_com_FPGA[0] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[1] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[2] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[3] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[4] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[5] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[6] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[7] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[8] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[9] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[10] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[11] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[12] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[13] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[14] <= channel_gather:channel_gather.data_out
data_to_com_FPGA[15] <= channel_gather:channel_gather.data_out
rdreq_ch_1 => rdreq_ch_1.IN1
cycle_value_flag => cycle_value_flag.IN1
fifo_full_ch_1 <= channel_gather:channel_gather.fifo_full_ch_1
normal_signal => normal_signal.IN1


|correlation_signal|data_collection:U4|single_channel:signal_ch1
clk_in => clk_in.IN5
clk_from_com_FPGA => clk_from_com_FPGA.IN3
clk_to_AD <= AD_ctrl:u2.clk_to_AD
rst_n => rst_n.IN4
data_from_AD[0] => data_from_AD[0].IN1
data_from_AD[1] => data_from_AD[1].IN1
data_from_AD[2] => data_from_AD[2].IN1
data_from_AD[3] => data_from_AD[3].IN1
data_from_AD[4] => data_from_AD[4].IN1
data_from_AD[5] => data_from_AD[5].IN1
data_from_AD[6] => data_from_AD[6].IN1
data_from_AD[7] => data_from_AD[7].IN1
data_from_AD[8] => data_from_AD[8].IN1
data_from_AD[9] => data_from_AD[9].IN1
data_from_AD[10] => data_from_AD[10].IN1
data_from_AD[11] => data_from_AD[11].IN1
data_to_com_FPGA[0] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[1] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[2] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[3] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[4] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[5] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[6] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[7] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[8] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[9] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[10] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[11] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[12] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[13] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[14] <= read_fifo:read_fifo.data_out
data_to_com_FPGA[15] <= read_fifo:read_fifo.data_out
rdreq => rdreq.IN1
fifo_full <= read_fifo:read_fifo.rdfull
cycle_value_flag => cycle_value_flag.IN1
normal_signal => normal_signal.IN1


|correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2
clk => clk.IN1
rst_n => ~NO_FANOUT~
data_from_AD[0] => ad_ch1[11].DATAIN
data_from_AD[1] => ad_ch1[10].DATAIN
data_from_AD[2] => ad_ch1[9].DATAIN
data_from_AD[3] => ad_ch1[8].DATAIN
data_from_AD[4] => ad_ch1[7].DATAIN
data_from_AD[5] => ad_ch1[6].DATAIN
data_from_AD[6] => ad_ch1[5].DATAIN
data_from_AD[7] => ad_ch1[4].DATAIN
data_from_AD[8] => ad_ch1[3].DATAIN
data_from_AD[9] => ad_ch1[2].DATAIN
data_from_AD[10] => ad_ch1[1].DATAIN
data_from_AD[11] => ad_ch1[0].DATAIN
clk_to_AD <= clk.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= volt_cal:u2.data_out
data_out[1] <= volt_cal:u2.data_out
data_out[2] <= volt_cal:u2.data_out
data_out[3] <= volt_cal:u2.data_out
data_out[4] <= volt_cal:u2.data_out
data_out[5] <= volt_cal:u2.data_out
data_out[6] <= volt_cal:u2.data_out
data_out[7] <= volt_cal:u2.data_out
data_out[8] <= volt_cal:u2.data_out
data_out[9] <= volt_cal:u2.data_out
data_out[10] <= volt_cal:u2.data_out
data_out[11] <= volt_cal:u2.data_out
data_out[12] <= volt_cal:u2.data_out
data_out[13] <= volt_cal:u2.data_out
data_out[14] <= volt_cal:u2.data_out
data_out[15] <= volt_cal:u2.data_out


|correlation_signal|data_collection:U4|single_channel:signal_ch1|AD_ctrl:u2|volt_cal:u2
ad_clk => ch1_data_reg[12].CLK
ad_clk => ch1_data_reg[13].CLK
ad_clk => ch1_data_reg[14].CLK
ad_clk => ch1_data_reg[15].CLK
ad_clk => ch1_data_reg[16].CLK
ad_clk => ch1_data_reg[17].CLK
ad_clk => ch1_data_reg[18].CLK
ad_clk => ch1_data_reg[19].CLK
ad_clk => ch1_data_reg[20].CLK
ad_clk => ch1_data_reg[21].CLK
ad_clk => ch1_data_reg[22].CLK
ad_clk => ch1_data_reg[23].CLK
ad_clk => ch1_data_reg[24].CLK
ad_clk => ch1_data_reg[25].CLK
ad_clk => ch1_data_reg[26].CLK
ad_clk => data_out[0]~reg0.CLK
ad_clk => data_out[1]~reg0.CLK
ad_clk => data_out[2]~reg0.CLK
ad_clk => data_out[3]~reg0.CLK
ad_clk => data_out[4]~reg0.CLK
ad_clk => data_out[5]~reg0.CLK
ad_clk => data_out[6]~reg0.CLK
ad_clk => data_out[7]~reg0.CLK
ad_clk => data_out[8]~reg0.CLK
ad_clk => data_out[9]~reg0.CLK
ad_clk => data_out[10]~reg0.CLK
ad_clk => data_out[11]~reg0.CLK
ad_clk => data_out[12]~reg0.CLK
ad_clk => data_out[13]~reg0.CLK
ad_clk => data_out[14]~reg0.CLK
ad_clk => data_out[15]~reg0.CLK
ad_clk => ch1_reg[0].CLK
ad_clk => ch1_reg[1].CLK
ad_clk => ch1_reg[2].CLK
ad_clk => ch1_reg[3].CLK
ad_clk => ch1_reg[4].CLK
ad_clk => ch1_reg[5].CLK
ad_clk => ch1_reg[6].CLK
ad_clk => ch1_reg[7].CLK
ad_clk => ch1_reg[8].CLK
ad_clk => ch1_reg[9].CLK
ad_clk => ch1_reg[10].CLK
ad_clk => ch1_reg[11].CLK
ad_clk => ch1_reg[12].CLK
ad_ch1[0] => ch1_reg.DATAA
ad_ch1[0] => Add0.IN24
ad_ch1[1] => ch1_reg.DATAA
ad_ch1[1] => Add0.IN23
ad_ch1[2] => ch1_reg.DATAA
ad_ch1[2] => Add0.IN22
ad_ch1[3] => ch1_reg.DATAA
ad_ch1[3] => Add0.IN21
ad_ch1[4] => ch1_reg.DATAA
ad_ch1[4] => Add0.IN20
ad_ch1[5] => ch1_reg.DATAA
ad_ch1[5] => Add0.IN19
ad_ch1[6] => ch1_reg.DATAA
ad_ch1[6] => Add0.IN18
ad_ch1[7] => ch1_reg.DATAA
ad_ch1[7] => Add0.IN17
ad_ch1[8] => ch1_reg.DATAA
ad_ch1[8] => Add0.IN16
ad_ch1[9] => ch1_reg.DATAA
ad_ch1[9] => Add0.IN15
ad_ch1[10] => ch1_reg.DATAA
ad_ch1[10] => Add0.IN14
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => data_out[15]~reg0.DATAIN
ad_ch1[11] => Add0.IN13
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_collection:U4|single_channel:signal_ch1|signal_peak:u3
clk => data_valid_flag~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => count_3648[0].CLK
clk => count_3648[1].CLK
clk => count_3648[2].CLK
clk => count_3648[3].CLK
clk => count_3648[4].CLK
clk => count_3648[5].CLK
clk => count_3648[6].CLK
clk => count_3648[7].CLK
clk => count_3648[8].CLK
clk => count_3648[9].CLK
clk => count_3648[10].CLK
clk => count_3648[11].CLK
clk => count_3648[12].CLK
clk => count_3648[13].CLK
clk => count_3648[14].CLK
clk => count_3648[15].CLK
clk => peak_count[0].CLK
clk => peak_count[1].CLK
clk => peak_count[2].CLK
clk => peak_count[3].CLK
clk => peak_count[4].CLK
clk => peak_count[5].CLK
clk => peak_count[6].CLK
clk => peak_count[7].CLK
clk => peak_count[8].CLK
clk => peak_count[9].CLK
clk => total_count[0]~reg0.CLK
clk => total_count[1]~reg0.CLK
clk => total_count[2]~reg0.CLK
clk => total_count[3]~reg0.CLK
clk => total_count[4]~reg0.CLK
clk => total_count[5]~reg0.CLK
clk => total_count[6]~reg0.CLK
clk => total_count[7]~reg0.CLK
clk => total_count[8]~reg0.CLK
clk => total_count[9]~reg0.CLK
clk => total_count[10]~reg0.CLK
clk => total_count[11]~reg0.CLK
clk => total_count[12]~reg0.CLK
clk => total_count[13]~reg0.CLK
clk => total_count[14]~reg0.CLK
clk => total_count[15]~reg0.CLK
clk => total_count[16]~reg0.CLK
clk => total_count[17]~reg0.CLK
clk => total_count[18]~reg0.CLK
clk => total_count[19]~reg0.CLK
clk => total_count[20]~reg0.CLK
clk => total_count[21]~reg0.CLK
clk => total_count[22]~reg0.CLK
clk => total_count[23]~reg0.CLK
clk => total_count[24]~reg0.CLK
clk => total_count[25]~reg0.CLK
clk => total_count[26]~reg0.CLK
clk => total_count[27]~reg0.CLK
clk => total_count[28]~reg0.CLK
clk => total_count[29]~reg0.CLK
clk => normal_signal_reg.CLK
clk => state~4.DATAIN
rst_n => state.10.OUTPUTSELECT
rst_n => state.count_state.OUTPUTSELECT
rst_n => state.idle.OUTPUTSELECT
rst_n => data_valid_flag~reg0.ACLR
rst_n => data_out[0]~reg0.ACLR
rst_n => data_out[1]~reg0.ACLR
rst_n => data_out[2]~reg0.ACLR
rst_n => data_out[3]~reg0.ACLR
rst_n => data_out[4]~reg0.ACLR
rst_n => data_out[5]~reg0.ACLR
rst_n => data_out[6]~reg0.ACLR
rst_n => data_out[7]~reg0.ACLR
rst_n => data_out[8]~reg0.ACLR
rst_n => data_out[9]~reg0.ACLR
rst_n => data_out[10]~reg0.ACLR
rst_n => data_out[11]~reg0.ACLR
rst_n => data_out[12]~reg0.ACLR
rst_n => data_out[13]~reg0.ACLR
rst_n => data_out[14]~reg0.ACLR
rst_n => data_out[15]~reg0.ACLR
rst_n => count_3648[0].ACLR
rst_n => count_3648[1].ACLR
rst_n => count_3648[2].ACLR
rst_n => count_3648[3].ACLR
rst_n => count_3648[4].ACLR
rst_n => count_3648[5].ACLR
rst_n => count_3648[6].ACLR
rst_n => count_3648[7].ACLR
rst_n => count_3648[8].ACLR
rst_n => count_3648[9].ACLR
rst_n => count_3648[10].ACLR
rst_n => count_3648[11].ACLR
rst_n => count_3648[12].ACLR
rst_n => count_3648[13].ACLR
rst_n => count_3648[14].ACLR
rst_n => count_3648[15].ACLR
rst_n => peak_count[0].ACLR
rst_n => peak_count[1].ACLR
rst_n => peak_count[2].ACLR
rst_n => peak_count[3].ACLR
rst_n => peak_count[4].ACLR
rst_n => peak_count[5].ACLR
rst_n => peak_count[6].ACLR
rst_n => peak_count[7].ACLR
rst_n => peak_count[8].ACLR
rst_n => peak_count[9].ACLR
rst_n => total_count[0]~reg0.ACLR
rst_n => total_count[1]~reg0.ACLR
rst_n => total_count[2]~reg0.ACLR
rst_n => total_count[3]~reg0.ACLR
rst_n => total_count[4]~reg0.ACLR
rst_n => total_count[5]~reg0.ACLR
rst_n => total_count[6]~reg0.ACLR
rst_n => total_count[7]~reg0.ACLR
rst_n => total_count[8]~reg0.ACLR
rst_n => total_count[9]~reg0.ACLR
rst_n => total_count[10]~reg0.ACLR
rst_n => total_count[11]~reg0.ACLR
rst_n => total_count[12]~reg0.ACLR
rst_n => total_count[13]~reg0.ACLR
rst_n => total_count[14]~reg0.ACLR
rst_n => total_count[15]~reg0.ACLR
rst_n => total_count[16]~reg0.ACLR
rst_n => total_count[17]~reg0.ACLR
rst_n => total_count[18]~reg0.ACLR
rst_n => total_count[19]~reg0.ACLR
rst_n => total_count[20]~reg0.ACLR
rst_n => total_count[21]~reg0.ACLR
rst_n => total_count[22]~reg0.ACLR
rst_n => total_count[23]~reg0.ACLR
rst_n => total_count[24]~reg0.ACLR
rst_n => total_count[25]~reg0.ACLR
rst_n => total_count[26]~reg0.ACLR
rst_n => total_count[27]~reg0.ACLR
rst_n => total_count[28]~reg0.ACLR
rst_n => total_count[29]~reg0.ACLR
rst_n => normal_signal_reg.ACLR
normal_signal => pos_edge.IN1
normal_signal => normal_signal_reg.DATAIN
data_from_ad_ctrl[0] => data_out.DATAB
data_from_ad_ctrl[0] => data_out.DATAB
data_from_ad_ctrl[1] => data_out.DATAB
data_from_ad_ctrl[1] => data_out.DATAB
data_from_ad_ctrl[2] => data_out.DATAB
data_from_ad_ctrl[2] => data_out.DATAB
data_from_ad_ctrl[3] => data_out.DATAB
data_from_ad_ctrl[3] => data_out.DATAB
data_from_ad_ctrl[4] => data_out.DATAB
data_from_ad_ctrl[4] => data_out.DATAB
data_from_ad_ctrl[5] => data_out.DATAB
data_from_ad_ctrl[5] => data_out.DATAB
data_from_ad_ctrl[6] => data_out.DATAB
data_from_ad_ctrl[6] => data_out.DATAB
data_from_ad_ctrl[7] => data_out.DATAB
data_from_ad_ctrl[7] => data_out.DATAB
data_from_ad_ctrl[8] => data_out.DATAB
data_from_ad_ctrl[8] => data_out.DATAB
data_from_ad_ctrl[9] => data_out.DATAB
data_from_ad_ctrl[9] => data_out.DATAB
data_from_ad_ctrl[10] => data_out.DATAB
data_from_ad_ctrl[10] => data_out.DATAB
data_from_ad_ctrl[11] => data_out.DATAB
data_from_ad_ctrl[11] => data_out.DATAB
data_from_ad_ctrl[12] => data_out.DATAB
data_from_ad_ctrl[12] => data_out.DATAB
data_from_ad_ctrl[13] => data_out.DATAB
data_from_ad_ctrl[13] => data_out.DATAB
data_from_ad_ctrl[14] => data_out.DATAB
data_from_ad_ctrl[14] => data_out.DATAB
data_from_ad_ctrl[15] => data_out.DATAB
data_from_ad_ctrl[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid_flag <= data_valid_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value_flag => ~NO_FANOUT~
total_count[0] <= total_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[1] <= total_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[2] <= total_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[3] <= total_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[4] <= total_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[5] <= total_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[6] <= total_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[7] <= total_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[8] <= total_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[9] <= total_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[10] <= total_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[11] <= total_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[12] <= total_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[13] <= total_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[14] <= total_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[15] <= total_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[16] <= total_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[17] <= total_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[18] <= total_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[19] <= total_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[20] <= total_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[21] <= total_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[22] <= total_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[23] <= total_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[24] <= total_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[25] <= total_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[26] <= total_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[27] <= total_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[28] <= total_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_count[29] <= total_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_collection:U4|single_channel:signal_ch1|write_fifo:write_fifo
clk => state.CLK
clk => wrreq_2~reg0.CLK
clk => wrreq_1~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => rd_fifo_2_flag.CLK
clk => rd_fifo_1_flag.CLK
rst_n => state.ACLR
rst_n => wrreq_2~reg0.ACLR
rst_n => wrreq_1~reg0.ACLR
rst_n => data_out[0]~reg0.ACLR
rst_n => data_out[1]~reg0.ACLR
rst_n => data_out[2]~reg0.ACLR
rst_n => data_out[3]~reg0.ACLR
rst_n => data_out[4]~reg0.ACLR
rst_n => data_out[5]~reg0.ACLR
rst_n => data_out[6]~reg0.ACLR
rst_n => data_out[7]~reg0.ACLR
rst_n => data_out[8]~reg0.ACLR
rst_n => data_out[9]~reg0.ACLR
rst_n => data_out[10]~reg0.ACLR
rst_n => data_out[11]~reg0.ACLR
rst_n => data_out[12]~reg0.ACLR
rst_n => data_out[13]~reg0.ACLR
rst_n => data_out[14]~reg0.ACLR
rst_n => data_out[15]~reg0.ACLR
rst_n => rd_fifo_1_flag.ACLR
rst_n => rd_fifo_2_flag.ACLR
wrreq_1 <= wrreq_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq_2 <= wrreq_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_signal_peak[0] => data_out.DATAA
data_from_signal_peak[1] => data_out.DATAA
data_from_signal_peak[2] => data_out.DATAA
data_from_signal_peak[3] => data_out.DATAA
data_from_signal_peak[4] => data_out.DATAA
data_from_signal_peak[5] => data_out.DATAA
data_from_signal_peak[6] => data_out.DATAA
data_from_signal_peak[7] => data_out.DATAA
data_from_signal_peak[8] => data_out.DATAA
data_from_signal_peak[9] => data_out.DATAA
data_from_signal_peak[10] => data_out.DATAA
data_from_signal_peak[11] => data_out.DATAA
data_from_signal_peak[12] => data_out.DATAA
data_from_signal_peak[13] => data_out.DATAA
data_from_signal_peak[14] => data_out.DATAA
data_from_signal_peak[15] => data_out.DATAA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrfull_1 => rd_fifo_1_flag.OUTPUTSELECT
wrfull_2 => rd_fifo_2_flag.OUTPUTSELECT
wrempty_1 => rd_fifo_1_flag.OUTPUTSELECT
wrempty_1 => always2.IN0
wrempty_1 => always2.IN0
wrempty_1 => always2.IN0
wrempty_1 => always2.IN0
wrempty_2 => rd_fifo_2_flag.OUTPUTSELECT
wrempty_2 => always2.IN1
wrempty_2 => always2.IN1
wrempty_2 => always2.IN1
wrempty_2 => always2.IN1
data_valid_flag => wrreq_1.OUTPUTSELECT
data_valid_flag => wrreq_2.OUTPUTSELECT
data_valid_flag => wrreq_2.DATAB
data_valid_flag => wrreq_1.DATAB
data_valid_flag => wrreq_1.DATAB
data_valid_flag => wrreq_1.DATAB
data_valid_flag => wrreq_2.DATAB


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component
data[0] => dcfifo_v5h1:auto_generated.data[0]
data[1] => dcfifo_v5h1:auto_generated.data[1]
data[2] => dcfifo_v5h1:auto_generated.data[2]
data[3] => dcfifo_v5h1:auto_generated.data[3]
data[4] => dcfifo_v5h1:auto_generated.data[4]
data[5] => dcfifo_v5h1:auto_generated.data[5]
data[6] => dcfifo_v5h1:auto_generated.data[6]
data[7] => dcfifo_v5h1:auto_generated.data[7]
data[8] => dcfifo_v5h1:auto_generated.data[8]
data[9] => dcfifo_v5h1:auto_generated.data[9]
data[10] => dcfifo_v5h1:auto_generated.data[10]
data[11] => dcfifo_v5h1:auto_generated.data[11]
data[12] => dcfifo_v5h1:auto_generated.data[12]
data[13] => dcfifo_v5h1:auto_generated.data[13]
data[14] => dcfifo_v5h1:auto_generated.data[14]
data[15] => dcfifo_v5h1:auto_generated.data[15]
q[0] <= dcfifo_v5h1:auto_generated.q[0]
q[1] <= dcfifo_v5h1:auto_generated.q[1]
q[2] <= dcfifo_v5h1:auto_generated.q[2]
q[3] <= dcfifo_v5h1:auto_generated.q[3]
q[4] <= dcfifo_v5h1:auto_generated.q[4]
q[5] <= dcfifo_v5h1:auto_generated.q[5]
q[6] <= dcfifo_v5h1:auto_generated.q[6]
q[7] <= dcfifo_v5h1:auto_generated.q[7]
q[8] <= dcfifo_v5h1:auto_generated.q[8]
q[9] <= dcfifo_v5h1:auto_generated.q[9]
q[10] <= dcfifo_v5h1:auto_generated.q[10]
q[11] <= dcfifo_v5h1:auto_generated.q[11]
q[12] <= dcfifo_v5h1:auto_generated.q[12]
q[13] <= dcfifo_v5h1:auto_generated.q[13]
q[14] <= dcfifo_v5h1:auto_generated.q[14]
q[15] <= dcfifo_v5h1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_v5h1:auto_generated.rdclk
rdreq => dcfifo_v5h1:auto_generated.rdreq
wrclk => dcfifo_v5h1:auto_generated.wrclk
wrreq => dcfifo_v5h1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_v5h1:auto_generated.rdempty
rdfull <= dcfifo_v5h1:auto_generated.rdfull
wrempty <= dcfifo_v5h1:auto_generated.wrempty
wrfull <= dcfifo_v5h1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated
data[0] => altsyncram_f721:fifo_ram.data_a[0]
data[1] => altsyncram_f721:fifo_ram.data_a[1]
data[2] => altsyncram_f721:fifo_ram.data_a[2]
data[3] => altsyncram_f721:fifo_ram.data_a[3]
data[4] => altsyncram_f721:fifo_ram.data_a[4]
data[5] => altsyncram_f721:fifo_ram.data_a[5]
data[6] => altsyncram_f721:fifo_ram.data_a[6]
data[7] => altsyncram_f721:fifo_ram.data_a[7]
data[8] => altsyncram_f721:fifo_ram.data_a[8]
data[9] => altsyncram_f721:fifo_ram.data_a[9]
data[10] => altsyncram_f721:fifo_ram.data_a[10]
data[11] => altsyncram_f721:fifo_ram.data_a[11]
data[12] => altsyncram_f721:fifo_ram.data_a[12]
data[13] => altsyncram_f721:fifo_ram.data_a[13]
data[14] => altsyncram_f721:fifo_ram.data_a[14]
data[15] => altsyncram_f721:fifo_ram.data_a[15]
q[0] <= altsyncram_f721:fifo_ram.q_b[0]
q[1] <= altsyncram_f721:fifo_ram.q_b[1]
q[2] <= altsyncram_f721:fifo_ram.q_b[2]
q[3] <= altsyncram_f721:fifo_ram.q_b[3]
q[4] <= altsyncram_f721:fifo_ram.q_b[4]
q[5] <= altsyncram_f721:fifo_ram.q_b[5]
q[6] <= altsyncram_f721:fifo_ram.q_b[6]
q[7] <= altsyncram_f721:fifo_ram.q_b[7]
q[8] <= altsyncram_f721:fifo_ram.q_b[8]
q[9] <= altsyncram_f721:fifo_ram.q_b[9]
q[10] <= altsyncram_f721:fifo_ram.q_b[10]
q[11] <= altsyncram_f721:fifo_ram.q_b[11]
q[12] <= altsyncram_f721:fifo_ram.q_b[12]
q[13] <= altsyncram_f721:fifo_ram.q_b[13]
q[14] <= altsyncram_f721:fifo_ram.q_b[14]
q[15] <= altsyncram_f721:fifo_ram.q_b[15]
rdclk => a_graycounter_6p6:rdptr_g1p.clock
rdclk => altsyncram_f721:fifo_ram.clock1
rdclk => alt_synch_pipe_sal:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_q76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_27c:wrptr_g1p.clock
wrclk => altsyncram_f721:fifo_ram.clock0
wrclk => alt_synch_pipe_tal:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrempty <= cmpr_q76:wrempty_eq_comp.aeb
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp
clock => dffpipe_d09:dffpipe12.clock
d[0] => dffpipe_d09:dffpipe12.d[0]
d[1] => dffpipe_d09:dffpipe12.d[1]
d[2] => dffpipe_d09:dffpipe12.d[2]
d[3] => dffpipe_d09:dffpipe12.d[3]
d[4] => dffpipe_d09:dffpipe12.d[4]
d[5] => dffpipe_d09:dffpipe12.d[5]
d[6] => dffpipe_d09:dffpipe12.d[6]
d[7] => dffpipe_d09:dffpipe12.d[7]
d[8] => dffpipe_d09:dffpipe12.d[8]
d[9] => dffpipe_d09:dffpipe12.d[9]
d[10] => dffpipe_d09:dffpipe12.d[10]
d[11] => dffpipe_d09:dffpipe12.d[11]
d[12] => dffpipe_d09:dffpipe12.d[12]
q[0] <= dffpipe_d09:dffpipe12.q[0]
q[1] <= dffpipe_d09:dffpipe12.q[1]
q[2] <= dffpipe_d09:dffpipe12.q[2]
q[3] <= dffpipe_d09:dffpipe12.q[3]
q[4] <= dffpipe_d09:dffpipe12.q[4]
q[5] <= dffpipe_d09:dffpipe12.q[5]
q[6] <= dffpipe_d09:dffpipe12.q[6]
q[7] <= dffpipe_d09:dffpipe12.q[7]
q[8] <= dffpipe_d09:dffpipe12.q[8]
q[9] <= dffpipe_d09:dffpipe12.q[9]
q[10] <= dffpipe_d09:dffpipe12.q[10]
q[11] <= dffpipe_d09:dffpipe12.q[11]
q[12] <= dffpipe_d09:dffpipe12.q[12]


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp
clock => dffpipe_e09:dffpipe15.clock
d[0] => dffpipe_e09:dffpipe15.d[0]
d[1] => dffpipe_e09:dffpipe15.d[1]
d[2] => dffpipe_e09:dffpipe15.d[2]
d[3] => dffpipe_e09:dffpipe15.d[3]
d[4] => dffpipe_e09:dffpipe15.d[4]
d[5] => dffpipe_e09:dffpipe15.d[5]
d[6] => dffpipe_e09:dffpipe15.d[6]
d[7] => dffpipe_e09:dffpipe15.d[7]
d[8] => dffpipe_e09:dffpipe15.d[8]
d[9] => dffpipe_e09:dffpipe15.d[9]
d[10] => dffpipe_e09:dffpipe15.d[10]
d[11] => dffpipe_e09:dffpipe15.d[11]
d[12] => dffpipe_e09:dffpipe15.d[12]
q[0] <= dffpipe_e09:dffpipe15.q[0]
q[1] <= dffpipe_e09:dffpipe15.q[1]
q[2] <= dffpipe_e09:dffpipe15.q[2]
q[3] <= dffpipe_e09:dffpipe15.q[3]
q[4] <= dffpipe_e09:dffpipe15.q[4]
q[5] <= dffpipe_e09:dffpipe15.q[5]
q[6] <= dffpipe_e09:dffpipe15.q[6]
q[7] <= dffpipe_e09:dffpipe15.q[7]
q[8] <= dffpipe_e09:dffpipe15.q[8]
q[9] <= dffpipe_e09:dffpipe15.q[9]
q[10] <= dffpipe_e09:dffpipe15.q[10]
q[11] <= dffpipe_e09:dffpipe15.q[11]
q[12] <= dffpipe_e09:dffpipe15.q[12]


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_1|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component
data[0] => dcfifo_v5h1:auto_generated.data[0]
data[1] => dcfifo_v5h1:auto_generated.data[1]
data[2] => dcfifo_v5h1:auto_generated.data[2]
data[3] => dcfifo_v5h1:auto_generated.data[3]
data[4] => dcfifo_v5h1:auto_generated.data[4]
data[5] => dcfifo_v5h1:auto_generated.data[5]
data[6] => dcfifo_v5h1:auto_generated.data[6]
data[7] => dcfifo_v5h1:auto_generated.data[7]
data[8] => dcfifo_v5h1:auto_generated.data[8]
data[9] => dcfifo_v5h1:auto_generated.data[9]
data[10] => dcfifo_v5h1:auto_generated.data[10]
data[11] => dcfifo_v5h1:auto_generated.data[11]
data[12] => dcfifo_v5h1:auto_generated.data[12]
data[13] => dcfifo_v5h1:auto_generated.data[13]
data[14] => dcfifo_v5h1:auto_generated.data[14]
data[15] => dcfifo_v5h1:auto_generated.data[15]
q[0] <= dcfifo_v5h1:auto_generated.q[0]
q[1] <= dcfifo_v5h1:auto_generated.q[1]
q[2] <= dcfifo_v5h1:auto_generated.q[2]
q[3] <= dcfifo_v5h1:auto_generated.q[3]
q[4] <= dcfifo_v5h1:auto_generated.q[4]
q[5] <= dcfifo_v5h1:auto_generated.q[5]
q[6] <= dcfifo_v5h1:auto_generated.q[6]
q[7] <= dcfifo_v5h1:auto_generated.q[7]
q[8] <= dcfifo_v5h1:auto_generated.q[8]
q[9] <= dcfifo_v5h1:auto_generated.q[9]
q[10] <= dcfifo_v5h1:auto_generated.q[10]
q[11] <= dcfifo_v5h1:auto_generated.q[11]
q[12] <= dcfifo_v5h1:auto_generated.q[12]
q[13] <= dcfifo_v5h1:auto_generated.q[13]
q[14] <= dcfifo_v5h1:auto_generated.q[14]
q[15] <= dcfifo_v5h1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_v5h1:auto_generated.rdclk
rdreq => dcfifo_v5h1:auto_generated.rdreq
wrclk => dcfifo_v5h1:auto_generated.wrclk
wrreq => dcfifo_v5h1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_v5h1:auto_generated.rdempty
rdfull <= dcfifo_v5h1:auto_generated.rdfull
wrempty <= dcfifo_v5h1:auto_generated.wrempty
wrfull <= dcfifo_v5h1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated
data[0] => altsyncram_f721:fifo_ram.data_a[0]
data[1] => altsyncram_f721:fifo_ram.data_a[1]
data[2] => altsyncram_f721:fifo_ram.data_a[2]
data[3] => altsyncram_f721:fifo_ram.data_a[3]
data[4] => altsyncram_f721:fifo_ram.data_a[4]
data[5] => altsyncram_f721:fifo_ram.data_a[5]
data[6] => altsyncram_f721:fifo_ram.data_a[6]
data[7] => altsyncram_f721:fifo_ram.data_a[7]
data[8] => altsyncram_f721:fifo_ram.data_a[8]
data[9] => altsyncram_f721:fifo_ram.data_a[9]
data[10] => altsyncram_f721:fifo_ram.data_a[10]
data[11] => altsyncram_f721:fifo_ram.data_a[11]
data[12] => altsyncram_f721:fifo_ram.data_a[12]
data[13] => altsyncram_f721:fifo_ram.data_a[13]
data[14] => altsyncram_f721:fifo_ram.data_a[14]
data[15] => altsyncram_f721:fifo_ram.data_a[15]
q[0] <= altsyncram_f721:fifo_ram.q_b[0]
q[1] <= altsyncram_f721:fifo_ram.q_b[1]
q[2] <= altsyncram_f721:fifo_ram.q_b[2]
q[3] <= altsyncram_f721:fifo_ram.q_b[3]
q[4] <= altsyncram_f721:fifo_ram.q_b[4]
q[5] <= altsyncram_f721:fifo_ram.q_b[5]
q[6] <= altsyncram_f721:fifo_ram.q_b[6]
q[7] <= altsyncram_f721:fifo_ram.q_b[7]
q[8] <= altsyncram_f721:fifo_ram.q_b[8]
q[9] <= altsyncram_f721:fifo_ram.q_b[9]
q[10] <= altsyncram_f721:fifo_ram.q_b[10]
q[11] <= altsyncram_f721:fifo_ram.q_b[11]
q[12] <= altsyncram_f721:fifo_ram.q_b[12]
q[13] <= altsyncram_f721:fifo_ram.q_b[13]
q[14] <= altsyncram_f721:fifo_ram.q_b[14]
q[15] <= altsyncram_f721:fifo_ram.q_b[15]
rdclk => a_graycounter_6p6:rdptr_g1p.clock
rdclk => altsyncram_f721:fifo_ram.clock1
rdclk => alt_synch_pipe_sal:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_q76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_27c:wrptr_g1p.clock
wrclk => altsyncram_f721:fifo_ram.clock0
wrclk => alt_synch_pipe_tal:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrempty <= cmpr_q76:wrempty_eq_comp.aeb
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_6p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|a_graycounter_27c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|altsyncram_f721:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp
clock => dffpipe_d09:dffpipe12.clock
d[0] => dffpipe_d09:dffpipe12.d[0]
d[1] => dffpipe_d09:dffpipe12.d[1]
d[2] => dffpipe_d09:dffpipe12.d[2]
d[3] => dffpipe_d09:dffpipe12.d[3]
d[4] => dffpipe_d09:dffpipe12.d[4]
d[5] => dffpipe_d09:dffpipe12.d[5]
d[6] => dffpipe_d09:dffpipe12.d[6]
d[7] => dffpipe_d09:dffpipe12.d[7]
d[8] => dffpipe_d09:dffpipe12.d[8]
d[9] => dffpipe_d09:dffpipe12.d[9]
d[10] => dffpipe_d09:dffpipe12.d[10]
d[11] => dffpipe_d09:dffpipe12.d[11]
d[12] => dffpipe_d09:dffpipe12.d[12]
q[0] <= dffpipe_d09:dffpipe12.q[0]
q[1] <= dffpipe_d09:dffpipe12.q[1]
q[2] <= dffpipe_d09:dffpipe12.q[2]
q[3] <= dffpipe_d09:dffpipe12.q[3]
q[4] <= dffpipe_d09:dffpipe12.q[4]
q[5] <= dffpipe_d09:dffpipe12.q[5]
q[6] <= dffpipe_d09:dffpipe12.q[6]
q[7] <= dffpipe_d09:dffpipe12.q[7]
q[8] <= dffpipe_d09:dffpipe12.q[8]
q[9] <= dffpipe_d09:dffpipe12.q[9]
q[10] <= dffpipe_d09:dffpipe12.q[10]
q[11] <= dffpipe_d09:dffpipe12.q[11]
q[12] <= dffpipe_d09:dffpipe12.q[12]


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp
clock => dffpipe_e09:dffpipe15.clock
d[0] => dffpipe_e09:dffpipe15.d[0]
d[1] => dffpipe_e09:dffpipe15.d[1]
d[2] => dffpipe_e09:dffpipe15.d[2]
d[3] => dffpipe_e09:dffpipe15.d[3]
d[4] => dffpipe_e09:dffpipe15.d[4]
d[5] => dffpipe_e09:dffpipe15.d[5]
d[6] => dffpipe_e09:dffpipe15.d[6]
d[7] => dffpipe_e09:dffpipe15.d[7]
d[8] => dffpipe_e09:dffpipe15.d[8]
d[9] => dffpipe_e09:dffpipe15.d[9]
d[10] => dffpipe_e09:dffpipe15.d[10]
d[11] => dffpipe_e09:dffpipe15.d[11]
d[12] => dffpipe_e09:dffpipe15.d[12]
q[0] <= dffpipe_e09:dffpipe15.q[0]
q[1] <= dffpipe_e09:dffpipe15.q[1]
q[2] <= dffpipe_e09:dffpipe15.q[2]
q[3] <= dffpipe_e09:dffpipe15.q[3]
q[4] <= dffpipe_e09:dffpipe15.q[4]
q[5] <= dffpipe_e09:dffpipe15.q[5]
q[6] <= dffpipe_e09:dffpipe15.q[6]
q[7] <= dffpipe_e09:dffpipe15.q[7]
q[8] <= dffpipe_e09:dffpipe15.q[8]
q[9] <= dffpipe_e09:dffpipe15.q[9]
q[10] <= dffpipe_e09:dffpipe15.q[10]
q[11] <= dffpipe_e09:dffpipe15.q[11]
q[12] <= dffpipe_e09:dffpipe15.q[12]


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|correlation_signal|data_collection:U4|single_channel:signal_ch1|fifo_for_peak_data:fifo_2|dcfifo:dcfifo_component|dcfifo_v5h1:auto_generated|cmpr_q76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|correlation_signal|data_collection:U4|single_channel:signal_ch1|read_fifo:read_fifo
clk_in => i.CLK
clk_in => rdreq_2~reg0.CLK
clk_in => rdreq_1~reg0.CLK
clk_in => rdfull~reg0.CLK
clk_in => data_out[0]~reg0.CLK
clk_in => data_out[1]~reg0.CLK
clk_in => data_out[2]~reg0.CLK
clk_in => data_out[3]~reg0.CLK
clk_in => data_out[4]~reg0.CLK
clk_in => data_out[5]~reg0.CLK
clk_in => data_out[6]~reg0.CLK
clk_in => data_out[7]~reg0.CLK
clk_in => data_out[8]~reg0.CLK
clk_in => data_out[9]~reg0.CLK
clk_in => data_out[10]~reg0.CLK
clk_in => data_out[11]~reg0.CLK
clk_in => data_out[12]~reg0.CLK
clk_in => data_out[13]~reg0.CLK
clk_in => data_out[14]~reg0.CLK
clk_in => data_out[15]~reg0.CLK
clk_in => rd_fifo_2_time.CLK
clk_in => rd_fifo_1_time.CLK
clk_in => state~4.DATAIN
rst_n => state.delay.OUTPUTSELECT
rst_n => state.READ.OUTPUTSELECT
rst_n => state.IDLE.OUTPUTSELECT
rst_n => rdreq_2~reg0.ACLR
rst_n => rdreq_1~reg0.ACLR
rst_n => rdfull~reg0.ACLR
rst_n => data_out[0]~reg0.ACLR
rst_n => data_out[1]~reg0.ACLR
rst_n => data_out[2]~reg0.ACLR
rst_n => data_out[3]~reg0.ACLR
rst_n => data_out[4]~reg0.ACLR
rst_n => data_out[5]~reg0.ACLR
rst_n => data_out[6]~reg0.ACLR
rst_n => data_out[7]~reg0.ACLR
rst_n => data_out[8]~reg0.ACLR
rst_n => data_out[9]~reg0.ACLR
rst_n => data_out[10]~reg0.ACLR
rst_n => data_out[11]~reg0.ACLR
rst_n => data_out[12]~reg0.ACLR
rst_n => data_out[13]~reg0.ACLR
rst_n => data_out[14]~reg0.ACLR
rst_n => data_out[15]~reg0.ACLR
rst_n => rd_fifo_1_time.ACLR
rst_n => rd_fifo_2_time.ACLR
rst_n => i.ENA
data_from_fifo_1[0] => data_out.DATAB
data_from_fifo_1[1] => data_out.DATAB
data_from_fifo_1[2] => data_out.DATAB
data_from_fifo_1[3] => data_out.DATAB
data_from_fifo_1[4] => data_out.DATAB
data_from_fifo_1[5] => data_out.DATAB
data_from_fifo_1[6] => data_out.DATAB
data_from_fifo_1[7] => data_out.DATAB
data_from_fifo_1[8] => data_out.DATAB
data_from_fifo_1[9] => data_out.DATAB
data_from_fifo_1[10] => data_out.DATAB
data_from_fifo_1[11] => data_out.DATAB
data_from_fifo_1[12] => data_out.DATAB
data_from_fifo_1[13] => data_out.DATAB
data_from_fifo_1[14] => data_out.DATAB
data_from_fifo_1[15] => data_out.DATAB
data_from_fifo_2[0] => data_out.DATAB
data_from_fifo_2[1] => data_out.DATAB
data_from_fifo_2[2] => data_out.DATAB
data_from_fifo_2[3] => data_out.DATAB
data_from_fifo_2[4] => data_out.DATAB
data_from_fifo_2[5] => data_out.DATAB
data_from_fifo_2[6] => data_out.DATAB
data_from_fifo_2[7] => data_out.DATAB
data_from_fifo_2[8] => data_out.DATAB
data_from_fifo_2[9] => data_out.DATAB
data_from_fifo_2[10] => data_out.DATAB
data_from_fifo_2[11] => data_out.DATAB
data_from_fifo_2[12] => data_out.DATAB
data_from_fifo_2[13] => data_out.DATAB
data_from_fifo_2[14] => data_out.DATAB
data_from_fifo_2[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdfull_1 => rd_fifo_1_time.OUTPUTSELECT
rdfull_1 => always2.IN0
rdfull_2 => rd_fifo_2_time.OUTPUTSELECT
rdfull_2 => always2.IN1
rdempty_1 => rd_fifo_1_time.OUTPUTSELECT
rdempty_1 => always2.IN0
rdempty_1 => rdreq_1.OUTPUTSELECT
rdempty_1 => rdreq_1.OUTPUTSELECT
rdempty_1 => state.OUTPUTSELECT
rdempty_1 => state.OUTPUTSELECT
rdempty_1 => state.OUTPUTSELECT
rdempty_1 => always2.IN1
rdempty_2 => rd_fifo_2_time.OUTPUTSELECT
rdempty_2 => always2.IN1
rdempty_2 => rdreq_2.OUTPUTSELECT
rdempty_2 => always2.IN1
rdreq_1 <= rdreq_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdreq_2 <= rdreq_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= rdfull~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => rdreq_1.DATAB
rdreq => rdreq_2.DATAA
rdreq => rdreq_1.DATAA


|correlation_signal|data_collection:U4|channel_gather:channel_gather
clk_in => data_out[0]~reg0.CLK
clk_in => data_out[1]~reg0.CLK
clk_in => data_out[2]~reg0.CLK
clk_in => data_out[3]~reg0.CLK
clk_in => data_out[4]~reg0.CLK
clk_in => data_out[5]~reg0.CLK
clk_in => data_out[6]~reg0.CLK
clk_in => data_out[7]~reg0.CLK
clk_in => data_out[8]~reg0.CLK
clk_in => data_out[9]~reg0.CLK
clk_in => data_out[10]~reg0.CLK
clk_in => data_out[11]~reg0.CLK
clk_in => data_out[12]~reg0.CLK
clk_in => data_out[13]~reg0.CLK
clk_in => data_out[14]~reg0.CLK
clk_in => data_out[15]~reg0.CLK
clk_in => fifo_full_ch_1~reg0.CLK
clk_in => rdreq_1~reg0.CLK
clk_in => data_cnt1[0].CLK
clk_in => data_cnt1[1].CLK
clk_in => data_cnt1[2].CLK
clk_in => data_cnt1[3].CLK
clk_in => data_cnt1[4].CLK
clk_in => data_cnt1[5].CLK
clk_in => data_cnt1[6].CLK
clk_in => data_cnt1[7].CLK
clk_in => data_dly_cnt1[0].CLK
clk_in => data_dly_cnt1[1].CLK
rst_n => data_out[0]~reg0.ACLR
rst_n => data_out[1]~reg0.ACLR
rst_n => data_out[2]~reg0.ACLR
rst_n => data_out[3]~reg0.ACLR
rst_n => data_out[4]~reg0.ACLR
rst_n => data_out[5]~reg0.ACLR
rst_n => data_out[6]~reg0.ACLR
rst_n => data_out[7]~reg0.ACLR
rst_n => data_out[8]~reg0.ACLR
rst_n => data_out[9]~reg0.ACLR
rst_n => data_out[10]~reg0.ACLR
rst_n => data_out[11]~reg0.ACLR
rst_n => data_out[12]~reg0.ACLR
rst_n => data_out[13]~reg0.ACLR
rst_n => data_out[14]~reg0.ACLR
rst_n => data_out[15]~reg0.ACLR
rst_n => fifo_full_ch_1~reg0.ACLR
rst_n => rdreq_1~reg0.ACLR
rst_n => data_dly_cnt1[0].ACLR
rst_n => data_dly_cnt1[1].ACLR
rst_n => data_cnt1[0].ACLR
rst_n => data_cnt1[1].ACLR
rst_n => data_cnt1[2].ACLR
rst_n => data_cnt1[3].ACLR
rst_n => data_cnt1[4].ACLR
rst_n => data_cnt1[5].ACLR
rst_n => data_cnt1[6].ACLR
rst_n => data_cnt1[7].ACLR
data_from_ch_1[0] => data_out.DATAB
data_from_ch_1[1] => data_out.DATAB
data_from_ch_1[2] => data_out.DATAB
data_from_ch_1[3] => data_out.DATAB
data_from_ch_1[4] => data_out.DATAB
data_from_ch_1[5] => data_out.DATAB
data_from_ch_1[6] => data_out.DATAB
data_from_ch_1[7] => data_out.DATAB
data_from_ch_1[8] => data_out.DATAB
data_from_ch_1[9] => data_out.DATAB
data_from_ch_1[10] => data_out.DATAB
data_from_ch_1[11] => data_out.DATAB
data_from_ch_1[12] => data_out.DATAB
data_from_ch_1[13] => data_out.DATAB
data_from_ch_1[14] => data_out.DATAB
data_from_ch_1[15] => data_out.DATAB
fifo_full1 => fifo_full_ch_1~reg0.DATAIN
rdreq_ch_1 => data_cnt1.OUTPUTSELECT
rdreq_ch_1 => data_cnt1.OUTPUTSELECT
rdreq_ch_1 => data_cnt1.OUTPUTSELECT
rdreq_ch_1 => data_cnt1.OUTPUTSELECT
rdreq_ch_1 => data_cnt1.OUTPUTSELECT
rdreq_ch_1 => data_cnt1.OUTPUTSELECT
rdreq_ch_1 => data_cnt1.OUTPUTSELECT
rdreq_ch_1 => data_cnt1.OUTPUTSELECT
rdreq_ch_1 => rdreq_1.OUTPUTSELECT
fifo_full_ch_1 <= fifo_full_ch_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdreq_1 <= rdreq_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|para_analysis:U5
clk_25m => contin_mode_open~reg0.CLK
clk_25m => noise_threshold[0]~reg0.CLK
clk_25m => noise_threshold[1]~reg0.CLK
clk_25m => noise_threshold[2]~reg0.CLK
clk_25m => noise_threshold[3]~reg0.CLK
clk_25m => noise_threshold[4]~reg0.CLK
clk_25m => noise_threshold[5]~reg0.CLK
clk_25m => noise_threshold[6]~reg0.CLK
clk_25m => noise_threshold[7]~reg0.CLK
clk_25m => noise_threshold[8]~reg0.CLK
clk_25m => noise_threshold[9]~reg0.CLK
clk_25m => noise_threshold[10]~reg0.CLK
clk_25m => noise_threshold[11]~reg0.CLK
clk_25m => noise_threshold[12]~reg0.CLK
clk_25m => noise_threshold[13]~reg0.CLK
clk_25m => noise_threshold[14]~reg0.CLK
clk_25m => noise_threshold[15]~reg0.CLK
clk_25m => para_cofi_flag~reg0.CLK
clk_25m => cycle_value[0]~reg0.CLK
clk_25m => cycle_value[1]~reg0.CLK
clk_25m => cycle_value[2]~reg0.CLK
clk_25m => cycle_value[3]~reg0.CLK
clk_25m => cycle_value[4]~reg0.CLK
clk_25m => cycle_value[5]~reg0.CLK
clk_25m => cycle_value[6]~reg0.CLK
clk_25m => cycle_value[7]~reg0.CLK
clk_25m => cycle_value[8]~reg0.CLK
clk_25m => cycle_value[9]~reg0.CLK
clk_25m => cycle_value[10]~reg0.CLK
clk_25m => cycle_value[11]~reg0.CLK
clk_25m => cycle_value[12]~reg0.CLK
clk_25m => cycle_value[13]~reg0.CLK
clk_25m => cycle_value[14]~reg0.CLK
clk_25m => cycle_value[15]~reg0.CLK
clk_25m => channel1[0]~reg0.CLK
clk_25m => channel1[1]~reg0.CLK
clk_25m => channel1[2]~reg0.CLK
clk_25m => channel1[3]~reg0.CLK
clk_25m => channel1[4]~reg0.CLK
clk_25m => channel1[5]~reg0.CLK
clk_25m => channel1[6]~reg0.CLK
clk_25m => channel1[7]~reg0.CLK
rst_n => noise_threshold[0]~reg0.ACLR
rst_n => noise_threshold[1]~reg0.ACLR
rst_n => noise_threshold[2]~reg0.ACLR
rst_n => noise_threshold[3]~reg0.ACLR
rst_n => noise_threshold[4]~reg0.ACLR
rst_n => noise_threshold[5]~reg0.ACLR
rst_n => noise_threshold[6]~reg0.ACLR
rst_n => noise_threshold[7]~reg0.ACLR
rst_n => noise_threshold[8]~reg0.ACLR
rst_n => noise_threshold[9]~reg0.ACLR
rst_n => noise_threshold[10]~reg0.ACLR
rst_n => noise_threshold[11]~reg0.ACLR
rst_n => noise_threshold[12]~reg0.ACLR
rst_n => noise_threshold[13]~reg0.ACLR
rst_n => noise_threshold[14]~reg0.ACLR
rst_n => noise_threshold[15]~reg0.ACLR
rst_n => para_cofi_flag~reg0.ACLR
rst_n => cycle_value[0]~reg0.ACLR
rst_n => cycle_value[1]~reg0.ACLR
rst_n => cycle_value[2]~reg0.ACLR
rst_n => cycle_value[3]~reg0.ACLR
rst_n => cycle_value[4]~reg0.ACLR
rst_n => cycle_value[5]~reg0.ACLR
rst_n => cycle_value[6]~reg0.ACLR
rst_n => cycle_value[7]~reg0.ACLR
rst_n => cycle_value[8]~reg0.ACLR
rst_n => cycle_value[9]~reg0.ACLR
rst_n => cycle_value[10]~reg0.ACLR
rst_n => cycle_value[11]~reg0.ACLR
rst_n => cycle_value[12]~reg0.ACLR
rst_n => cycle_value[13]~reg0.ACLR
rst_n => cycle_value[14]~reg0.ACLR
rst_n => cycle_value[15]~reg0.ACLR
rst_n => channel1[0]~reg0.ACLR
rst_n => channel1[1]~reg0.ACLR
rst_n => channel1[2]~reg0.ACLR
rst_n => channel1[3]~reg0.ACLR
rst_n => channel1[4]~reg0.ACLR
rst_n => channel1[5]~reg0.ACLR
rst_n => channel1[6]~reg0.ACLR
rst_n => channel1[7]~reg0.ACLR
rst_n => contin_mode_open~reg0.ENA
para_confi_acq_flag => contin_mode_open.OUTPUTSELECT
para_confi_acq_flag => channel1[7]~reg0.ENA
para_confi_acq_flag => channel1[6]~reg0.ENA
para_confi_acq_flag => channel1[5]~reg0.ENA
para_confi_acq_flag => channel1[4]~reg0.ENA
para_confi_acq_flag => channel1[3]~reg0.ENA
para_confi_acq_flag => channel1[2]~reg0.ENA
para_confi_acq_flag => channel1[1]~reg0.ENA
para_confi_acq_flag => channel1[0]~reg0.ENA
para_confi_acq_flag => cycle_value[15]~reg0.ENA
para_confi_acq_flag => cycle_value[14]~reg0.ENA
para_confi_acq_flag => cycle_value[13]~reg0.ENA
para_confi_acq_flag => cycle_value[12]~reg0.ENA
para_confi_acq_flag => cycle_value[11]~reg0.ENA
para_confi_acq_flag => cycle_value[10]~reg0.ENA
para_confi_acq_flag => cycle_value[9]~reg0.ENA
para_confi_acq_flag => cycle_value[8]~reg0.ENA
para_confi_acq_flag => cycle_value[7]~reg0.ENA
para_confi_acq_flag => cycle_value[6]~reg0.ENA
para_confi_acq_flag => cycle_value[5]~reg0.ENA
para_confi_acq_flag => cycle_value[4]~reg0.ENA
para_confi_acq_flag => cycle_value[3]~reg0.ENA
para_confi_acq_flag => cycle_value[2]~reg0.ENA
para_confi_acq_flag => cycle_value[1]~reg0.ENA
para_confi_acq_flag => cycle_value[0]~reg0.ENA
para_confi_acq_flag => para_cofi_flag~reg0.ENA
para_confi_acq_flag => noise_threshold[15]~reg0.ENA
para_confi_acq_flag => noise_threshold[14]~reg0.ENA
para_confi_acq_flag => noise_threshold[13]~reg0.ENA
para_confi_acq_flag => noise_threshold[12]~reg0.ENA
para_confi_acq_flag => noise_threshold[11]~reg0.ENA
para_confi_acq_flag => noise_threshold[10]~reg0.ENA
para_confi_acq_flag => noise_threshold[9]~reg0.ENA
para_confi_acq_flag => noise_threshold[8]~reg0.ENA
para_confi_acq_flag => noise_threshold[7]~reg0.ENA
para_confi_acq_flag => noise_threshold[6]~reg0.ENA
para_confi_acq_flag => noise_threshold[5]~reg0.ENA
para_confi_acq_flag => noise_threshold[4]~reg0.ENA
para_confi_acq_flag => noise_threshold[3]~reg0.ENA
para_confi_acq_flag => noise_threshold[2]~reg0.ENA
para_confi_acq_flag => noise_threshold[1]~reg0.ENA
para_confi_acq_flag => noise_threshold[0]~reg0.ENA
data_upload_acq_flag => contin_mode_open.OUTPUTSELECT
data_buffer[0] => cycle_value[0]~reg0.DATAIN
data_buffer[1] => cycle_value[1]~reg0.DATAIN
data_buffer[2] => cycle_value[2]~reg0.DATAIN
data_buffer[3] => cycle_value[3]~reg0.DATAIN
data_buffer[4] => cycle_value[4]~reg0.DATAIN
data_buffer[5] => cycle_value[5]~reg0.DATAIN
data_buffer[6] => cycle_value[6]~reg0.DATAIN
data_buffer[7] => cycle_value[7]~reg0.DATAIN
data_buffer[8] => cycle_value[8]~reg0.DATAIN
data_buffer[9] => cycle_value[9]~reg0.DATAIN
data_buffer[10] => cycle_value[10]~reg0.DATAIN
data_buffer[11] => cycle_value[11]~reg0.DATAIN
data_buffer[12] => cycle_value[12]~reg0.DATAIN
data_buffer[13] => cycle_value[13]~reg0.DATAIN
data_buffer[14] => cycle_value[14]~reg0.DATAIN
data_buffer[15] => cycle_value[15]~reg0.DATAIN
data_buffer[16] => ~NO_FANOUT~
data_buffer[17] => ~NO_FANOUT~
data_buffer[18] => ~NO_FANOUT~
data_buffer[19] => ~NO_FANOUT~
data_buffer[20] => ~NO_FANOUT~
data_buffer[21] => ~NO_FANOUT~
data_buffer[22] => ~NO_FANOUT~
data_buffer[23] => ~NO_FANOUT~
data_buffer[24] => ~NO_FANOUT~
data_buffer[25] => ~NO_FANOUT~
data_buffer[26] => ~NO_FANOUT~
data_buffer[27] => ~NO_FANOUT~
data_buffer[28] => ~NO_FANOUT~
data_buffer[29] => ~NO_FANOUT~
data_buffer[30] => ~NO_FANOUT~
data_buffer[31] => ~NO_FANOUT~
data_buffer[32] => ~NO_FANOUT~
data_buffer[33] => ~NO_FANOUT~
data_buffer[34] => ~NO_FANOUT~
data_buffer[35] => ~NO_FANOUT~
data_buffer[36] => ~NO_FANOUT~
data_buffer[37] => ~NO_FANOUT~
data_buffer[38] => ~NO_FANOUT~
data_buffer[39] => ~NO_FANOUT~
data_buffer[40] => ~NO_FANOUT~
data_buffer[41] => ~NO_FANOUT~
data_buffer[42] => ~NO_FANOUT~
data_buffer[43] => ~NO_FANOUT~
data_buffer[44] => ~NO_FANOUT~
data_buffer[45] => ~NO_FANOUT~
data_buffer[46] => ~NO_FANOUT~
data_buffer[47] => ~NO_FANOUT~
data_buffer[48] => ~NO_FANOUT~
data_buffer[49] => ~NO_FANOUT~
data_buffer[50] => ~NO_FANOUT~
data_buffer[51] => ~NO_FANOUT~
data_buffer[52] => ~NO_FANOUT~
data_buffer[53] => ~NO_FANOUT~
data_buffer[54] => ~NO_FANOUT~
data_buffer[55] => ~NO_FANOUT~
data_buffer[56] => ~NO_FANOUT~
data_buffer[57] => ~NO_FANOUT~
data_buffer[58] => ~NO_FANOUT~
data_buffer[59] => ~NO_FANOUT~
data_buffer[60] => ~NO_FANOUT~
data_buffer[61] => ~NO_FANOUT~
data_buffer[62] => ~NO_FANOUT~
data_buffer[63] => ~NO_FANOUT~
data_buffer[64] => noise_threshold[0]~reg0.DATAIN
data_buffer[65] => noise_threshold[1]~reg0.DATAIN
data_buffer[66] => noise_threshold[2]~reg0.DATAIN
data_buffer[67] => noise_threshold[3]~reg0.DATAIN
data_buffer[68] => noise_threshold[4]~reg0.DATAIN
data_buffer[69] => noise_threshold[5]~reg0.DATAIN
data_buffer[70] => noise_threshold[6]~reg0.DATAIN
data_buffer[71] => noise_threshold[7]~reg0.DATAIN
data_buffer[72] => noise_threshold[8]~reg0.DATAIN
data_buffer[73] => noise_threshold[9]~reg0.DATAIN
data_buffer[74] => noise_threshold[10]~reg0.DATAIN
data_buffer[75] => noise_threshold[11]~reg0.DATAIN
data_buffer[76] => noise_threshold[12]~reg0.DATAIN
data_buffer[77] => noise_threshold[13]~reg0.DATAIN
data_buffer[78] => noise_threshold[14]~reg0.DATAIN
data_buffer[79] => noise_threshold[15]~reg0.DATAIN
data_buffer[80] => ~NO_FANOUT~
data_buffer[81] => ~NO_FANOUT~
data_buffer[82] => ~NO_FANOUT~
data_buffer[83] => ~NO_FANOUT~
data_buffer[84] => ~NO_FANOUT~
data_buffer[85] => ~NO_FANOUT~
data_buffer[86] => ~NO_FANOUT~
data_buffer[87] => ~NO_FANOUT~
data_buffer[88] => ~NO_FANOUT~
data_buffer[89] => ~NO_FANOUT~
data_buffer[90] => ~NO_FANOUT~
data_buffer[91] => ~NO_FANOUT~
data_buffer[92] => ~NO_FANOUT~
data_buffer[93] => ~NO_FANOUT~
data_buffer[94] => ~NO_FANOUT~
data_buffer[95] => ~NO_FANOUT~
data_buffer[96] => ~NO_FANOUT~
data_buffer[97] => ~NO_FANOUT~
data_buffer[98] => ~NO_FANOUT~
data_buffer[99] => ~NO_FANOUT~
data_buffer[100] => ~NO_FANOUT~
data_buffer[101] => ~NO_FANOUT~
data_buffer[102] => ~NO_FANOUT~
data_buffer[103] => ~NO_FANOUT~
data_buffer[104] => Equal0.IN0
data_buffer[104] => Equal1.IN7
data_buffer[104] => channel1[0]~reg0.DATAIN
data_buffer[105] => Equal0.IN7
data_buffer[105] => Equal1.IN6
data_buffer[105] => channel1[1]~reg0.DATAIN
data_buffer[106] => Equal0.IN6
data_buffer[106] => Equal1.IN5
data_buffer[106] => channel1[2]~reg0.DATAIN
data_buffer[107] => Equal0.IN5
data_buffer[107] => Equal1.IN4
data_buffer[107] => channel1[3]~reg0.DATAIN
data_buffer[108] => Equal0.IN4
data_buffer[108] => Equal1.IN3
data_buffer[108] => channel1[4]~reg0.DATAIN
data_buffer[109] => Equal0.IN3
data_buffer[109] => Equal1.IN2
data_buffer[109] => channel1[5]~reg0.DATAIN
data_buffer[110] => Equal0.IN2
data_buffer[110] => Equal1.IN1
data_buffer[110] => channel1[6]~reg0.DATAIN
data_buffer[111] => Equal0.IN1
data_buffer[111] => Equal1.IN0
data_buffer[111] => channel1[7]~reg0.DATAIN
data_buffer[112] => ~NO_FANOUT~
data_buffer[113] => ~NO_FANOUT~
data_buffer[114] => ~NO_FANOUT~
data_buffer[115] => ~NO_FANOUT~
data_buffer[116] => ~NO_FANOUT~
data_buffer[117] => ~NO_FANOUT~
data_buffer[118] => ~NO_FANOUT~
data_buffer[119] => ~NO_FANOUT~
data_buffer[120] => ~NO_FANOUT~
data_buffer[121] => ~NO_FANOUT~
data_buffer[122] => ~NO_FANOUT~
data_buffer[123] => ~NO_FANOUT~
data_buffer[124] => ~NO_FANOUT~
data_buffer[125] => ~NO_FANOUT~
data_buffer[126] => ~NO_FANOUT~
data_buffer[127] => ~NO_FANOUT~
para_cofi_flag <= para_cofi_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel1[0] <= channel1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel1[1] <= channel1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel1[2] <= channel1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel1[3] <= channel1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel1[4] <= channel1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel1[5] <= channel1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel1[6] <= channel1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel1[7] <= channel1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[0] <= noise_threshold[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[1] <= noise_threshold[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[2] <= noise_threshold[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[3] <= noise_threshold[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[4] <= noise_threshold[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[5] <= noise_threshold[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[6] <= noise_threshold[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[7] <= noise_threshold[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[8] <= noise_threshold[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[9] <= noise_threshold[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[10] <= noise_threshold[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[11] <= noise_threshold[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[12] <= noise_threshold[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[13] <= noise_threshold[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[14] <= noise_threshold[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noise_threshold[15] <= noise_threshold[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[0] <= cycle_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[1] <= cycle_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[2] <= cycle_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[3] <= cycle_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[4] <= cycle_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[5] <= cycle_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[6] <= cycle_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[7] <= cycle_value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[8] <= cycle_value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[9] <= cycle_value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[10] <= cycle_value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[11] <= cycle_value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[12] <= cycle_value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[13] <= cycle_value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[14] <= cycle_value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle_value[15] <= cycle_value[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
contin_mode_open <= contin_mode_open~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|ccd_drive:U6
clk => signal~reg0.CLK
clk => ICG~reg0.CLK
clk => SH~reg0.CLK
clk => cnt3[0].CLK
clk => cnt3[1].CLK
clk => cnt3[2].CLK
clk => cnt3[3].CLK
clk => cnt3[4].CLK
clk => cnt3[5].CLK
clk => cnt3[6].CLK
clk => cnt3[7].CLK
clk => cnt3[8].CLK
clk => cnt3[9].CLK
clk => cnt3[10].CLK
clk => cnt3[11].CLK
clk => cnt3[12].CLK
clk => cnt3[13].CLK
clk => cnt3[14].CLK
clk => cnt3[15].CLK
clk => cnt3[16].CLK
clk => cnt3[17].CLK
clk => cnt3[18].CLK
clk => cnt3[19].CLK
clk => led[0]~reg0.CLK
clk => led[1]~reg0.CLK
clk => led[2]~reg0.CLK
clk => led[3]~reg0.CLK
clk => L[0].CLK
clk => L[1].CLK
clk => L[2].CLK
clk => L[3].CLK
clk => L[4].CLK
clk => L[5].CLK
clk => L[6].CLK
clk => L[7].CLK
clk => L[8].CLK
clk => L[9].CLK
clk => L[10].CLK
clk => L[11].CLK
clk => L[12].CLK
clk => L[13].CLK
clk => L[14].CLK
clk => L[15].CLK
clk => L[16].CLK
clk => L[17].CLK
clk => L[18].CLK
clk => L[19].CLK
clk => key_cnt[0].CLK
clk => key_cnt[1].CLK
clk => key_cnt[2].CLK
clk => M~reg0.CLK
clk => cnt2[0].CLK
clk => cnt2[1].CLK
clk => cnt2[2].CLK
clk => cnt2[3].CLK
clk => cnt2[4].CLK
clk => cnt1[0].CLK
clk => cnt1[1].CLK
clk => cnt1[2].CLK
clk => cnt1[3].CLK
clk => cnt1[4].CLK
clk => cnt1[5].CLK
clk => cnt1[6].CLK
clk => cnt1[7].CLK
clk => cnt1[8].CLK
clk => cnt1[9].CLK
clk => cnt1[10].CLK
clk => cnt1[11].CLK
clk => cnt1[12].CLK
clk => cnt1[13].CLK
clk => cnt1[14].CLK
clk => cnt1[15].CLK
clk => cnt1[16].CLK
clk => cnt1[17].CLK
clk => cnt1[18].CLK
clk => cnt1[19].CLK
clk => key_scan_r.CLK
clk => key_scan.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
rst_n => L[0].ACLR
rst_n => L[1].ACLR
rst_n => L[2].ACLR
rst_n => L[3].PRESET
rst_n => L[4].ACLR
rst_n => L[5].PRESET
rst_n => L[6].ACLR
rst_n => L[7].PRESET
rst_n => L[8].PRESET
rst_n => L[9].ACLR
rst_n => L[10].ACLR
rst_n => L[11].ACLR
rst_n => L[12].ACLR
rst_n => L[13].PRESET
rst_n => L[14].PRESET
rst_n => L[15].ACLR
rst_n => L[16].ACLR
rst_n => L[17].ACLR
rst_n => L[18].ACLR
rst_n => L[19].ACLR
rst_n => key_cnt[0].ACLR
rst_n => key_cnt[1].ACLR
rst_n => key_cnt[2].ACLR
rst_n => M~reg0.ACLR
rst_n => cnt2[0].ACLR
rst_n => cnt2[1].ACLR
rst_n => cnt2[2].ACLR
rst_n => cnt2[3].ACLR
rst_n => cnt2[4].ACLR
rst_n => ICG~reg0.PRESET
rst_n => SH~reg0.ACLR
rst_n => signal~reg0.ACLR
rst_n => key_scan.PRESET
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => key_scan_r.PRESET
rst_n => cnt1[0].ACLR
rst_n => cnt1[1].ACLR
rst_n => cnt1[2].ACLR
rst_n => cnt1[3].ACLR
rst_n => cnt1[4].ACLR
rst_n => cnt1[5].ACLR
rst_n => cnt1[6].ACLR
rst_n => cnt1[7].ACLR
rst_n => cnt1[8].ACLR
rst_n => cnt1[9].ACLR
rst_n => cnt1[10].ACLR
rst_n => cnt1[11].ACLR
rst_n => cnt1[12].ACLR
rst_n => cnt1[13].ACLR
rst_n => cnt1[14].ACLR
rst_n => cnt1[15].ACLR
rst_n => cnt1[16].ACLR
rst_n => cnt1[17].ACLR
rst_n => cnt1[18].ACLR
rst_n => cnt1[19].ACLR
rst_n => cnt3[0].ACLR
rst_n => cnt3[1].ACLR
rst_n => cnt3[2].ACLR
rst_n => cnt3[3].ACLR
rst_n => cnt3[4].ACLR
rst_n => cnt3[5].ACLR
rst_n => cnt3[6].ACLR
rst_n => cnt3[7].ACLR
rst_n => cnt3[8].ACLR
rst_n => cnt3[9].ACLR
rst_n => cnt3[10].ACLR
rst_n => cnt3[11].ACLR
rst_n => cnt3[12].ACLR
rst_n => cnt3[13].ACLR
rst_n => cnt3[14].ACLR
rst_n => cnt3[15].ACLR
rst_n => cnt3[16].ACLR
rst_n => cnt3[17].ACLR
rst_n => cnt3[18].ACLR
rst_n => cnt3[19].ACLR
rst_n => led[3]~reg0.ENA
rst_n => led[2]~reg0.ENA
rst_n => led[1]~reg0.ENA
rst_n => led[0]~reg0.ENA
key_in => key_scan.DATAIN
M <= M~reg0.DB_MAX_OUTPUT_PORT_TYPE
ICG <= ICG~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH <= SH~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal <= signal~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|contin_mode_openclose:U7
clk_25m => dataout[0]~reg0.CLK
clk_25m => dataout[1]~reg0.CLK
clk_25m => dataout[2]~reg0.CLK
clk_25m => dataout[3]~reg0.CLK
clk_25m => dataout[4]~reg0.CLK
clk_25m => dataout[5]~reg0.CLK
clk_25m => dataout[6]~reg0.CLK
clk_25m => dataout[7]~reg0.CLK
clk_25m => dataout[8]~reg0.CLK
clk_25m => dataout[9]~reg0.CLK
clk_25m => dataout[10]~reg0.CLK
clk_25m => dataout[11]~reg0.CLK
clk_25m => dataout[12]~reg0.CLK
clk_25m => dataout[13]~reg0.CLK
clk_25m => dataout[14]~reg0.CLK
clk_25m => dataout[15]~reg0.CLK
clk_25m => fifo_full1_out~reg0.CLK
clk_25m => contin_mode_open_reg.CLK
rst_n => fifo_full1_out~reg0.ACLR
rst_n => contin_mode_open_reg.ACLR
rst_n => dataout[0]~reg0.ENA
rst_n => dataout[15]~reg0.ENA
rst_n => dataout[14]~reg0.ENA
rst_n => dataout[13]~reg0.ENA
rst_n => dataout[12]~reg0.ENA
rst_n => dataout[11]~reg0.ENA
rst_n => dataout[10]~reg0.ENA
rst_n => dataout[9]~reg0.ENA
rst_n => dataout[8]~reg0.ENA
rst_n => dataout[7]~reg0.ENA
rst_n => dataout[6]~reg0.ENA
rst_n => dataout[5]~reg0.ENA
rst_n => dataout[4]~reg0.ENA
rst_n => dataout[3]~reg0.ENA
rst_n => dataout[2]~reg0.ENA
rst_n => dataout[1]~reg0.ENA
datain[0] => dataout.DATAB
datain[0] => Equal0.IN31
datain[1] => dataout.DATAB
datain[1] => Equal0.IN30
datain[2] => dataout.DATAB
datain[2] => Equal0.IN29
datain[3] => dataout.DATAB
datain[3] => Equal0.IN28
datain[4] => dataout.DATAB
datain[4] => Equal0.IN27
datain[5] => dataout.DATAB
datain[5] => Equal0.IN26
datain[6] => dataout.DATAB
datain[6] => Equal0.IN25
datain[7] => dataout.DATAB
datain[7] => Equal0.IN24
datain[8] => dataout.DATAB
datain[8] => Equal0.IN23
datain[9] => dataout.DATAB
datain[9] => Equal0.IN22
datain[10] => dataout.DATAB
datain[10] => Equal0.IN21
datain[11] => dataout.DATAB
datain[11] => Equal0.IN20
datain[12] => dataout.DATAB
datain[12] => Equal0.IN19
datain[13] => dataout.DATAB
datain[13] => Equal0.IN18
datain[14] => dataout.DATAB
datain[14] => Equal0.IN17
datain[15] => dataout.DATAB
datain[15] => Equal0.IN16
fifo_full1_in => always0.IN1
fifo_full1_in => fifo_full1_out.DATAB
fifo_full1_in => always0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_full1_out <= fifo_full1_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|channel_polling:U8
clk_25m => count[0].CLK
clk_25m => count[1].CLK
clk_25m => count[2].CLK
clk_25m => count[3].CLK
clk_25m => count[4].CLK
clk_25m => count[5].CLK
clk_25m => count[6].CLK
clk_25m => data_out[0]~reg0.CLK
clk_25m => data_out[1]~reg0.CLK
clk_25m => data_out[2]~reg0.CLK
clk_25m => data_out[3]~reg0.CLK
clk_25m => data_out[4]~reg0.CLK
clk_25m => data_out[5]~reg0.CLK
clk_25m => data_out[6]~reg0.CLK
clk_25m => data_out[7]~reg0.CLK
clk_25m => data_out[8]~reg0.CLK
clk_25m => data_out[9]~reg0.CLK
clk_25m => data_out[10]~reg0.CLK
clk_25m => data_out[11]~reg0.CLK
clk_25m => data_out[12]~reg0.CLK
clk_25m => data_out[13]~reg0.CLK
clk_25m => data_out[14]~reg0.CLK
clk_25m => data_out[15]~reg0.CLK
clk_25m => data_flag~reg0.CLK
clk_25m => channel_number[0]~reg0.CLK
clk_25m => channel_number[1]~reg0.CLK
clk_25m => channel_number[2]~reg0.CLK
clk_25m => channel_number[3]~reg0.CLK
clk_25m => rdreq1~reg0.CLK
clk_25m => channel1_rr[0].CLK
clk_25m => channel1_rr[1].CLK
clk_25m => channel1_rr[2].CLK
clk_25m => channel1_rr[3].CLK
clk_25m => channel1_rr[4].CLK
clk_25m => channel1_rr[5].CLK
clk_25m => channel1_rr[6].CLK
clk_25m => channel1_rr[7].CLK
clk_25m => para_cofi_flag_reg.CLK
clk_25m => channel1_reg[0].CLK
clk_25m => channel1_reg[1].CLK
clk_25m => channel1_reg[2].CLK
clk_25m => channel1_reg[3].CLK
clk_25m => channel1_reg[4].CLK
clk_25m => channel1_reg[5].CLK
clk_25m => channel1_reg[6].CLK
clk_25m => channel1_reg[7].CLK
clk_25m => state~3.DATAIN
rst_n => state.read2.OUTPUTSELECT
rst_n => state.read1.OUTPUTSELECT
rst_n => data_out[0]~reg0.ACLR
rst_n => data_out[1]~reg0.ACLR
rst_n => data_out[2]~reg0.ACLR
rst_n => data_out[3]~reg0.ACLR
rst_n => data_out[4]~reg0.ACLR
rst_n => data_out[5]~reg0.ACLR
rst_n => data_out[6]~reg0.ACLR
rst_n => data_out[7]~reg0.ACLR
rst_n => data_out[8]~reg0.ACLR
rst_n => data_out[9]~reg0.ACLR
rst_n => data_out[10]~reg0.ACLR
rst_n => data_out[11]~reg0.ACLR
rst_n => data_out[12]~reg0.ACLR
rst_n => data_out[13]~reg0.ACLR
rst_n => data_out[14]~reg0.ACLR
rst_n => data_out[15]~reg0.ACLR
rst_n => data_flag~reg0.ACLR
rst_n => channel_number[0]~reg0.ACLR
rst_n => channel_number[1]~reg0.ACLR
rst_n => channel_number[2]~reg0.ACLR
rst_n => channel_number[3]~reg0.ACLR
rst_n => rdreq1~reg0.ACLR
rst_n => channel1_reg[0].ACLR
rst_n => channel1_reg[1].ACLR
rst_n => channel1_reg[2].ACLR
rst_n => channel1_reg[3].ACLR
rst_n => channel1_reg[4].ACLR
rst_n => channel1_reg[5].ACLR
rst_n => channel1_reg[6].ACLR
rst_n => channel1_reg[7].ACLR
rst_n => channel1_rr[0].ACLR
rst_n => channel1_rr[1].ACLR
rst_n => channel1_rr[2].ACLR
rst_n => channel1_rr[3].ACLR
rst_n => channel1_rr[4].ACLR
rst_n => channel1_rr[5].ACLR
rst_n => channel1_rr[6].ACLR
rst_n => channel1_rr[7].ACLR
rst_n => para_cofi_flag_reg.ACLR
rst_n => count[6].ENA
rst_n => count[5].ENA
rst_n => count[4].ENA
rst_n => count[3].ENA
rst_n => count[2].ENA
rst_n => count[1].ENA
rst_n => count[0].ENA
para_cofi_flag => para_cofi_flag_reg.ENA
para_cofi_flag => channel1_rr[7].ENA
para_cofi_flag => channel1_rr[6].ENA
para_cofi_flag => channel1_rr[5].ENA
para_cofi_flag => channel1_rr[4].ENA
para_cofi_flag => channel1_rr[3].ENA
para_cofi_flag => channel1_rr[2].ENA
para_cofi_flag => channel1_rr[1].ENA
para_cofi_flag => channel1_rr[0].ENA
channel1[0] => channel1_rr[0].DATAIN
channel1[1] => channel1_rr[1].DATAIN
channel1[2] => channel1_rr[2].DATAIN
channel1[3] => channel1_rr[3].DATAIN
channel1[4] => channel1_rr[4].DATAIN
channel1[5] => channel1_rr[5].DATAIN
channel1[6] => channel1_rr[6].DATAIN
channel1[7] => channel1_rr[7].DATAIN
data_from_data_collection[0] => data_out.DATAB
data_from_data_collection[1] => data_out.DATAB
data_from_data_collection[2] => data_out.DATAB
data_from_data_collection[3] => data_out.DATAB
data_from_data_collection[4] => data_out.DATAB
data_from_data_collection[5] => data_out.DATAB
data_from_data_collection[6] => data_out.DATAB
data_from_data_collection[7] => data_out.DATAB
data_from_data_collection[8] => data_out.DATAB
data_from_data_collection[9] => data_out.DATAB
data_from_data_collection[10] => data_out.DATAB
data_from_data_collection[11] => data_out.DATAB
data_from_data_collection[12] => data_out.DATAB
data_from_data_collection[13] => data_out.DATAB
data_from_data_collection[14] => data_out.DATAB
data_from_data_collection[15] => data_out.DATAB
fifo_full1 => count.OUTPUTSELECT
fifo_full1 => count.OUTPUTSELECT
fifo_full1 => count.OUTPUTSELECT
fifo_full1 => count.OUTPUTSELECT
fifo_full1 => count.OUTPUTSELECT
fifo_full1 => count.OUTPUTSELECT
fifo_full1 => count.OUTPUTSELECT
fifo_full1 => channel_number.OUTPUTSELECT
fifo_full1 => channel_number.OUTPUTSELECT
fifo_full1 => channel_number.OUTPUTSELECT
fifo_full1 => channel_number.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => data_out.OUTPUTSELECT
fifo_full1 => state.OUTPUTSELECT
fifo_full1 => state.OUTPUTSELECT
fifo_full1 => data_flag.DATAB
fifo_full1 => rdreq1.DATAB
rdreq1 <= rdreq1~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_flag <= data_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_number[0] <= channel_number[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_number[1] <= channel_number[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_number[2] <= channel_number[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_number[3] <= channel_number[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|data_deal:U9
clk_25m => wr_ram_flag~reg0.CLK
clk_25m => i[0].CLK
clk_25m => i[1].CLK
clk_25m => i[2].CLK
clk_25m => count_all[0].CLK
clk_25m => count_all[1].CLK
clk_25m => count_all[2].CLK
clk_25m => count_all[3].CLK
clk_25m => count_all[4].CLK
clk_25m => count_all[5].CLK
clk_25m => count_all[6].CLK
clk_25m => count_all[7].CLK
clk_25m => count[0].CLK
clk_25m => count[1].CLK
clk_25m => count[2].CLK
clk_25m => count[3].CLK
clk_25m => count[4].CLK
clk_25m => count[5].CLK
clk_25m => count[6].CLK
clk_25m => count[7].CLK
clk_25m => data_out[0]~reg0.CLK
clk_25m => data_out[1]~reg0.CLK
clk_25m => data_out[2]~reg0.CLK
clk_25m => data_out[3]~reg0.CLK
clk_25m => data_out[4]~reg0.CLK
clk_25m => data_out[5]~reg0.CLK
clk_25m => data_out[6]~reg0.CLK
clk_25m => data_out[7]~reg0.CLK
clk_25m => data_out[8]~reg0.CLK
clk_25m => data_out[9]~reg0.CLK
clk_25m => data_out[10]~reg0.CLK
clk_25m => data_out[11]~reg0.CLK
clk_25m => data_out[12]~reg0.CLK
clk_25m => data_out[13]~reg0.CLK
clk_25m => data_out[14]~reg0.CLK
clk_25m => data_out[15]~reg0.CLK
clk_25m => noise_threshold_reg[0].CLK
clk_25m => noise_threshold_reg[1].CLK
clk_25m => noise_threshold_reg[2].CLK
clk_25m => noise_threshold_reg[3].CLK
clk_25m => noise_threshold_reg[4].CLK
clk_25m => noise_threshold_reg[5].CLK
clk_25m => noise_threshold_reg[6].CLK
clk_25m => noise_threshold_reg[7].CLK
clk_25m => noise_threshold_reg[8].CLK
clk_25m => noise_threshold_reg[9].CLK
clk_25m => noise_threshold_reg[10].CLK
clk_25m => noise_threshold_reg[11].CLK
clk_25m => noise_threshold_reg[12].CLK
clk_25m => noise_threshold_reg[13].CLK
clk_25m => noise_threshold_reg[14].CLK
clk_25m => noise_threshold_reg[15].CLK
rst_n => wr_ram_flag~reg0.ACLR
rst_n => i[0].ACLR
rst_n => i[1].ACLR
rst_n => i[2].ACLR
rst_n => count_all[0].ACLR
rst_n => count_all[1].ACLR
rst_n => count_all[2].ACLR
rst_n => count_all[3].ACLR
rst_n => count_all[4].ACLR
rst_n => count_all[5].ACLR
rst_n => count_all[6].ACLR
rst_n => count_all[7].ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => data_out[0]~reg0.ACLR
rst_n => data_out[1]~reg0.ACLR
rst_n => data_out[2]~reg0.ACLR
rst_n => data_out[3]~reg0.ACLR
rst_n => data_out[4]~reg0.ACLR
rst_n => data_out[5]~reg0.ACLR
rst_n => data_out[6]~reg0.ACLR
rst_n => data_out[7]~reg0.ACLR
rst_n => data_out[8]~reg0.ACLR
rst_n => data_out[9]~reg0.ACLR
rst_n => data_out[10]~reg0.ACLR
rst_n => data_out[11]~reg0.ACLR
rst_n => data_out[12]~reg0.ACLR
rst_n => data_out[13]~reg0.ACLR
rst_n => data_out[14]~reg0.ACLR
rst_n => data_out[15]~reg0.ACLR
rst_n => noise_threshold_reg[0].ACLR
rst_n => noise_threshold_reg[1].ACLR
rst_n => noise_threshold_reg[2].ACLR
rst_n => noise_threshold_reg[3].ACLR
rst_n => noise_threshold_reg[4].ACLR
rst_n => noise_threshold_reg[5].ACLR
rst_n => noise_threshold_reg[6].ACLR
rst_n => noise_threshold_reg[7].ACLR
rst_n => noise_threshold_reg[8].ACLR
rst_n => noise_threshold_reg[9].ACLR
rst_n => noise_threshold_reg[10].ACLR
rst_n => noise_threshold_reg[11].ACLR
rst_n => noise_threshold_reg[12].ACLR
rst_n => noise_threshold_reg[13].ACLR
rst_n => noise_threshold_reg[14].ACLR
rst_n => noise_threshold_reg[15].ACLR
para_cofi_flag => noise_threshold_reg[15].ENA
para_cofi_flag => noise_threshold_reg[14].ENA
para_cofi_flag => noise_threshold_reg[13].ENA
para_cofi_flag => noise_threshold_reg[12].ENA
para_cofi_flag => noise_threshold_reg[11].ENA
para_cofi_flag => noise_threshold_reg[10].ENA
para_cofi_flag => noise_threshold_reg[9].ENA
para_cofi_flag => noise_threshold_reg[8].ENA
para_cofi_flag => noise_threshold_reg[7].ENA
para_cofi_flag => noise_threshold_reg[6].ENA
para_cofi_flag => noise_threshold_reg[5].ENA
para_cofi_flag => noise_threshold_reg[4].ENA
para_cofi_flag => noise_threshold_reg[3].ENA
para_cofi_flag => noise_threshold_reg[2].ENA
para_cofi_flag => noise_threshold_reg[1].ENA
para_cofi_flag => noise_threshold_reg[0].ENA
noise_threshold[0] => noise_threshold_reg[0].DATAIN
noise_threshold[1] => noise_threshold_reg[1].DATAIN
noise_threshold[2] => noise_threshold_reg[2].DATAIN
noise_threshold[3] => noise_threshold_reg[3].DATAIN
noise_threshold[4] => noise_threshold_reg[4].DATAIN
noise_threshold[5] => noise_threshold_reg[5].DATAIN
noise_threshold[6] => noise_threshold_reg[6].DATAIN
noise_threshold[7] => noise_threshold_reg[7].DATAIN
noise_threshold[8] => noise_threshold_reg[8].DATAIN
noise_threshold[9] => noise_threshold_reg[9].DATAIN
noise_threshold[10] => noise_threshold_reg[10].DATAIN
noise_threshold[11] => noise_threshold_reg[11].DATAIN
noise_threshold[12] => noise_threshold_reg[12].DATAIN
noise_threshold[13] => noise_threshold_reg[13].DATAIN
noise_threshold[14] => noise_threshold_reg[14].DATAIN
noise_threshold[15] => noise_threshold_reg[15].DATAIN
data_in[0] => LessThan1.IN16
data_in[0] => data_out.DATAB
data_in[0] => data_out.DATAA
data_in[1] => LessThan1.IN15
data_in[1] => data_out.DATAB
data_in[1] => data_out.DATAA
data_in[2] => LessThan1.IN14
data_in[2] => data_out.DATAB
data_in[2] => data_out.DATAA
data_in[3] => LessThan1.IN13
data_in[3] => data_out.DATAB
data_in[3] => data_out.DATAA
data_in[4] => LessThan1.IN12
data_in[4] => data_out.DATAB
data_in[4] => data_out.DATAA
data_in[5] => LessThan1.IN11
data_in[5] => data_out.DATAB
data_in[5] => data_out.DATAA
data_in[6] => LessThan1.IN10
data_in[6] => data_out.DATAB
data_in[6] => data_out.DATAA
data_in[7] => LessThan1.IN9
data_in[7] => data_out.DATAB
data_in[7] => data_out.DATAA
data_in[8] => LessThan1.IN8
data_in[8] => data_out.DATAB
data_in[8] => data_out.DATAA
data_in[9] => LessThan1.IN7
data_in[9] => data_out.DATAB
data_in[9] => data_out.DATAA
data_in[10] => LessThan1.IN6
data_in[10] => data_out.DATAB
data_in[10] => data_out.DATAA
data_in[11] => LessThan1.IN5
data_in[11] => data_out.DATAB
data_in[11] => data_out.DATAA
data_in[12] => LessThan1.IN4
data_in[12] => data_out.DATAB
data_in[12] => data_out.DATAA
data_in[13] => LessThan1.IN3
data_in[13] => data_out.DATAB
data_in[13] => data_out.DATAA
data_in[14] => LessThan1.IN2
data_in[14] => data_out.DATAB
data_in[14] => data_out.DATAA
data_in[15] => LessThan1.IN1
data_in[15] => data_out.DATAB
data_in[15] => data_out.DATAA
data_flag => always1.IN1
channel_number[0] => Mux15.IN6
channel_number[1] => Mux14.IN6
channel_number[2] => Mux13.IN6
channel_number[3] => Mux12.IN6
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ram_flag <= wr_ram_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|arm_read_pingpang_ram:U10
clk_25m => clk_25m.IN2
clk_50m => delay_time[0].CLK
clk_50m => delay_time[1].CLK
clk_50m => delay_time[2].CLK
clk_50m => delay_time[3].CLK
clk_50m => addr_count.CLK
clk_50m => cs_count[0].CLK
clk_50m => cs_count[1].CLK
clk_50m => cs_count[2].CLK
clk_50m => cs_count[3].CLK
clk_50m => cs_count[4].CLK
clk_50m => cs_count[5].CLK
clk_50m => cs_count[6].CLK
clk_50m => cs_count[7].CLK
clk_50m => cs_count[8].CLK
clk_50m => cs_count[9].CLK
clk_50m => fpga_to_arm~reg0.CLK
clk_50m => cs_raise.CLK
clk_50m => cs_reg2.CLK
clk_50m => cs_reg1.CLK
clk_50m => state2~4.DATAIN
rst_n => write_ram2_en.ACLR
rst_n => write_ram1_en.ACLR
rst_n => write_ram2_data[0].ACLR
rst_n => write_ram2_data[1].ACLR
rst_n => write_ram2_data[2].ACLR
rst_n => write_ram2_data[3].ACLR
rst_n => write_ram2_data[4].ACLR
rst_n => write_ram2_data[5].ACLR
rst_n => write_ram2_data[6].ACLR
rst_n => write_ram2_data[7].ACLR
rst_n => write_ram2_data[8].ACLR
rst_n => write_ram2_data[9].ACLR
rst_n => write_ram2_data[10].ACLR
rst_n => write_ram2_data[11].ACLR
rst_n => write_ram2_data[12].ACLR
rst_n => write_ram2_data[13].ACLR
rst_n => write_ram2_data[14].ACLR
rst_n => write_ram2_data[15].ACLR
rst_n => write_ram1_data[0].ACLR
rst_n => write_ram1_data[1].ACLR
rst_n => write_ram1_data[2].ACLR
rst_n => write_ram1_data[3].ACLR
rst_n => write_ram1_data[4].ACLR
rst_n => write_ram1_data[5].ACLR
rst_n => write_ram1_data[6].ACLR
rst_n => write_ram1_data[7].ACLR
rst_n => write_ram1_data[8].ACLR
rst_n => write_ram1_data[9].ACLR
rst_n => write_ram1_data[10].ACLR
rst_n => write_ram1_data[11].ACLR
rst_n => write_ram1_data[12].ACLR
rst_n => write_ram1_data[13].ACLR
rst_n => write_ram1_data[14].ACLR
rst_n => write_ram1_data[15].ACLR
rst_n => write_ram2_addr[0].ACLR
rst_n => write_ram2_addr[1].ACLR
rst_n => write_ram2_addr[2].ACLR
rst_n => write_ram2_addr[3].ACLR
rst_n => write_ram2_addr[4].ACLR
rst_n => write_ram2_addr[5].ACLR
rst_n => write_ram2_addr[6].ACLR
rst_n => write_ram2_addr[7].ACLR
rst_n => write_ram2_addr[8].ACLR
rst_n => write_ram1_addr[0].ACLR
rst_n => write_ram1_addr[1].ACLR
rst_n => write_ram1_addr[2].ACLR
rst_n => write_ram1_addr[3].ACLR
rst_n => write_ram1_addr[4].ACLR
rst_n => write_ram1_addr[5].ACLR
rst_n => write_ram1_addr[6].ACLR
rst_n => write_ram1_addr[7].ACLR
rst_n => write_ram1_addr[8].ACLR
rst_n => read_ram2_acq.ACLR
rst_n => read_ram1_acq.ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => count[8].ACLR
rst_n => delay_time[0].ACLR
rst_n => delay_time[1].ACLR
rst_n => delay_time[2].ACLR
rst_n => delay_time[3].ACLR
rst_n => addr_count.ACLR
rst_n => cs_count[0].ACLR
rst_n => cs_count[1].ACLR
rst_n => cs_count[2].ACLR
rst_n => cs_count[3].ACLR
rst_n => cs_count[4].ACLR
rst_n => cs_count[5].ACLR
rst_n => cs_count[6].ACLR
rst_n => cs_count[7].ACLR
rst_n => cs_count[8].ACLR
rst_n => cs_count[9].ACLR
rst_n => fpga_to_arm~reg0.ACLR
rst_n => cs_raise.ACLR
rst_n => cs_reg2.ACLR
rst_n => cs_reg1.ACLR
rst_n => select.ACLR
rst_n => data_spend_flag.ACLR
rst_n => state2~6.DATAIN
rst_n => state1~7.DATAIN
data_in_flag => write_ram1_addr.OUTPUTSELECT
data_in_flag => write_ram1_addr.OUTPUTSELECT
data_in_flag => write_ram1_addr.OUTPUTSELECT
data_in_flag => write_ram1_addr.OUTPUTSELECT
data_in_flag => write_ram1_addr.OUTPUTSELECT
data_in_flag => write_ram1_addr.OUTPUTSELECT
data_in_flag => write_ram1_addr.OUTPUTSELECT
data_in_flag => write_ram1_addr.OUTPUTSELECT
data_in_flag => write_ram1_addr.OUTPUTSELECT
data_in_flag => count.OUTPUTSELECT
data_in_flag => count.OUTPUTSELECT
data_in_flag => count.OUTPUTSELECT
data_in_flag => count.OUTPUTSELECT
data_in_flag => count.OUTPUTSELECT
data_in_flag => count.OUTPUTSELECT
data_in_flag => count.OUTPUTSELECT
data_in_flag => count.OUTPUTSELECT
data_in_flag => count.OUTPUTSELECT
data_in_flag => write_ram2_addr.OUTPUTSELECT
data_in_flag => write_ram2_addr.OUTPUTSELECT
data_in_flag => write_ram2_addr.OUTPUTSELECT
data_in_flag => write_ram2_addr.OUTPUTSELECT
data_in_flag => write_ram2_addr.OUTPUTSELECT
data_in_flag => write_ram2_addr.OUTPUTSELECT
data_in_flag => write_ram2_addr.OUTPUTSELECT
data_in_flag => write_ram2_addr.OUTPUTSELECT
data_in_flag => write_ram2_addr.OUTPUTSELECT
data_in_flag => write_ram1_en.DATAB
data_in_flag => write_ram2_en.DATAB
data_in[0] => write_ram1_data.DATAB
data_in[0] => write_ram1_data.DATAB
data_in[0] => write_ram2_data.DATAB
data_in[0] => write_ram2_data.DATAB
data_in[1] => write_ram1_data.DATAB
data_in[1] => write_ram1_data.DATAB
data_in[1] => write_ram2_data.DATAB
data_in[1] => write_ram2_data.DATAB
data_in[2] => write_ram1_data.DATAB
data_in[2] => write_ram1_data.DATAB
data_in[2] => write_ram2_data.DATAB
data_in[2] => write_ram2_data.DATAB
data_in[3] => write_ram1_data.DATAB
data_in[3] => write_ram1_data.DATAB
data_in[3] => write_ram2_data.DATAB
data_in[3] => write_ram2_data.DATAB
data_in[4] => write_ram1_data.DATAB
data_in[4] => write_ram1_data.DATAB
data_in[4] => write_ram2_data.DATAB
data_in[4] => write_ram2_data.DATAB
data_in[5] => write_ram1_data.DATAB
data_in[5] => write_ram1_data.DATAB
data_in[5] => write_ram2_data.DATAB
data_in[5] => write_ram2_data.DATAB
data_in[6] => write_ram1_data.DATAB
data_in[6] => write_ram1_data.DATAB
data_in[6] => write_ram2_data.DATAB
data_in[6] => write_ram2_data.DATAB
data_in[7] => write_ram1_data.DATAB
data_in[7] => write_ram1_data.DATAB
data_in[7] => write_ram2_data.DATAB
data_in[7] => write_ram2_data.DATAB
data_in[8] => write_ram1_data.DATAB
data_in[8] => write_ram1_data.DATAB
data_in[8] => write_ram2_data.DATAB
data_in[8] => write_ram2_data.DATAB
data_in[9] => write_ram1_data.DATAB
data_in[9] => write_ram1_data.DATAB
data_in[9] => write_ram2_data.DATAB
data_in[9] => write_ram2_data.DATAB
data_in[10] => write_ram1_data.DATAB
data_in[10] => write_ram1_data.DATAB
data_in[10] => write_ram2_data.DATAB
data_in[10] => write_ram2_data.DATAB
data_in[11] => write_ram1_data.DATAB
data_in[11] => write_ram1_data.DATAB
data_in[11] => write_ram2_data.DATAB
data_in[11] => write_ram2_data.DATAB
data_in[12] => write_ram1_data.DATAB
data_in[12] => write_ram1_data.DATAB
data_in[12] => write_ram2_data.DATAB
data_in[12] => write_ram2_data.DATAB
data_in[13] => write_ram1_data.DATAB
data_in[13] => write_ram1_data.DATAB
data_in[13] => write_ram2_data.DATAB
data_in[13] => write_ram2_data.DATAB
data_in[14] => write_ram1_data.DATAB
data_in[14] => write_ram1_data.DATAB
data_in[14] => write_ram2_data.DATAB
data_in[14] => write_ram2_data.DATAB
data_in[15] => write_ram1_data.DATAB
data_in[15] => write_ram1_data.DATAB
data_in[15] => write_ram2_data.DATAB
data_in[15] => write_ram2_data.DATAB
RDn => rd.IN0
CSn => rd.IN1
CSn => cs_reg1.DATAIN
read_addr[0] => read_addr1.DATAB
read_addr[0] => read_addr2.DATAA
read_addr[0] => Equal1.IN8
read_addr[1] => read_addr1.DATAB
read_addr[1] => read_addr2.DATAA
read_addr[1] => Equal1.IN3
read_addr[2] => read_addr1.DATAB
read_addr[2] => read_addr2.DATAA
read_addr[2] => Equal1.IN2
read_addr[3] => read_addr1.DATAB
read_addr[3] => read_addr2.DATAA
read_addr[3] => Equal1.IN7
read_addr[4] => read_addr1.DATAB
read_addr[4] => read_addr2.DATAA
read_addr[4] => Equal1.IN6
read_addr[5] => read_addr1.DATAB
read_addr[5] => read_addr2.DATAA
read_addr[5] => Equal1.IN5
read_addr[6] => read_addr1.DATAB
read_addr[6] => read_addr2.DATAA
read_addr[6] => Equal1.IN4
read_addr[7] => read_addr1.DATAB
read_addr[7] => read_addr2.DATAA
read_addr[7] => Equal1.IN1
read_addr[8] => read_addr1.DATAB
read_addr[8] => read_addr2.DATAA
read_addr[8] => Equal1.IN0
read_addr[9] => ~NO_FANOUT~
read_addr[10] => ~NO_FANOUT~
read_addr[11] => ~NO_FANOUT~
read_addr[12] => ~NO_FANOUT~
read_addr[13] => ~NO_FANOUT~
read_addr[14] => ~NO_FANOUT~
read_addr[15] => ~NO_FANOUT~
read_addr[16] => ~NO_FANOUT~
read_addr[17] => ~NO_FANOUT~
read_addr[18] => ~NO_FANOUT~
read_addr[19] => ~NO_FANOUT~
read_addr[20] => ~NO_FANOUT~
read_addr[21] => ~NO_FANOUT~
read_addr[22] => ~NO_FANOUT~
read_addr[23] => ~NO_FANOUT~
read_addr[24] => ~NO_FANOUT~
read_addr[25] => ~NO_FANOUT~
data[0] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
fpga_to_arm <= fpga_to_arm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|correlation_signal|arm_read_pingpang_ram:U10|ram1:ram1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|correlation_signal|arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_1fm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_1fm1:auto_generated.rden_b
data_a[0] => altsyncram_1fm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1fm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1fm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1fm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1fm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1fm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1fm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1fm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1fm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1fm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1fm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1fm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1fm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1fm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1fm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1fm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1fm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1fm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1fm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1fm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1fm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1fm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1fm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1fm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1fm1:auto_generated.address_a[8]
address_b[0] => altsyncram_1fm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1fm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1fm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1fm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1fm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1fm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1fm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1fm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1fm1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1fm1:auto_generated.clock0
clock1 => altsyncram_1fm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1fm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1fm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1fm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1fm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1fm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1fm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1fm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1fm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1fm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1fm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1fm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1fm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1fm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1fm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1fm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1fm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|correlation_signal|arm_read_pingpang_ram:U10|ram1:ram1|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|correlation_signal|arm_read_pingpang_ram:U10|ram2:ram2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|correlation_signal|arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_1fm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_1fm1:auto_generated.rden_b
data_a[0] => altsyncram_1fm1:auto_generated.data_a[0]
data_a[1] => altsyncram_1fm1:auto_generated.data_a[1]
data_a[2] => altsyncram_1fm1:auto_generated.data_a[2]
data_a[3] => altsyncram_1fm1:auto_generated.data_a[3]
data_a[4] => altsyncram_1fm1:auto_generated.data_a[4]
data_a[5] => altsyncram_1fm1:auto_generated.data_a[5]
data_a[6] => altsyncram_1fm1:auto_generated.data_a[6]
data_a[7] => altsyncram_1fm1:auto_generated.data_a[7]
data_a[8] => altsyncram_1fm1:auto_generated.data_a[8]
data_a[9] => altsyncram_1fm1:auto_generated.data_a[9]
data_a[10] => altsyncram_1fm1:auto_generated.data_a[10]
data_a[11] => altsyncram_1fm1:auto_generated.data_a[11]
data_a[12] => altsyncram_1fm1:auto_generated.data_a[12]
data_a[13] => altsyncram_1fm1:auto_generated.data_a[13]
data_a[14] => altsyncram_1fm1:auto_generated.data_a[14]
data_a[15] => altsyncram_1fm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_1fm1:auto_generated.address_a[0]
address_a[1] => altsyncram_1fm1:auto_generated.address_a[1]
address_a[2] => altsyncram_1fm1:auto_generated.address_a[2]
address_a[3] => altsyncram_1fm1:auto_generated.address_a[3]
address_a[4] => altsyncram_1fm1:auto_generated.address_a[4]
address_a[5] => altsyncram_1fm1:auto_generated.address_a[5]
address_a[6] => altsyncram_1fm1:auto_generated.address_a[6]
address_a[7] => altsyncram_1fm1:auto_generated.address_a[7]
address_a[8] => altsyncram_1fm1:auto_generated.address_a[8]
address_b[0] => altsyncram_1fm1:auto_generated.address_b[0]
address_b[1] => altsyncram_1fm1:auto_generated.address_b[1]
address_b[2] => altsyncram_1fm1:auto_generated.address_b[2]
address_b[3] => altsyncram_1fm1:auto_generated.address_b[3]
address_b[4] => altsyncram_1fm1:auto_generated.address_b[4]
address_b[5] => altsyncram_1fm1:auto_generated.address_b[5]
address_b[6] => altsyncram_1fm1:auto_generated.address_b[6]
address_b[7] => altsyncram_1fm1:auto_generated.address_b[7]
address_b[8] => altsyncram_1fm1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1fm1:auto_generated.clock0
clock1 => altsyncram_1fm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_1fm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_1fm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_1fm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_1fm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_1fm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_1fm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_1fm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_1fm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_1fm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_1fm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_1fm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_1fm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_1fm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_1fm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_1fm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_1fm1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|correlation_signal|arm_read_pingpang_ram:U10|ram2:ram2|altsyncram:altsyncram_component|altsyncram_1fm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|correlation_signal|output_select:U11
return3_data[0] => data_to_arm.DATAA
return3_data[1] => data_to_arm.DATAA
return3_data[2] => data_to_arm.DATAA
return3_data[3] => data_to_arm.DATAA
return3_data[4] => data_to_arm.DATAA
return3_data[5] => data_to_arm.DATAA
return3_data[6] => data_to_arm.DATAA
return3_data[7] => data_to_arm.DATAA
return3_data[8] => data_to_arm.DATAA
return3_data[9] => data_to_arm.DATAA
return3_data[10] => data_to_arm.DATAA
return3_data[11] => data_to_arm.DATAA
return3_data[12] => data_to_arm.DATAA
return3_data[13] => data_to_arm.DATAA
return3_data[14] => data_to_arm.DATAA
return3_data[15] => data_to_arm.DATAA
return3_data_flag => Equal0.IN2
return3_data_flag => fpga_to_arm.DATAA
pingpang_ram_data[0] => data_to_arm.DATAB
pingpang_ram_data[1] => data_to_arm.DATAB
pingpang_ram_data[2] => data_to_arm.DATAB
pingpang_ram_data[3] => data_to_arm.DATAB
pingpang_ram_data[4] => data_to_arm.DATAB
pingpang_ram_data[5] => data_to_arm.DATAB
pingpang_ram_data[6] => data_to_arm.DATAB
pingpang_ram_data[7] => data_to_arm.DATAB
pingpang_ram_data[8] => data_to_arm.DATAB
pingpang_ram_data[9] => data_to_arm.DATAB
pingpang_ram_data[10] => data_to_arm.DATAB
pingpang_ram_data[11] => data_to_arm.DATAB
pingpang_ram_data[12] => data_to_arm.DATAB
pingpang_ram_data[13] => data_to_arm.DATAB
pingpang_ram_data[14] => data_to_arm.DATAB
pingpang_ram_data[15] => data_to_arm.DATAB
pingpang_ram_data_flag => Equal0.IN3
pingpang_ram_data_flag => fpga_to_arm.DATAB
data_to_arm[0] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[1] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[2] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[3] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[4] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[5] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[6] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[7] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[8] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[9] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[10] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[11] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[12] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[13] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[14] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
data_to_arm[15] <= data_to_arm.DB_MAX_OUTPUT_PORT_TYPE
fpga_to_arm <= fpga_to_arm.DB_MAX_OUTPUT_PORT_TYPE


