# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FinalProject.gen/sources_1/ip/id/sim/id.v" \
"../../../../FinalProject.gen/sources_1/ip/data/sim/data.v" \
"../../../../FinalProject.srcs/sources_1/new/SortEngine.v" \
"../../../../FinalProject.srcs/sources_1/new/top.v" \
"../../../../FinalProject.srcs/sim_1/new/Testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
