{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727663787199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727663787199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 20:36:27 2024 " "Processing started: Sun Sep 29 20:36:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727663787199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663787199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663787199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727663787619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727663787619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file topcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopCounter " "Found entity 1: TopCounter" {  } { { "TopCounter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexto7segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexTo7Segment " "Found entity 1: HexTo7Segment" {  } { { "HexTo7Segment.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/HexTo7Segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "DisplayController.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/BinaryToBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 3 3 " "Found 3 design units, including 3 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793261 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_enable " "Found entity 2: clock_enable" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793261 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff_en " "Found entity 3: my_dff_en" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spimaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file spimaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spiMaster " "Found entity 1: spiMaster" {  } { { "spiMaster.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/spiMaster.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vgaController.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.sv 1 1 " "Found 1 design units, including 1 entities, in source file mef.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEF " "Found entity 1: MEF" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla_inicial.sv 1 1 " "Found 1 design units, including 1 entities, in source file pantalla_inicial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pantalla_Inicial " "Found entity 1: Pantalla_Inicial" {  } { { "Pantalla_Inicial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Inicial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixRegister " "Found entity 1: matrixRegister" {  } { { "matrixRegister.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixControl " "Found entity 1: matrixControl" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file mef_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_testbench " "Found entity 1: MEF_testbench" {  } { { "MEF_testbench.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla_jugadores.sv 1 1 " "Found 1 design units, including 1 entities, in source file pantalla_jugadores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pantalla_Jugadores " "Found entity 1: Pantalla_Jugadores" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Main.sv(2) " "Verilog HDL Declaration information at Main.sv(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727663793281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663793281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663793281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_state Main.sv(25) " "Verilog HDL Implicit Net warning at Main.sv(25): created implicit net for \"next_state\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wdebounced Main.sv(34) " "Verilog HDL Implicit Net warning at Main.sv(34): created implicit net for \"Wdebounced\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zdebounced Main.sv(39) " "Verilog HDL Implicit Net warning at Main.sv(39): created implicit net for \"Zdebounced\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Id Main.sv(91) " "Verilog HDL Implicit Net warning at Main.sv(91): created implicit net for \"Id\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727663793327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopCounter TopCounter:counter_inst " "Elaborating entity \"TopCounter\" for hierarchy \"TopCounter:counter_inst\"" {  } { { "Main.sv" "counter_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopCounter.sv(38) " "Verilog HDL assignment warning at TopCounter.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "TopCounter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793338 "|Main|TopCounter:counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopCounter.sv(48) " "Verilog HDL assignment warning at TopCounter.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "TopCounter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793338 "|Main|TopCounter:counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopCounter.sv(53) " "Verilog HDL assignment warning at TopCounter.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "TopCounter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793338 "|Main|TopCounter:counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter TopCounter:counter_inst\|Counter:counter_chain\[0\].u " "Elaborating entity \"Counter\" for hierarchy \"TopCounter:counter_inst\|Counter:counter_chain\[0\].u\"" {  } { { "TopCounter.sv" "counter_chain\[0\].u" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Counter.sv(18) " "Verilog HDL assignment warning at Counter.sv(18): truncated value with size 32 to match size of target (27)" {  } { { "Counter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793345 "|Main|TopCounter:counter_inst|Counter:counter_chain[0].u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:debounce_inst " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:debounce_inst\"" {  } { { "Main.sv" "debounce_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_enable Debounce:debounce_inst\|clock_enable:u1 " "Elaborating entity \"clock_enable\" for hierarchy \"Debounce:debounce_inst\|clock_enable:u1\"" {  } { { "Debounce.sv" "u1" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Debounce.sv(33) " "Verilog HDL assignment warning at Debounce.sv(33): truncated value with size 32 to match size of target (27)" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793360 "|Main|Debounce:debounce_inst|clock_enable:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff_en Debounce:debounce_inst\|my_dff_en:d0 " "Elaborating entity \"my_dff_en\" for hierarchy \"Debounce:debounce_inst\|my_dff_en:d0\"" {  } { { "Debounce.sv" "d0" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF MEF:mef_inst " "Elaborating entity \"MEF\" for hierarchy \"MEF:mef_inst\"" {  } { { "Main.sv" "mef_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "Main.sv" "vgapll" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "Main.sv" "vgaCont" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla_Inicial Pantalla_Inicial:pantallaInicial " "Elaborating entity \"Pantalla_Inicial\" for hierarchy \"Pantalla_Inicial:pantallaInicial\"" {  } { { "Main.sv" "pantallaInicial" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayController DisplayController:display_inst " "Elaborating entity \"DisplayController\" for hierarchy \"DisplayController:display_inst\"" {  } { { "Main.sv" "display_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD DisplayController:display_inst\|BinaryToBCD:bcd_conv " "Elaborating entity \"BinaryToBCD\" for hierarchy \"DisplayController:display_inst\|BinaryToBCD:bcd_conv\"" {  } { { "DisplayController.sv" "bcd_conv" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinaryToBCD.sv(14) " "Verilog HDL assignment warning at BinaryToBCD.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "BinaryToBCD.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/BinaryToBCD.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793405 "|Main|DisplayController:display_inst|BinaryToBCD:bcd_conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7Segment DisplayController:display_inst\|HexTo7Segment:display1 " "Elaborating entity \"HexTo7Segment\" for hierarchy \"DisplayController:display_inst\|HexTo7Segment:display1\"" {  } { { "DisplayController.sv" "display1" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:vgagen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:vgagen\"" {  } { { "Main.sv" "vgagen" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793416 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drawX videoGen.sv(20) " "Verilog HDL or VHDL warning at videoGen.sv(20): object \"drawX\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/videoGen.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727663793416 "|Main|videoGen:vgagen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixControl matrixControl:u_matrixControl " "Elaborating entity \"matrixControl\" for hierarchy \"matrixControl:u_matrixControl\"" {  } { { "Main.sv" "u_matrixControl" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrixControl.sv(43) " "Verilog HDL assignment warning at matrixControl.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793439 "|Main|matrixControl:u_matrixControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixRegister matrixRegister:u_matrixRegister " "Elaborating entity \"matrixRegister\" for hierarchy \"matrixRegister:u_matrixRegister\"" {  } { { "Main.sv" "u_matrixRegister" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla_Jugadores Pantalla_Jugadores:pantalla_jugadores_inst " "Elaborating entity \"Pantalla_Jugadores\" for hierarchy \"Pantalla_Jugadores:pantalla_jugadores_inst\"" {  } { { "Main.sv" "pantalla_jugadores_inst" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663793453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(29) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793453 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(31) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793453 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(32) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(32): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793453 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pantalla_Jugadores.sv(33) " "Verilog HDL assignment warning at Pantalla_Jugadores.sv(33): truncated value with size 32 to match size of target (11)" {  } { { "Pantalla_Jugadores.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727663793454 "|Main|Pantalla_Jugadores:pantalla_jugadores_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sb84 " "Found entity 1: altsyncram_sb84" {  } { { "db/altsyncram_sb84.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/altsyncram_sb84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663794986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663794986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663795135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663795135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_89i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663795292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663795292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663795333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663795333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663795392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663795392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663795465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663795465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663795511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663795511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663795573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663795573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663795617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663795617 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663795932 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1727663796016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.29.20:36:38 Progress: Loading sld3fab8073/alt_sld_fab_wrapper_hw.tcl " "2024.09.29.20:36:38 Progress: Loading sld3fab8073/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663798206 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663799804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663799881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663801516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663801580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663801645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663801726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663801729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663801730 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1727663802391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3fab8073/alt_sld_fab.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663802544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663802544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663802600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663802600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663802603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663802603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663802642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663802642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663802699 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663802699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663802699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727663802740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663802740 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727663804051 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[0\] matrixControl:u_matrixControl\|temp_matrix\[0\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[0\]~1 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[0\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[0\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[0\]~1\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727663804124 "|Main|matrixControl:u_matrixControl|temp_matrix[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[1\] matrixControl:u_matrixControl\|temp_matrix\[1\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[1\]~5 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[1\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[1\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[1\]~5\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727663804124 "|Main|matrixControl:u_matrixControl|temp_matrix[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[2\] matrixControl:u_matrixControl\|temp_matrix\[2\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[2\]~9 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[2\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[2\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[2\]~9\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727663804124 "|Main|matrixControl:u_matrixControl|temp_matrix[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[3\] matrixControl:u_matrixControl\|temp_matrix\[3\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[3\]~13 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[3\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[3\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[3\]~13\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727663804124 "|Main|matrixControl:u_matrixControl|temp_matrix[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[4\] matrixControl:u_matrixControl\|temp_matrix\[4\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[4\]~17 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[4\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[4\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[4\]~17\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727663804124 "|Main|matrixControl:u_matrixControl|temp_matrix[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[5\] matrixControl:u_matrixControl\|temp_matrix\[5\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[5\]~21 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[5\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[5\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[5\]~21\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727663804124 "|Main|matrixControl:u_matrixControl|temp_matrix[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[6\] matrixControl:u_matrixControl\|temp_matrix\[6\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[6\]~25 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[6\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[6\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[6\]~25\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727663804124 "|Main|matrixControl:u_matrixControl|temp_matrix[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[7\] matrixControl:u_matrixControl\|temp_matrix\[7\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[7\]~29 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[7\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[7\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[7\]~29\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727663804124 "|Main|matrixControl:u_matrixControl|temp_matrix[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[8\] matrixControl:u_matrixControl\|temp_matrix\[8\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[8\]~33 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[8\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[8\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[8\]~33\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727663804124 "|Main|matrixControl:u_matrixControl|temp_matrix[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1727663804124 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[3\] GND " "Pin \"estado\[3\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|estado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] GND " "Pin \"g\[4\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] GND " "Pin \"g\[5\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] GND " "Pin \"g\[6\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[7\] GND " "Pin \"g\[7\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727663804656 "|Main|seg2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727663804656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663804741 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727663805495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/output_files/Gato.map.smsg " "Generated suppressed messages file C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/output_files/Gato.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663805654 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 157 163 0 0 6 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 157 of its 163 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1727663806343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727663806427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727663806427 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "J2 " "No output dependent on input pin \"J2\"" {  } { { "Main.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727663806676 "|Main|J2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727663806676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2672 " "Implemented 2672 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727663806682 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727663806682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2497 " "Implemented 2497 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727663806682 ""} { "Info" "ICUT_CUT_TM_RAMS" "65 " "Implemented 65 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727663806682 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "37 " "Implemented 37 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1727663806682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727663806682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727663806714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 20:36:46 2024 " "Processing ended: Sun Sep 29 20:36:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727663806714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727663806714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727663806714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727663806714 ""}
