{
  "module_name": "clk-mt6795-vencsys.c",
  "hash_id": "ed1addeb64ccc891257fef015bedb0058203afd6439df59e89996c352e8f0c0f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt6795-vencsys.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt6795-clk.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs venc_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_VENC(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &venc_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\nstatic const struct mtk_gate venc_clks[] = {\n\tGATE_VENC(CLK_VENC_LARB, \"venc_larb\", \"venc_sel\", 0),\n\tGATE_VENC(CLK_VENC_VENC, \"venc_venc\", \"venc_sel\", 4),\n\tGATE_VENC(CLK_VENC_JPGENC, \"venc_jpgenc\", \"venc_sel\", 8),\n\tGATE_VENC(CLK_VENC_JPGDEC, \"venc_jpgdec\", \"venc_sel\", 12),\n};\n\nstatic const struct mtk_clk_desc venc_desc = {\n\t.clks = venc_clks,\n\t.num_clks = ARRAY_SIZE(venc_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt6795_vencsys[] = {\n\t{ .compatible = \"mediatek,mt6795-vencsys\", .data = &venc_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt6795_vencsys);\n\nstatic struct platform_driver clk_mt6795_vencsys_drv = {\n\t.driver = {\n\t\t.name = \"clk-mt6795-vencsys\",\n\t\t.of_match_table = of_match_clk_mt6795_vencsys,\n\t},\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n};\nmodule_platform_driver(clk_mt6795_vencsys_drv);\n\nMODULE_DESCRIPTION(\"MediaTek MT6795 vdecsys clocks driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}