   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f3x0_hal_spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.hal_spi_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	hal_spi_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	hal_spi_deinit:
  25              	.LFB119:
  26              		.file 1 "../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c"
   1:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
   2:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \file    gd32f3x0_hal_spi.c
   3:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief   SPI driver
   4:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
   5:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \version 2023-08-01, V1.0.0, HAL firmware for GD32F3x0
   6:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
   7:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
   8:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*
   9:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     Copyright (c) 2023, GigaDevice Semiconductor Inc.
  10:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  11:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     Redistribution and use in source and binary forms, with or without modification,
  12:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** are permitted provided that the following conditions are met:
  13:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  14:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     1. Redistributions of source code must retain the above copyright notice, this
  15:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****        list of conditions and the following disclaimer.
  16:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  17:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****        this list of conditions and the following disclaimer in the documentation
  18:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****        and/or other materials provided with the distribution.
  19:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  20:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****        may be used to endorse or promote products derived from this software without
  21:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****        specific prior written permission.
  22:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  23:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  26:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  27:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  28:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  29:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  30:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  31:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  32:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** OF SUCH DAMAGE.
  33:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
  34:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  35:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #include "gd32f3x0_hal.h"
  36:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  37:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #define SPI_INIT_CTL0_MASK                   ((uint32_t)0x00001040U)  /*!< SPI_CTL0 parameter initi
  38:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #define SPI_INIT_CTL1_MASK                   ((uint32_t)0x000000E3U)  /*!< SPI_CTL1 parameter initi
  39:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #define SPI_INIT_QCTL_MASK                   ((uint32_t)0x00000000U)  /*!< SPI_QCTL parameter initi
  40:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  41:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #define SPI_TIMEOUT_VALUE  200
  42:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  43:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /* SPI private function */
  44:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_deinit(uint32_t periph);
  45:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  46:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_transmit_interrupt(void *spi);
  47:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_receive_interrupt(void *spi);
  48:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_2lines_receive_interrupt(void *spi);
  49:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_2lines_transmit_interrupt(void *spi);
  50:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  51:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_transmit_compelete_dma(void *dma);
  52:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_receive_compelete_dma(void *dma);
  53:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_transmit_receive_compelete_dma(void *dma);
  54:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_dma_error(void *dma);
  55:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  56:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_stop_receive_interrupt(void *spi);
  57:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_stop_transmit_interrupt(void *hspi);
  58:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_close_receive_interrupt(hal_spi_dev_struct *spi);
  59:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_close_transmit_interrupt(hal_spi_dev_struct *spi);
  60:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_close_transmit_receive_interrupt(hal_spi_dev_struct *spi);
  61:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  62:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static int32_t _spi_end_transmit_receive(hal_spi_dev_struct *spi, uint32_t timeout_ms);
  63:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static int32_t _spi_end_receive(hal_spi_dev_struct *spi, uint32_t timeout_ms);
  64:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  65:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_clear_error_flag(uint32_t periph, uint32_t error_flag);
  66:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  67:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static FlagStatus _spi_flag_get(uint32_t periph, uint32_t flag);
  68:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static FlagStatus _spi_interrupt_flag_get(uint32_t periph, uint8_t interrupt);
  69:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  70:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
  71:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      deinitialize SPI
  72:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
  73:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
  74:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
  75:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
  76:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
  77:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
  78:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** void hal_spi_deinit(hal_spi_dev_struct *spi)
  79:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
  27              		.loc 1 79 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  80:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
  81:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL == spi) {
  82:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGE("parameter [*spi] value is invalid");
  83:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
  84:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
  85:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  86:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI0 == spi->periph) || (SPI1 == spi->periph)) {
  40              		.loc 1 86 20
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 1B68     		ldr	r3, [r3]
  43              		.loc 1 86 7
  44 000c 0E4A     		ldr	r2, .L5
  45 000e 9342     		cmp	r3, r2
  46 0010 04D0     		beq	.L2
  47              		.loc 1 86 45 discriminator 1
  48 0012 7B68     		ldr	r3, [r7, #4]
  49 0014 1B68     		ldr	r3, [r3]
  50              		.loc 1 86 30 discriminator 1
  51 0016 0D4A     		ldr	r2, .L5+4
  52 0018 9342     		cmp	r3, r2
  53 001a 10D1     		bne	.L4
  54              	.L2:
  87:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_BUSY;
  55              		.loc 1 87 20
  56 001c 7B68     		ldr	r3, [r7, #4]
  57 001e 0222     		movs	r2, #2
  58 0020 83F84420 		strb	r2, [r3, #68]
  88:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* reset SPI */
  89:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         _spi_deinit(spi->periph);
  59              		.loc 1 89 9
  60 0024 7B68     		ldr	r3, [r7, #4]
  61 0026 1B68     		ldr	r3, [r3]
  62 0028 1846     		mov	r0, r3
  63 002a FFF7FEFF 		bl	_spi_deinit
  90:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         hal_spi_struct_init(HAL_SPI_DEV_STRUCT, spi);
  64              		.loc 1 90 9
  65 002e 7968     		ldr	r1, [r7, #4]
  66 0030 0120     		movs	r0, #1
  67 0032 FFF7FEFF 		bl	hal_spi_struct_init
  91:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
  68              		.loc 1 91 20
  69 0036 7B68     		ldr	r3, [r7, #4]
  70 0038 0122     		movs	r2, #1
  71 003a 83F84420 		strb	r2, [r3, #68]
  72              	.L4:
  92:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
  93:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGE("parameter [spi->periph] value is invalid");
  94:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
  95:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
  73              		.loc 1 95 1
  74 003e 00BF     		nop
  75 0040 0837     		adds	r7, r7, #8
  76              		.cfi_def_cfa_offset 8
  77 0042 BD46     		mov	sp, r7
  78              		.cfi_def_cfa_register 13
  79              		@ sp needed
  80 0044 80BD     		pop	{r7, pc}
  81              	.L6:
  82 0046 00BF     		.align	2
  83              	.L5:
  84 0048 00300140 		.word	1073819648
  85 004c 00380040 		.word	1073756160
  86              		.cfi_endproc
  87              	.LFE119:
  89              		.section	.text.hal_spi_struct_init,"ax",%progbits
  90              		.align	1
  91              		.global	hal_spi_struct_init
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	hal_spi_struct_init:
  98              	.LFB120:
  96:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
  97:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
  98:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      initialize the SPI structure
  99:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  struct_type: refer to hal_spi_struct_type_enum
 100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_struct: point to SPI structure that contains the configuration information
 101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
 102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
 103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
 104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** void hal_spi_struct_init(hal_spi_struct_type_enum struct_type, void *p_struct)
 105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
  99              		.loc 1 105 1
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 8
 102              		@ frame_needed = 1, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104 0000 80B4     		push	{r7}
 105              		.cfi_def_cfa_offset 4
 106              		.cfi_offset 7, -4
 107 0002 83B0     		sub	sp, sp, #12
 108              		.cfi_def_cfa_offset 16
 109 0004 00AF     		add	r7, sp, #0
 110              		.cfi_def_cfa_register 7
 111 0006 0346     		mov	r3, r0
 112 0008 3960     		str	r1, [r7]
 113 000a FB71     		strb	r3, [r7, #7]
 106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
 107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL == p_struct) {
 108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGE("parameter [*p_struct] value is invalid");
 109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     switch(struct_type) {
 114              		.loc 1 112 5
 115 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 116 000e 002B     		cmp	r3, #0
 117 0010 02D0     		beq	.L8
 118 0012 012B     		cmp	r3, #1
 119 0014 24D0     		beq	.L9
 113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case HAL_SPI_INIT_STRUCT:
 114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* initialize SPI initialization structure with the default values */
 115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->device_mode          = SPI_MASTER ;
 116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->trans_mode           = SPI_TRANSMODE_FULLDUPLEX;
 117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->frame_size           = SPI_FRAMESIZE_8BIT;
 118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->nss                  = SPI_NSS_SOFT;
 119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE;
 120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->prescaler            = SPI_PSC_16;
 121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->crc_calculation      = SPI_CRC_DISABLE;
 122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->crc_poly             = 0x07U;
 123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->endian               = SPI_ENDIAN_MSB;
 124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->nssp_mode            = SPI_NSSP_DISABLE;
 125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->ti_mode              = SPI_TIMODE_DISABLE;
 126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case HAL_SPI_DEV_STRUCT:
 129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* initialize SPI device information structure with the default values */
 130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->periph                   = 0U;
 131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->spi_irq.error_handler    = NULL;
 132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->spi_irq.receive_handler  = NULL;
 133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->spi_irq.transmit_handler = NULL;
 134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->p_dma_rx                 = NULL;
 135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->p_dma_tx                 = NULL;
 136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->txbuffer.buffer          = NULL;
 137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->txbuffer.length          = 0U;
 138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->txbuffer.pos             = 0U;
 139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->rxbuffer.buffer          = NULL;
 140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->rxbuffer.length          = 0U;
 141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->rxbuffer.pos             = 0U;
 142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->rx_callback              = NULL;
 143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->tx_callback              = NULL;
 144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->tx_rx_callback           = NULL;
 145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->error_callback           = NULL;
 146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->state                    = HAL_SPI_STATE_READY;
 147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->error_code               = HAL_SPI_ERROR_NONE;
 148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->mutex                    = HAL_MUTEX_UNLOCKED;
 149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     default:
 152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGW("parameter [struct_type] value is undefine");
 153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 120              		.loc 1 153 9
 121 0016 5FE0     		b	.L11
 122              	.L8:
 115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->trans_mode           = SPI_TRANSMODE_FULLDUPLEX;
 123              		.loc 1 115 65
 124 0018 3B68     		ldr	r3, [r7]
 125 001a 4FF48272 		mov	r2, #260
 126 001e 1A60     		str	r2, [r3]
 116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->frame_size           = SPI_FRAMESIZE_8BIT;
 127              		.loc 1 116 65
 128 0020 3B68     		ldr	r3, [r7]
 129 0022 0022     		movs	r2, #0
 130 0024 9A80     		strh	r2, [r3, #4]	@ movhi
 117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->nss                  = SPI_NSS_SOFT;
 131              		.loc 1 117 65
 132 0026 3B68     		ldr	r3, [r7]
 133 0028 0022     		movs	r2, #0
 134 002a 9A60     		str	r2, [r3, #8]
 118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE;
 135              		.loc 1 118 65
 136 002c 3B68     		ldr	r3, [r7]
 137 002e 4FF40072 		mov	r2, #512
 138 0032 DA60     		str	r2, [r3, #12]
 119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->prescaler            = SPI_PSC_16;
 139              		.loc 1 119 65
 140 0034 3B68     		ldr	r3, [r7]
 141 0036 0022     		movs	r2, #0
 142 0038 5A61     		str	r2, [r3, #20]
 120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->crc_calculation      = SPI_CRC_DISABLE;
 143              		.loc 1 120 65
 144 003a 3B68     		ldr	r3, [r7]
 145 003c 1822     		movs	r2, #24
 146 003e 1A76     		strb	r2, [r3, #24]
 121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->crc_poly             = 0x07U;
 147              		.loc 1 121 65
 148 0040 3B68     		ldr	r3, [r7]
 149 0042 0022     		movs	r2, #0
 150 0044 DA61     		str	r2, [r3, #28]
 122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->endian               = SPI_ENDIAN_MSB;
 151              		.loc 1 122 65
 152 0046 3B68     		ldr	r3, [r7]
 153 0048 0722     		movs	r2, #7
 154 004a 1A62     		str	r2, [r3, #32]
 123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->nssp_mode            = SPI_NSSP_DISABLE;
 155              		.loc 1 123 65
 156 004c 3B68     		ldr	r3, [r7]
 157 004e 0022     		movs	r2, #0
 158 0050 1A61     		str	r2, [r3, #16]
 124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_init_struct *)p_struct)->ti_mode              = SPI_TIMODE_DISABLE;
 159              		.loc 1 124 65
 160 0052 3B68     		ldr	r3, [r7]
 161 0054 0022     		movs	r2, #0
 162 0056 5A62     		str	r2, [r3, #36]
 125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 163              		.loc 1 125 65
 164 0058 3B68     		ldr	r3, [r7]
 165 005a 0022     		movs	r2, #0
 166 005c 9A62     		str	r2, [r3, #40]
 126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 167              		.loc 1 126 9
 168 005e 3BE0     		b	.L11
 169              	.L9:
 130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->spi_irq.error_handler    = NULL;
 170              		.loc 1 130 68
 171 0060 3B68     		ldr	r3, [r7]
 172 0062 0022     		movs	r2, #0
 173 0064 1A60     		str	r2, [r3]
 131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->spi_irq.receive_handler  = NULL;
 174              		.loc 1 131 68
 175 0066 3B68     		ldr	r3, [r7]
 176 0068 0022     		movs	r2, #0
 177 006a 1A61     		str	r2, [r3, #16]
 132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->spi_irq.transmit_handler = NULL;
 178              		.loc 1 132 68
 179 006c 3B68     		ldr	r3, [r7]
 180 006e 0022     		movs	r2, #0
 181 0070 5A60     		str	r2, [r3, #4]
 133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->p_dma_rx                 = NULL;
 182              		.loc 1 133 68
 183 0072 3B68     		ldr	r3, [r7]
 184 0074 0022     		movs	r2, #0
 185 0076 9A60     		str	r2, [r3, #8]
 134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->p_dma_tx                 = NULL;
 186              		.loc 1 134 68
 187 0078 3B68     		ldr	r3, [r7]
 188 007a 0022     		movs	r2, #0
 189 007c 5A61     		str	r2, [r3, #20]
 135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->txbuffer.buffer          = NULL;
 190              		.loc 1 135 68
 191 007e 3B68     		ldr	r3, [r7]
 192 0080 0022     		movs	r2, #0
 193 0082 9A61     		str	r2, [r3, #24]
 136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->txbuffer.length          = 0U;
 194              		.loc 1 136 68
 195 0084 3B68     		ldr	r3, [r7]
 196 0086 0022     		movs	r2, #0
 197 0088 DA61     		str	r2, [r3, #28]
 137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->txbuffer.pos             = 0U;
 198              		.loc 1 137 68
 199 008a 3B68     		ldr	r3, [r7]
 200 008c 0022     		movs	r2, #0
 201 008e 1A62     		str	r2, [r3, #32]
 138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->rxbuffer.buffer          = NULL;
 202              		.loc 1 138 68
 203 0090 3B68     		ldr	r3, [r7]
 204 0092 0022     		movs	r2, #0
 205 0094 5A62     		str	r2, [r3, #36]
 139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->rxbuffer.length          = 0U;
 206              		.loc 1 139 68
 207 0096 3B68     		ldr	r3, [r7]
 208 0098 0022     		movs	r2, #0
 209 009a 9A62     		str	r2, [r3, #40]
 140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->rxbuffer.pos             = 0U;
 210              		.loc 1 140 68
 211 009c 3B68     		ldr	r3, [r7]
 212 009e 0022     		movs	r2, #0
 213 00a0 DA62     		str	r2, [r3, #44]
 141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->rx_callback              = NULL;
 214              		.loc 1 141 68
 215 00a2 3B68     		ldr	r3, [r7]
 216 00a4 0022     		movs	r2, #0
 217 00a6 1A63     		str	r2, [r3, #48]
 142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->tx_callback              = NULL;
 218              		.loc 1 142 68
 219 00a8 3B68     		ldr	r3, [r7]
 220 00aa 0022     		movs	r2, #0
 221 00ac 5A63     		str	r2, [r3, #52]
 143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->tx_rx_callback           = NULL;
 222              		.loc 1 143 68
 223 00ae 3B68     		ldr	r3, [r7]
 224 00b0 0022     		movs	r2, #0
 225 00b2 9A63     		str	r2, [r3, #56]
 144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->error_callback           = NULL;
 226              		.loc 1 144 68
 227 00b4 3B68     		ldr	r3, [r7]
 228 00b6 0022     		movs	r2, #0
 229 00b8 DA63     		str	r2, [r3, #60]
 145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->state                    = HAL_SPI_STATE_READY;
 230              		.loc 1 145 68
 231 00ba 3B68     		ldr	r3, [r7]
 232 00bc 0022     		movs	r2, #0
 233 00be 1A64     		str	r2, [r3, #64]
 146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->error_code               = HAL_SPI_ERROR_NONE;
 234              		.loc 1 146 68
 235 00c0 3B68     		ldr	r3, [r7]
 236 00c2 0122     		movs	r2, #1
 237 00c4 83F84420 		strb	r2, [r3, #68]
 147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         ((hal_spi_dev_struct *)p_struct)->mutex                    = HAL_MUTEX_UNLOCKED;
 238              		.loc 1 147 68
 239 00c8 3B68     		ldr	r3, [r7]
 240 00ca 0022     		movs	r2, #0
 241 00cc 9A64     		str	r2, [r3, #72]
 148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 242              		.loc 1 148 68
 243 00ce 3B68     		ldr	r3, [r7]
 244 00d0 0022     		movs	r2, #0
 245 00d2 83F84C20 		strb	r2, [r3, #76]
 149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 246              		.loc 1 149 9
 247 00d6 00BF     		nop
 248              	.L11:
 154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 249              		.loc 1 155 1
 250 00d8 00BF     		nop
 251 00da 0C37     		adds	r7, r7, #12
 252              		.cfi_def_cfa_offset 4
 253 00dc BD46     		mov	sp, r7
 254              		.cfi_def_cfa_register 13
 255              		@ sp needed
 256 00de 80BC     		pop	{r7}
 257              		.cfi_restore 7
 258              		.cfi_def_cfa_offset 0
 259 00e0 7047     		bx	lr
 260              		.cfi_endproc
 261              	.LFE120:
 263              		.section	.text.hal_spi_init,"ax",%progbits
 264              		.align	1
 265              		.global	hal_spi_init
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu softvfp
 271              	hal_spi_init:
 272              	.LFB121:
 156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
 158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      initialize SPI
 159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
 160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
 162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  periph: SPI peripheral address
 163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_init: the initialization data needed to initialize SPI
 164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   device_mode: SPI_MASTER, SPI_SLAVE
 165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   trans_mode: the argument could be selected from enumeration <hal_hal_spi_trans_mo
 166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   frame_size: SPI_FRAMESIZE_16BIT, SPI_FRAMESIZE_8BIT
 167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   nss: SPI_NSS_SOFT, SPI_NSS_HARD
 168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   endian: SPI_ENDIAN_MSB, SPI_ENDIAN_LSB
 169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   clock_polarity_phase: SPI_CK_PL_LOW_PH_1EDGE, SPI_CK_PL_HIGH_PH_1EDGE, SPI_CK_PL_
 170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   prescaler: the argument could be selected from enumeration <hal_hal_spi_prescaler
 171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   crc_calculation: SPI_CRC_DISABLE, SPI_CRC_ENABLE
 172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   crc_poly: 0x00 ~ 0xFF
 173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   nssp_mode: SPI_NSSP_ENABLE, SPI_NSSP_DISABLE
 174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   ti_mode: SPI_TIMODE_DISABLE, SPI_TIMODE_ENABLE
 175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
 176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_VAL, details refer to gd32f3x0_h
 177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
 178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_init(hal_spi_dev_struct *spi, uint32_t periph, hal_spi_init_struct *p_init)
 179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 273              		.loc 1 179 1
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 32
 276              		@ frame_needed = 1, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 278 0000 80B4     		push	{r7}
 279              		.cfi_def_cfa_offset 4
 280              		.cfi_offset 7, -4
 281 0002 89B0     		sub	sp, sp, #36
 282              		.cfi_def_cfa_offset 40
 283 0004 00AF     		add	r7, sp, #0
 284              		.cfi_def_cfa_register 7
 285 0006 F860     		str	r0, [r7, #12]
 286 0008 B960     		str	r1, [r7, #8]
 287 000a 7A60     		str	r2, [r7, #4]
 180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t reg0 = 0U;
 288              		.loc 1 180 14
 289 000c 0023     		movs	r3, #0
 290 000e FB61     		str	r3, [r7, #28]
 181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t reg1 = 0U;
 291              		.loc 1 181 14
 292 0010 0023     		movs	r3, #0
 293 0012 BB61     		str	r3, [r7, #24]
 182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t reg3 = 0U;
 294              		.loc 1 182 14
 295 0014 0023     		movs	r3, #0
 296 0016 7B61     		str	r3, [r7, #20]
 183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
 185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_init)) {
 186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_ADDRESS;
 187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI0 == periph) && ((SPI_TRANSMODE_QUADRECEIVE == p_init->trans_mode) ||
 189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             (SPI_TRANSMODE_QUADTRANSMIT == p_init->trans_mode))) {
 190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_VAL;
 191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->periph = periph;
 297              		.loc 1 194 17
 298 0018 FB68     		ldr	r3, [r7, #12]
 299 001a BA68     		ldr	r2, [r7, #8]
 300 001c 1A60     		str	r2, [r3]
 195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_BUSY;
 301              		.loc 1 196 16
 302 001e FB68     		ldr	r3, [r7, #12]
 303 0020 0222     		movs	r2, #2
 304 0022 83F84420 		strb	r2, [r3, #68]
 197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DISABLE(periph);
 305              		.loc 1 197 5
 306 0026 BB68     		ldr	r3, [r7, #8]
 307 0028 1A68     		ldr	r2, [r3]
 308 002a BB68     		ldr	r3, [r7, #8]
 309 002c 22F04002 		bic	r2, r2, #64
 310 0030 1A60     		str	r2, [r3]
 198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* SPI init */
 200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     reg0 = SPI_CTL0(periph);
 311              		.loc 1 200 12
 312 0032 BB68     		ldr	r3, [r7, #8]
 313              		.loc 1 200 10
 314 0034 1B68     		ldr	r3, [r3]
 315 0036 FB61     		str	r3, [r7, #28]
 201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     reg0 &= SPI_INIT_CTL0_MASK;
 316              		.loc 1 201 10
 317 0038 FB69     		ldr	r3, [r7, #28]
 318 003a 03F48253 		and	r3, r3, #4160
 319 003e FB61     		str	r3, [r7, #28]
 202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI1 == periph) && ((SPI_TRANSMODE_QUADRECEIVE == p_init->trans_mode) ||
 320              		.loc 1 203 7
 321 0040 BB68     		ldr	r3, [r7, #8]
 322 0042 424A     		ldr	r2, .L19
 323 0044 9342     		cmp	r3, r2
 324 0046 22D1     		bne	.L13
 325              		.loc 1 203 65 discriminator 1
 326 0048 7B68     		ldr	r3, [r7, #4]
 327 004a 9B88     		ldrh	r3, [r3, #4]
 328              		.loc 1 203 25 discriminator 1
 329 004c 072B     		cmp	r3, #7
 330 004e 03D0     		beq	.L14
 204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             (SPI_TRANSMODE_QUADTRANSMIT == p_init->trans_mode))) {
 331              		.loc 1 204 66 discriminator 2
 332 0050 7B68     		ldr	r3, [r7, #4]
 333 0052 9B88     		ldrh	r3, [r3, #4]
 203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             (SPI_TRANSMODE_QUADTRANSMIT == p_init->trans_mode))) {
 334              		.loc 1 203 79 discriminator 2
 335 0054 052B     		cmp	r3, #5
 336 0056 1AD1     		bne	.L13
 337              	.L14:
 205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* SPI1 quad mode */
 206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg3 = SPI_QCTL(periph);
 338              		.loc 1 206 16
 339 0058 BB68     		ldr	r3, [r7, #8]
 340 005a 8033     		adds	r3, r3, #128
 341              		.loc 1 206 14
 342 005c 1B68     		ldr	r3, [r3]
 343 005e 7B61     		str	r3, [r7, #20]
 207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg3 &= SPI_INIT_QCTL_MASK;
 344              		.loc 1 207 14
 345 0060 0023     		movs	r3, #0
 346 0062 7B61     		str	r3, [r7, #20]
 208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg3 |= p_init->trans_mode;
 347              		.loc 1 208 23
 348 0064 7B68     		ldr	r3, [r7, #4]
 349 0066 9B88     		ldrh	r3, [r3, #4]
 350 0068 1A46     		mov	r2, r3
 351              		.loc 1 208 14
 352 006a 7B69     		ldr	r3, [r7, #20]
 353 006c 1343     		orrs	r3, r3, r2
 354 006e 7B61     		str	r3, [r7, #20]
 209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* write to SPI_QCTL register */
 210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_QCTL(periph) = (uint32_t)reg3;
 355              		.loc 1 210 9
 356 0070 BB68     		ldr	r3, [r7, #8]
 357 0072 8033     		adds	r3, r3, #128
 358 0074 1A46     		mov	r2, r3
 359              		.loc 1 210 26
 360 0076 7B69     		ldr	r3, [r7, #20]
 361 0078 1360     		str	r3, [r2]
 211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_init->endian = SPI_ENDIAN_MSB;
 362              		.loc 1 212 24
 363 007a 7B68     		ldr	r3, [r7, #4]
 364 007c 0022     		movs	r2, #0
 365 007e 1A61     		str	r2, [r3, #16]
 213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_init->crc_calculation = SPI_CRC_DISABLE;
 366              		.loc 1 213 33
 367 0080 7B68     		ldr	r3, [r7, #4]
 368 0082 0022     		movs	r2, #0
 369 0084 DA61     		str	r2, [r3, #28]
 214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_init->frame_size = SPI_FRAMESIZE_8BIT;
 370              		.loc 1 214 28
 371 0086 7B68     		ldr	r3, [r7, #4]
 372 0088 0022     		movs	r2, #0
 373 008a 9A60     		str	r2, [r3, #8]
 374 008c 05E0     		b	.L15
 375              	.L13:
 215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
 216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg0 |= p_init->trans_mode;
 376              		.loc 1 216 23
 377 008e 7B68     		ldr	r3, [r7, #4]
 378 0090 9B88     		ldrh	r3, [r3, #4]
 379 0092 1A46     		mov	r2, r3
 380              		.loc 1 216 14
 381 0094 FB69     		ldr	r3, [r7, #28]
 382 0096 1343     		orrs	r3, r3, r2
 383 0098 FB61     		str	r3, [r7, #28]
 384              	.L15:
 217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     reg0 |= (p_init->frame_size | p_init->device_mode | p_init->crc_calculation | p_init->nss | p_i
 385              		.loc 1 218 20
 386 009a 7B68     		ldr	r3, [r7, #4]
 387 009c 9A68     		ldr	r2, [r3, #8]
 388              		.loc 1 218 41
 389 009e 7B68     		ldr	r3, [r7, #4]
 390 00a0 1B68     		ldr	r3, [r3]
 391              		.loc 1 218 33
 392 00a2 1A43     		orrs	r2, r2, r3
 393              		.loc 1 218 63
 394 00a4 7B68     		ldr	r3, [r7, #4]
 395 00a6 DB69     		ldr	r3, [r3, #28]
 396              		.loc 1 218 55
 397 00a8 1A43     		orrs	r2, r2, r3
 398              		.loc 1 218 89
 399 00aa 7B68     		ldr	r3, [r7, #4]
 400 00ac DB68     		ldr	r3, [r3, #12]
 401              		.loc 1 218 81
 402 00ae 1A43     		orrs	r2, r2, r3
 403              		.loc 1 218 103
 404 00b0 7B68     		ldr	r3, [r7, #4]
 405 00b2 1B69     		ldr	r3, [r3, #16]
 406              		.loc 1 218 95
 407 00b4 1A43     		orrs	r2, r2, r3
 219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****              p_init->clock_polarity_phase | p_init->prescaler);
 408              		.loc 1 219 20
 409 00b6 7B68     		ldr	r3, [r7, #4]
 410 00b8 5B69     		ldr	r3, [r3, #20]
 218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****              p_init->clock_polarity_phase | p_init->prescaler);
 411              		.loc 1 218 112
 412 00ba 1343     		orrs	r3, r3, r2
 413              		.loc 1 219 51
 414 00bc 7A68     		ldr	r2, [r7, #4]
 415 00be 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 416              		.loc 1 219 43
 417 00c0 1343     		orrs	r3, r3, r2
 218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****              p_init->clock_polarity_phase | p_init->prescaler);
 418              		.loc 1 218 10
 419 00c2 FA69     		ldr	r2, [r7, #28]
 420 00c4 1343     		orrs	r3, r3, r2
 421 00c6 FB61     		str	r3, [r7, #28]
 220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* write to SPI_CTL0 register */
 221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     SPI_CTL0(periph) = (uint32_t)reg0;
 422              		.loc 1 221 5
 423 00c8 BB68     		ldr	r3, [r7, #8]
 424              		.loc 1 221 22
 425 00ca FA69     		ldr	r2, [r7, #28]
 426 00cc 1A60     		str	r2, [r3]
 222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     reg1 = SPI_CTL1(periph);
 427              		.loc 1 223 12
 428 00ce BB68     		ldr	r3, [r7, #8]
 429 00d0 0433     		adds	r3, r3, #4
 430              		.loc 1 223 10
 431 00d2 1B68     		ldr	r3, [r3]
 432 00d4 BB61     		str	r3, [r7, #24]
 224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     reg1 &= SPI_INIT_CTL1_MASK;
 433              		.loc 1 224 10
 434 00d6 BB69     		ldr	r3, [r7, #24]
 435 00d8 03F0E303 		and	r3, r3, #227
 436 00dc BB61     		str	r3, [r7, #24]
 225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     reg1 |= p_init->ti_mode | p_init->nssp_mode;
 437              		.loc 1 225 19
 438 00de 7B68     		ldr	r3, [r7, #4]
 439 00e0 9A6A     		ldr	r2, [r3, #40]
 440              		.loc 1 225 37
 441 00e2 7B68     		ldr	r3, [r7, #4]
 442 00e4 5B6A     		ldr	r3, [r3, #36]
 443              		.loc 1 225 29
 444 00e6 1343     		orrs	r3, r3, r2
 445              		.loc 1 225 10
 446 00e8 BA69     		ldr	r2, [r7, #24]
 447 00ea 1343     		orrs	r3, r3, r2
 448 00ec BB61     		str	r3, [r7, #24]
 226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_MASTER ==  p_init->device_mode) && (SPI_NSS_HARD == p_init->nss)) {
 449              		.loc 1 226 30
 450 00ee 7B68     		ldr	r3, [r7, #4]
 451 00f0 1B68     		ldr	r3, [r3]
 452              		.loc 1 226 7
 453 00f2 B3F5827F 		cmp	r3, #260
 454 00f6 07D1     		bne	.L16
 455              		.loc 1 226 71 discriminator 1
 456 00f8 7B68     		ldr	r3, [r7, #4]
 457 00fa DB68     		ldr	r3, [r3, #12]
 458              		.loc 1 226 45 discriminator 1
 459 00fc 002B     		cmp	r3, #0
 460 00fe 03D1     		bne	.L16
 227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg1 |= SPI_CTL1_NSSDRV;
 461              		.loc 1 227 14
 462 0100 BB69     		ldr	r3, [r7, #24]
 463 0102 43F00403 		orr	r3, r3, #4
 464 0106 BB61     		str	r3, [r7, #24]
 465              	.L16:
 228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* write to SPI_CTL1 register */
 230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     SPI_CTL1(periph) = (uint32_t)reg1;
 466              		.loc 1 230 5
 467 0108 BB68     		ldr	r3, [r7, #8]
 468 010a 0433     		adds	r3, r3, #4
 469 010c 1A46     		mov	r2, r3
 470              		.loc 1 230 22
 471 010e BB69     		ldr	r3, [r7, #24]
 472 0110 1360     		str	r3, [r2]
 231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == p_init->crc_calculation) {
 473              		.loc 1 231 32
 474 0112 7B68     		ldr	r3, [r7, #4]
 475 0114 DB69     		ldr	r3, [r3, #28]
 476              		.loc 1 231 7
 477 0116 B3F5005F 		cmp	r3, #8192
 478 011a 05D1     		bne	.L17
 232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_CRCPOLY(periph) = (uint32_t)(p_init->crc_poly);
 479              		.loc 1 232 9
 480 011c BB68     		ldr	r3, [r7, #8]
 481 011e 1033     		adds	r3, r3, #16
 482 0120 1A46     		mov	r2, r3
 483              		.loc 1 232 48
 484 0122 7B68     		ldr	r3, [r7, #4]
 485 0124 1B6A     		ldr	r3, [r3, #32]
 486              		.loc 1 232 29
 487 0126 1360     		str	r3, [r2]
 488              	.L17:
 233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* select SPI mode */
 236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     SPI_I2SCTL(periph) &= (uint32_t)(~SPI_I2SCTL_I2SSEL);
 489              		.loc 1 236 24
 490 0128 BB68     		ldr	r3, [r7, #8]
 491 012a 1C33     		adds	r3, r3, #28
 492 012c 1B68     		ldr	r3, [r3]
 493 012e BA68     		ldr	r2, [r7, #8]
 494 0130 1C32     		adds	r2, r2, #28
 495 0132 23F40063 		bic	r3, r3, #2048
 496 0136 1360     		str	r3, [r2]
 237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_READY;
 497              		.loc 1 238 16
 498 0138 FB68     		ldr	r3, [r7, #12]
 499 013a 0122     		movs	r2, #1
 500 013c 83F84420 		strb	r2, [r3, #68]
 239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 501              		.loc 1 239 12
 502 0140 0023     		movs	r3, #0
 240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 503              		.loc 1 240 1
 504 0142 1846     		mov	r0, r3
 505 0144 2437     		adds	r7, r7, #36
 506              		.cfi_def_cfa_offset 4
 507 0146 BD46     		mov	sp, r7
 508              		.cfi_def_cfa_register 13
 509              		@ sp needed
 510 0148 80BC     		pop	{r7}
 511              		.cfi_restore 7
 512              		.cfi_def_cfa_offset 0
 513 014a 7047     		bx	lr
 514              	.L20:
 515              		.align	2
 516              	.L19:
 517 014c 00380040 		.word	1073756160
 518              		.cfi_endproc
 519              	.LFE121:
 521              		.section	.text.hal_spi_transmit_poll,"ax",%progbits
 522              		.align	1
 523              		.global	hal_spi_transmit_poll
 524              		.syntax unified
 525              		.thumb
 526              		.thumb_func
 527              		.fpu softvfp
 529              	hal_spi_transmit_poll:
 530              	.LFB122:
 241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
 243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      transmit amounts of data, poll transmit process and completed status, the function 
 244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
 245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
 247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_txbuffer: pointer to txbuffer
 248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  length: length of data to be sent
 249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  timeout_ms: timeout duration
 250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
 251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_VAL, HAL_ERR_BUSY,HAL_ERR_TIMEOUT details refer t
 252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
 253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_transmit_poll(hal_spi_dev_struct *spi, uint8_t *p_txbuffer, uint32_t length, uint32
 254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 531              		.loc 1 254 1
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 24
 534              		@ frame_needed = 1, uses_anonymous_args = 0
 535 0000 80B5     		push	{r7, lr}
 536              		.cfi_def_cfa_offset 8
 537              		.cfi_offset 7, -8
 538              		.cfi_offset 14, -4
 539 0002 86B0     		sub	sp, sp, #24
 540              		.cfi_def_cfa_offset 32
 541 0004 00AF     		add	r7, sp, #0
 542              		.cfi_def_cfa_register 7
 543 0006 F860     		str	r0, [r7, #12]
 544 0008 B960     		str	r1, [r7, #8]
 545 000a 7A60     		str	r2, [r7, #4]
 546 000c 3B60     		str	r3, [r7]
 255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t tick_start;
 256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
 258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_txbuffer) || (0 == length)) {
 259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_VAL;
 260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(spi->state != HAL_SPI_STATE_READY) {
 547              		.loc 1 263 11
 548 000e FB68     		ldr	r3, [r7, #12]
 549 0010 93F84430 		ldrb	r3, [r3, #68]
 550 0014 DBB2     		uxtb	r3, r3
 551              		.loc 1 263 7
 552 0016 012B     		cmp	r3, #1
 553 0018 02D0     		beq	.L22
 264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_BUSY;
 554              		.loc 1 264 16
 555 001a 6FF00203 		mvn	r3, #2
 556 001e 12E1     		b	.L23
 557              	.L22:
 265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* lock SPI */
 268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_LOCK(spi);
 558              		.loc 1 268 5
 559 0020 FB68     		ldr	r3, [r7, #12]
 560 0022 93F84C30 		ldrb	r3, [r3, #76]	@ zero_extendqisi2
 561 0026 012B     		cmp	r3, #1
 562 0028 02D1     		bne	.L24
 563              		.loc 1 268 5 is_stmt 0 discriminator 1
 564 002a 6FF00103 		mvn	r3, #1
 565 002e 0AE1     		b	.L23
 566              	.L24:
 567              		.loc 1 268 5 discriminator 2
 568 0030 FB68     		ldr	r3, [r7, #12]
 569 0032 0122     		movs	r2, #1
 570 0034 83F84C20 		strb	r2, [r3, #76]
 269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set the transaction information */
 271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_BUSY_TX;
 571              		.loc 1 271 16 is_stmt 1 discriminator 2
 572 0038 FB68     		ldr	r3, [r7, #12]
 573 003a 0322     		movs	r2, #3
 574 003c 83F84420 		strb	r2, [r3, #68]
 272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_code = HAL_ERR_NONE;
 575              		.loc 1 272 21 discriminator 2
 576 0040 FB68     		ldr	r3, [r7, #12]
 577 0042 0022     		movs	r2, #0
 578 0044 9A64     		str	r2, [r3, #72]
 273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.buffer  = (uint8_t *)p_txbuffer;
 579              		.loc 1 273 27 discriminator 2
 580 0046 FB68     		ldr	r3, [r7, #12]
 581 0048 BA68     		ldr	r2, [r7, #8]
 582 004a DA61     		str	r2, [r3, #28]
 274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.length  = length;
 583              		.loc 1 274 27 discriminator 2
 584 004c FB68     		ldr	r3, [r7, #12]
 585 004e 7A68     		ldr	r2, [r7, #4]
 586 0050 1A62     		str	r2, [r3, #32]
 275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.pos     = length;
 587              		.loc 1 275 27 discriminator 2
 588 0052 FB68     		ldr	r3, [r7, #12]
 589 0054 7A68     		ldr	r2, [r7, #4]
 590 0056 5A62     		str	r2, [r3, #36]
 276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* init field not used to zero */
 278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.buffer  = (uint8_t *)NULL;
 591              		.loc 1 278 27 discriminator 2
 592 0058 FB68     		ldr	r3, [r7, #12]
 593 005a 0022     		movs	r2, #0
 594 005c 9A62     		str	r2, [r3, #40]
 279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.length  = 0U;
 595              		.loc 1 279 27 discriminator 2
 596 005e FB68     		ldr	r3, [r7, #12]
 597 0060 0022     		movs	r2, #0
 598 0062 DA62     		str	r2, [r3, #44]
 280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.pos     = 0U;
 599              		.loc 1 280 27 discriminator 2
 600 0064 FB68     		ldr	r3, [r7, #12]
 601 0066 0022     		movs	r2, #0
 602 0068 1A63     		str	r2, [r3, #48]
 281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_callback      = NULL;
 603              		.loc 1 281 27 discriminator 2
 604 006a FB68     		ldr	r3, [r7, #12]
 605 006c 0022     		movs	r2, #0
 606 006e 9A63     		str	r2, [r3, #56]
 282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rx_callback      = NULL;
 607              		.loc 1 282 27 discriminator 2
 608 0070 FB68     		ldr	r3, [r7, #12]
 609 0072 0022     		movs	r2, #0
 610 0074 5A63     		str	r2, [r3, #52]
 283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* 1 line transmit */
 285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_CTL0(spi->periph)) & (SPI_CTL0_BDEN)) {
 611              		.loc 1 285 9 discriminator 2
 612 0076 FB68     		ldr	r3, [r7, #12]
 613 0078 1B68     		ldr	r3, [r3]
 614 007a 1B68     		ldr	r3, [r3]
 615              		.loc 1 285 32 discriminator 2
 616 007c 03F40043 		and	r3, r3, #32768
 617              		.loc 1 285 7 discriminator 2
 618 0080 002B     		cmp	r3, #0
 619 0082 07D0     		beq	.L25
 286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_CTL0(spi->periph) |= SPI_CTL0_BDOEN;
 620              		.loc 1 286 9
 621 0084 FB68     		ldr	r3, [r7, #12]
 622 0086 1B68     		ldr	r3, [r3]
 623              		.loc 1 286 31
 624 0088 1B68     		ldr	r3, [r3]
 625              		.loc 1 286 9
 626 008a FA68     		ldr	r2, [r7, #12]
 627 008c 1268     		ldr	r2, [r2]
 628              		.loc 1 286 31
 629 008e 43F48043 		orr	r3, r3, #16384
 630 0092 1360     		str	r3, [r2]
 631              	.L25:
 287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(__HAL_SPI_GET_CRC_USED(spi->periph) == SPI_CRC_ENABLE) {
 632              		.loc 1 289 8
 633 0094 FB68     		ldr	r3, [r7, #12]
 634 0096 1B68     		ldr	r3, [r3]
 635 0098 1B68     		ldr	r3, [r3]
 636 009a 03F40053 		and	r3, r3, #8192
 637              		.loc 1 289 7
 638 009e B3F5005F 		cmp	r3, #8192
 639 00a2 0FD1     		bne	.L26
 290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* reset CRC */
 291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_OFF(spi->periph);
 640              		.loc 1 291 9
 641 00a4 FB68     		ldr	r3, [r7, #12]
 642 00a6 1B68     		ldr	r3, [r3]
 643 00a8 1B68     		ldr	r3, [r3]
 644 00aa FA68     		ldr	r2, [r7, #12]
 645 00ac 1268     		ldr	r2, [r2]
 646 00ae 23F40053 		bic	r3, r3, #8192
 647 00b2 1360     		str	r3, [r2]
 292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_ON(spi->periph);
 648              		.loc 1 292 9
 649 00b4 FB68     		ldr	r3, [r7, #12]
 650 00b6 1B68     		ldr	r3, [r3]
 651 00b8 1B68     		ldr	r3, [r3]
 652 00ba FA68     		ldr	r2, [r7, #12]
 653 00bc 1268     		ldr	r2, [r2]
 654 00be 43F40053 		orr	r3, r3, #8192
 655 00c2 1360     		str	r3, [r2]
 656              	.L26:
 293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_ENABLE(spi->periph);
 657              		.loc 1 294 5
 658 00c4 FB68     		ldr	r3, [r7, #12]
 659 00c6 1B68     		ldr	r3, [r3]
 660 00c8 1B68     		ldr	r3, [r3]
 661 00ca FA68     		ldr	r2, [r7, #12]
 662 00cc 1268     		ldr	r2, [r2]
 663 00ce 43F04003 		orr	r3, r3, #64
 664 00d2 1360     		str	r3, [r2]
 295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(__HAL_SPI_GET_FRAME_SIZE(spi->periph) == SPI_FRAMESIZE_16BIT) {
 665              		.loc 1 296 8
 666 00d4 FB68     		ldr	r3, [r7, #12]
 667 00d6 1B68     		ldr	r3, [r3]
 668 00d8 1B68     		ldr	r3, [r3]
 669 00da 03F40063 		and	r3, r3, #2048
 670              		.loc 1 296 7
 671 00de B3F5006F 		cmp	r3, #2048
 672 00e2 47D1     		bne	.L27
 297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if((SPI_SLAVE == __HAL_SPI_GET_DEVICE_MODE(spi->periph)) || (0x01U == spi->txbuffer.pos)) {
 673              		.loc 1 297 26
 674 00e4 FB68     		ldr	r3, [r7, #12]
 675 00e6 1B68     		ldr	r3, [r3]
 676 00e8 1B68     		ldr	r3, [r3]
 677 00ea 03F48273 		and	r3, r3, #260
 678              		.loc 1 297 11
 679 00ee 002B     		cmp	r3, #0
 680 00f0 03D0     		beq	.L28
 681              		.loc 1 297 92 discriminator 1
 682 00f2 FB68     		ldr	r3, [r7, #12]
 683 00f4 5B6A     		ldr	r3, [r3, #36]
 684              		.loc 1 297 66 discriminator 1
 685 00f6 012B     		cmp	r3, #1
 686 00f8 37D1     		bne	.L30
 687              	.L28:
 298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             SPI_DATA(spi->periph) = *((uint16_t *)p_txbuffer);
 688              		.loc 1 298 37
 689 00fa BB68     		ldr	r3, [r7, #8]
 690 00fc 1A88     		ldrh	r2, [r3]
 691              		.loc 1 298 13
 692 00fe FB68     		ldr	r3, [r7, #12]
 693 0100 1B68     		ldr	r3, [r3]
 694 0102 0C33     		adds	r3, r3, #12
 695              		.loc 1 298 35
 696 0104 1A60     		str	r2, [r3]
 299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_txbuffer += sizeof(uint16_t);
 697              		.loc 1 299 24
 698 0106 BB68     		ldr	r3, [r7, #8]
 699 0108 0233     		adds	r3, r3, #2
 700 010a BB60     		str	r3, [r7, #8]
 300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->txbuffer.pos--;
 701              		.loc 1 300 26
 702 010c FB68     		ldr	r3, [r7, #12]
 703 010e 5B6A     		ldr	r3, [r3, #36]
 704              		.loc 1 300 30
 705 0110 5A1E     		subs	r2, r3, #1
 706 0112 FB68     		ldr	r3, [r7, #12]
 707 0114 5A62     		str	r2, [r3, #36]
 301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* transmit 16 bit data*/
 304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(spi->txbuffer.pos > 0U) {
 708              		.loc 1 304 14
 709 0116 28E0     		b	.L30
 710              	.L33:
 305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait TBE set */
 306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tick_start = hal_sys_basetick_count_get();
 711              		.loc 1 306 26
 712 0118 FFF7FEFF 		bl	hal_sys_basetick_count_get
 713 011c 7861     		str	r0, [r7, #20]
 307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_TBE)) {
 714              		.loc 1 307 18
 715 011e 0DE0     		b	.L31
 716              	.L32:
 308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 717              		.loc 1 308 19
 718 0120 3B68     		ldr	r3, [r7]
 719 0122 B3F1FF3F 		cmp	r3, #-1
 720 0126 09D0     		beq	.L31
 309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 721              		.loc 1 309 31
 722 0128 3968     		ldr	r1, [r7]
 723 012a 7869     		ldr	r0, [r7, #20]
 724 012c FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 725 0130 0346     		mov	r3, r0
 726              		.loc 1 309 23
 727 0132 012B     		cmp	r3, #1
 728 0134 02D1     		bne	.L31
 310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         return HAL_ERR_TIMEOUT;
 729              		.loc 1 310 32
 730 0136 6FF00403 		mvn	r3, #4
 731 013a 84E0     		b	.L23
 732              	.L31:
 307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 733              		.loc 1 307 28
 734 013c FB68     		ldr	r3, [r7, #12]
 735 013e 1B68     		ldr	r3, [r3]
 736 0140 0221     		movs	r1, #2
 737 0142 1846     		mov	r0, r3
 738 0144 FFF7FEFF 		bl	_spi_flag_get
 739 0148 0346     		mov	r3, r0
 307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 740              		.loc 1 307 18
 741 014a 002B     		cmp	r3, #0
 742 014c E8D0     		beq	.L32
 311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     }
 312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* transmit data */
 315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             SPI_DATA(spi->periph) = *((uint16_t *)p_txbuffer);
 743              		.loc 1 315 37
 744 014e BB68     		ldr	r3, [r7, #8]
 745 0150 1A88     		ldrh	r2, [r3]
 746              		.loc 1 315 13
 747 0152 FB68     		ldr	r3, [r7, #12]
 748 0154 1B68     		ldr	r3, [r3]
 749 0156 0C33     		adds	r3, r3, #12
 750              		.loc 1 315 35
 751 0158 1A60     		str	r2, [r3]
 316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_txbuffer += sizeof(uint16_t);
 752              		.loc 1 316 24
 753 015a BB68     		ldr	r3, [r7, #8]
 754 015c 0233     		adds	r3, r3, #2
 755 015e BB60     		str	r3, [r7, #8]
 317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->txbuffer.pos--;
 756              		.loc 1 317 26
 757 0160 FB68     		ldr	r3, [r7, #12]
 758 0162 5B6A     		ldr	r3, [r3, #36]
 759              		.loc 1 317 30
 760 0164 5A1E     		subs	r2, r3, #1
 761 0166 FB68     		ldr	r3, [r7, #12]
 762 0168 5A62     		str	r2, [r3, #36]
 763              	.L30:
 304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait TBE set */
 764              		.loc 1 304 28
 765 016a FB68     		ldr	r3, [r7, #12]
 766 016c 5B6A     		ldr	r3, [r3, #36]
 304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait TBE set */
 767              		.loc 1 304 14
 768 016e 002B     		cmp	r3, #0
 769 0170 D2D1     		bne	.L33
 770 0172 45E0     		b	.L34
 771              	.L27:
 318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else { /* transmit 8 bit data */
 321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if((SPI_SLAVE == __HAL_SPI_GET_DEVICE_MODE(spi->periph)) ||
 772              		.loc 1 321 26
 773 0174 FB68     		ldr	r3, [r7, #12]
 774 0176 1B68     		ldr	r3, [r3]
 775 0178 1B68     		ldr	r3, [r3]
 776 017a 03F48273 		and	r3, r3, #260
 777              		.loc 1 321 11
 778 017e 002B     		cmp	r3, #0
 779 0180 03D0     		beq	.L35
 322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 (0x01U == spi->txbuffer.pos)) {
 780              		.loc 1 322 40 discriminator 1
 781 0182 FB68     		ldr	r3, [r7, #12]
 782 0184 5B6A     		ldr	r3, [r3, #36]
 321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 (0x01U == spi->txbuffer.pos)) {
 783              		.loc 1 321 66 discriminator 1
 784 0186 012B     		cmp	r3, #1
 785 0188 36D1     		bne	.L37
 786              	.L35:
 323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             SPI_DATA(spi->periph) = (*p_txbuffer);
 787              		.loc 1 323 38
 788 018a BB68     		ldr	r3, [r7, #8]
 789 018c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 790              		.loc 1 323 13
 791 018e FB68     		ldr	r3, [r7, #12]
 792 0190 1B68     		ldr	r3, [r3]
 793 0192 0C33     		adds	r3, r3, #12
 794              		.loc 1 323 35
 795 0194 1A60     		str	r2, [r3]
 324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_txbuffer += sizeof(uint8_t);
 796              		.loc 1 324 24
 797 0196 BB68     		ldr	r3, [r7, #8]
 798 0198 0133     		adds	r3, r3, #1
 799 019a BB60     		str	r3, [r7, #8]
 325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->txbuffer.pos--;
 800              		.loc 1 325 26
 801 019c FB68     		ldr	r3, [r7, #12]
 802 019e 5B6A     		ldr	r3, [r3, #36]
 803              		.loc 1 325 30
 804 01a0 5A1E     		subs	r2, r3, #1
 805 01a2 FB68     		ldr	r3, [r7, #12]
 806 01a4 5A62     		str	r2, [r3, #36]
 326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(spi->txbuffer.pos > 0U) {
 807              		.loc 1 327 14
 808 01a6 27E0     		b	.L37
 809              	.L40:
 328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait until TBE is set */
 329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tick_start = hal_sys_basetick_count_get();
 810              		.loc 1 329 26
 811 01a8 FFF7FEFF 		bl	hal_sys_basetick_count_get
 812 01ac 7861     		str	r0, [r7, #20]
 330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_TBE)) {
 813              		.loc 1 330 18
 814 01ae 0DE0     		b	.L38
 815              	.L39:
 331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 816              		.loc 1 331 19
 817 01b0 3B68     		ldr	r3, [r7]
 818 01b2 B3F1FF3F 		cmp	r3, #-1
 819 01b6 09D0     		beq	.L38
 332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 820              		.loc 1 332 31
 821 01b8 3968     		ldr	r1, [r7]
 822 01ba 7869     		ldr	r0, [r7, #20]
 823 01bc FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 824 01c0 0346     		mov	r3, r0
 825              		.loc 1 332 23
 826 01c2 012B     		cmp	r3, #1
 827 01c4 02D1     		bne	.L38
 333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         return HAL_ERR_TIMEOUT;
 828              		.loc 1 333 32
 829 01c6 6FF00403 		mvn	r3, #4
 830 01ca 3CE0     		b	.L23
 831              	.L38:
 330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 832              		.loc 1 330 28
 833 01cc FB68     		ldr	r3, [r7, #12]
 834 01ce 1B68     		ldr	r3, [r3]
 835 01d0 0221     		movs	r1, #2
 836 01d2 1846     		mov	r0, r3
 837 01d4 FFF7FEFF 		bl	_spi_flag_get
 838 01d8 0346     		mov	r3, r0
 330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 839              		.loc 1 330 18
 840 01da 002B     		cmp	r3, #0
 841 01dc E8D0     		beq	.L39
 334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     }
 335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             *(__IO uint8_t *)&SPI_DATA(spi->periph) = (*p_txbuffer++);
 842              		.loc 1 338 67
 843 01de BB68     		ldr	r3, [r7, #8]
 844 01e0 5A1C     		adds	r2, r3, #1
 845 01e2 BA60     		str	r2, [r7, #8]
 846              		.loc 1 338 31
 847 01e4 FA68     		ldr	r2, [r7, #12]
 848 01e6 1268     		ldr	r2, [r2]
 849 01e8 0C32     		adds	r2, r2, #12
 850              		.loc 1 338 56
 851 01ea 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 852              		.loc 1 338 53
 853 01ec 1370     		strb	r3, [r2]
 339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->txbuffer.pos--;
 854              		.loc 1 339 26
 855 01ee FB68     		ldr	r3, [r7, #12]
 856 01f0 5B6A     		ldr	r3, [r3, #36]
 857              		.loc 1 339 30
 858 01f2 5A1E     		subs	r2, r3, #1
 859 01f4 FB68     		ldr	r3, [r7, #12]
 860 01f6 5A62     		str	r2, [r3, #36]
 861              	.L37:
 327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait until TBE is set */
 862              		.loc 1 327 28
 863 01f8 FB68     		ldr	r3, [r7, #12]
 864 01fa 5B6A     		ldr	r3, [r3, #36]
 327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait until TBE is set */
 865              		.loc 1 327 14
 866 01fc 002B     		cmp	r3, #0
 867 01fe D3D1     		bne	.L40
 868              	.L34:
 340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(__HAL_SPI_GET_CRC_USED(spi->periph) == SPI_CRC_ENABLE) {
 869              		.loc 1 343 8
 870 0200 FB68     		ldr	r3, [r7, #12]
 871 0202 1B68     		ldr	r3, [r3]
 872 0204 1B68     		ldr	r3, [r3]
 873 0206 03F40053 		and	r3, r3, #8192
 874              		.loc 1 343 7
 875 020a B3F5005F 		cmp	r3, #8192
 876 020e 07D1     		bne	.L41
 344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* next data is crc */
 345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_NEXT(spi->periph);
 877              		.loc 1 345 9
 878 0210 FB68     		ldr	r3, [r7, #12]
 879 0212 1B68     		ldr	r3, [r3]
 880 0214 1B68     		ldr	r3, [r3]
 881 0216 FA68     		ldr	r2, [r7, #12]
 882 0218 1268     		ldr	r2, [r2]
 883 021a 43F48053 		orr	r3, r3, #4096
 884 021e 1360     		str	r3, [r2]
 885              	.L41:
 346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* check the end of the transaction */
 349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_ERR_NONE != _spi_end_transmit_receive(spi, SPI_TIMEOUT_VALUE)) {
 886              		.loc 1 349 24
 887 0220 C821     		movs	r1, #200
 888 0222 F868     		ldr	r0, [r7, #12]
 889 0224 FFF7FEFF 		bl	_spi_end_transmit_receive
 890 0228 0346     		mov	r3, r0
 891              		.loc 1 349 7
 892 022a 002B     		cmp	r3, #0
 893 022c 02D0     		beq	.L42
 350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_TIMEOUT ;
 894              		.loc 1 350 16
 895 022e 6FF00403 		mvn	r3, #4
 896 0232 08E0     		b	.L23
 897              	.L42:
 351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_READY;
 898              		.loc 1 352 16
 899 0234 FB68     		ldr	r3, [r7, #12]
 900 0236 0122     		movs	r2, #1
 901 0238 83F84420 		strb	r2, [r3, #68]
 353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* unlock SPI */
 355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_UNLOCK(spi);
 902              		.loc 1 355 5
 903 023c FB68     		ldr	r3, [r7, #12]
 904 023e 0022     		movs	r2, #0
 905 0240 83F84C20 		strb	r2, [r3, #76]
 356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 906              		.loc 1 357 12
 907 0244 0023     		movs	r3, #0
 908              	.L23:
 358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 909              		.loc 1 358 1
 910 0246 1846     		mov	r0, r3
 911 0248 1837     		adds	r7, r7, #24
 912              		.cfi_def_cfa_offset 8
 913 024a BD46     		mov	sp, r7
 914              		.cfi_def_cfa_register 13
 915              		@ sp needed
 916 024c 80BD     		pop	{r7, pc}
 917              		.cfi_endproc
 918              	.LFE122:
 920              		.section	.text.hal_spi_receive_poll,"ax",%progbits
 921              		.align	1
 922              		.global	hal_spi_receive_poll
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 926              		.fpu softvfp
 928              	hal_spi_receive_poll:
 929              	.LFB123:
 359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
 361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      receive amounts of data, poll receive process and completed status, the function is
 362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
 363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
 365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_rxbuffer: pointer to rxbuffer
 366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  length: length of data to be sent
 367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  timeout_ms: timeout duration
 368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
 369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, HAL_ERR_BUSY details refer to gd32f3x0_h
 370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
 371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_receive_poll(hal_spi_dev_struct *spi, uint8_t *p_rxbuffer, uint32_t length, uint32_
 372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 930              		.loc 1 372 1
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 24
 933              		@ frame_needed = 1, uses_anonymous_args = 0
 934 0000 80B5     		push	{r7, lr}
 935              		.cfi_def_cfa_offset 8
 936              		.cfi_offset 7, -8
 937              		.cfi_offset 14, -4
 938 0002 88B0     		sub	sp, sp, #32
 939              		.cfi_def_cfa_offset 40
 940 0004 02AF     		add	r7, sp, #8
 941              		.cfi_def_cfa 7, 32
 942 0006 F860     		str	r0, [r7, #12]
 943 0008 B960     		str	r1, [r7, #8]
 944 000a 7A60     		str	r2, [r7, #4]
 945 000c 3B60     		str	r3, [r7]
 373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __IO uint16_t tmp_crc = 0U;
 946              		.loc 1 373 19
 947 000e 0023     		movs	r3, #0
 948 0010 7B82     		strh	r3, [r7, #18]	@ movhi
 374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t tick_start = 0;
 949              		.loc 1 374 14
 950 0012 0023     		movs	r3, #0
 951 0014 7B61     		str	r3, [r7, #20]
 375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
 377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_rxbuffer) || (0 == length)) {
 378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_VAL;
 379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_MASTER == __HAL_SPI_GET_DEVICE_MODE(spi->periph)) &&
 952              		.loc 1 382 23
 953 0016 FB68     		ldr	r3, [r7, #12]
 954 0018 1B68     		ldr	r3, [r3]
 955 001a 1B68     		ldr	r3, [r3]
 956 001c 03F48273 		and	r3, r3, #260
 957              		.loc 1 382 7
 958 0020 B3F5827F 		cmp	r3, #260
 959 0024 14D1     		bne	.L44
 383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (SPI_TRANSMODE_FULLDUPLEX == __HAL_SPI_GET_TRANS_MODE(spi->periph))) {
 960              		.loc 1 383 42 discriminator 1
 961 0026 FB68     		ldr	r3, [r7, #12]
 962 0028 1B68     		ldr	r3, [r3]
 963 002a 1B68     		ldr	r3, [r3]
 964 002c 03F44443 		and	r3, r3, #50176
 382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (SPI_TRANSMODE_FULLDUPLEX == __HAL_SPI_GET_TRANS_MODE(spi->periph))) {
 965              		.loc 1 382 63 discriminator 1
 966 0030 002B     		cmp	r3, #0
 967 0032 0DD1     		bne	.L44
 384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
 968              		.loc 1 384 20
 969 0034 FB68     		ldr	r3, [r7, #12]
 970 0036 0122     		movs	r2, #1
 971 0038 83F84420 		strb	r2, [r3, #68]
 385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* call transmit-receive function to send dummy data generate clock */
 386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return hal_spi_transmit_receive_poll(spi, p_rxbuffer, p_rxbuffer, length, timeout_ms);
 972              		.loc 1 386 16
 973 003c 3B68     		ldr	r3, [r7]
 974 003e 0093     		str	r3, [sp]
 975 0040 7B68     		ldr	r3, [r7, #4]
 976 0042 BA68     		ldr	r2, [r7, #8]
 977 0044 B968     		ldr	r1, [r7, #8]
 978 0046 F868     		ldr	r0, [r7, #12]
 979 0048 FFF7FEFF 		bl	hal_spi_transmit_receive_poll
 980 004c 0346     		mov	r3, r0
 981 004e 66E1     		b	.L45
 982              	.L44:
 387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_SPI_STATE_READY != spi->state) {
 983              		.loc 1 389 34
 984 0050 FB68     		ldr	r3, [r7, #12]
 985 0052 93F84430 		ldrb	r3, [r3, #68]
 986 0056 DBB2     		uxtb	r3, r3
 987              		.loc 1 389 7
 988 0058 012B     		cmp	r3, #1
 989 005a 02D0     		beq	.L46
 390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_BUSY;
 990              		.loc 1 390 16
 991 005c 6FF00203 		mvn	r3, #2
 992 0060 5DE1     		b	.L45
 993              	.L46:
 391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* lock SPI */
 394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_LOCK(spi);
 994              		.loc 1 394 5
 995 0062 FB68     		ldr	r3, [r7, #12]
 996 0064 93F84C30 		ldrb	r3, [r3, #76]	@ zero_extendqisi2
 997 0068 012B     		cmp	r3, #1
 998 006a 02D1     		bne	.L47
 999              		.loc 1 394 5 is_stmt 0 discriminator 1
 1000 006c 6FF00103 		mvn	r3, #1
 1001 0070 55E1     		b	.L45
 1002              	.L47:
 1003              		.loc 1 394 5 discriminator 2
 1004 0072 FB68     		ldr	r3, [r7, #12]
 1005 0074 0122     		movs	r2, #1
 1006 0076 83F84C20 		strb	r2, [r3, #76]
 395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state            = HAL_SPI_STATE_BUSY_RX;
 1007              		.loc 1 396 27 is_stmt 1 discriminator 2
 1008 007a FB68     		ldr	r3, [r7, #12]
 1009 007c 0422     		movs	r2, #4
 1010 007e 83F84420 		strb	r2, [r3, #68]
 397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_code       = HAL_ERR_NONE;
 1011              		.loc 1 397 27 discriminator 2
 1012 0082 FB68     		ldr	r3, [r7, #12]
 1013 0084 0022     		movs	r2, #0
 1014 0086 9A64     		str	r2, [r3, #72]
 398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* init field not used to zero */
 399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.buffer  = (uint8_t *)NULL;
 1015              		.loc 1 399 27 discriminator 2
 1016 0088 FB68     		ldr	r3, [r7, #12]
 1017 008a 0022     		movs	r2, #0
 1018 008c DA61     		str	r2, [r3, #28]
 400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.length  = 0U;
 1019              		.loc 1 400 27 discriminator 2
 1020 008e FB68     		ldr	r3, [r7, #12]
 1021 0090 0022     		movs	r2, #0
 1022 0092 1A62     		str	r2, [r3, #32]
 401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.pos     = 0U;
 1023              		.loc 1 401 27 discriminator 2
 1024 0094 FB68     		ldr	r3, [r7, #12]
 1025 0096 0022     		movs	r2, #0
 1026 0098 5A62     		str	r2, [r3, #36]
 402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_callback      = NULL;
 1027              		.loc 1 402 27 discriminator 2
 1028 009a FB68     		ldr	r3, [r7, #12]
 1029 009c 0022     		movs	r2, #0
 1030 009e 9A63     		str	r2, [r3, #56]
 403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rx_callback      = NULL;
 1031              		.loc 1 403 27 discriminator 2
 1032 00a0 FB68     		ldr	r3, [r7, #12]
 1033 00a2 0022     		movs	r2, #0
 1034 00a4 5A63     		str	r2, [r3, #52]
 404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_rx_callback   = NULL;
 1035              		.loc 1 404 27 discriminator 2
 1036 00a6 FB68     		ldr	r3, [r7, #12]
 1037 00a8 0022     		movs	r2, #0
 1038 00aa DA63     		str	r2, [r3, #60]
 405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_callback   = NULL;
 1039              		.loc 1 405 27 discriminator 2
 1040 00ac FB68     		ldr	r3, [r7, #12]
 1041 00ae 0022     		movs	r2, #0
 1042 00b0 1A64     		str	r2, [r3, #64]
 406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set the receiver information */
 407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.buffer  = (uint8_t *)p_rxbuffer;
 1043              		.loc 1 407 27 discriminator 2
 1044 00b2 FB68     		ldr	r3, [r7, #12]
 1045 00b4 BA68     		ldr	r2, [r7, #8]
 1046 00b6 9A62     		str	r2, [r3, #40]
 408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.length  = length;
 1047              		.loc 1 408 27 discriminator 2
 1048 00b8 FB68     		ldr	r3, [r7, #12]
 1049 00ba 7A68     		ldr	r2, [r7, #4]
 1050 00bc DA62     		str	r2, [r3, #44]
 409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.pos     = length;
 1051              		.loc 1 409 27 discriminator 2
 1052 00be FB68     		ldr	r3, [r7, #12]
 1053 00c0 7A68     		ldr	r2, [r7, #4]
 1054 00c2 1A63     		str	r2, [r3, #48]
 410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* 1 line receive */
 412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_CTL0(spi->periph)) & (SPI_CTL0_BDEN)) {
 1055              		.loc 1 412 9 discriminator 2
 1056 00c4 FB68     		ldr	r3, [r7, #12]
 1057 00c6 1B68     		ldr	r3, [r3]
 1058 00c8 1B68     		ldr	r3, [r3]
 1059              		.loc 1 412 32 discriminator 2
 1060 00ca 03F40043 		and	r3, r3, #32768
 1061              		.loc 1 412 7 discriminator 2
 1062 00ce 002B     		cmp	r3, #0
 1063 00d0 07D0     		beq	.L48
 413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_CTL0(spi->periph) &= ~SPI_CTL0_BDOEN;
 1064              		.loc 1 413 9
 1065 00d2 FB68     		ldr	r3, [r7, #12]
 1066 00d4 1B68     		ldr	r3, [r3]
 1067              		.loc 1 413 31
 1068 00d6 1B68     		ldr	r3, [r3]
 1069              		.loc 1 413 9
 1070 00d8 FA68     		ldr	r2, [r7, #12]
 1071 00da 1268     		ldr	r2, [r2]
 1072              		.loc 1 413 31
 1073 00dc 23F48043 		bic	r3, r3, #16384
 1074 00e0 1360     		str	r3, [r2]
 1075              	.L48:
 414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 1076              		.loc 1 416 26
 1077 00e2 FB68     		ldr	r3, [r7, #12]
 1078 00e4 1B68     		ldr	r3, [r3]
 1079 00e6 1B68     		ldr	r3, [r3]
 1080 00e8 03F40053 		and	r3, r3, #8192
 1081              		.loc 1 416 7
 1082 00ec B3F5005F 		cmp	r3, #8192
 1083 00f0 14D1     		bne	.L49
 417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* reset CRC */
 418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_OFF(spi->periph);
 1084              		.loc 1 418 9
 1085 00f2 FB68     		ldr	r3, [r7, #12]
 1086 00f4 1B68     		ldr	r3, [r3]
 1087 00f6 1B68     		ldr	r3, [r3]
 1088 00f8 FA68     		ldr	r2, [r7, #12]
 1089 00fa 1268     		ldr	r2, [r2]
 1090 00fc 23F40053 		bic	r3, r3, #8192
 1091 0100 1360     		str	r3, [r2]
 419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_ON(spi->periph);
 1092              		.loc 1 419 9
 1093 0102 FB68     		ldr	r3, [r7, #12]
 1094 0104 1B68     		ldr	r3, [r3]
 1095 0106 1B68     		ldr	r3, [r3]
 1096 0108 FA68     		ldr	r2, [r7, #12]
 1097 010a 1268     		ldr	r2, [r2]
 1098 010c 43F40053 		orr	r3, r3, #8192
 1099 0110 1360     		str	r3, [r2]
 420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* set crc next bit before the latest data */
 421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->rxbuffer.pos--;
 1100              		.loc 1 421 22
 1101 0112 FB68     		ldr	r3, [r7, #12]
 1102 0114 1B6B     		ldr	r3, [r3, #48]
 1103              		.loc 1 421 26
 1104 0116 5A1E     		subs	r2, r3, #1
 1105 0118 FB68     		ldr	r3, [r7, #12]
 1106 011a 1A63     		str	r2, [r3, #48]
 1107              	.L49:
 422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_ENABLE(spi->periph);
 1108              		.loc 1 424 5
 1109 011c FB68     		ldr	r3, [r7, #12]
 1110 011e 1B68     		ldr	r3, [r3]
 1111 0120 1B68     		ldr	r3, [r3]
 1112 0122 FA68     		ldr	r2, [r7, #12]
 1113 0124 1268     		ldr	r2, [r2]
 1114 0126 43F04003 		orr	r3, r3, #64
 1115 012a 1360     		str	r3, [r2]
 425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* receive 8 bit data */
 427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(__HAL_SPI_GET_FRAME_SIZE(spi->periph) == SPI_FRAMESIZE_8BIT) {
 1116              		.loc 1 427 8
 1117 012c FB68     		ldr	r3, [r7, #12]
 1118 012e 1B68     		ldr	r3, [r3]
 1119 0130 1B68     		ldr	r3, [r3]
 1120 0132 03F40063 		and	r3, r3, #2048
 1121              		.loc 1 427 7
 1122 0136 002B     		cmp	r3, #0
 1123 0138 58D1     		bne	.L56
 428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(spi->rxbuffer.pos > 0U) {
 1124              		.loc 1 428 14
 1125 013a 28E0     		b	.L51
 1126              	.L54:
 429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait uintl RBNE is set */
 430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tick_start = hal_sys_basetick_count_get();
 1127              		.loc 1 430 26
 1128 013c FFF7FEFF 		bl	hal_sys_basetick_count_get
 1129 0140 7861     		str	r0, [r7, #20]
 431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_RBNE)) {
 1130              		.loc 1 431 18
 1131 0142 0DE0     		b	.L52
 1132              	.L53:
 432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1133              		.loc 1 432 19
 1134 0144 3B68     		ldr	r3, [r7]
 1135 0146 B3F1FF3F 		cmp	r3, #-1
 1136 014a 09D0     		beq	.L52
 433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 1137              		.loc 1 433 31
 1138 014c 3968     		ldr	r1, [r7]
 1139 014e 7869     		ldr	r0, [r7, #20]
 1140 0150 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 1141 0154 0346     		mov	r3, r0
 1142              		.loc 1 433 23
 1143 0156 012B     		cmp	r3, #1
 1144 0158 02D1     		bne	.L52
 434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         return HAL_ERR_TIMEOUT;
 1145              		.loc 1 434 32
 1146 015a 6FF00403 		mvn	r3, #4
 1147 015e DEE0     		b	.L45
 1148              	.L52:
 431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1149              		.loc 1 431 28
 1150 0160 FB68     		ldr	r3, [r7, #12]
 1151 0162 1B68     		ldr	r3, [r3]
 1152 0164 0121     		movs	r1, #1
 1153 0166 1846     		mov	r0, r3
 1154 0168 FFF7FEFF 		bl	_spi_flag_get
 1155 016c 0346     		mov	r3, r0
 431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1156              		.loc 1 431 18
 1157 016e 002B     		cmp	r3, #0
 1158 0170 E8D0     		beq	.L53
 435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     }
 436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (*(uint8_t *)p_rxbuffer++) = SPI_DATA(spi->periph);
 1159              		.loc 1 438 42
 1160 0172 FB68     		ldr	r3, [r7, #12]
 1161 0174 1B68     		ldr	r3, [r3]
 1162 0176 0C33     		adds	r3, r3, #12
 1163 0178 1968     		ldr	r1, [r3]
 1164              		.loc 1 438 15
 1165 017a BB68     		ldr	r3, [r7, #8]
 1166 017c 5A1C     		adds	r2, r3, #1
 1167 017e BA60     		str	r2, [r7, #8]
 1168              		.loc 1 438 40
 1169 0180 CAB2     		uxtb	r2, r1
 1170 0182 1A70     		strb	r2, [r3]
 439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->rxbuffer.pos--;
 1171              		.loc 1 439 26
 1172 0184 FB68     		ldr	r3, [r7, #12]
 1173 0186 1B6B     		ldr	r3, [r3, #48]
 1174              		.loc 1 439 30
 1175 0188 5A1E     		subs	r2, r3, #1
 1176 018a FB68     		ldr	r3, [r7, #12]
 1177 018c 1A63     		str	r2, [r3, #48]
 1178              	.L51:
 428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait uintl RBNE is set */
 1179              		.loc 1 428 28
 1180 018e FB68     		ldr	r3, [r7, #12]
 1181 0190 1B6B     		ldr	r3, [r3, #48]
 428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait uintl RBNE is set */
 1182              		.loc 1 428 14
 1183 0192 002B     		cmp	r3, #0
 1184 0194 D2D1     		bne	.L54
 1185 0196 2DE0     		b	.L55
 1186              	.L59:
 440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else { /* receive 16 bit data */
 443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(spi->rxbuffer.pos > 0U) {
 444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait uintl RBNE is set */
 445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tick_start = hal_sys_basetick_count_get();
 1187              		.loc 1 445 26
 1188 0198 FFF7FEFF 		bl	hal_sys_basetick_count_get
 1189 019c 7861     		str	r0, [r7, #20]
 446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_RBNE)) {
 1190              		.loc 1 446 18
 1191 019e 0DE0     		b	.L57
 1192              	.L58:
 447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1193              		.loc 1 447 19
 1194 01a0 3B68     		ldr	r3, [r7]
 1195 01a2 B3F1FF3F 		cmp	r3, #-1
 1196 01a6 09D0     		beq	.L57
 448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 1197              		.loc 1 448 31
 1198 01a8 3968     		ldr	r1, [r7]
 1199 01aa 7869     		ldr	r0, [r7, #20]
 1200 01ac FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 1201 01b0 0346     		mov	r3, r0
 1202              		.loc 1 448 23
 1203 01b2 012B     		cmp	r3, #1
 1204 01b4 02D1     		bne	.L57
 449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         return HAL_ERR_TIMEOUT;
 1205              		.loc 1 449 32
 1206 01b6 6FF00403 		mvn	r3, #4
 1207 01ba B0E0     		b	.L45
 1208              	.L57:
 446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1209              		.loc 1 446 28
 1210 01bc FB68     		ldr	r3, [r7, #12]
 1211 01be 1B68     		ldr	r3, [r3]
 1212 01c0 0121     		movs	r1, #1
 1213 01c2 1846     		mov	r0, r3
 1214 01c4 FFF7FEFF 		bl	_spi_flag_get
 1215 01c8 0346     		mov	r3, r0
 446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1216              		.loc 1 446 18
 1217 01ca 002B     		cmp	r3, #0
 1218 01cc E8D0     		beq	.L58
 450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     }
 451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* receive data */
 455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (*(uint16_t *)p_rxbuffer) = SPI_DATA(spi->periph);
 1219              		.loc 1 455 41
 1220 01ce FB68     		ldr	r3, [r7, #12]
 1221 01d0 1B68     		ldr	r3, [r3]
 1222 01d2 0C33     		adds	r3, r3, #12
 1223 01d4 1B68     		ldr	r3, [r3]
 1224              		.loc 1 455 39
 1225 01d6 9AB2     		uxth	r2, r3
 1226 01d8 BB68     		ldr	r3, [r7, #8]
 1227 01da 1A80     		strh	r2, [r3]	@ movhi
 456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_rxbuffer += sizeof(uint16_t);
 1228              		.loc 1 456 24
 1229 01dc BB68     		ldr	r3, [r7, #8]
 1230 01de 0233     		adds	r3, r3, #2
 1231 01e0 BB60     		str	r3, [r7, #8]
 457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->rxbuffer.pos--;
 1232              		.loc 1 457 26
 1233 01e2 FB68     		ldr	r3, [r7, #12]
 1234 01e4 1B6B     		ldr	r3, [r3, #48]
 1235              		.loc 1 457 30
 1236 01e6 5A1E     		subs	r2, r3, #1
 1237 01e8 FB68     		ldr	r3, [r7, #12]
 1238 01ea 1A63     		str	r2, [r3, #48]
 1239              	.L56:
 443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait uintl RBNE is set */
 1240              		.loc 1 443 28
 1241 01ec FB68     		ldr	r3, [r7, #12]
 1242 01ee 1B6B     		ldr	r3, [r3, #48]
 443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* wait uintl RBNE is set */
 1243              		.loc 1 443 14
 1244 01f0 002B     		cmp	r3, #0
 1245 01f2 D1D1     		bne	.L59
 1246              	.L55:
 458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 1247              		.loc 1 461 26
 1248 01f4 FB68     		ldr	r3, [r7, #12]
 1249 01f6 1B68     		ldr	r3, [r3]
 1250 01f8 1B68     		ldr	r3, [r3]
 1251 01fa 03F40053 		and	r3, r3, #8192
 1252              		.loc 1 461 7
 1253 01fe B3F5005F 		cmp	r3, #8192
 1254 0202 75D1     		bne	.L60
 462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_NEXT(spi->periph);
 1255              		.loc 1 462 9
 1256 0204 FB68     		ldr	r3, [r7, #12]
 1257 0206 1B68     		ldr	r3, [r3]
 1258 0208 1B68     		ldr	r3, [r3]
 1259 020a FA68     		ldr	r2, [r7, #12]
 1260 020c 1268     		ldr	r2, [r2]
 1261 020e 43F48053 		orr	r3, r3, #4096
 1262 0212 1360     		str	r3, [r2]
 463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* wait until RBNE is set */
 464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         tick_start = hal_sys_basetick_count_get();
 1263              		.loc 1 464 22
 1264 0214 FFF7FEFF 		bl	hal_sys_basetick_count_get
 1265 0218 7861     		str	r0, [r7, #20]
 465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_RBNE)) {
 1266              		.loc 1 465 14
 1267 021a 0DE0     		b	.L61
 1268              	.L62:
 466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1269              		.loc 1 466 15
 1270 021c 3B68     		ldr	r3, [r7]
 1271 021e B3F1FF3F 		cmp	r3, #-1
 1272 0222 09D0     		beq	.L61
 467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 1273              		.loc 1 467 27
 1274 0224 3968     		ldr	r1, [r7]
 1275 0226 7869     		ldr	r0, [r7, #20]
 1276 0228 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 1277 022c 0346     		mov	r3, r0
 1278              		.loc 1 467 19
 1279 022e 012B     		cmp	r3, #1
 1280 0230 02D1     		bne	.L61
 468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     return HAL_ERR_TIMEOUT;
 1281              		.loc 1 468 28
 1282 0232 6FF00403 		mvn	r3, #4
 1283 0236 72E0     		b	.L45
 1284              	.L61:
 465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1285              		.loc 1 465 24
 1286 0238 FB68     		ldr	r3, [r7, #12]
 1287 023a 1B68     		ldr	r3, [r3]
 1288 023c 0121     		movs	r1, #1
 1289 023e 1846     		mov	r0, r3
 1290 0240 FFF7FEFF 		bl	_spi_flag_get
 1291 0244 0346     		mov	r3, r0
 465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1292              		.loc 1 465 14
 1293 0246 002B     		cmp	r3, #0
 1294 0248 E8D0     		beq	.L62
 469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* receive last data */
 474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SPI0 == spi->periph) {
 1295              		.loc 1 474 23
 1296 024a FB68     		ldr	r3, [r7, #12]
 1297 024c 1B68     		ldr	r3, [r3]
 1298              		.loc 1 474 11
 1299 024e 364A     		ldr	r2, .L68
 1300 0250 9342     		cmp	r3, r2
 1301 0252 16D1     		bne	.L63
 475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(__HAL_SPI_GET_FRAME_SIZE(spi->periph) == SPI_FRAMESIZE_16BIT) {
 1302              		.loc 1 475 16
 1303 0254 FB68     		ldr	r3, [r7, #12]
 1304 0256 1B68     		ldr	r3, [r3]
 1305 0258 1B68     		ldr	r3, [r3]
 1306 025a 03F40063 		and	r3, r3, #2048
 1307              		.loc 1 475 15
 1308 025e B3F5006F 		cmp	r3, #2048
 1309 0262 07D1     		bne	.L64
 476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 *((uint16_t *)p_rxbuffer) = SPI_DATA(spi->periph);
 1310              		.loc 1 476 45
 1311 0264 FB68     		ldr	r3, [r7, #12]
 1312 0266 1B68     		ldr	r3, [r3]
 1313 0268 0C33     		adds	r3, r3, #12
 1314 026a 1B68     		ldr	r3, [r3]
 1315              		.loc 1 476 43
 1316 026c 9AB2     		uxth	r2, r3
 1317 026e BB68     		ldr	r3, [r7, #8]
 1318 0270 1A80     		strh	r2, [r3]	@ movhi
 1319 0272 06E0     		b	.L63
 1320              	.L64:
 477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             } else {
 478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 (*(uint8_t *)p_rxbuffer) = *(__IO uint8_t *)&SPI_DATA(spi->periph);
 1321              		.loc 1 478 62
 1322 0274 FB68     		ldr	r3, [r7, #12]
 1323 0276 1B68     		ldr	r3, [r3]
 1324 0278 0C33     		adds	r3, r3, #12
 1325              		.loc 1 478 44
 1326 027a 1B78     		ldrb	r3, [r3]
 1327 027c DAB2     		uxtb	r2, r3
 1328              		.loc 1 478 42
 1329 027e BB68     		ldr	r3, [r7, #8]
 1330 0280 1A70     		strb	r2, [r3]
 1331              	.L63:
 479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* wait until RBNE is set */
 483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         tick_start = hal_sys_basetick_count_get();
 1332              		.loc 1 483 22
 1333 0282 FFF7FEFF 		bl	hal_sys_basetick_count_get
 1334 0286 7861     		str	r0, [r7, #20]
 484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_RBNE)) {
 1335              		.loc 1 484 14
 1336 0288 0DE0     		b	.L65
 1337              	.L66:
 485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1338              		.loc 1 485 15
 1339 028a 3B68     		ldr	r3, [r7]
 1340 028c B3F1FF3F 		cmp	r3, #-1
 1341 0290 09D0     		beq	.L65
 486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 1342              		.loc 1 486 27
 1343 0292 3968     		ldr	r1, [r7]
 1344 0294 7869     		ldr	r0, [r7, #20]
 1345 0296 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 1346 029a 0346     		mov	r3, r0
 1347              		.loc 1 486 19
 1348 029c 012B     		cmp	r3, #1
 1349 029e 02D1     		bne	.L65
 487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     return HAL_ERR_TIMEOUT;
 1350              		.loc 1 487 28
 1351 02a0 6FF00403 		mvn	r3, #4
 1352 02a4 3BE0     		b	.L45
 1353              	.L65:
 484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1354              		.loc 1 484 24
 1355 02a6 FB68     		ldr	r3, [r7, #12]
 1356 02a8 1B68     		ldr	r3, [r3]
 1357 02aa 0121     		movs	r1, #1
 1358 02ac 1846     		mov	r0, r3
 1359 02ae FFF7FEFF 		bl	_spi_flag_get
 1360 02b2 0346     		mov	r3, r0
 484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1361              		.loc 1 484 14
 1362 02b4 002B     		cmp	r3, #0
 1363 02b6 E8D0     		beq	.L66
 488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         tmp_crc = SPI_DATA(spi->periph);
 1364              		.loc 1 492 19
 1365 02b8 FB68     		ldr	r3, [r7, #12]
 1366 02ba 1B68     		ldr	r3, [r3]
 1367 02bc 0C33     		adds	r3, r3, #12
 1368 02be 1B68     		ldr	r3, [r3]
 1369              		.loc 1 492 17
 1370 02c0 9BB2     		uxth	r3, r3
 1371 02c2 7B82     		strh	r3, [r7, #18]	@ movhi
 493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SET == _spi_flag_get(spi->periph, SPI_FLAG_CRCERR)) {
 1372              		.loc 1 493 19
 1373 02c4 FB68     		ldr	r3, [r7, #12]
 1374 02c6 1B68     		ldr	r3, [r3]
 1375 02c8 1021     		movs	r1, #16
 1376 02ca 1846     		mov	r0, r3
 1377 02cc FFF7FEFF 		bl	_spi_flag_get
 1378 02d0 0346     		mov	r3, r0
 1379              		.loc 1 493 11
 1380 02d2 012B     		cmp	r3, #1
 1381 02d4 0CD1     		bne	.L60
 494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             _spi_clear_error_flag(spi->periph, SPI_ERROR_FLAG_CRCERR);
 1382              		.loc 1 494 13
 1383 02d6 FB68     		ldr	r3, [r7, #12]
 1384 02d8 1B68     		ldr	r3, [r3]
 1385 02da 0321     		movs	r1, #3
 1386 02dc 1846     		mov	r0, r3
 1387 02de FFF7FEFF 		bl	_spi_clear_error_flag
 495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->state = HAL_SPI_STATE_READY;
 1388              		.loc 1 495 24
 1389 02e2 FB68     		ldr	r3, [r7, #12]
 1390 02e4 0122     		movs	r2, #1
 1391 02e6 83F84420 		strb	r2, [r3, #68]
 496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             return HAL_ERR_HARDWARE;
 1392              		.loc 1 496 20
 1393 02ea 6FF00703 		mvn	r3, #7
 1394 02ee 16E0     		b	.L45
 1395              	.L60:
 497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* check the end of the transaction */
 500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_ERR_NONE != _spi_end_transmit_receive(spi, SPI_TIMEOUT_VALUE)) {
 1396              		.loc 1 500 24
 1397 02f0 C821     		movs	r1, #200
 1398 02f2 F868     		ldr	r0, [r7, #12]
 1399 02f4 FFF7FEFF 		bl	_spi_end_transmit_receive
 1400 02f8 0346     		mov	r3, r0
 1401              		.loc 1 500 7
 1402 02fa 002B     		cmp	r3, #0
 1403 02fc 06D0     		beq	.L67
 501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
 1404              		.loc 1 501 20
 1405 02fe FB68     		ldr	r3, [r7, #12]
 1406 0300 0122     		movs	r2, #1
 1407 0302 83F84420 		strb	r2, [r3, #68]
 502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_TIMEOUT;
 1408              		.loc 1 502 16
 1409 0306 6FF00403 		mvn	r3, #4
 1410 030a 08E0     		b	.L45
 1411              	.L67:
 503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_READY;
 1412              		.loc 1 505 16
 1413 030c FB68     		ldr	r3, [r7, #12]
 1414 030e 0122     		movs	r2, #1
 1415 0310 83F84420 		strb	r2, [r3, #68]
 506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* unlock SPI */
 508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_UNLOCK(spi);
 1416              		.loc 1 508 5
 1417 0314 FB68     		ldr	r3, [r7, #12]
 1418 0316 0022     		movs	r2, #0
 1419 0318 83F84C20 		strb	r2, [r3, #76]
 509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 1420              		.loc 1 510 12
 1421 031c 0023     		movs	r3, #0
 1422              	.L45:
 511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 1423              		.loc 1 512 1
 1424 031e 1846     		mov	r0, r3
 1425 0320 1837     		adds	r7, r7, #24
 1426              		.cfi_def_cfa_offset 8
 1427 0322 BD46     		mov	sp, r7
 1428              		.cfi_def_cfa_register 13
 1429              		@ sp needed
 1430 0324 80BD     		pop	{r7, pc}
 1431              	.L69:
 1432 0326 00BF     		.align	2
 1433              	.L68:
 1434 0328 00300140 		.word	1073819648
 1435              		.cfi_endproc
 1436              	.LFE123:
 1438              		.section	.text.hal_spi_transmit_receive_poll,"ax",%progbits
 1439              		.align	1
 1440              		.global	hal_spi_transmit_receive_poll
 1441              		.syntax unified
 1442              		.thumb
 1443              		.thumb_func
 1444              		.fpu softvfp
 1446              	hal_spi_transmit_receive_poll:
 1447              	.LFB124:
 513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
 515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      transmit and receive amounts of data, poll receive process and completed status, th
 516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
 517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
 519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_txbuffer: pointer to txbuffer
 520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_rxbuffer: pointer to rxbuffer
 521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  length: length of data to be sent
 522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  timeout_ms: timeout duration
 523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
 524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
 525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
 526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_transmit_receive_poll(hal_spi_dev_struct *spi, uint8_t *p_txbuffer, uint8_t *p_rxbu
 527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                                       uint32_t length, uint32_t timeout_ms)
 528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 1448              		.loc 1 528 1
 1449              		.cfi_startproc
 1450              		@ args = 4, pretend = 0, frame = 32
 1451              		@ frame_needed = 1, uses_anonymous_args = 0
 1452 0000 80B5     		push	{r7, lr}
 1453              		.cfi_def_cfa_offset 8
 1454              		.cfi_offset 7, -8
 1455              		.cfi_offset 14, -4
 1456 0002 88B0     		sub	sp, sp, #32
 1457              		.cfi_def_cfa_offset 40
 1458 0004 00AF     		add	r7, sp, #0
 1459              		.cfi_def_cfa_register 7
 1460 0006 F860     		str	r0, [r7, #12]
 1461 0008 B960     		str	r1, [r7, #8]
 1462 000a 7A60     		str	r2, [r7, #4]
 1463 000c 3B60     		str	r3, [r7]
 529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* alternate Rx and Tx during transfer */
 530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t tx_flag = 1U;
 1464              		.loc 1 530 14
 1465 000e 0123     		movs	r3, #1
 1466 0010 FB61     		str	r3, [r7, #28]
 531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __IO uint16_t tmp_crc = 0U;
 1467              		.loc 1 531 19
 1468 0012 0023     		movs	r3, #0
 1469 0014 FB82     		strh	r3, [r7, #22]	@ movhi
 532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t tick_start = 0;
 1470              		.loc 1 532 14
 1471 0016 0023     		movs	r3, #0
 1472 0018 BB61     		str	r3, [r7, #24]
 533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
 535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_rxbuffer) || (NULL == p_txbuffer) || (0 == length)) {
 536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_VAL;
 537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_SPI_STATE_READY != spi->state) {
 1473              		.loc 1 540 34
 1474 001a FB68     		ldr	r3, [r7, #12]
 1475 001c 93F84430 		ldrb	r3, [r3, #68]
 1476 0020 DBB2     		uxtb	r3, r3
 1477              		.loc 1 540 7
 1478 0022 012B     		cmp	r3, #1
 1479 0024 02D0     		beq	.L71
 541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_BUSY;
 1480              		.loc 1 541 16
 1481 0026 6FF00203 		mvn	r3, #2
 1482 002a DEE1     		b	.L72
 1483              	.L71:
 542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* lock SPI */
 545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_LOCK(spi);
 1484              		.loc 1 545 5
 1485 002c FB68     		ldr	r3, [r7, #12]
 1486 002e 93F84C30 		ldrb	r3, [r3, #76]	@ zero_extendqisi2
 1487 0032 012B     		cmp	r3, #1
 1488 0034 02D1     		bne	.L73
 1489              		.loc 1 545 5 is_stmt 0 discriminator 1
 1490 0036 6FF00103 		mvn	r3, #1
 1491 003a D6E1     		b	.L72
 1492              	.L73:
 1493              		.loc 1 545 5 discriminator 2
 1494 003c FB68     		ldr	r3, [r7, #12]
 1495 003e 0122     		movs	r2, #1
 1496 0040 83F84C20 		strb	r2, [r3, #76]
 546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set transmit information */
 548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state            = HAL_SPI_STATE_BUSY_TX_RX;
 1497              		.loc 1 548 27 is_stmt 1 discriminator 2
 1498 0044 FB68     		ldr	r3, [r7, #12]
 1499 0046 0522     		movs	r2, #5
 1500 0048 83F84420 		strb	r2, [r3, #68]
 549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_code       = HAL_ERR_NONE;
 1501              		.loc 1 549 27 discriminator 2
 1502 004c FB68     		ldr	r3, [r7, #12]
 1503 004e 0022     		movs	r2, #0
 1504 0050 9A64     		str	r2, [r3, #72]
 550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.buffer  = (uint8_t *)p_txbuffer;
 1505              		.loc 1 550 27 discriminator 2
 1506 0052 FB68     		ldr	r3, [r7, #12]
 1507 0054 BA68     		ldr	r2, [r7, #8]
 1508 0056 DA61     		str	r2, [r3, #28]
 551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.length  = length;
 1509              		.loc 1 551 27 discriminator 2
 1510 0058 FB68     		ldr	r3, [r7, #12]
 1511 005a 3A68     		ldr	r2, [r7]
 1512 005c 1A62     		str	r2, [r3, #32]
 552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.pos     = length;
 1513              		.loc 1 552 27 discriminator 2
 1514 005e FB68     		ldr	r3, [r7, #12]
 1515 0060 3A68     		ldr	r2, [r7]
 1516 0062 5A62     		str	r2, [r3, #36]
 553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set receive information*/
 555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.buffer  = (uint8_t *)p_rxbuffer;
 1517              		.loc 1 555 27 discriminator 2
 1518 0064 FB68     		ldr	r3, [r7, #12]
 1519 0066 7A68     		ldr	r2, [r7, #4]
 1520 0068 9A62     		str	r2, [r3, #40]
 556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.length  = length;
 1521              		.loc 1 556 27 discriminator 2
 1522 006a FB68     		ldr	r3, [r7, #12]
 1523 006c 3A68     		ldr	r2, [r7]
 1524 006e DA62     		str	r2, [r3, #44]
 557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.pos     = length;
 1525              		.loc 1 557 27 discriminator 2
 1526 0070 FB68     		ldr	r3, [r7, #12]
 1527 0072 3A68     		ldr	r2, [r7]
 1528 0074 1A63     		str	r2, [r3, #48]
 558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_callback      = NULL;
 1529              		.loc 1 559 27 discriminator 2
 1530 0076 FB68     		ldr	r3, [r7, #12]
 1531 0078 0022     		movs	r2, #0
 1532 007a 9A63     		str	r2, [r3, #56]
 560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rx_callback      = NULL;
 1533              		.loc 1 560 27 discriminator 2
 1534 007c FB68     		ldr	r3, [r7, #12]
 1535 007e 0022     		movs	r2, #0
 1536 0080 5A63     		str	r2, [r3, #52]
 561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 1537              		.loc 1 562 26 discriminator 2
 1538 0082 FB68     		ldr	r3, [r7, #12]
 1539 0084 1B68     		ldr	r3, [r3]
 1540 0086 1B68     		ldr	r3, [r3]
 1541 0088 03F40053 		and	r3, r3, #8192
 1542              		.loc 1 562 7 discriminator 2
 1543 008c B3F5005F 		cmp	r3, #8192
 1544 0090 0FD1     		bne	.L74
 563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* reset CRC */
 564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_OFF(spi->periph);
 1545              		.loc 1 564 9
 1546 0092 FB68     		ldr	r3, [r7, #12]
 1547 0094 1B68     		ldr	r3, [r3]
 1548 0096 1B68     		ldr	r3, [r3]
 1549 0098 FA68     		ldr	r2, [r7, #12]
 1550 009a 1268     		ldr	r2, [r2]
 1551 009c 23F40053 		bic	r3, r3, #8192
 1552 00a0 1360     		str	r3, [r2]
 565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_ON(spi->periph);
 1553              		.loc 1 565 9
 1554 00a2 FB68     		ldr	r3, [r7, #12]
 1555 00a4 1B68     		ldr	r3, [r3]
 1556 00a6 1B68     		ldr	r3, [r3]
 1557 00a8 FA68     		ldr	r2, [r7, #12]
 1558 00aa 1268     		ldr	r2, [r2]
 1559 00ac 43F40053 		orr	r3, r3, #8192
 1560 00b0 1360     		str	r3, [r2]
 1561              	.L74:
 566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_ENABLE(spi->periph);
 1562              		.loc 1 568 5
 1563 00b2 FB68     		ldr	r3, [r7, #12]
 1564 00b4 1B68     		ldr	r3, [r3]
 1565 00b6 1B68     		ldr	r3, [r3]
 1566 00b8 FA68     		ldr	r2, [r7, #12]
 1567 00ba 1268     		ldr	r2, [r2]
 1568 00bc 43F04003 		orr	r3, r3, #64
 1569 00c0 1360     		str	r3, [r2]
 569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* transmit and receive 16 bit data */
 571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(__HAL_SPI_GET_FRAME_SIZE(spi->periph) == SPI_FRAMESIZE_16BIT) {
 1570              		.loc 1 571 8
 1571 00c2 FB68     		ldr	r3, [r7, #12]
 1572 00c4 1B68     		ldr	r3, [r3]
 1573 00c6 1B68     		ldr	r3, [r3]
 1574 00c8 03F40063 		and	r3, r3, #2048
 1575              		.loc 1 571 7
 1576 00cc B3F5006F 		cmp	r3, #2048
 1577 00d0 40F09A80 		bne	.L75
 572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if((SPI_SLAVE == __HAL_SPI_GET_DEVICE_MODE(spi->periph)) ||
 1578              		.loc 1 572 26
 1579 00d4 FB68     		ldr	r3, [r7, #12]
 1580 00d6 1B68     		ldr	r3, [r3]
 1581 00d8 1B68     		ldr	r3, [r3]
 1582 00da 03F48273 		and	r3, r3, #260
 1583              		.loc 1 572 11
 1584 00de 002B     		cmp	r3, #0
 1585 00e0 04D0     		beq	.L76
 573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 (0x01U == spi->txbuffer.pos)) {
 1586              		.loc 1 573 40 discriminator 1
 1587 00e2 FB68     		ldr	r3, [r7, #12]
 1588 00e4 5B6A     		ldr	r3, [r3, #36]
 572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if((SPI_SLAVE == __HAL_SPI_GET_DEVICE_MODE(spi->periph)) ||
 1589              		.loc 1 572 66 discriminator 1
 1590 00e6 012B     		cmp	r3, #1
 1591 00e8 40F08580 		bne	.L78
 1592              	.L76:
 574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             SPI_DATA(spi->periph) = *((uint16_t *)p_txbuffer);
 1593              		.loc 1 574 37
 1594 00ec BB68     		ldr	r3, [r7, #8]
 1595 00ee 1A88     		ldrh	r2, [r3]
 1596              		.loc 1 574 13
 1597 00f0 FB68     		ldr	r3, [r7, #12]
 1598 00f2 1B68     		ldr	r3, [r3]
 1599 00f4 0C33     		adds	r3, r3, #12
 1600              		.loc 1 574 35
 1601 00f6 1A60     		str	r2, [r3]
 575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_txbuffer += sizeof(uint16_t);
 1602              		.loc 1 575 24
 1603 00f8 BB68     		ldr	r3, [r7, #8]
 1604 00fa 0233     		adds	r3, r3, #2
 1605 00fc BB60     		str	r3, [r7, #8]
 576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->txbuffer.pos--;
 1606              		.loc 1 576 26
 1607 00fe FB68     		ldr	r3, [r7, #12]
 1608 0100 5B6A     		ldr	r3, [r3, #36]
 1609              		.loc 1 576 30
 1610 0102 5A1E     		subs	r2, r3, #1
 1611 0104 FB68     		ldr	r3, [r7, #12]
 1612 0106 5A62     		str	r2, [r3, #36]
 577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(spi->txbuffer.pos > 0U || spi->rxbuffer.pos > 0U) {
 1613              		.loc 1 579 14
 1614 0108 75E0     		b	.L78
 1615              	.L84:
 580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(tx_flag && (spi->txbuffer.pos > 0U)) {
 1616              		.loc 1 580 15
 1617 010a FB69     		ldr	r3, [r7, #28]
 1618 010c 002B     		cmp	r3, #0
 1619 010e 42D0     		beq	.L79
 1620              		.loc 1 580 41 discriminator 1
 1621 0110 FB68     		ldr	r3, [r7, #12]
 1622 0112 5B6A     		ldr	r3, [r3, #36]
 1623              		.loc 1 580 24 discriminator 1
 1624 0114 002B     		cmp	r3, #0
 1625 0116 3ED0     		beq	.L79
 581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 tick_start = hal_sys_basetick_count_get();
 1626              		.loc 1 581 30
 1627 0118 FFF7FEFF 		bl	hal_sys_basetick_count_get
 1628 011c B861     		str	r0, [r7, #24]
 582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_TBE)) {
 1629              		.loc 1 582 22
 1630 011e 0DE0     		b	.L80
 1631              	.L81:
 583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1632              		.loc 1 583 23
 1633 0120 BB6A     		ldr	r3, [r7, #40]
 1634 0122 B3F1FF3F 		cmp	r3, #-1
 1635 0126 09D0     		beq	.L80
 584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 1636              		.loc 1 584 35
 1637 0128 B96A     		ldr	r1, [r7, #40]
 1638 012a B869     		ldr	r0, [r7, #24]
 1639 012c FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 1640 0130 0346     		mov	r3, r0
 1641              		.loc 1 584 27
 1642 0132 012B     		cmp	r3, #1
 1643 0134 02D1     		bne	.L80
 585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             return HAL_ERR_TIMEOUT;
 1644              		.loc 1 585 36
 1645 0136 6FF00403 		mvn	r3, #4
 1646 013a 56E1     		b	.L72
 1647              	.L80:
 582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1648              		.loc 1 582 32
 1649 013c FB68     		ldr	r3, [r7, #12]
 1650 013e 1B68     		ldr	r3, [r3]
 1651 0140 0221     		movs	r1, #2
 1652 0142 1846     		mov	r0, r3
 1653 0144 FFF7FEFF 		bl	_spi_flag_get
 1654 0148 0346     		mov	r3, r0
 582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1655              		.loc 1 582 22
 1656 014a 002B     		cmp	r3, #0
 1657 014c E8D0     		beq	.L81
 586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         }
 587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     }
 588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 SPI_DATA(spi->periph) = *((uint16_t *)p_txbuffer);
 1658              		.loc 1 590 41
 1659 014e BB68     		ldr	r3, [r7, #8]
 1660 0150 1A88     		ldrh	r2, [r3]
 1661              		.loc 1 590 17
 1662 0152 FB68     		ldr	r3, [r7, #12]
 1663 0154 1B68     		ldr	r3, [r3]
 1664 0156 0C33     		adds	r3, r3, #12
 1665              		.loc 1 590 39
 1666 0158 1A60     		str	r2, [r3]
 591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_txbuffer += sizeof(uint16_t);
 1667              		.loc 1 591 28
 1668 015a BB68     		ldr	r3, [r7, #8]
 1669 015c 0233     		adds	r3, r3, #2
 1670 015e BB60     		str	r3, [r7, #8]
 592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 spi->txbuffer.pos--;
 1671              		.loc 1 592 30
 1672 0160 FB68     		ldr	r3, [r7, #12]
 1673 0162 5B6A     		ldr	r3, [r3, #36]
 1674              		.loc 1 592 34
 1675 0164 5A1E     		subs	r2, r3, #1
 1676 0166 FB68     		ldr	r3, [r7, #12]
 1677 0168 5A62     		str	r2, [r3, #36]
 593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 tx_flag = 0U;
 1678              		.loc 1 593 25
 1679 016a 0023     		movs	r3, #0
 1680 016c FB61     		str	r3, [r7, #28]
 594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 /* enable CRC transmission */
 596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if((0U == spi->txbuffer.pos) &&
 1681              		.loc 1 596 40
 1682 016e FB68     		ldr	r3, [r7, #12]
 1683 0170 5B6A     		ldr	r3, [r3, #36]
 1684              		.loc 1 596 19
 1685 0172 002B     		cmp	r3, #0
 1686 0174 0FD1     		bne	.L79
 597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         (SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph))) {
 1687              		.loc 1 597 44 discriminator 1
 1688 0176 FB68     		ldr	r3, [r7, #12]
 1689 0178 1B68     		ldr	r3, [r3]
 1690 017a 1B68     		ldr	r3, [r3]
 1691 017c 03F40053 		and	r3, r3, #8192
 596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         (SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph))) {
 1692              		.loc 1 596 46 discriminator 1
 1693 0180 B3F5005F 		cmp	r3, #8192
 1694 0184 07D1     		bne	.L79
 598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     __HAL_SPI_CRC_NEXT(spi->periph);
 1695              		.loc 1 598 21
 1696 0186 FB68     		ldr	r3, [r7, #12]
 1697 0188 1B68     		ldr	r3, [r3]
 1698 018a 1B68     		ldr	r3, [r3]
 1699 018c FA68     		ldr	r2, [r7, #12]
 1700 018e 1268     		ldr	r2, [r2]
 1701 0190 43F48053 		orr	r3, r3, #4096
 1702 0194 1360     		str	r3, [r2]
 1703              	.L79:
 599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             /* check RBNE flag */
 602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if((spi->rxbuffer.pos > 0U)) {
 1704              		.loc 1 602 30
 1705 0196 FB68     		ldr	r3, [r7, #12]
 1706 0198 1B6B     		ldr	r3, [r3, #48]
 1707              		.loc 1 602 15
 1708 019a 002B     		cmp	r3, #0
 1709 019c 2BD0     		beq	.L78
 603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 tick_start = hal_sys_basetick_count_get();
 1710              		.loc 1 603 30
 1711 019e FFF7FEFF 		bl	hal_sys_basetick_count_get
 1712 01a2 B861     		str	r0, [r7, #24]
 604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_RBNE)) {
 1713              		.loc 1 604 22
 1714 01a4 0DE0     		b	.L82
 1715              	.L83:
 605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1716              		.loc 1 605 23
 1717 01a6 BB6A     		ldr	r3, [r7, #40]
 1718 01a8 B3F1FF3F 		cmp	r3, #-1
 1719 01ac 09D0     		beq	.L82
 606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 1720              		.loc 1 606 35
 1721 01ae B96A     		ldr	r1, [r7, #40]
 1722 01b0 B869     		ldr	r0, [r7, #24]
 1723 01b2 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 1724 01b6 0346     		mov	r3, r0
 1725              		.loc 1 606 27
 1726 01b8 012B     		cmp	r3, #1
 1727 01ba 02D1     		bne	.L82
 607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             return HAL_ERR_TIMEOUT;
 1728              		.loc 1 607 36
 1729 01bc 6FF00403 		mvn	r3, #4
 1730 01c0 13E1     		b	.L72
 1731              	.L82:
 604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1732              		.loc 1 604 32
 1733 01c2 FB68     		ldr	r3, [r7, #12]
 1734 01c4 1B68     		ldr	r3, [r3]
 1735 01c6 0121     		movs	r1, #1
 1736 01c8 1846     		mov	r0, r3
 1737 01ca FFF7FEFF 		bl	_spi_flag_get
 1738 01ce 0346     		mov	r3, r0
 604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1739              		.loc 1 604 22
 1740 01d0 002B     		cmp	r3, #0
 1741 01d2 E8D0     		beq	.L83
 608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         }
 609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     }
 610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 *((uint16_t *)p_rxbuffer) = SPI_DATA(spi->periph);
 1742              		.loc 1 611 45
 1743 01d4 FB68     		ldr	r3, [r7, #12]
 1744 01d6 1B68     		ldr	r3, [r3]
 1745 01d8 0C33     		adds	r3, r3, #12
 1746 01da 1B68     		ldr	r3, [r3]
 1747              		.loc 1 611 43
 1748 01dc 9AB2     		uxth	r2, r3
 1749 01de 7B68     		ldr	r3, [r7, #4]
 1750 01e0 1A80     		strh	r2, [r3]	@ movhi
 612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_rxbuffer += sizeof(uint16_t);
 1751              		.loc 1 612 28
 1752 01e2 7B68     		ldr	r3, [r7, #4]
 1753 01e4 0233     		adds	r3, r3, #2
 1754 01e6 7B60     		str	r3, [r7, #4]
 613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 spi->rxbuffer.pos--;
 1755              		.loc 1 613 30
 1756 01e8 FB68     		ldr	r3, [r7, #12]
 1757 01ea 1B6B     		ldr	r3, [r3, #48]
 1758              		.loc 1 613 34
 1759 01ec 5A1E     		subs	r2, r3, #1
 1760 01ee FB68     		ldr	r3, [r7, #12]
 1761 01f0 1A63     		str	r2, [r3, #48]
 614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 /* next data is a transmission */
 615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 tx_flag = 1U;
 1762              		.loc 1 615 25
 1763 01f2 0123     		movs	r3, #1
 1764 01f4 FB61     		str	r3, [r7, #28]
 1765              	.L78:
 579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(tx_flag && (spi->txbuffer.pos > 0U)) {
 1766              		.loc 1 579 28
 1767 01f6 FB68     		ldr	r3, [r7, #12]
 1768 01f8 5B6A     		ldr	r3, [r3, #36]
 579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(tx_flag && (spi->txbuffer.pos > 0U)) {
 1769              		.loc 1 579 14
 1770 01fa 002B     		cmp	r3, #0
 1771 01fc 85D1     		bne	.L84
 579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(tx_flag && (spi->txbuffer.pos > 0U)) {
 1772              		.loc 1 579 54 discriminator 1
 1773 01fe FB68     		ldr	r3, [r7, #12]
 1774 0200 1B6B     		ldr	r3, [r3, #48]
 579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(tx_flag && (spi->txbuffer.pos > 0U)) {
 1775              		.loc 1 579 38 discriminator 1
 1776 0202 002B     		cmp	r3, #0
 1777 0204 81D1     		bne	.L84
 1778 0206 96E0     		b	.L85
 1779              	.L75:
 616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else { /* transmit and receive 8 bit data */
 619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if((SPI_SLAVE == __HAL_SPI_GET_DEVICE_MODE(spi->periph)) ||
 1780              		.loc 1 619 26
 1781 0208 FB68     		ldr	r3, [r7, #12]
 1782 020a 1B68     		ldr	r3, [r3]
 1783 020c 1B68     		ldr	r3, [r3]
 1784 020e 03F48273 		and	r3, r3, #260
 1785              		.loc 1 619 11
 1786 0212 002B     		cmp	r3, #0
 1787 0214 04D0     		beq	.L86
 620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 (0x01U == spi->txbuffer.pos)) {
 1788              		.loc 1 620 40 discriminator 1
 1789 0216 FB68     		ldr	r3, [r7, #12]
 1790 0218 5B6A     		ldr	r3, [r3, #36]
 619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 (0x01U == spi->txbuffer.pos)) {
 1791              		.loc 1 619 66 discriminator 1
 1792 021a 012B     		cmp	r3, #1
 1793 021c 40F08380 		bne	.L88
 1794              	.L86:
 621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             SPI_DATA(spi->periph) = (*p_txbuffer);
 1795              		.loc 1 621 38
 1796 0220 BB68     		ldr	r3, [r7, #8]
 1797 0222 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1798              		.loc 1 621 13
 1799 0224 FB68     		ldr	r3, [r7, #12]
 1800 0226 1B68     		ldr	r3, [r3]
 1801 0228 0C33     		adds	r3, r3, #12
 1802              		.loc 1 621 35
 1803 022a 1A60     		str	r2, [r3]
 622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_txbuffer += sizeof(uint8_t);
 1804              		.loc 1 622 24
 1805 022c BB68     		ldr	r3, [r7, #8]
 1806 022e 0133     		adds	r3, r3, #1
 1807 0230 BB60     		str	r3, [r7, #8]
 623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->txbuffer.pos--;
 1808              		.loc 1 623 26
 1809 0232 FB68     		ldr	r3, [r7, #12]
 1810 0234 5B6A     		ldr	r3, [r3, #36]
 1811              		.loc 1 623 30
 1812 0236 5A1E     		subs	r2, r3, #1
 1813 0238 FB68     		ldr	r3, [r7, #12]
 1814 023a 5A62     		str	r2, [r3, #36]
 624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(spi->txbuffer.pos > 0U || spi->rxbuffer.pos > 0U) {
 1815              		.loc 1 625 14
 1816 023c 73E0     		b	.L88
 1817              	.L95:
 626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(tx_flag && (spi->txbuffer.pos > 0U)) {
 1818              		.loc 1 626 15
 1819 023e FB69     		ldr	r3, [r7, #28]
 1820 0240 002B     		cmp	r3, #0
 1821 0242 2DD0     		beq	.L89
 1822              		.loc 1 626 41 discriminator 1
 1823 0244 FB68     		ldr	r3, [r7, #12]
 1824 0246 5B6A     		ldr	r3, [r3, #36]
 1825              		.loc 1 626 24 discriminator 1
 1826 0248 002B     		cmp	r3, #0
 1827 024a 29D0     		beq	.L89
 627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 tick_start = hal_sys_basetick_count_get();
 1828              		.loc 1 627 30
 1829 024c FFF7FEFF 		bl	hal_sys_basetick_count_get
 1830 0250 B861     		str	r0, [r7, #24]
 628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 /* wait until TBE is set */
 629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_TBE)) {
 1831              		.loc 1 629 22
 1832 0252 0DE0     		b	.L90
 1833              	.L91:
 630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1834              		.loc 1 630 23
 1835 0254 BB6A     		ldr	r3, [r7, #40]
 1836 0256 B3F1FF3F 		cmp	r3, #-1
 1837 025a 09D0     		beq	.L90
 631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 1838              		.loc 1 631 35
 1839 025c B96A     		ldr	r1, [r7, #40]
 1840 025e B869     		ldr	r0, [r7, #24]
 1841 0260 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 1842 0264 0346     		mov	r3, r0
 1843              		.loc 1 631 27
 1844 0266 012B     		cmp	r3, #1
 1845 0268 02D1     		bne	.L90
 632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             return HAL_ERR_TIMEOUT;
 1846              		.loc 1 632 36
 1847 026a 6FF00403 		mvn	r3, #4
 1848 026e BCE0     		b	.L72
 1849              	.L90:
 629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1850              		.loc 1 629 32
 1851 0270 FB68     		ldr	r3, [r7, #12]
 1852 0272 1B68     		ldr	r3, [r3]
 1853 0274 0221     		movs	r1, #2
 1854 0276 1846     		mov	r0, r3
 1855 0278 FFF7FEFF 		bl	_spi_flag_get
 1856 027c 0346     		mov	r3, r0
 629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1857              		.loc 1 629 22
 1858 027e 002B     		cmp	r3, #0
 1859 0280 E8D0     		beq	.L91
 633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         }
 634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     }
 635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 *(__IO uint8_t *)&SPI_DATA(spi->periph) = (*p_txbuffer++);
 1860              		.loc 1 637 71
 1861 0282 BB68     		ldr	r3, [r7, #8]
 1862 0284 5A1C     		adds	r2, r3, #1
 1863 0286 BA60     		str	r2, [r7, #8]
 1864              		.loc 1 637 35
 1865 0288 FA68     		ldr	r2, [r7, #12]
 1866 028a 1268     		ldr	r2, [r2]
 1867 028c 0C32     		adds	r2, r2, #12
 1868              		.loc 1 637 60
 1869 028e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1870              		.loc 1 637 57
 1871 0290 1370     		strb	r3, [r2]
 638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 spi->txbuffer.pos--;
 1872              		.loc 1 638 30
 1873 0292 FB68     		ldr	r3, [r7, #12]
 1874 0294 5B6A     		ldr	r3, [r3, #36]
 1875              		.loc 1 638 34
 1876 0296 5A1E     		subs	r2, r3, #1
 1877 0298 FB68     		ldr	r3, [r7, #12]
 1878 029a 5A62     		str	r2, [r3, #36]
 639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 tx_flag = 0U;
 1879              		.loc 1 639 25
 1880 029c 0023     		movs	r3, #0
 1881 029e FB61     		str	r3, [r7, #28]
 1882              	.L89:
 640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if((spi->txbuffer.pos == 0U) &&
 1883              		.loc 1 642 30
 1884 02a0 FB68     		ldr	r3, [r7, #12]
 1885 02a2 5B6A     		ldr	r3, [r3, #36]
 1886              		.loc 1 642 15
 1887 02a4 002B     		cmp	r3, #0
 1888 02a6 0FD1     		bne	.L92
 643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     (SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph))) {
 1889              		.loc 1 643 40 discriminator 1
 1890 02a8 FB68     		ldr	r3, [r7, #12]
 1891 02aa 1B68     		ldr	r3, [r3]
 1892 02ac 1B68     		ldr	r3, [r3]
 1893 02ae 03F40053 		and	r3, r3, #8192
 642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     (SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph))) {
 1894              		.loc 1 642 42 discriminator 1
 1895 02b2 B3F5005F 		cmp	r3, #8192
 1896 02b6 07D1     		bne	.L92
 644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 __HAL_SPI_CRC_NEXT(spi->periph);
 1897              		.loc 1 644 17
 1898 02b8 FB68     		ldr	r3, [r7, #12]
 1899 02ba 1B68     		ldr	r3, [r3]
 1900 02bc 1B68     		ldr	r3, [r3]
 1901 02be FA68     		ldr	r2, [r7, #12]
 1902 02c0 1268     		ldr	r2, [r2]
 1903 02c2 43F48053 		orr	r3, r3, #4096
 1904 02c6 1360     		str	r3, [r2]
 1905              	.L92:
 645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(spi->rxbuffer.pos > 0U) {
 1906              		.loc 1 646 29
 1907 02c8 FB68     		ldr	r3, [r7, #12]
 1908 02ca 1B6B     		ldr	r3, [r3, #48]
 1909              		.loc 1 646 15
 1910 02cc 002B     		cmp	r3, #0
 1911 02ce 2AD0     		beq	.L88
 647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 tick_start = hal_sys_basetick_count_get();
 1912              		.loc 1 647 30
 1913 02d0 FFF7FEFF 		bl	hal_sys_basetick_count_get
 1914 02d4 B861     		str	r0, [r7, #24]
 648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_RBNE)) {
 1915              		.loc 1 648 22
 1916 02d6 0DE0     		b	.L93
 1917              	.L94:
 649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1918              		.loc 1 649 23
 1919 02d8 BB6A     		ldr	r3, [r7, #40]
 1920 02da B3F1FF3F 		cmp	r3, #-1
 1921 02de 09D0     		beq	.L93
 650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 1922              		.loc 1 650 35
 1923 02e0 B96A     		ldr	r1, [r7, #40]
 1924 02e2 B869     		ldr	r0, [r7, #24]
 1925 02e4 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 1926 02e8 0346     		mov	r3, r0
 1927              		.loc 1 650 27
 1928 02ea 012B     		cmp	r3, #1
 1929 02ec 02D1     		bne	.L93
 651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             return HAL_ERR_TIMEOUT;
 1930              		.loc 1 651 36
 1931 02ee 6FF00403 		mvn	r3, #4
 1932 02f2 7AE0     		b	.L72
 1933              	.L93:
 648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1934              		.loc 1 648 32
 1935 02f4 FB68     		ldr	r3, [r7, #12]
 1936 02f6 1B68     		ldr	r3, [r3]
 1937 02f8 0121     		movs	r1, #1
 1938 02fa 1846     		mov	r0, r3
 1939 02fc FFF7FEFF 		bl	_spi_flag_get
 1940 0300 0346     		mov	r3, r0
 648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1941              		.loc 1 648 22
 1942 0302 002B     		cmp	r3, #0
 1943 0304 E8D0     		beq	.L94
 652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         }
 653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     }
 654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 (*(uint8_t *)p_rxbuffer++) = SPI_DATA(spi->periph);
 1944              		.loc 1 656 46
 1945 0306 FB68     		ldr	r3, [r7, #12]
 1946 0308 1B68     		ldr	r3, [r3]
 1947 030a 0C33     		adds	r3, r3, #12
 1948 030c 1968     		ldr	r1, [r3]
 1949              		.loc 1 656 19
 1950 030e 7B68     		ldr	r3, [r7, #4]
 1951 0310 5A1C     		adds	r2, r3, #1
 1952 0312 7A60     		str	r2, [r7, #4]
 1953              		.loc 1 656 44
 1954 0314 CAB2     		uxtb	r2, r1
 1955 0316 1A70     		strb	r2, [r3]
 657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 spi->rxbuffer.pos--;
 1956              		.loc 1 657 30
 1957 0318 FB68     		ldr	r3, [r7, #12]
 1958 031a 1B6B     		ldr	r3, [r3, #48]
 1959              		.loc 1 657 34
 1960 031c 5A1E     		subs	r2, r3, #1
 1961 031e FB68     		ldr	r3, [r7, #12]
 1962 0320 1A63     		str	r2, [r3, #48]
 658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 tx_flag = 1U;
 1963              		.loc 1 658 25
 1964 0322 0123     		movs	r3, #1
 1965 0324 FB61     		str	r3, [r7, #28]
 1966              	.L88:
 625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(tx_flag && (spi->txbuffer.pos > 0U)) {
 1967              		.loc 1 625 28
 1968 0326 FB68     		ldr	r3, [r7, #12]
 1969 0328 5B6A     		ldr	r3, [r3, #36]
 625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(tx_flag && (spi->txbuffer.pos > 0U)) {
 1970              		.loc 1 625 14
 1971 032a 002B     		cmp	r3, #0
 1972 032c 87D1     		bne	.L95
 625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(tx_flag && (spi->txbuffer.pos > 0U)) {
 1973              		.loc 1 625 54 discriminator 1
 1974 032e FB68     		ldr	r3, [r7, #12]
 1975 0330 1B6B     		ldr	r3, [r3, #48]
 625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(tx_flag && (spi->txbuffer.pos > 0U)) {
 1976              		.loc 1 625 38 discriminator 1
 1977 0332 002B     		cmp	r3, #0
 1978 0334 83D1     		bne	.L95
 1979              	.L85:
 659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 1980              		.loc 1 663 26
 1981 0336 FB68     		ldr	r3, [r7, #12]
 1982 0338 1B68     		ldr	r3, [r3]
 1983 033a 1B68     		ldr	r3, [r3]
 1984 033c 03F40053 		and	r3, r3, #8192
 1985              		.loc 1 663 7
 1986 0340 B3F5005F 		cmp	r3, #8192
 1987 0344 3AD1     		bne	.L96
 664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(RESET == _spi_flag_get(spi->periph, SPI_FLAG_RBNE)) {
 1988              		.loc 1 664 14
 1989 0346 14E0     		b	.L97
 1990              	.L98:
 665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tick_start = hal_sys_basetick_count_get();
 1991              		.loc 1 665 26
 1992 0348 FFF7FEFF 		bl	hal_sys_basetick_count_get
 1993 034c B861     		str	r0, [r7, #24]
 666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 1994              		.loc 1 666 15
 1995 034e BB6A     		ldr	r3, [r7, #40]
 1996 0350 B3F1FF3F 		cmp	r3, #-1
 1997 0354 0DD0     		beq	.L97
 667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 1998              		.loc 1 667 27
 1999 0356 B96A     		ldr	r1, [r7, #40]
 2000 0358 B869     		ldr	r0, [r7, #24]
 2001 035a FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 2002 035e 0346     		mov	r3, r0
 2003              		.loc 1 667 19
 2004 0360 012B     		cmp	r3, #1
 2005 0362 06D1     		bne	.L97
 668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     spi->state = HAL_SPI_STATE_READY;
 2006              		.loc 1 668 32
 2007 0364 FB68     		ldr	r3, [r7, #12]
 2008 0366 0122     		movs	r2, #1
 2009 0368 83F84420 		strb	r2, [r3, #68]
 669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     return HAL_ERR_TIMEOUT;
 2010              		.loc 1 669 28
 2011 036c 6FF00403 		mvn	r3, #4
 2012 0370 3BE0     		b	.L72
 2013              	.L97:
 664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tick_start = hal_sys_basetick_count_get();
 2014              		.loc 1 664 24
 2015 0372 FB68     		ldr	r3, [r7, #12]
 2016 0374 1B68     		ldr	r3, [r3]
 2017 0376 0121     		movs	r1, #1
 2018 0378 1846     		mov	r0, r3
 2019 037a FFF7FEFF 		bl	_spi_flag_get
 2020 037e 0346     		mov	r3, r0
 664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tick_start = hal_sys_basetick_count_get();
 2021              		.loc 1 664 14
 2022 0380 002B     		cmp	r3, #0
 2023 0382 E1D0     		beq	.L98
 670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
 671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
 672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         tmp_crc = SPI_DATA(spi->periph);
 2024              		.loc 1 673 19
 2025 0384 FB68     		ldr	r3, [r7, #12]
 2026 0386 1B68     		ldr	r3, [r3]
 2027 0388 0C33     		adds	r3, r3, #12
 2028 038a 1B68     		ldr	r3, [r3]
 2029              		.loc 1 673 17
 2030 038c 9BB2     		uxth	r3, r3
 2031 038e FB82     		strh	r3, [r7, #22]	@ movhi
 674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SET == _spi_flag_get(spi->periph, SPI_FLAG_CRCERR)) {
 2032              		.loc 1 674 19
 2033 0390 FB68     		ldr	r3, [r7, #12]
 2034 0392 1B68     		ldr	r3, [r3]
 2035 0394 1021     		movs	r1, #16
 2036 0396 1846     		mov	r0, r3
 2037 0398 FFF7FEFF 		bl	_spi_flag_get
 2038 039c 0346     		mov	r3, r0
 2039              		.loc 1 674 11
 2040 039e 012B     		cmp	r3, #1
 2041 03a0 0CD1     		bne	.L96
 675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             _spi_clear_error_flag(spi->periph, SPI_ERROR_FLAG_CRCERR);
 2042              		.loc 1 675 13
 2043 03a2 FB68     		ldr	r3, [r7, #12]
 2044 03a4 1B68     		ldr	r3, [r3]
 2045 03a6 0321     		movs	r1, #3
 2046 03a8 1846     		mov	r0, r3
 2047 03aa FFF7FEFF 		bl	_spi_clear_error_flag
 676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->state = HAL_SPI_STATE_READY;
 2048              		.loc 1 676 24
 2049 03ae FB68     		ldr	r3, [r7, #12]
 2050 03b0 0122     		movs	r2, #1
 2051 03b2 83F84420 		strb	r2, [r3, #68]
 677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             return HAL_ERR_HARDWARE;
 2052              		.loc 1 677 20
 2053 03b6 6FF00703 		mvn	r3, #7
 2054 03ba 16E0     		b	.L72
 2055              	.L96:
 678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* check the end of the transaction */
 682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_ERR_NONE != _spi_end_transmit_receive(spi, SPI_TIMEOUT_VALUE)) {
 2056              		.loc 1 682 24
 2057 03bc C821     		movs	r1, #200
 2058 03be F868     		ldr	r0, [r7, #12]
 2059 03c0 FFF7FEFF 		bl	_spi_end_transmit_receive
 2060 03c4 0346     		mov	r3, r0
 2061              		.loc 1 682 7
 2062 03c6 002B     		cmp	r3, #0
 2063 03c8 06D0     		beq	.L99
 683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
 2064              		.loc 1 683 20
 2065 03ca FB68     		ldr	r3, [r7, #12]
 2066 03cc 0122     		movs	r2, #1
 2067 03ce 83F84420 		strb	r2, [r3, #68]
 684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_TIMEOUT ;
 2068              		.loc 1 684 16
 2069 03d2 6FF00403 		mvn	r3, #4
 2070 03d6 08E0     		b	.L72
 2071              	.L99:
 685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_READY;
 2072              		.loc 1 686 16
 2073 03d8 FB68     		ldr	r3, [r7, #12]
 2074 03da 0122     		movs	r2, #1
 2075 03dc 83F84420 		strb	r2, [r3, #68]
 687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* unlock SPI */
 689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_UNLOCK(spi);
 2076              		.loc 1 689 5
 2077 03e0 FB68     		ldr	r3, [r7, #12]
 2078 03e2 0022     		movs	r2, #0
 2079 03e4 83F84C20 		strb	r2, [r3, #76]
 690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 2080              		.loc 1 691 12
 2081 03e8 0023     		movs	r3, #0
 2082              	.L72:
 692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 2083              		.loc 1 692 1
 2084 03ea 1846     		mov	r0, r3
 2085 03ec 2037     		adds	r7, r7, #32
 2086              		.cfi_def_cfa_offset 8
 2087 03ee BD46     		mov	sp, r7
 2088              		.cfi_def_cfa_register 13
 2089              		@ sp needed
 2090 03f0 80BD     		pop	{r7, pc}
 2091              		.cfi_endproc
 2092              	.LFE124:
 2094              		.section	.text.hal_spi_transmit_interrupt,"ax",%progbits
 2095              		.align	1
 2096              		.global	hal_spi_transmit_interrupt
 2097              		.syntax unified
 2098              		.thumb
 2099              		.thumb_func
 2100              		.fpu softvfp
 2102              	hal_spi_transmit_interrupt:
 2103              	.LFB125:
 693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
 695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      transmit amounts of data by interrupt method, the function is non-blocking
 696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
 697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
 699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_txbuffer: pointer to txbuffer
 700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  length: length of data to be sent
 701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_user_func: pointer to call back function for user
 702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
 703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_VAL, HAL_ERR_BUSY details refer to gd32f3x0_hal.h
 704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
 705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_transmit_interrupt(hal_spi_dev_struct *spi, uint8_t *p_txbuffer, uint32_t length,
 706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                                    hal_spi_user_callback_struct *p_user_func)
 707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 2104              		.loc 1 707 1
 2105              		.cfi_startproc
 2106              		@ args = 0, pretend = 0, frame = 16
 2107              		@ frame_needed = 1, uses_anonymous_args = 0
 2108              		@ link register save eliminated.
 2109 0000 80B4     		push	{r7}
 2110              		.cfi_def_cfa_offset 4
 2111              		.cfi_offset 7, -4
 2112 0002 85B0     		sub	sp, sp, #20
 2113              		.cfi_def_cfa_offset 24
 2114 0004 00AF     		add	r7, sp, #0
 2115              		.cfi_def_cfa_register 7
 2116 0006 F860     		str	r0, [r7, #12]
 2117 0008 B960     		str	r1, [r7, #8]
 2118 000a 7A60     		str	r2, [r7, #4]
 2119 000c 3B60     		str	r3, [r7]
 708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
 709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_txbuffer) || (0 == length)) {
 710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_VAL;
 711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_SPI_STATE_READY != spi->state) {
 2120              		.loc 1 714 34
 2121 000e FB68     		ldr	r3, [r7, #12]
 2122 0010 93F84430 		ldrb	r3, [r3, #68]
 2123 0014 DBB2     		uxtb	r3, r3
 2124              		.loc 1 714 7
 2125 0016 012B     		cmp	r3, #1
 2126 0018 02D0     		beq	.L101
 715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_BUSY;
 2127              		.loc 1 715 16
 2128 001a 6FF00203 		mvn	r3, #2
 2129 001e 7DE0     		b	.L102
 2130              	.L101:
 716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* lock SPI */
 719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_LOCK(spi);
 2131              		.loc 1 719 5
 2132 0020 FB68     		ldr	r3, [r7, #12]
 2133 0022 93F84C30 		ldrb	r3, [r3, #76]	@ zero_extendqisi2
 2134 0026 012B     		cmp	r3, #1
 2135 0028 02D1     		bne	.L103
 2136              		.loc 1 719 5 is_stmt 0 discriminator 1
 2137 002a 6FF00103 		mvn	r3, #1
 2138 002e 75E0     		b	.L102
 2139              	.L103:
 2140              		.loc 1 719 5 discriminator 2
 2141 0030 FB68     		ldr	r3, [r7, #12]
 2142 0032 0122     		movs	r2, #1
 2143 0034 83F84C20 		strb	r2, [r3, #76]
 720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set the transmit information */
 722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_BUSY_TX;
 2144              		.loc 1 722 16 is_stmt 1 discriminator 2
 2145 0038 FB68     		ldr	r3, [r7, #12]
 2146 003a 0322     		movs	r2, #3
 2147 003c 83F84420 		strb	r2, [r3, #68]
 723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_code = HAL_SPI_ERROR_NONE;
 2148              		.loc 1 723 21 discriminator 2
 2149 0040 FB68     		ldr	r3, [r7, #12]
 2150 0042 0022     		movs	r2, #0
 2151 0044 9A64     		str	r2, [r3, #72]
 724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.buffer = (uint8_t *)p_txbuffer;
 2152              		.loc 1 724 26 discriminator 2
 2153 0046 FB68     		ldr	r3, [r7, #12]
 2154 0048 BA68     		ldr	r2, [r7, #8]
 2155 004a DA61     		str	r2, [r3, #28]
 725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.length = length;
 2156              		.loc 1 725 26 discriminator 2
 2157 004c FB68     		ldr	r3, [r7, #12]
 2158 004e 7A68     		ldr	r2, [r7, #4]
 2159 0050 1A62     		str	r2, [r3, #32]
 726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.pos = length;
 2160              		.loc 1 726 23 discriminator 2
 2161 0052 FB68     		ldr	r3, [r7, #12]
 2162 0054 7A68     		ldr	r2, [r7, #4]
 2163 0056 5A62     		str	r2, [r3, #36]
 727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* init field not used to zero */
 729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.buffer  = (uint8_t *)NULL;
 2164              		.loc 1 729 27 discriminator 2
 2165 0058 FB68     		ldr	r3, [r7, #12]
 2166 005a 0022     		movs	r2, #0
 2167 005c 9A62     		str	r2, [r3, #40]
 730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.length  = 0U;
 2168              		.loc 1 730 27 discriminator 2
 2169 005e FB68     		ldr	r3, [r7, #12]
 2170 0060 0022     		movs	r2, #0
 2171 0062 DA62     		str	r2, [r3, #44]
 731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.pos = 0U;
 2172              		.loc 1 731 23 discriminator 2
 2173 0064 FB68     		ldr	r3, [r7, #12]
 2174 0066 0022     		movs	r2, #0
 2175 0068 1A63     		str	r2, [r3, #48]
 732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rx_callback = NULL;
 2176              		.loc 1 733 22 discriminator 2
 2177 006a FB68     		ldr	r3, [r7, #12]
 2178 006c 0022     		movs	r2, #0
 2179 006e 5A63     		str	r2, [r3, #52]
 734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_rx_callback = NULL;
 2180              		.loc 1 734 25 discriminator 2
 2181 0070 FB68     		ldr	r3, [r7, #12]
 2182 0072 0022     		movs	r2, #0
 2183 0074 DA63     		str	r2, [r3, #60]
 735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_callback = (void *)p_user_func->complete_func;
 2184              		.loc 1 735 43 discriminator 2
 2185 0076 3B68     		ldr	r3, [r7]
 2186 0078 1A68     		ldr	r2, [r3]
 2187              		.loc 1 735 22 discriminator 2
 2188 007a FB68     		ldr	r3, [r7, #12]
 2189 007c 9A63     		str	r2, [r3, #56]
 736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_callback = (void *)p_user_func->error_func;
 2190              		.loc 1 736 46 discriminator 2
 2191 007e 3B68     		ldr	r3, [r7]
 2192 0080 5A68     		ldr	r2, [r3, #4]
 2193              		.loc 1 736 25 discriminator 2
 2194 0082 FB68     		ldr	r3, [r7, #12]
 2195 0084 1A64     		str	r2, [r3, #64]
 737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->spi_irq.transmit_handler = _spi_transmit_interrupt;
 2196              		.loc 1 738 35 discriminator 2
 2197 0086 FB68     		ldr	r3, [r7, #12]
 2198 0088 274A     		ldr	r2, .L106
 2199 008a 9A60     		str	r2, [r3, #8]
 739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_CTL0(spi->periph)) & (SPI_CTL0_BDEN)) {
 2200              		.loc 1 740 9 discriminator 2
 2201 008c FB68     		ldr	r3, [r7, #12]
 2202 008e 1B68     		ldr	r3, [r3]
 2203 0090 1B68     		ldr	r3, [r3]
 2204              		.loc 1 740 32 discriminator 2
 2205 0092 03F40043 		and	r3, r3, #32768
 2206              		.loc 1 740 7 discriminator 2
 2207 0096 002B     		cmp	r3, #0
 2208 0098 07D0     		beq	.L104
 741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_CTL0(spi->periph) |= SPI_CTL0_BDOEN;
 2209              		.loc 1 741 9
 2210 009a FB68     		ldr	r3, [r7, #12]
 2211 009c 1B68     		ldr	r3, [r3]
 2212              		.loc 1 741 31
 2213 009e 1B68     		ldr	r3, [r3]
 2214              		.loc 1 741 9
 2215 00a0 FA68     		ldr	r2, [r7, #12]
 2216 00a2 1268     		ldr	r2, [r2]
 2217              		.loc 1 741 31
 2218 00a4 43F48043 		orr	r3, r3, #16384
 2219 00a8 1360     		str	r3, [r2]
 2220              	.L104:
 742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 2221              		.loc 1 743 26
 2222 00aa FB68     		ldr	r3, [r7, #12]
 2223 00ac 1B68     		ldr	r3, [r3]
 2224 00ae 1B68     		ldr	r3, [r3]
 2225 00b0 03F40053 		and	r3, r3, #8192
 2226              		.loc 1 743 7
 2227 00b4 B3F5005F 		cmp	r3, #8192
 2228 00b8 0FD1     		bne	.L105
 744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_OFF(spi->periph);
 2229              		.loc 1 744 9
 2230 00ba FB68     		ldr	r3, [r7, #12]
 2231 00bc 1B68     		ldr	r3, [r3]
 2232 00be 1B68     		ldr	r3, [r3]
 2233 00c0 FA68     		ldr	r2, [r7, #12]
 2234 00c2 1268     		ldr	r2, [r2]
 2235 00c4 23F40053 		bic	r3, r3, #8192
 2236 00c8 1360     		str	r3, [r2]
 745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_ON(spi->periph);
 2237              		.loc 1 745 9
 2238 00ca FB68     		ldr	r3, [r7, #12]
 2239 00cc 1B68     		ldr	r3, [r3]
 2240 00ce 1B68     		ldr	r3, [r3]
 2241 00d0 FA68     		ldr	r2, [r7, #12]
 2242 00d2 1268     		ldr	r2, [r2]
 2243 00d4 43F40053 		orr	r3, r3, #8192
 2244 00d8 1360     		str	r3, [r2]
 2245              	.L105:
 746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* enable TBE and ERR interrupt */
 749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_TBE);
 2246              		.loc 1 749 5
 2247 00da FB68     		ldr	r3, [r7, #12]
 2248 00dc 1B68     		ldr	r3, [r3]
 2249 00de 0433     		adds	r3, r3, #4
 2250 00e0 1B68     		ldr	r3, [r3]
 2251 00e2 FA68     		ldr	r2, [r7, #12]
 2252 00e4 1268     		ldr	r2, [r2]
 2253 00e6 0432     		adds	r2, r2, #4
 2254 00e8 43F08003 		orr	r3, r3, #128
 2255 00ec 1360     		str	r3, [r2]
 750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_ERR);
 2256              		.loc 1 750 5
 2257 00ee FB68     		ldr	r3, [r7, #12]
 2258 00f0 1B68     		ldr	r3, [r3]
 2259 00f2 0433     		adds	r3, r3, #4
 2260 00f4 1B68     		ldr	r3, [r3]
 2261 00f6 FA68     		ldr	r2, [r7, #12]
 2262 00f8 1268     		ldr	r2, [r2]
 2263 00fa 0432     		adds	r2, r2, #4
 2264 00fc 43F02003 		orr	r3, r3, #32
 2265 0100 1360     		str	r3, [r2]
 751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_ENABLE(spi->periph);
 2266              		.loc 1 752 5
 2267 0102 FB68     		ldr	r3, [r7, #12]
 2268 0104 1B68     		ldr	r3, [r3]
 2269 0106 1B68     		ldr	r3, [r3]
 2270 0108 FA68     		ldr	r2, [r7, #12]
 2271 010a 1268     		ldr	r2, [r2]
 2272 010c 43F04003 		orr	r3, r3, #64
 2273 0110 1360     		str	r3, [r2]
 753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* unlock SPI */
 755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_UNLOCK(spi);
 2274              		.loc 1 755 5
 2275 0112 FB68     		ldr	r3, [r7, #12]
 2276 0114 0022     		movs	r2, #0
 2277 0116 83F84C20 		strb	r2, [r3, #76]
 756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 2278              		.loc 1 757 12
 2279 011a 0023     		movs	r3, #0
 2280              	.L102:
 758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 2281              		.loc 1 758 1
 2282 011c 1846     		mov	r0, r3
 2283 011e 1437     		adds	r7, r7, #20
 2284              		.cfi_def_cfa_offset 4
 2285 0120 BD46     		mov	sp, r7
 2286              		.cfi_def_cfa_register 13
 2287              		@ sp needed
 2288 0122 80BC     		pop	{r7}
 2289              		.cfi_restore 7
 2290              		.cfi_def_cfa_offset 0
 2291 0124 7047     		bx	lr
 2292              	.L107:
 2293 0126 00BF     		.align	2
 2294              	.L106:
 2295 0128 00000000 		.word	_spi_transmit_interrupt
 2296              		.cfi_endproc
 2297              	.LFE125:
 2299              		.section	.text.hal_spi_receive_interrupt,"ax",%progbits
 2300              		.align	1
 2301              		.global	hal_spi_receive_interrupt
 2302              		.syntax unified
 2303              		.thumb
 2304              		.thumb_func
 2305              		.fpu softvfp
 2307              	hal_spi_receive_interrupt:
 2308              	.LFB126:
 759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
 761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      receive amounts of data by interrupt method, the function is non-blocking
 762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
 763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
 765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_rxbuffer: pointer to rxbuffer
 766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  length: length of data to be sent
 767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_user_func: pointer to call back function for user
 768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
 769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
 770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
 771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_receive_interrupt(hal_spi_dev_struct *spi, uint8_t *p_rxbuffer, uint32_t length,
 772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                                   hal_spi_user_callback_struct *p_user_func)
 773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 2309              		.loc 1 773 1
 2310              		.cfi_startproc
 2311              		@ args = 0, pretend = 0, frame = 16
 2312              		@ frame_needed = 1, uses_anonymous_args = 0
 2313 0000 80B5     		push	{r7, lr}
 2314              		.cfi_def_cfa_offset 8
 2315              		.cfi_offset 7, -8
 2316              		.cfi_offset 14, -4
 2317 0002 86B0     		sub	sp, sp, #24
 2318              		.cfi_def_cfa_offset 32
 2319 0004 02AF     		add	r7, sp, #8
 2320              		.cfi_def_cfa 7, 24
 2321 0006 F860     		str	r0, [r7, #12]
 2322 0008 B960     		str	r1, [r7, #8]
 2323 000a 7A60     		str	r2, [r7, #4]
 2324 000c 3B60     		str	r3, [r7]
 774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
 775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_rxbuffer) || (0 == length)) {
 776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_VAL;
 777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_MASTER == __HAL_SPI_GET_DEVICE_MODE(spi->periph)) &&
 2325              		.loc 1 780 23
 2326 000e FB68     		ldr	r3, [r7, #12]
 2327 0010 1B68     		ldr	r3, [r3]
 2328 0012 1B68     		ldr	r3, [r3]
 2329 0014 03F48273 		and	r3, r3, #260
 2330              		.loc 1 780 7
 2331 0018 B3F5827F 		cmp	r3, #260
 2332 001c 14D1     		bne	.L109
 781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (SPI_TRANSMODE_FULLDUPLEX == __HAL_SPI_GET_TRANS_MODE(spi->periph))) {
 2333              		.loc 1 781 42 discriminator 1
 2334 001e FB68     		ldr	r3, [r7, #12]
 2335 0020 1B68     		ldr	r3, [r3]
 2336 0022 1B68     		ldr	r3, [r3]
 2337 0024 03F44443 		and	r3, r3, #50176
 780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (SPI_TRANSMODE_FULLDUPLEX == __HAL_SPI_GET_TRANS_MODE(spi->periph))) {
 2338              		.loc 1 780 63 discriminator 1
 2339 0028 002B     		cmp	r3, #0
 2340 002a 0DD1     		bne	.L109
 782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
 2341              		.loc 1 782 20
 2342 002c FB68     		ldr	r3, [r7, #12]
 2343 002e 0122     		movs	r2, #1
 2344 0030 83F84420 		strb	r2, [r3, #68]
 783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* call transmit-receive function to send dummy data generate clock */
 784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return hal_spi_transmit_receive_interrupt(spi, p_rxbuffer, p_rxbuffer, length,
 2345              		.loc 1 784 16
 2346 0034 3B68     		ldr	r3, [r7]
 2347 0036 0093     		str	r3, [sp]
 2348 0038 7B68     		ldr	r3, [r7, #4]
 2349 003a BA68     		ldr	r2, [r7, #8]
 2350 003c B968     		ldr	r1, [r7, #8]
 2351 003e F868     		ldr	r0, [r7, #12]
 2352 0040 FFF7FEFF 		bl	hal_spi_transmit_receive_interrupt
 2353 0044 0346     		mov	r3, r0
 2354 0046 80E0     		b	.L110
 2355              	.L109:
 785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_user_func);
 786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_SPI_STATE_READY != spi->state) {
 2356              		.loc 1 788 34
 2357 0048 FB68     		ldr	r3, [r7, #12]
 2358 004a 93F84430 		ldrb	r3, [r3, #68]
 2359 004e DBB2     		uxtb	r3, r3
 2360              		.loc 1 788 7
 2361 0050 012B     		cmp	r3, #1
 2362 0052 02D0     		beq	.L111
 789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_BUSY;
 2363              		.loc 1 789 16
 2364 0054 6FF00203 		mvn	r3, #2
 2365 0058 77E0     		b	.L110
 2366              	.L111:
 790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* lock SPI */
 793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_LOCK(spi);
 2367              		.loc 1 793 5
 2368 005a FB68     		ldr	r3, [r7, #12]
 2369 005c 93F84C30 		ldrb	r3, [r3, #76]	@ zero_extendqisi2
 2370 0060 012B     		cmp	r3, #1
 2371 0062 02D1     		bne	.L112
 2372              		.loc 1 793 5 is_stmt 0 discriminator 1
 2373 0064 6FF00103 		mvn	r3, #1
 2374 0068 6FE0     		b	.L110
 2375              	.L112:
 2376              		.loc 1 793 5 discriminator 2
 2377 006a FB68     		ldr	r3, [r7, #12]
 2378 006c 0122     		movs	r2, #1
 2379 006e 83F84C20 		strb	r2, [r3, #76]
 794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_BUSY_RX;
 2380              		.loc 1 795 16 is_stmt 1 discriminator 2
 2381 0072 FB68     		ldr	r3, [r7, #12]
 2382 0074 0422     		movs	r2, #4
 2383 0076 83F84420 		strb	r2, [r3, #68]
 796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* init field not used to zero */
 797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.buffer = (uint8_t *)NULL;
 2384              		.loc 1 797 26 discriminator 2
 2385 007a FB68     		ldr	r3, [r7, #12]
 2386 007c 0022     		movs	r2, #0
 2387 007e DA61     		str	r2, [r3, #28]
 798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.length = 0;
 2388              		.loc 1 798 26 discriminator 2
 2389 0080 FB68     		ldr	r3, [r7, #12]
 2390 0082 0022     		movs	r2, #0
 2391 0084 1A62     		str	r2, [r3, #32]
 799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.pos = 0;
 2392              		.loc 1 799 23 discriminator 2
 2393 0086 FB68     		ldr	r3, [r7, #12]
 2394 0088 0022     		movs	r2, #0
 2395 008a 5A62     		str	r2, [r3, #36]
 800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set the receiption information */
 802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.buffer = (uint8_t *)p_rxbuffer;
 2396              		.loc 1 802 26 discriminator 2
 2397 008c FB68     		ldr	r3, [r7, #12]
 2398 008e BA68     		ldr	r2, [r7, #8]
 2399 0090 9A62     		str	r2, [r3, #40]
 803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.length = length;
 2400              		.loc 1 803 26 discriminator 2
 2401 0092 FB68     		ldr	r3, [r7, #12]
 2402 0094 7A68     		ldr	r2, [r7, #4]
 2403 0096 DA62     		str	r2, [r3, #44]
 804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.pos = length;
 2404              		.loc 1 804 23 discriminator 2
 2405 0098 FB68     		ldr	r3, [r7, #12]
 2406 009a 7A68     		ldr	r2, [r7, #4]
 2407 009c 1A63     		str	r2, [r3, #48]
 805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_callback = NULL;
 2408              		.loc 1 806 22 discriminator 2
 2409 009e FB68     		ldr	r3, [r7, #12]
 2410 00a0 0022     		movs	r2, #0
 2411 00a2 9A63     		str	r2, [r3, #56]
 807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rx_callback = (void *)p_user_func->complete_func;
 2412              		.loc 1 807 43 discriminator 2
 2413 00a4 3B68     		ldr	r3, [r7]
 2414 00a6 1A68     		ldr	r2, [r3]
 2415              		.loc 1 807 22 discriminator 2
 2416 00a8 FB68     		ldr	r3, [r7, #12]
 2417 00aa 5A63     		str	r2, [r3, #52]
 808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_callback = (void *)p_user_func->error_func;
 2418              		.loc 1 808 46 discriminator 2
 2419 00ac 3B68     		ldr	r3, [r7]
 2420 00ae 5A68     		ldr	r2, [r3, #4]
 2421              		.loc 1 808 25 discriminator 2
 2422 00b0 FB68     		ldr	r3, [r7, #12]
 2423 00b2 1A64     		str	r2, [r3, #64]
 809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->spi_irq.receive_handler = _spi_receive_interrupt;
 2424              		.loc 1 810 34 discriminator 2
 2425 00b4 FB68     		ldr	r3, [r7, #12]
 2426 00b6 274A     		ldr	r2, .L115
 2427 00b8 5A60     		str	r2, [r3, #4]
 811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_CTL0(spi->periph)) & (SPI_CTL0_BDEN)) {
 2428              		.loc 1 812 9 discriminator 2
 2429 00ba FB68     		ldr	r3, [r7, #12]
 2430 00bc 1B68     		ldr	r3, [r3]
 2431 00be 1B68     		ldr	r3, [r3]
 2432              		.loc 1 812 32 discriminator 2
 2433 00c0 03F40043 		and	r3, r3, #32768
 2434              		.loc 1 812 7 discriminator 2
 2435 00c4 002B     		cmp	r3, #0
 2436 00c6 07D0     		beq	.L113
 813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_CTL0(spi->periph) &= ~SPI_CTL0_BDOEN;
 2437              		.loc 1 813 9
 2438 00c8 FB68     		ldr	r3, [r7, #12]
 2439 00ca 1B68     		ldr	r3, [r3]
 2440              		.loc 1 813 31
 2441 00cc 1B68     		ldr	r3, [r3]
 2442              		.loc 1 813 9
 2443 00ce FA68     		ldr	r2, [r7, #12]
 2444 00d0 1268     		ldr	r2, [r2]
 2445              		.loc 1 813 31
 2446 00d2 23F48043 		bic	r3, r3, #16384
 2447 00d6 1360     		str	r3, [r2]
 2448              	.L113:
 814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 2449              		.loc 1 816 26
 2450 00d8 FB68     		ldr	r3, [r7, #12]
 2451 00da 1B68     		ldr	r3, [r3]
 2452 00dc 1B68     		ldr	r3, [r3]
 2453 00de 03F40053 		and	r3, r3, #8192
 2454              		.loc 1 816 7
 2455 00e2 B3F5005F 		cmp	r3, #8192
 2456 00e6 0FD1     		bne	.L114
 817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_OFF(spi->periph);
 2457              		.loc 1 817 9
 2458 00e8 FB68     		ldr	r3, [r7, #12]
 2459 00ea 1B68     		ldr	r3, [r3]
 2460 00ec 1B68     		ldr	r3, [r3]
 2461 00ee FA68     		ldr	r2, [r7, #12]
 2462 00f0 1268     		ldr	r2, [r2]
 2463 00f2 23F40053 		bic	r3, r3, #8192
 2464 00f6 1360     		str	r3, [r2]
 818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_ON(spi->periph);
 2465              		.loc 1 818 9
 2466 00f8 FB68     		ldr	r3, [r7, #12]
 2467 00fa 1B68     		ldr	r3, [r3]
 2468 00fc 1B68     		ldr	r3, [r3]
 2469 00fe FA68     		ldr	r2, [r7, #12]
 2470 0100 1268     		ldr	r2, [r2]
 2471 0102 43F40053 		orr	r3, r3, #8192
 2472 0106 1360     		str	r3, [r2]
 2473              	.L114:
 819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* enable RBNE and ERR interrupt */
 822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_RBNE);
 2474              		.loc 1 822 5
 2475 0108 FB68     		ldr	r3, [r7, #12]
 2476 010a 1B68     		ldr	r3, [r3]
 2477 010c 0433     		adds	r3, r3, #4
 2478 010e 1B68     		ldr	r3, [r3]
 2479 0110 FA68     		ldr	r2, [r7, #12]
 2480 0112 1268     		ldr	r2, [r2]
 2481 0114 0432     		adds	r2, r2, #4
 2482 0116 43F04003 		orr	r3, r3, #64
 2483 011a 1360     		str	r3, [r2]
 823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_ERR);
 2484              		.loc 1 823 5
 2485 011c FB68     		ldr	r3, [r7, #12]
 2486 011e 1B68     		ldr	r3, [r3]
 2487 0120 0433     		adds	r3, r3, #4
 2488 0122 1B68     		ldr	r3, [r3]
 2489 0124 FA68     		ldr	r2, [r7, #12]
 2490 0126 1268     		ldr	r2, [r2]
 2491 0128 0432     		adds	r2, r2, #4
 2492 012a 43F02003 		orr	r3, r3, #32
 2493 012e 1360     		str	r3, [r2]
 824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_ENABLE(spi->periph);
 2494              		.loc 1 825 5
 2495 0130 FB68     		ldr	r3, [r7, #12]
 2496 0132 1B68     		ldr	r3, [r3]
 2497 0134 1B68     		ldr	r3, [r3]
 2498 0136 FA68     		ldr	r2, [r7, #12]
 2499 0138 1268     		ldr	r2, [r2]
 2500 013a 43F04003 		orr	r3, r3, #64
 2501 013e 1360     		str	r3, [r2]
 826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* unlock SPI */
 828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_UNLOCK(spi);
 2502              		.loc 1 828 5
 2503 0140 FB68     		ldr	r3, [r7, #12]
 2504 0142 0022     		movs	r2, #0
 2505 0144 83F84C20 		strb	r2, [r3, #76]
 829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 2506              		.loc 1 830 12
 2507 0148 0023     		movs	r3, #0
 2508              	.L110:
 831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 2509              		.loc 1 831 1
 2510 014a 1846     		mov	r0, r3
 2511 014c 1037     		adds	r7, r7, #16
 2512              		.cfi_def_cfa_offset 8
 2513 014e BD46     		mov	sp, r7
 2514              		.cfi_def_cfa_register 13
 2515              		@ sp needed
 2516 0150 80BD     		pop	{r7, pc}
 2517              	.L116:
 2518 0152 00BF     		.align	2
 2519              	.L115:
 2520 0154 00000000 		.word	_spi_receive_interrupt
 2521              		.cfi_endproc
 2522              	.LFE126:
 2524              		.section	.text.hal_spi_transmit_receive_interrupt,"ax",%progbits
 2525              		.align	1
 2526              		.global	hal_spi_transmit_receive_interrupt
 2527              		.syntax unified
 2528              		.thumb
 2529              		.thumb_func
 2530              		.fpu softvfp
 2532              	hal_spi_transmit_receive_interrupt:
 2533              	.LFB127:
 832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
 834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      transmit and receive amounts of data by interrupt method, the function is non-block
 835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
 836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
 838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_txbuffer: pointer to txbuffer
 839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_rxbuffer: pointer to rxbuffer
 840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  length: length of data to be sent
 841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_user_func: pointer to call back function for user
 842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
 843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_VAL, HAL_ERR_BUSY details refer to gd32f3x0_hal.h
 844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
 845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_transmit_receive_interrupt(hal_spi_dev_struct *spi, uint8_t *p_txbuffer, uint8_t *p
 846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         uint32_t length, hal_spi_user_callback_struct *p_user_func)
 847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 2534              		.loc 1 847 1
 2535              		.cfi_startproc
 2536              		@ args = 4, pretend = 0, frame = 16
 2537              		@ frame_needed = 1, uses_anonymous_args = 0
 2538              		@ link register save eliminated.
 2539 0000 80B4     		push	{r7}
 2540              		.cfi_def_cfa_offset 4
 2541              		.cfi_offset 7, -4
 2542 0002 85B0     		sub	sp, sp, #20
 2543              		.cfi_def_cfa_offset 24
 2544 0004 00AF     		add	r7, sp, #0
 2545              		.cfi_def_cfa_register 7
 2546 0006 F860     		str	r0, [r7, #12]
 2547 0008 B960     		str	r1, [r7, #8]
 2548 000a 7A60     		str	r2, [r7, #4]
 2549 000c 3B60     		str	r3, [r7]
 848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
 849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_rxbuffer) || (NULL == p_txbuffer) ||
 850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (0 == length)) {
 851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_VAL;
 852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(spi->state != HAL_SPI_STATE_READY) {
 2550              		.loc 1 855 11
 2551 000e FB68     		ldr	r3, [r7, #12]
 2552 0010 93F84430 		ldrb	r3, [r3, #68]
 2553 0014 DBB2     		uxtb	r3, r3
 2554              		.loc 1 855 7
 2555 0016 012B     		cmp	r3, #1
 2556 0018 02D0     		beq	.L118
 856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_BUSY;
 2557              		.loc 1 856 16
 2558 001a 6FF00203 		mvn	r3, #2
 2559 001e 80E0     		b	.L119
 2560              	.L118:
 857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* lock SPI */
 860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_LOCK(spi);
 2561              		.loc 1 860 5
 2562 0020 FB68     		ldr	r3, [r7, #12]
 2563 0022 93F84C30 		ldrb	r3, [r3, #76]	@ zero_extendqisi2
 2564 0026 012B     		cmp	r3, #1
 2565 0028 02D1     		bne	.L120
 2566              		.loc 1 860 5 is_stmt 0 discriminator 1
 2567 002a 6FF00103 		mvn	r3, #1
 2568 002e 78E0     		b	.L119
 2569              	.L120:
 2570              		.loc 1 860 5 discriminator 2
 2571 0030 FB68     		ldr	r3, [r7, #12]
 2572 0032 0122     		movs	r2, #1
 2573 0034 83F84C20 		strb	r2, [r3, #76]
 861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DISABLE(spi->periph);
 2574              		.loc 1 862 5 is_stmt 1 discriminator 2
 2575 0038 FB68     		ldr	r3, [r7, #12]
 2576 003a 1B68     		ldr	r3, [r3]
 2577 003c 1B68     		ldr	r3, [r3]
 2578 003e FA68     		ldr	r2, [r7, #12]
 2579 0040 1268     		ldr	r2, [r2]
 2580 0042 23F04003 		bic	r3, r3, #64
 2581 0046 1360     		str	r3, [r2]
 863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set transmit information */
 864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state       = HAL_SPI_STATE_BUSY_TX_RX;
 2582              		.loc 1 864 22 discriminator 2
 2583 0048 FB68     		ldr	r3, [r7, #12]
 2584 004a 0522     		movs	r2, #5
 2585 004c 83F84420 		strb	r2, [r3, #68]
 865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.buffer  = (uint8_t *)p_txbuffer;
 2586              		.loc 1 865 27 discriminator 2
 2587 0050 FB68     		ldr	r3, [r7, #12]
 2588 0052 BA68     		ldr	r2, [r7, #8]
 2589 0054 DA61     		str	r2, [r3, #28]
 866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.length  = length;
 2590              		.loc 1 866 27 discriminator 2
 2591 0056 FB68     		ldr	r3, [r7, #12]
 2592 0058 3A68     		ldr	r2, [r7]
 2593 005a 1A62     		str	r2, [r3, #32]
 867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.pos = length;
 2594              		.loc 1 867 23 discriminator 2
 2595 005c FB68     		ldr	r3, [r7, #12]
 2596 005e 3A68     		ldr	r2, [r7]
 2597 0060 5A62     		str	r2, [r3, #36]
 868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set receiption information */
 870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.buffer  = (uint8_t *)p_rxbuffer;
 2598              		.loc 1 870 27 discriminator 2
 2599 0062 FB68     		ldr	r3, [r7, #12]
 2600 0064 7A68     		ldr	r2, [r7, #4]
 2601 0066 9A62     		str	r2, [r3, #40]
 871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.length  = length;
 2602              		.loc 1 871 27 discriminator 2
 2603 0068 FB68     		ldr	r3, [r7, #12]
 2604 006a 3A68     		ldr	r2, [r7]
 2605 006c DA62     		str	r2, [r3, #44]
 872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.pos     = length;
 2606              		.loc 1 872 27 discriminator 2
 2607 006e FB68     		ldr	r3, [r7, #12]
 2608 0070 3A68     		ldr	r2, [r7]
 2609 0072 1A63     		str	r2, [r3, #48]
 873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_callback = NULL;
 2610              		.loc 1 874 22 discriminator 2
 2611 0074 FB68     		ldr	r3, [r7, #12]
 2612 0076 0022     		movs	r2, #0
 2613 0078 9A63     		str	r2, [r3, #56]
 875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rx_callback = NULL;
 2614              		.loc 1 875 22 discriminator 2
 2615 007a FB68     		ldr	r3, [r7, #12]
 2616 007c 0022     		movs	r2, #0
 2617 007e 5A63     		str	r2, [r3, #52]
 876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_rx_callback = (void *)p_user_func->complete_func;
 2618              		.loc 1 876 46 discriminator 2
 2619 0080 BB69     		ldr	r3, [r7, #24]
 2620 0082 1A68     		ldr	r2, [r3]
 2621              		.loc 1 876 25 discriminator 2
 2622 0084 FB68     		ldr	r3, [r7, #12]
 2623 0086 DA63     		str	r2, [r3, #60]
 877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_callback = (void *)p_user_func->error_func;
 2624              		.loc 1 877 46 discriminator 2
 2625 0088 BB69     		ldr	r3, [r7, #24]
 2626 008a 5A68     		ldr	r2, [r3, #4]
 2627              		.loc 1 877 25 discriminator 2
 2628 008c FB68     		ldr	r3, [r7, #12]
 2629 008e 1A64     		str	r2, [r3, #64]
 878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->spi_irq.receive_handler = _spi_2lines_receive_interrupt;
 2630              		.loc 1 879 34 discriminator 2
 2631 0090 FB68     		ldr	r3, [r7, #12]
 2632 0092 264A     		ldr	r2, .L122
 2633 0094 5A60     		str	r2, [r3, #4]
 880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->spi_irq.transmit_handler = _spi_2lines_transmit_interrupt;
 2634              		.loc 1 880 35 discriminator 2
 2635 0096 FB68     		ldr	r3, [r7, #12]
 2636 0098 254A     		ldr	r2, .L122+4
 2637 009a 9A60     		str	r2, [r3, #8]
 881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 2638              		.loc 1 882 26 discriminator 2
 2639 009c FB68     		ldr	r3, [r7, #12]
 2640 009e 1B68     		ldr	r3, [r3]
 2641 00a0 1B68     		ldr	r3, [r3]
 2642 00a2 03F40053 		and	r3, r3, #8192
 2643              		.loc 1 882 7 discriminator 2
 2644 00a6 B3F5005F 		cmp	r3, #8192
 2645 00aa 0FD1     		bne	.L121
 883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_OFF(spi->periph);
 2646              		.loc 1 883 9
 2647 00ac FB68     		ldr	r3, [r7, #12]
 2648 00ae 1B68     		ldr	r3, [r3]
 2649 00b0 1B68     		ldr	r3, [r3]
 2650 00b2 FA68     		ldr	r2, [r7, #12]
 2651 00b4 1268     		ldr	r2, [r2]
 2652 00b6 23F40053 		bic	r3, r3, #8192
 2653 00ba 1360     		str	r3, [r2]
 884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_ON(spi->periph);
 2654              		.loc 1 884 9
 2655 00bc FB68     		ldr	r3, [r7, #12]
 2656 00be 1B68     		ldr	r3, [r3]
 2657 00c0 1B68     		ldr	r3, [r3]
 2658 00c2 FA68     		ldr	r2, [r7, #12]
 2659 00c4 1268     		ldr	r2, [r2]
 2660 00c6 43F40053 		orr	r3, r3, #8192
 2661 00ca 1360     		str	r3, [r2]
 2662              	.L121:
 885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* enable TBE, RBNE and ERR interrupt */
 888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_TBE);
 2663              		.loc 1 888 5
 2664 00cc FB68     		ldr	r3, [r7, #12]
 2665 00ce 1B68     		ldr	r3, [r3]
 2666 00d0 0433     		adds	r3, r3, #4
 2667 00d2 1B68     		ldr	r3, [r3]
 2668 00d4 FA68     		ldr	r2, [r7, #12]
 2669 00d6 1268     		ldr	r2, [r2]
 2670 00d8 0432     		adds	r2, r2, #4
 2671 00da 43F08003 		orr	r3, r3, #128
 2672 00de 1360     		str	r3, [r2]
 889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_RBNE);
 2673              		.loc 1 889 5
 2674 00e0 FB68     		ldr	r3, [r7, #12]
 2675 00e2 1B68     		ldr	r3, [r3]
 2676 00e4 0433     		adds	r3, r3, #4
 2677 00e6 1B68     		ldr	r3, [r3]
 2678 00e8 FA68     		ldr	r2, [r7, #12]
 2679 00ea 1268     		ldr	r2, [r2]
 2680 00ec 0432     		adds	r2, r2, #4
 2681 00ee 43F04003 		orr	r3, r3, #64
 2682 00f2 1360     		str	r3, [r2]
 890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_ERR);
 2683              		.loc 1 890 5
 2684 00f4 FB68     		ldr	r3, [r7, #12]
 2685 00f6 1B68     		ldr	r3, [r3]
 2686 00f8 0433     		adds	r3, r3, #4
 2687 00fa 1B68     		ldr	r3, [r3]
 2688 00fc FA68     		ldr	r2, [r7, #12]
 2689 00fe 1268     		ldr	r2, [r2]
 2690 0100 0432     		adds	r2, r2, #4
 2691 0102 43F02003 		orr	r3, r3, #32
 2692 0106 1360     		str	r3, [r2]
 891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_ENABLE(spi->periph);
 2693              		.loc 1 892 5
 2694 0108 FB68     		ldr	r3, [r7, #12]
 2695 010a 1B68     		ldr	r3, [r3]
 2696 010c 1B68     		ldr	r3, [r3]
 2697 010e FA68     		ldr	r2, [r7, #12]
 2698 0110 1268     		ldr	r2, [r2]
 2699 0112 43F04003 		orr	r3, r3, #64
 2700 0116 1360     		str	r3, [r2]
 893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* unlock SPI */
 895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_UNLOCK(spi);
 2701              		.loc 1 895 5
 2702 0118 FB68     		ldr	r3, [r7, #12]
 2703 011a 0022     		movs	r2, #0
 2704 011c 83F84C20 		strb	r2, [r3, #76]
 896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 2705              		.loc 1 897 12
 2706 0120 0023     		movs	r3, #0
 2707              	.L119:
 898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 2708              		.loc 1 898 1
 2709 0122 1846     		mov	r0, r3
 2710 0124 1437     		adds	r7, r7, #20
 2711              		.cfi_def_cfa_offset 4
 2712 0126 BD46     		mov	sp, r7
 2713              		.cfi_def_cfa_register 13
 2714              		@ sp needed
 2715 0128 80BC     		pop	{r7}
 2716              		.cfi_restore 7
 2717              		.cfi_def_cfa_offset 0
 2718 012a 7047     		bx	lr
 2719              	.L123:
 2720              		.align	2
 2721              	.L122:
 2722 012c 00000000 		.word	_spi_2lines_receive_interrupt
 2723 0130 00000000 		.word	_spi_2lines_transmit_interrupt
 2724              		.cfi_endproc
 2725              	.LFE127:
 2727              		.section	.text.hal_spi_transmit_dma,"ax",%progbits
 2728              		.align	1
 2729              		.global	hal_spi_transmit_dma
 2730              		.syntax unified
 2731              		.thumb
 2732              		.thumb_func
 2733              		.fpu softvfp
 2735              	hal_spi_transmit_dma:
 2736              	.LFB128:
 899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
 901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      transmit amounts of data by DMA method, the function is non-blocking
 902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
 903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
 905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_txbuffer: pointer to txbuffer
 906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  length: length of data to be sent
 907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_user_func: pointer to call back function for user
 908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
 909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_BUSY, HAL_ERR_VAL details refer to gd32f3x0_hal.h
 910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
 911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_transmit_dma(hal_spi_dev_struct *spi, uint8_t *p_txbuffer, uint16_t length,
 912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                              hal_spi_user_callback_struct *p_user_func)
 913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 2737              		.loc 1 913 1
 2738              		.cfi_startproc
 2739              		@ args = 0, pretend = 0, frame = 32
 2740              		@ frame_needed = 1, uses_anonymous_args = 0
 2741 0000 90B5     		push	{r4, r7, lr}
 2742              		.cfi_def_cfa_offset 12
 2743              		.cfi_offset 4, -12
 2744              		.cfi_offset 7, -8
 2745              		.cfi_offset 14, -4
 2746 0002 8BB0     		sub	sp, sp, #44
 2747              		.cfi_def_cfa_offset 56
 2748 0004 02AF     		add	r7, sp, #8
 2749              		.cfi_def_cfa 7, 48
 2750 0006 F860     		str	r0, [r7, #12]
 2751 0008 B960     		str	r1, [r7, #8]
 2752 000a 3B60     		str	r3, [r7]
 2753 000c 1346     		mov	r3, r2	@ movhi
 2754 000e FB80     		strh	r3, [r7, #6]	@ movhi
 914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_irq_struct dma_irq;
 915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
 917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_txbuffer) || (0 == length)) {
 918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_VAL;
 919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(spi->state != HAL_SPI_STATE_READY) {
 2755              		.loc 1 922 11
 2756 0010 FB68     		ldr	r3, [r7, #12]
 2757 0012 93F84430 		ldrb	r3, [r3, #68]
 2758 0016 DBB2     		uxtb	r3, r3
 2759              		.loc 1 922 7
 2760 0018 012B     		cmp	r3, #1
 2761 001a 02D0     		beq	.L125
 923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_BUSY;
 2762              		.loc 1 923 16
 2763 001c 6FF00203 		mvn	r3, #2
 2764 0020 99E0     		b	.L130
 2765              	.L125:
 924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* lock SPI */
 927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_LOCK(spi);
 2766              		.loc 1 927 5
 2767 0022 FB68     		ldr	r3, [r7, #12]
 2768 0024 93F84C30 		ldrb	r3, [r3, #76]	@ zero_extendqisi2
 2769 0028 012B     		cmp	r3, #1
 2770 002a 02D1     		bne	.L127
 2771              		.loc 1 927 5 is_stmt 0 discriminator 1
 2772 002c 6FF00103 		mvn	r3, #1
 2773 0030 91E0     		b	.L130
 2774              	.L127:
 2775              		.loc 1 927 5 discriminator 2
 2776 0032 FB68     		ldr	r3, [r7, #12]
 2777 0034 0122     		movs	r2, #1
 2778 0036 83F84C20 		strb	r2, [r3, #76]
 928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set the transaction information */
 930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_BUSY_TX;
 2779              		.loc 1 930 16 is_stmt 1 discriminator 2
 2780 003a FB68     		ldr	r3, [r7, #12]
 2781 003c 0322     		movs	r2, #3
 2782 003e 83F84420 		strb	r2, [r3, #68]
 931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.buffer = (uint8_t *)p_txbuffer;
 2783              		.loc 1 931 26 discriminator 2
 2784 0042 FB68     		ldr	r3, [r7, #12]
 2785 0044 BA68     		ldr	r2, [r7, #8]
 2786 0046 DA61     		str	r2, [r3, #28]
 932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.length = length;
 2787              		.loc 1 932 26 discriminator 2
 2788 0048 FA88     		ldrh	r2, [r7, #6]
 2789 004a FB68     		ldr	r3, [r7, #12]
 2790 004c 1A62     		str	r2, [r3, #32]
 933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.pos = length;
 2791              		.loc 1 933 23 discriminator 2
 2792 004e FA88     		ldrh	r2, [r7, #6]
 2793 0050 FB68     		ldr	r3, [r7, #12]
 2794 0052 5A62     		str	r2, [r3, #36]
 934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* Init field not used to zero */
 936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.buffer = (uint8_t *)NULL;
 2795              		.loc 1 936 26 discriminator 2
 2796 0054 FB68     		ldr	r3, [r7, #12]
 2797 0056 0022     		movs	r2, #0
 2798 0058 9A62     		str	r2, [r3, #40]
 937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.length = 0U;
 2799              		.loc 1 937 26 discriminator 2
 2800 005a FB68     		ldr	r3, [r7, #12]
 2801 005c 0022     		movs	r2, #0
 2802 005e DA62     		str	r2, [r3, #44]
 938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.pos = 0U;
 2803              		.loc 1 938 23 discriminator 2
 2804 0060 FB68     		ldr	r3, [r7, #12]
 2805 0062 0022     		movs	r2, #0
 2806 0064 1A63     		str	r2, [r3, #48]
 939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rx_callback = NULL;
 2807              		.loc 1 939 22 discriminator 2
 2808 0066 FB68     		ldr	r3, [r7, #12]
 2809 0068 0022     		movs	r2, #0
 2810 006a 5A63     		str	r2, [r3, #52]
 940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_callback = (void *)p_user_func->complete_func;
 2811              		.loc 1 940 43 discriminator 2
 2812 006c 3B68     		ldr	r3, [r7]
 2813 006e 1A68     		ldr	r2, [r3]
 2814              		.loc 1 940 22 discriminator 2
 2815 0070 FB68     		ldr	r3, [r7, #12]
 2816 0072 9A63     		str	r2, [r3, #56]
 941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_callback = (void *)p_user_func->error_func;
 2817              		.loc 1 941 46 discriminator 2
 2818 0074 3B68     		ldr	r3, [r7]
 2819 0076 5A68     		ldr	r2, [r3, #4]
 2820              		.loc 1 941 25 discriminator 2
 2821 0078 FB68     		ldr	r3, [r7, #12]
 2822 007a 1A64     		str	r2, [r3, #64]
 942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* 1 lines transmit */
 944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_CTL0(spi->periph)) & (SPI_CTL0_BDEN)) {
 2823              		.loc 1 944 9 discriminator 2
 2824 007c FB68     		ldr	r3, [r7, #12]
 2825 007e 1B68     		ldr	r3, [r3]
 2826 0080 1B68     		ldr	r3, [r3]
 2827              		.loc 1 944 32 discriminator 2
 2828 0082 03F40043 		and	r3, r3, #32768
 2829              		.loc 1 944 7 discriminator 2
 2830 0086 002B     		cmp	r3, #0
 2831 0088 07D0     		beq	.L128
 945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_CTL0(spi->periph) |= SPI_CTL0_BDOEN;
 2832              		.loc 1 945 9
 2833 008a FB68     		ldr	r3, [r7, #12]
 2834 008c 1B68     		ldr	r3, [r3]
 2835              		.loc 1 945 31
 2836 008e 1B68     		ldr	r3, [r3]
 2837              		.loc 1 945 9
 2838 0090 FA68     		ldr	r2, [r7, #12]
 2839 0092 1268     		ldr	r2, [r2]
 2840              		.loc 1 945 31
 2841 0094 43F48043 		orr	r3, r3, #16384
 2842 0098 1360     		str	r3, [r2]
 2843              	.L128:
 946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 2844              		.loc 1 947 26
 2845 009a FB68     		ldr	r3, [r7, #12]
 2846 009c 1B68     		ldr	r3, [r3]
 2847 009e 1B68     		ldr	r3, [r3]
 2848 00a0 03F40053 		and	r3, r3, #8192
 2849              		.loc 1 947 7
 2850 00a4 B3F5005F 		cmp	r3, #8192
 2851 00a8 0FD1     		bne	.L129
 948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* reset CRC */
 949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_OFF(spi->periph);
 2852              		.loc 1 949 9
 2853 00aa FB68     		ldr	r3, [r7, #12]
 2854 00ac 1B68     		ldr	r3, [r3]
 2855 00ae 1B68     		ldr	r3, [r3]
 2856 00b0 FA68     		ldr	r2, [r7, #12]
 2857 00b2 1268     		ldr	r2, [r2]
 2858 00b4 23F40053 		bic	r3, r3, #8192
 2859 00b8 1360     		str	r3, [r2]
 950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_ON(spi->periph);
 2860              		.loc 1 950 9
 2861 00ba FB68     		ldr	r3, [r7, #12]
 2862 00bc 1B68     		ldr	r3, [r3]
 2863 00be 1B68     		ldr	r3, [r3]
 2864 00c0 FA68     		ldr	r2, [r7, #12]
 2865 00c2 1268     		ldr	r2, [r2]
 2866 00c4 43F40053 		orr	r3, r3, #8192
 2867 00c8 1360     		str	r3, [r2]
 2868              	.L129:
 951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_tx->dma_irq.half_finish_handle = NULL;
 2869              		.loc 1 952 8
 2870 00ca FB68     		ldr	r3, [r7, #12]
 2871 00cc 9B69     		ldr	r3, [r3, #24]
 2872              		.loc 1 952 47
 2873 00ce 0022     		movs	r2, #0
 2874 00d0 9A60     		str	r2, [r3, #8]
 953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_tx->dma_irq.full_finish_handle = _spi_transmit_compelete_dma;
 2875              		.loc 1 953 8
 2876 00d2 FB68     		ldr	r3, [r7, #12]
 2877 00d4 9B69     		ldr	r3, [r3, #24]
 2878              		.loc 1 953 47
 2879 00d6 224A     		ldr	r2, .L131
 2880 00d8 DA60     		str	r2, [r3, #12]
 954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_tx->dma_irq.error_handle = _spi_dma_error;
 2881              		.loc 1 954 8
 2882 00da FB68     		ldr	r3, [r7, #12]
 2883 00dc 9B69     		ldr	r3, [r3, #24]
 2884              		.loc 1 954 41
 2885 00de 214A     		ldr	r2, .L131+4
 2886 00e0 5A60     		str	r2, [r3, #4]
 955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     dma_irq.half_finish_handle = NULL;
 2887              		.loc 1 956 32
 2888 00e2 0023     		movs	r3, #0
 2889 00e4 BB61     		str	r3, [r7, #24]
 957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     dma_irq.full_finish_handle = _spi_transmit_compelete_dma;
 2890              		.loc 1 957 32
 2891 00e6 1E4B     		ldr	r3, .L131
 2892 00e8 FB61     		str	r3, [r7, #28]
 958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     dma_irq.error_handle = _spi_dma_error;
 2893              		.loc 1 958 26
 2894 00ea 1E4B     		ldr	r3, .L131+4
 2895 00ec 7B61     		str	r3, [r7, #20]
 959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_start_interrupt(spi->p_dma_tx, (uint32_t)spi->txbuffer.buffer,
 2896              		.loc 1 960 5
 2897 00ee FB68     		ldr	r3, [r7, #12]
 2898 00f0 9869     		ldr	r0, [r3, #24]
 2899              		.loc 1 960 67
 2900 00f2 FB68     		ldr	r3, [r7, #12]
 2901 00f4 DB69     		ldr	r3, [r3, #28]
 2902              		.loc 1 960 5
 2903 00f6 1C46     		mov	r4, r3
 961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             (uint32_t)&SPI_DATA(spi->periph), spi->txbuffer.pos, &dma_irq);
 2904              		.loc 1 961 40
 2905 00f8 FB68     		ldr	r3, [r7, #12]
 2906 00fa 1B68     		ldr	r3, [r3]
 960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             (uint32_t)&SPI_DATA(spi->periph), spi->txbuffer.pos, &dma_irq);
 2907              		.loc 1 960 5
 2908 00fc 03F10C02 		add	r2, r3, #12
 2909              		.loc 1 961 76
 2910 0100 FB68     		ldr	r3, [r7, #12]
 2911 0102 5B6A     		ldr	r3, [r3, #36]
 960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             (uint32_t)&SPI_DATA(spi->periph), spi->txbuffer.pos, &dma_irq);
 2912              		.loc 1 960 5
 2913 0104 99B2     		uxth	r1, r3
 2914 0106 07F11403 		add	r3, r7, #20
 2915 010a 0093     		str	r3, [sp]
 2916 010c 0B46     		mov	r3, r1
 2917 010e 2146     		mov	r1, r4
 2918 0110 FFF7FEFF 		bl	hal_dma_start_interrupt
 962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_ERR);
 2919              		.loc 1 962 5
 2920 0114 FB68     		ldr	r3, [r7, #12]
 2921 0116 1B68     		ldr	r3, [r3]
 2922 0118 0433     		adds	r3, r3, #4
 2923 011a 1B68     		ldr	r3, [r3]
 2924 011c FA68     		ldr	r2, [r7, #12]
 2925 011e 1268     		ldr	r2, [r2]
 2926 0120 0432     		adds	r2, r2, #4
 2927 0122 43F02003 		orr	r3, r3, #32
 2928 0126 1360     		str	r3, [r2]
 963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_ENABLE(spi->periph);
 2929              		.loc 1 963 5
 2930 0128 FB68     		ldr	r3, [r7, #12]
 2931 012a 1B68     		ldr	r3, [r3]
 2932 012c 1B68     		ldr	r3, [r3]
 2933 012e FA68     		ldr	r2, [r7, #12]
 2934 0130 1268     		ldr	r2, [r2]
 2935 0132 43F04003 		orr	r3, r3, #64
 2936 0136 1360     		str	r3, [r2]
 964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* enable SPI DMA transmit */
 966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_ENABLE(spi->periph, SPI_DMA_TRANSMIT);
 2937              		.loc 1 966 5
 2938 0138 FB68     		ldr	r3, [r7, #12]
 2939 013a 1B68     		ldr	r3, [r3]
 2940 013c 0433     		adds	r3, r3, #4
 2941 013e 1B68     		ldr	r3, [r3]
 2942 0140 FA68     		ldr	r2, [r7, #12]
 2943 0142 1268     		ldr	r2, [r2]
 2944 0144 0432     		adds	r2, r2, #4
 2945 0146 43F00203 		orr	r3, r3, #2
 2946 014a 1360     		str	r3, [r2]
 967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* unlock SPI */
 969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_UNLOCK(spi);
 2947              		.loc 1 969 5
 2948 014c FB68     		ldr	r3, [r7, #12]
 2949 014e 0022     		movs	r2, #0
 2950 0150 83F84C20 		strb	r2, [r3, #76]
 970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 2951              		.loc 1 971 12
 2952 0154 0023     		movs	r3, #0
 2953              	.L130:
 972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 2954              		.loc 1 972 1 discriminator 1
 2955 0156 1846     		mov	r0, r3
 2956 0158 2437     		adds	r7, r7, #36
 2957              		.cfi_def_cfa_offset 12
 2958 015a BD46     		mov	sp, r7
 2959              		.cfi_def_cfa_register 13
 2960              		@ sp needed
 2961 015c 90BD     		pop	{r4, r7, pc}
 2962              	.L132:
 2963 015e 00BF     		.align	2
 2964              	.L131:
 2965 0160 00000000 		.word	_spi_transmit_compelete_dma
 2966 0164 00000000 		.word	_spi_dma_error
 2967              		.cfi_endproc
 2968              	.LFE128:
 2970              		.section	.text.hal_spi_receive_dma,"ax",%progbits
 2971              		.align	1
 2972              		.global	hal_spi_receive_dma
 2973              		.syntax unified
 2974              		.thumb
 2975              		.thumb_func
 2976              		.fpu softvfp
 2978              	hal_spi_receive_dma:
 2979              	.LFB129:
 973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
 975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      receive amounts of data by DMA method, the function is non-blocking
 976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
 977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
 978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
 979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_rxbuffer: pointer to rxbuffer
 980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  length: length of data to be sent
 981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_user_func: pointer to call back function for user
 982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
 983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
 984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
 985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_receive_dma(hal_spi_dev_struct *spi, uint8_t *p_rxbuffer, uint16_t length,
 986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             hal_spi_user_callback_struct *p_user_func)
 987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 2980              		.loc 1 987 1
 2981              		.cfi_startproc
 2982              		@ args = 0, pretend = 0, frame = 32
 2983              		@ frame_needed = 1, uses_anonymous_args = 0
 2984 0000 90B5     		push	{r4, r7, lr}
 2985              		.cfi_def_cfa_offset 12
 2986              		.cfi_offset 4, -12
 2987              		.cfi_offset 7, -8
 2988              		.cfi_offset 14, -4
 2989 0002 8BB0     		sub	sp, sp, #44
 2990              		.cfi_def_cfa_offset 56
 2991 0004 02AF     		add	r7, sp, #8
 2992              		.cfi_def_cfa 7, 48
 2993 0006 F860     		str	r0, [r7, #12]
 2994 0008 B960     		str	r1, [r7, #8]
 2995 000a 3B60     		str	r3, [r7]
 2996 000c 1346     		mov	r3, r2	@ movhi
 2997 000e FB80     		strh	r3, [r7, #6]	@ movhi
 988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_irq_struct dma_irq;
 989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
 991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_rxbuffer) || (0 == length)) {
 992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_VAL;
 993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
 995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
 996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_MASTER == __HAL_SPI_GET_DEVICE_MODE(spi->periph)) &&
 2998              		.loc 1 996 23
 2999 0010 FB68     		ldr	r3, [r7, #12]
 3000 0012 1B68     		ldr	r3, [r3]
 3001 0014 1B68     		ldr	r3, [r3]
 3002 0016 03F48273 		and	r3, r3, #260
 3003              		.loc 1 996 7
 3004 001a B3F5827F 		cmp	r3, #260
 3005 001e 15D1     		bne	.L134
 997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (SPI_TRANSMODE_FULLDUPLEX == __HAL_SPI_GET_TRANS_MODE(spi->periph))) {
 3006              		.loc 1 997 42 discriminator 1
 3007 0020 FB68     		ldr	r3, [r7, #12]
 3008 0022 1B68     		ldr	r3, [r3]
 3009 0024 1B68     		ldr	r3, [r3]
 3010 0026 03F44443 		and	r3, r3, #50176
 996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (SPI_TRANSMODE_FULLDUPLEX == __HAL_SPI_GET_TRANS_MODE(spi->periph))) {
 3011              		.loc 1 996 63 discriminator 1
 3012 002a 002B     		cmp	r3, #0
 3013 002c 0ED1     		bne	.L134
 998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
 3014              		.loc 1 998 20
 3015 002e FB68     		ldr	r3, [r7, #12]
 3016 0030 0122     		movs	r2, #1
 3017 0032 83F84420 		strb	r2, [r3, #68]
 999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* call transmit-receive function to send dummy data generate clock on CLK line */
1000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return hal_spi_transmit_receive_dma(spi, p_rxbuffer, p_rxbuffer, length,
 3018              		.loc 1 1000 16
 3019 0036 FA88     		ldrh	r2, [r7, #6]
 3020 0038 3B68     		ldr	r3, [r7]
 3021 003a 0093     		str	r3, [sp]
 3022 003c 1346     		mov	r3, r2
 3023 003e BA68     		ldr	r2, [r7, #8]
 3024 0040 B968     		ldr	r1, [r7, #8]
 3025 0042 F868     		ldr	r0, [r7, #12]
 3026 0044 FFF7FEFF 		bl	hal_spi_transmit_receive_dma
 3027 0048 0346     		mov	r3, r0
 3028 004a B3E0     		b	.L140
 3029              	.L134:
1001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                                             p_user_func);
1002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(spi->state != HAL_SPI_STATE_READY) {
 3030              		.loc 1 1004 11
 3031 004c FB68     		ldr	r3, [r7, #12]
 3032 004e 93F84430 		ldrb	r3, [r3, #68]
 3033 0052 DBB2     		uxtb	r3, r3
 3034              		.loc 1 1004 7
 3035 0054 012B     		cmp	r3, #1
 3036 0056 02D0     		beq	.L136
1005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_BUSY;
 3037              		.loc 1 1005 16
 3038 0058 6FF00203 		mvn	r3, #2
 3039 005c AAE0     		b	.L140
 3040              	.L136:
1006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* lock SPI */
1009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_LOCK(spi);
 3041              		.loc 1 1009 5
 3042 005e FB68     		ldr	r3, [r7, #12]
 3043 0060 93F84C30 		ldrb	r3, [r3, #76]	@ zero_extendqisi2
 3044 0064 012B     		cmp	r3, #1
 3045 0066 02D1     		bne	.L137
 3046              		.loc 1 1009 5 is_stmt 0 discriminator 1
 3047 0068 6FF00103 		mvn	r3, #1
 3048 006c A2E0     		b	.L140
 3049              	.L137:
 3050              		.loc 1 1009 5 discriminator 2
 3051 006e FB68     		ldr	r3, [r7, #12]
 3052 0070 0122     		movs	r2, #1
 3053 0072 83F84C20 		strb	r2, [r3, #76]
1010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_BUSY_RX;
 3054              		.loc 1 1011 16 is_stmt 1 discriminator 2
 3055 0076 FB68     		ldr	r3, [r7, #12]
 3056 0078 0422     		movs	r2, #4
 3057 007a 83F84420 		strb	r2, [r3, #68]
1012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_code = HAL_ERR_NONE;
 3058              		.loc 1 1012 21 discriminator 2
 3059 007e FB68     		ldr	r3, [r7, #12]
 3060 0080 0022     		movs	r2, #0
 3061 0082 9A64     		str	r2, [r3, #72]
1013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.buffer  = (uint8_t *)NULL;
 3062              		.loc 1 1013 27 discriminator 2
 3063 0084 FB68     		ldr	r3, [r7, #12]
 3064 0086 0022     		movs	r2, #0
 3065 0088 DA61     		str	r2, [r3, #28]
1014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.length  = 0;
 3066              		.loc 1 1014 27 discriminator 2
 3067 008a FB68     		ldr	r3, [r7, #12]
 3068 008c 0022     		movs	r2, #0
 3069 008e 1A62     		str	r2, [r3, #32]
1015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.pos = 0;
 3070              		.loc 1 1015 23 discriminator 2
 3071 0090 FB68     		ldr	r3, [r7, #12]
 3072 0092 0022     		movs	r2, #0
 3073 0094 5A62     		str	r2, [r3, #36]
1016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set the receive information */
1018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.buffer  = (uint8_t *)p_rxbuffer;
 3074              		.loc 1 1018 27 discriminator 2
 3075 0096 FB68     		ldr	r3, [r7, #12]
 3076 0098 BA68     		ldr	r2, [r7, #8]
 3077 009a 9A62     		str	r2, [r3, #40]
1019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.length  = length;
 3078              		.loc 1 1019 27 discriminator 2
 3079 009c FA88     		ldrh	r2, [r7, #6]
 3080 009e FB68     		ldr	r3, [r7, #12]
 3081 00a0 DA62     		str	r2, [r3, #44]
1020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.pos     = length;
 3082              		.loc 1 1020 27 discriminator 2
 3083 00a2 FA88     		ldrh	r2, [r7, #6]
 3084 00a4 FB68     		ldr	r3, [r7, #12]
 3085 00a6 1A63     		str	r2, [r3, #48]
1021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rx_callback = (void *)p_user_func->complete_func;
 3086              		.loc 1 1022 43 discriminator 2
 3087 00a8 3B68     		ldr	r3, [r7]
 3088 00aa 1A68     		ldr	r2, [r3]
 3089              		.loc 1 1022 22 discriminator 2
 3090 00ac FB68     		ldr	r3, [r7, #12]
 3091 00ae 5A63     		str	r2, [r3, #52]
1023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_callback = (void *)p_user_func->error_func;
 3092              		.loc 1 1023 46 discriminator 2
 3093 00b0 3B68     		ldr	r3, [r7]
 3094 00b2 5A68     		ldr	r2, [r3, #4]
 3095              		.loc 1 1023 25 discriminator 2
 3096 00b4 FB68     		ldr	r3, [r7, #12]
 3097 00b6 1A64     		str	r2, [r3, #64]
1024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_callback = NULL;
 3098              		.loc 1 1024 22 discriminator 2
 3099 00b8 FB68     		ldr	r3, [r7, #12]
 3100 00ba 0022     		movs	r2, #0
 3101 00bc 9A63     		str	r2, [r3, #56]
1025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* 1 line receive */
1027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_CTL0(spi->periph)) & (SPI_CTL0_BDEN)) {
 3102              		.loc 1 1027 9 discriminator 2
 3103 00be FB68     		ldr	r3, [r7, #12]
 3104 00c0 1B68     		ldr	r3, [r3]
 3105 00c2 1B68     		ldr	r3, [r3]
 3106              		.loc 1 1027 32 discriminator 2
 3107 00c4 03F40043 		and	r3, r3, #32768
 3108              		.loc 1 1027 7 discriminator 2
 3109 00c8 002B     		cmp	r3, #0
 3110 00ca 07D0     		beq	.L138
1028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_CTL0(spi->periph) &= ~SPI_CTL0_BDOEN;
 3111              		.loc 1 1028 9
 3112 00cc FB68     		ldr	r3, [r7, #12]
 3113 00ce 1B68     		ldr	r3, [r3]
 3114              		.loc 1 1028 31
 3115 00d0 1B68     		ldr	r3, [r3]
 3116              		.loc 1 1028 9
 3117 00d2 FA68     		ldr	r2, [r7, #12]
 3118 00d4 1268     		ldr	r2, [r2]
 3119              		.loc 1 1028 31
 3120 00d6 23F48043 		bic	r3, r3, #16384
 3121 00da 1360     		str	r3, [r2]
 3122              	.L138:
1029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* DMA receive complete callback */
1031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_rx->dma_irq.half_finish_handle = NULL;
 3123              		.loc 1 1031 8
 3124 00dc FB68     		ldr	r3, [r7, #12]
 3125 00de 5B69     		ldr	r3, [r3, #20]
 3126              		.loc 1 1031 47
 3127 00e0 0022     		movs	r2, #0
 3128 00e2 9A60     		str	r2, [r3, #8]
1032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_rx->dma_irq.full_finish_handle = _spi_receive_compelete_dma;
 3129              		.loc 1 1032 8
 3130 00e4 FB68     		ldr	r3, [r7, #12]
 3131 00e6 5B69     		ldr	r3, [r3, #20]
 3132              		.loc 1 1032 47
 3133 00e8 344A     		ldr	r2, .L141
 3134 00ea DA60     		str	r2, [r3, #12]
1033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_rx->dma_irq.error_handle = _spi_dma_error;
 3135              		.loc 1 1033 8
 3136 00ec FB68     		ldr	r3, [r7, #12]
 3137 00ee 5B69     		ldr	r3, [r3, #20]
 3138              		.loc 1 1033 41
 3139 00f0 334A     		ldr	r2, .L141+4
 3140 00f2 5A60     		str	r2, [r3, #4]
1034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 3141              		.loc 1 1035 26
 3142 00f4 FB68     		ldr	r3, [r7, #12]
 3143 00f6 1B68     		ldr	r3, [r3]
 3144 00f8 1B68     		ldr	r3, [r3]
 3145 00fa 03F40053 		and	r3, r3, #8192
 3146              		.loc 1 1035 7
 3147 00fe B3F5005F 		cmp	r3, #8192
 3148 0102 0FD1     		bne	.L139
1036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* reset CRC */
1037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_OFF(spi->periph);
 3149              		.loc 1 1037 9
 3150 0104 FB68     		ldr	r3, [r7, #12]
 3151 0106 1B68     		ldr	r3, [r3]
 3152 0108 1B68     		ldr	r3, [r3]
 3153 010a FA68     		ldr	r2, [r7, #12]
 3154 010c 1268     		ldr	r2, [r2]
 3155 010e 23F40053 		bic	r3, r3, #8192
 3156 0112 1360     		str	r3, [r2]
1038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_ON(spi->periph);
 3157              		.loc 1 1038 9
 3158 0114 FB68     		ldr	r3, [r7, #12]
 3159 0116 1B68     		ldr	r3, [r3]
 3160 0118 1B68     		ldr	r3, [r3]
 3161 011a FA68     		ldr	r2, [r7, #12]
 3162 011c 1268     		ldr	r2, [r2]
 3163 011e 43F40053 		orr	r3, r3, #8192
 3164 0122 1360     		str	r3, [r2]
 3165              	.L139:
1039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_callback = NULL;
 3166              		.loc 1 1041 22
 3167 0124 FB68     		ldr	r3, [r7, #12]
 3168 0126 0022     		movs	r2, #0
 3169 0128 9A63     		str	r2, [r3, #56]
1042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_rx_callback = NULL;
 3170              		.loc 1 1042 25
 3171 012a FB68     		ldr	r3, [r7, #12]
 3172 012c 0022     		movs	r2, #0
 3173 012e DA63     		str	r2, [r3, #60]
1043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rx_callback = (void *)p_user_func->complete_func;
 3174              		.loc 1 1043 43
 3175 0130 3B68     		ldr	r3, [r7]
 3176 0132 1A68     		ldr	r2, [r3]
 3177              		.loc 1 1043 22
 3178 0134 FB68     		ldr	r3, [r7, #12]
 3179 0136 5A63     		str	r2, [r3, #52]
1044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_callback = (void *)p_user_func->error_func;
 3180              		.loc 1 1044 46
 3181 0138 3B68     		ldr	r3, [r7]
 3182 013a 5A68     		ldr	r2, [r3, #4]
 3183              		.loc 1 1044 25
 3184 013c FB68     		ldr	r3, [r7, #12]
 3185 013e 1A64     		str	r2, [r3, #64]
1045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* DMA receive complete callback */
1047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     dma_irq.half_finish_handle = NULL;
 3186              		.loc 1 1047 32
 3187 0140 0023     		movs	r3, #0
 3188 0142 BB61     		str	r3, [r7, #24]
1048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     dma_irq.full_finish_handle = _spi_receive_compelete_dma;
 3189              		.loc 1 1048 32
 3190 0144 1D4B     		ldr	r3, .L141
 3191 0146 FB61     		str	r3, [r7, #28]
1049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     dma_irq.error_handle = _spi_dma_error;
 3192              		.loc 1 1049 26
 3193 0148 1D4B     		ldr	r3, .L141+4
 3194 014a 7B61     		str	r3, [r7, #20]
1050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_start_interrupt(spi->p_dma_rx, (uint32_t)&SPI_DATA(spi->periph), (uint32_t)spi->rxbuffe
 3195              		.loc 1 1051 5
 3196 014c FB68     		ldr	r3, [r7, #12]
 3197 014e 5869     		ldr	r0, [r3, #20]
 3198              		.loc 1 1051 55
 3199 0150 FB68     		ldr	r3, [r7, #12]
 3200 0152 1B68     		ldr	r3, [r3]
 3201              		.loc 1 1051 5
 3202 0154 03F10C01 		add	r1, r3, #12
 3203              		.loc 1 1051 101
 3204 0158 FB68     		ldr	r3, [r7, #12]
 3205 015a 9B6A     		ldr	r3, [r3, #40]
 3206              		.loc 1 1051 5
 3207 015c 1C46     		mov	r4, r3
1052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             spi->rxbuffer.pos, &dma_irq);
 3208              		.loc 1 1052 42
 3209 015e FB68     		ldr	r3, [r7, #12]
 3210 0160 1B6B     		ldr	r3, [r3, #48]
1051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             spi->rxbuffer.pos, &dma_irq);
 3211              		.loc 1 1051 5
 3212 0162 9AB2     		uxth	r2, r3
 3213 0164 07F11403 		add	r3, r7, #20
 3214 0168 0093     		str	r3, [sp]
 3215 016a 1346     		mov	r3, r2
 3216 016c 2246     		mov	r2, r4
 3217 016e FFF7FEFF 		bl	hal_dma_start_interrupt
1053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_ENABLE(spi->periph);
 3218              		.loc 1 1054 5
 3219 0172 FB68     		ldr	r3, [r7, #12]
 3220 0174 1B68     		ldr	r3, [r3]
 3221 0176 1B68     		ldr	r3, [r3]
 3222 0178 FA68     		ldr	r2, [r7, #12]
 3223 017a 1268     		ldr	r2, [r2]
 3224 017c 43F04003 		orr	r3, r3, #64
 3225 0180 1360     		str	r3, [r2]
1055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_ERR);
 3226              		.loc 1 1056 5
 3227 0182 FB68     		ldr	r3, [r7, #12]
 3228 0184 1B68     		ldr	r3, [r3]
 3229 0186 0433     		adds	r3, r3, #4
 3230 0188 1B68     		ldr	r3, [r3]
 3231 018a FA68     		ldr	r2, [r7, #12]
 3232 018c 1268     		ldr	r2, [r2]
 3233 018e 0432     		adds	r2, r2, #4
 3234 0190 43F02003 		orr	r3, r3, #32
 3235 0194 1360     		str	r3, [r2]
1057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* enable SPI DMA receive */
1059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_ENABLE(spi->periph, SPI_DMA_RECEIVE);
 3236              		.loc 1 1059 5
 3237 0196 FB68     		ldr	r3, [r7, #12]
 3238 0198 1B68     		ldr	r3, [r3]
 3239 019a 0433     		adds	r3, r3, #4
 3240 019c 1B68     		ldr	r3, [r3]
 3241 019e FA68     		ldr	r2, [r7, #12]
 3242 01a0 1268     		ldr	r2, [r2]
 3243 01a2 0432     		adds	r2, r2, #4
 3244 01a4 43F00103 		orr	r3, r3, #1
 3245 01a8 1360     		str	r3, [r2]
1060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* unlock SPI */
1062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_UNLOCK(spi);
 3246              		.loc 1 1062 5
 3247 01aa FB68     		ldr	r3, [r7, #12]
 3248 01ac 0022     		movs	r2, #0
 3249 01ae 83F84C20 		strb	r2, [r3, #76]
1063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 3250              		.loc 1 1064 12
 3251 01b2 0023     		movs	r3, #0
 3252              	.L140:
1065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 3253              		.loc 1 1065 1 discriminator 1
 3254 01b4 1846     		mov	r0, r3
 3255 01b6 2437     		adds	r7, r7, #36
 3256              		.cfi_def_cfa_offset 12
 3257 01b8 BD46     		mov	sp, r7
 3258              		.cfi_def_cfa_register 13
 3259              		@ sp needed
 3260 01ba 90BD     		pop	{r4, r7, pc}
 3261              	.L142:
 3262              		.align	2
 3263              	.L141:
 3264 01bc 00000000 		.word	_spi_receive_compelete_dma
 3265 01c0 00000000 		.word	_spi_dma_error
 3266              		.cfi_endproc
 3267              	.LFE129:
 3269              		.section	.text.hal_spi_transmit_receive_dma,"ax",%progbits
 3270              		.align	1
 3271              		.global	hal_spi_transmit_receive_dma
 3272              		.syntax unified
 3273              		.thumb
 3274              		.thumb_func
 3275              		.fpu softvfp
 3277              	hal_spi_transmit_receive_dma:
 3278              	.LFB130:
1066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      transmit and receive amounts of data by DMA method, the function is non-blocking
1069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
1070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
1072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_txbuffer: pointer to txbuffer
1073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_rxbuffer: pointer to rxbuffer
1074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  length: length of data to be sent
1075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_user_func: pointer to call back function for user
1076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
1078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_transmit_receive_dma(hal_spi_dev_struct *spi, uint8_t *p_txbuffer, uint8_t *p_rxbuf
1080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                                      hal_spi_user_callback_struct *p_user_func)
1081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 3279              		.loc 1 1081 1
 3280              		.cfi_startproc
 3281              		@ args = 4, pretend = 0, frame = 32
 3282              		@ frame_needed = 1, uses_anonymous_args = 0
 3283 0000 90B5     		push	{r4, r7, lr}
 3284              		.cfi_def_cfa_offset 12
 3285              		.cfi_offset 4, -12
 3286              		.cfi_offset 7, -8
 3287              		.cfi_offset 14, -4
 3288 0002 8BB0     		sub	sp, sp, #44
 3289              		.cfi_def_cfa_offset 56
 3290 0004 02AF     		add	r7, sp, #8
 3291              		.cfi_def_cfa 7, 48
 3292 0006 F860     		str	r0, [r7, #12]
 3293 0008 B960     		str	r1, [r7, #8]
 3294 000a 7A60     		str	r2, [r7, #4]
 3295 000c 7B80     		strh	r3, [r7, #2]	@ movhi
1082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_irq_struct dma_irq;
1083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
1085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_rxbuffer) || (NULL == p_txbuffer) ||
1086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (0 == length)) {
1087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_VAL;
1088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_SPI_STATE_READY != spi->state) {
 3296              		.loc 1 1091 34
 3297 000e FB68     		ldr	r3, [r7, #12]
 3298 0010 93F84430 		ldrb	r3, [r3, #68]
 3299 0014 DBB2     		uxtb	r3, r3
 3300              		.loc 1 1091 7
 3301 0016 012B     		cmp	r3, #1
 3302 0018 02D0     		beq	.L144
1092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_BUSY;
 3303              		.loc 1 1092 16
 3304 001a 6FF00203 		mvn	r3, #2
 3305 001e B9E0     		b	.L150
 3306              	.L144:
1093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* lock SPI */
1096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_LOCK(spi);
 3307              		.loc 1 1096 5
 3308 0020 FB68     		ldr	r3, [r7, #12]
 3309 0022 93F84C30 		ldrb	r3, [r3, #76]	@ zero_extendqisi2
 3310 0026 012B     		cmp	r3, #1
 3311 0028 02D1     		bne	.L146
 3312              		.loc 1 1096 5 is_stmt 0 discriminator 1
 3313 002a 6FF00103 		mvn	r3, #1
 3314 002e B1E0     		b	.L150
 3315              	.L146:
 3316              		.loc 1 1096 5 discriminator 2
 3317 0030 FB68     		ldr	r3, [r7, #12]
 3318 0032 0122     		movs	r2, #1
 3319 0034 83F84C20 		strb	r2, [r3, #76]
1097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set the transaction information */
1099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_BUSY_TX_RX;
 3320              		.loc 1 1099 16 is_stmt 1 discriminator 2
 3321 0038 FB68     		ldr	r3, [r7, #12]
 3322 003a 0522     		movs	r2, #5
 3323 003c 83F84420 		strb	r2, [r3, #68]
1100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.buffer  = (uint8_t *)p_txbuffer;
 3324              		.loc 1 1100 27 discriminator 2
 3325 0040 FB68     		ldr	r3, [r7, #12]
 3326 0042 BA68     		ldr	r2, [r7, #8]
 3327 0044 DA61     		str	r2, [r3, #28]
1101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.length  = length;
 3328              		.loc 1 1101 27 discriminator 2
 3329 0046 7A88     		ldrh	r2, [r7, #2]
 3330 0048 FB68     		ldr	r3, [r7, #12]
 3331 004a 1A62     		str	r2, [r3, #32]
1102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.pos = length;
 3332              		.loc 1 1102 23 discriminator 2
 3333 004c 7A88     		ldrh	r2, [r7, #2]
 3334 004e FB68     		ldr	r3, [r7, #12]
 3335 0050 5A62     		str	r2, [r3, #36]
1103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* set the reception information */
1105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.buffer = (uint8_t *)p_rxbuffer;
 3336              		.loc 1 1105 26 discriminator 2
 3337 0052 FB68     		ldr	r3, [r7, #12]
 3338 0054 7A68     		ldr	r2, [r7, #4]
 3339 0056 9A62     		str	r2, [r3, #40]
1106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.length = length;
 3340              		.loc 1 1106 26 discriminator 2
 3341 0058 7A88     		ldrh	r2, [r7, #2]
 3342 005a FB68     		ldr	r3, [r7, #12]
 3343 005c DA62     		str	r2, [r3, #44]
1107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.pos = length;
 3344              		.loc 1 1107 23 discriminator 2
 3345 005e 7A88     		ldrh	r2, [r7, #2]
 3346 0060 FB68     		ldr	r3, [r7, #12]
 3347 0062 1A63     		str	r2, [r3, #48]
1108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->tx_rx_callback = (void *)p_user_func->complete_func;
 3348              		.loc 1 1109 46 discriminator 2
 3349 0064 3B6B     		ldr	r3, [r7, #48]
 3350 0066 1A68     		ldr	r2, [r3]
 3351              		.loc 1 1109 25 discriminator 2
 3352 0068 FB68     		ldr	r3, [r7, #12]
 3353 006a DA63     		str	r2, [r3, #60]
1110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->error_callback = (void *)p_user_func->error_func;
 3354              		.loc 1 1110 46 discriminator 2
 3355 006c 3B6B     		ldr	r3, [r7, #48]
 3356 006e 5A68     		ldr	r2, [r3, #4]
 3357              		.loc 1 1110 25 discriminator 2
 3358 0070 FB68     		ldr	r3, [r7, #12]
 3359 0072 1A64     		str	r2, [r3, #64]
1111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 3360              		.loc 1 1112 26 discriminator 2
 3361 0074 FB68     		ldr	r3, [r7, #12]
 3362 0076 1B68     		ldr	r3, [r3]
 3363 0078 1B68     		ldr	r3, [r3]
 3364 007a 03F40053 		and	r3, r3, #8192
 3365              		.loc 1 1112 7 discriminator 2
 3366 007e B3F5005F 		cmp	r3, #8192
 3367 0082 0FD1     		bne	.L147
1113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* reset CRC */
1114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_OFF(spi->periph);
 3368              		.loc 1 1114 9
 3369 0084 FB68     		ldr	r3, [r7, #12]
 3370 0086 1B68     		ldr	r3, [r3]
 3371 0088 1B68     		ldr	r3, [r3]
 3372 008a FA68     		ldr	r2, [r7, #12]
 3373 008c 1268     		ldr	r2, [r2]
 3374 008e 23F40053 		bic	r3, r3, #8192
 3375 0092 1360     		str	r3, [r2]
1115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_ON(spi->periph);
 3376              		.loc 1 1115 9
 3377 0094 FB68     		ldr	r3, [r7, #12]
 3378 0096 1B68     		ldr	r3, [r3]
 3379 0098 1B68     		ldr	r3, [r3]
 3380 009a FA68     		ldr	r2, [r7, #12]
 3381 009c 1268     		ldr	r2, [r2]
 3382 009e 43F40053 		orr	r3, r3, #8192
 3383 00a2 1360     		str	r3, [r2]
 3384              	.L147:
1116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_tx->dma_irq.half_finish_handle = NULL;
 3385              		.loc 1 1118 8
 3386 00a4 FB68     		ldr	r3, [r7, #12]
 3387 00a6 9B69     		ldr	r3, [r3, #24]
 3388              		.loc 1 1118 47
 3389 00a8 0022     		movs	r2, #0
 3390 00aa 9A60     		str	r2, [r3, #8]
1119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_tx->dma_irq.full_finish_handle = NULL;
 3391              		.loc 1 1119 8
 3392 00ac FB68     		ldr	r3, [r7, #12]
 3393 00ae 9B69     		ldr	r3, [r3, #24]
 3394              		.loc 1 1119 47
 3395 00b0 0022     		movs	r2, #0
 3396 00b2 DA60     		str	r2, [r3, #12]
1120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_tx->dma_irq.error_handle = NULL;
 3397              		.loc 1 1120 8
 3398 00b4 FB68     		ldr	r3, [r7, #12]
 3399 00b6 9B69     		ldr	r3, [r3, #24]
 3400              		.loc 1 1120 41
 3401 00b8 0022     		movs	r2, #0
 3402 00ba 5A60     		str	r2, [r3, #4]
1121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_rx->dma_irq.half_finish_handle = NULL;
 3403              		.loc 1 1122 8
 3404 00bc FB68     		ldr	r3, [r7, #12]
 3405 00be 5B69     		ldr	r3, [r3, #20]
 3406              		.loc 1 1122 47
 3407 00c0 0022     		movs	r2, #0
 3408 00c2 9A60     		str	r2, [r3, #8]
1123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_rx->dma_irq.full_finish_handle = _spi_transmit_receive_compelete_dma;
 3409              		.loc 1 1123 8
 3410 00c4 FB68     		ldr	r3, [r7, #12]
 3411 00c6 5B69     		ldr	r3, [r3, #20]
 3412              		.loc 1 1123 47
 3413 00c8 344A     		ldr	r2, .L151
 3414 00ca DA60     		str	r2, [r3, #12]
1124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->p_dma_rx->dma_irq.error_handle = _spi_dma_error;
 3415              		.loc 1 1124 8
 3416 00cc FB68     		ldr	r3, [r7, #12]
 3417 00ce 5B69     		ldr	r3, [r3, #20]
 3418              		.loc 1 1124 41
 3419 00d0 334A     		ldr	r2, .L151+4
 3420 00d2 5A60     		str	r2, [r3, #4]
1125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     dma_irq.half_finish_handle = NULL;
 3421              		.loc 1 1126 32
 3422 00d4 0023     		movs	r3, #0
 3423 00d6 BB61     		str	r3, [r7, #24]
1127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_SPI_STATE_BUSY_RX == spi->state) {
 3424              		.loc 1 1127 36
 3425 00d8 FB68     		ldr	r3, [r7, #12]
 3426 00da 93F84430 		ldrb	r3, [r3, #68]
 3427 00de DBB2     		uxtb	r3, r3
 3428              		.loc 1 1127 7
 3429 00e0 042B     		cmp	r3, #4
 3430 00e2 02D1     		bne	.L148
1128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         dma_irq.full_finish_handle = _spi_receive_compelete_dma;
 3431              		.loc 1 1128 36
 3432 00e4 2F4B     		ldr	r3, .L151+8
 3433 00e6 FB61     		str	r3, [r7, #28]
 3434 00e8 01E0     		b	.L149
 3435              	.L148:
1129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
1130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         dma_irq.full_finish_handle = _spi_transmit_receive_compelete_dma;
 3436              		.loc 1 1130 36
 3437 00ea 2C4B     		ldr	r3, .L151
 3438 00ec FB61     		str	r3, [r7, #28]
 3439              	.L149:
1131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     dma_irq.error_handle = _spi_dma_error;
 3440              		.loc 1 1133 26
 3441 00ee 2C4B     		ldr	r3, .L151+4
 3442 00f0 7B61     		str	r3, [r7, #20]
1134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_start_interrupt(spi->p_dma_rx, (uint32_t)&SPI_DATA(spi->periph), (uint32_t)spi->rxbuffe
 3443              		.loc 1 1135 5
 3444 00f2 FB68     		ldr	r3, [r7, #12]
 3445 00f4 5869     		ldr	r0, [r3, #20]
 3446              		.loc 1 1135 55
 3447 00f6 FB68     		ldr	r3, [r7, #12]
 3448 00f8 1B68     		ldr	r3, [r3]
 3449              		.loc 1 1135 5
 3450 00fa 03F10C01 		add	r1, r3, #12
 3451              		.loc 1 1135 101
 3452 00fe FB68     		ldr	r3, [r7, #12]
 3453 0100 9B6A     		ldr	r3, [r3, #40]
 3454              		.loc 1 1135 5
 3455 0102 1C46     		mov	r4, r3
1136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             spi->rxbuffer.pos, &dma_irq);
 3456              		.loc 1 1136 42
 3457 0104 FB68     		ldr	r3, [r7, #12]
 3458 0106 1B6B     		ldr	r3, [r3, #48]
1135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             spi->rxbuffer.pos, &dma_irq);
 3459              		.loc 1 1135 5
 3460 0108 9AB2     		uxth	r2, r3
 3461 010a 07F11403 		add	r3, r7, #20
 3462 010e 0093     		str	r3, [sp]
 3463 0110 1346     		mov	r3, r2
 3464 0112 2246     		mov	r2, r4
 3465 0114 FFF7FEFF 		bl	hal_dma_start_interrupt
1137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* enable SPI DMA receive */
1138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_ENABLE(spi->periph, SPI_DMA_RECEIVE);
 3466              		.loc 1 1138 5
 3467 0118 FB68     		ldr	r3, [r7, #12]
 3468 011a 1B68     		ldr	r3, [r3]
 3469 011c 0433     		adds	r3, r3, #4
 3470 011e 1B68     		ldr	r3, [r3]
 3471 0120 FA68     		ldr	r2, [r7, #12]
 3472 0122 1268     		ldr	r2, [r2]
 3473 0124 0432     		adds	r2, r2, #4
 3474 0126 43F00103 		orr	r3, r3, #1
 3475 012a 1360     		str	r3, [r2]
1139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_start_interrupt(spi->p_dma_tx, (uint32_t)spi->txbuffer.buffer, (uint32_t)&SPI_DATA(spi-
 3476              		.loc 1 1140 5
 3477 012c FB68     		ldr	r3, [r7, #12]
 3478 012e 9869     		ldr	r0, [r3, #24]
 3479              		.loc 1 1140 67
 3480 0130 FB68     		ldr	r3, [r7, #12]
 3481 0132 DB69     		ldr	r3, [r3, #28]
 3482              		.loc 1 1140 5
 3483 0134 1C46     		mov	r4, r3
 3484              		.loc 1 1140 87
 3485 0136 FB68     		ldr	r3, [r7, #12]
 3486 0138 1B68     		ldr	r3, [r3]
 3487              		.loc 1 1140 5
 3488 013a 03F10C02 		add	r2, r3, #12
1141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             spi->txbuffer.pos, &dma_irq);
 3489              		.loc 1 1141 42
 3490 013e FB68     		ldr	r3, [r7, #12]
 3491 0140 5B6A     		ldr	r3, [r3, #36]
1140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                             spi->txbuffer.pos, &dma_irq);
 3492              		.loc 1 1140 5
 3493 0142 99B2     		uxth	r1, r3
 3494 0144 07F11403 		add	r3, r7, #20
 3495 0148 0093     		str	r3, [sp]
 3496 014a 0B46     		mov	r3, r1
 3497 014c 2146     		mov	r1, r4
 3498 014e FFF7FEFF 		bl	hal_dma_start_interrupt
1142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_ENABLE(spi->periph);
 3499              		.loc 1 1143 5
 3500 0152 FB68     		ldr	r3, [r7, #12]
 3501 0154 1B68     		ldr	r3, [r3]
 3502 0156 1B68     		ldr	r3, [r3]
 3503 0158 FA68     		ldr	r2, [r7, #12]
 3504 015a 1268     		ldr	r2, [r2]
 3505 015c 43F04003 		orr	r3, r3, #64
 3506 0160 1360     		str	r3, [r2]
1144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_ERR);
 3507              		.loc 1 1144 5
 3508 0162 FB68     		ldr	r3, [r7, #12]
 3509 0164 1B68     		ldr	r3, [r3]
 3510 0166 0433     		adds	r3, r3, #4
 3511 0168 1B68     		ldr	r3, [r3]
 3512 016a FA68     		ldr	r2, [r7, #12]
 3513 016c 1268     		ldr	r2, [r2]
 3514 016e 0432     		adds	r2, r2, #4
 3515 0170 43F02003 		orr	r3, r3, #32
 3516 0174 1360     		str	r3, [r2]
1145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* enable SPI DMA transmit */
1146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_ENABLE(spi->periph, SPI_DMA_TRANSMIT);
 3517              		.loc 1 1146 5
 3518 0176 FB68     		ldr	r3, [r7, #12]
 3519 0178 1B68     		ldr	r3, [r3]
 3520 017a 0433     		adds	r3, r3, #4
 3521 017c 1B68     		ldr	r3, [r3]
 3522 017e FA68     		ldr	r2, [r7, #12]
 3523 0180 1268     		ldr	r2, [r2]
 3524 0182 0432     		adds	r2, r2, #4
 3525 0184 43F00203 		orr	r3, r3, #2
 3526 0188 1360     		str	r3, [r2]
1147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* unlock SPI */
1149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     HAL_UNLOCK(spi);
 3527              		.loc 1 1149 5
 3528 018a FB68     		ldr	r3, [r7, #12]
 3529 018c 0022     		movs	r2, #0
 3530 018e 83F84C20 		strb	r2, [r3, #76]
1150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 3531              		.loc 1 1151 12
 3532 0192 0023     		movs	r3, #0
 3533              	.L150:
1152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 3534              		.loc 1 1152 1 discriminator 1
 3535 0194 1846     		mov	r0, r3
 3536 0196 2437     		adds	r7, r7, #36
 3537              		.cfi_def_cfa_offset 12
 3538 0198 BD46     		mov	sp, r7
 3539              		.cfi_def_cfa_register 13
 3540              		@ sp needed
 3541 019a 90BD     		pop	{r4, r7, pc}
 3542              	.L152:
 3543              		.align	2
 3544              	.L151:
 3545 019c 00000000 		.word	_spi_transmit_receive_compelete_dma
 3546 01a0 00000000 		.word	_spi_dma_error
 3547 01a4 00000000 		.word	_spi_receive_compelete_dma
 3548              		.cfi_endproc
 3549              	.LFE130:
 3551              		.section	.text.hal_spi_irq,"ax",%progbits
 3552              		.align	1
 3553              		.global	hal_spi_irq
 3554              		.syntax unified
 3555              		.thumb
 3556              		.thumb_func
 3557              		.fpu softvfp
 3559              	hal_spi_irq:
 3560              	.LFB131:
1153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI interrupt handler content function, which is merely used in spi_handler
1156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** void hal_spi_irq(hal_spi_dev_struct *spi)
1163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 3561              		.loc 1 1163 1
 3562              		.cfi_startproc
 3563              		@ args = 0, pretend = 0, frame = 16
 3564              		@ frame_needed = 1, uses_anonymous_args = 0
 3565 0000 80B5     		push	{r7, lr}
 3566              		.cfi_def_cfa_offset 8
 3567              		.cfi_offset 7, -8
 3568              		.cfi_offset 14, -4
 3569 0002 84B0     		sub	sp, sp, #16
 3570              		.cfi_def_cfa_offset 24
 3571 0004 00AF     		add	r7, sp, #0
 3572              		.cfi_def_cfa_register 7
 3573 0006 7860     		str	r0, [r7, #4]
1164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __IO uint32_t tmp = 0x00U;
 3574              		.loc 1 1164 19
 3575 0008 0023     		movs	r3, #0
 3576 000a FB60     		str	r3, [r7, #12]
1165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
1167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL == spi) {
1168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGE("parameter [*spi] value is invalid");
1169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((_spi_interrupt_flag_get(spi->periph, SPI_INT_FLAG_TBE) != RESET)) {
 3577              		.loc 1 1172 9
 3578 000c 7B68     		ldr	r3, [r7, #4]
 3579 000e 1B68     		ldr	r3, [r3]
 3580 0010 0021     		movs	r1, #0
 3581 0012 1846     		mov	r0, r3
 3582 0014 FFF7FEFF 		bl	_spi_interrupt_flag_get
 3583 0018 0346     		mov	r3, r0
 3584              		.loc 1 1172 7
 3585 001a 002B     		cmp	r3, #0
 3586 001c 03D0     		beq	.L154
1173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->spi_irq.transmit_handler(spi);
 3587              		.loc 1 1173 21
 3588 001e 7B68     		ldr	r3, [r7, #4]
 3589 0020 9B68     		ldr	r3, [r3, #8]
 3590              		.loc 1 1173 9
 3591 0022 7868     		ldr	r0, [r7, #4]
 3592 0024 9847     		blx	r3
 3593              	.LVL0:
 3594              	.L154:
1174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(((SPI_STAT(spi->periph) & SPI_STAT_RXORERR) == RESET) &&
 3595              		.loc 1 1176 10
 3596 0026 7B68     		ldr	r3, [r7, #4]
 3597 0028 1B68     		ldr	r3, [r3]
 3598 002a 0833     		adds	r3, r3, #8
 3599 002c 1B68     		ldr	r3, [r3]
 3600              		.loc 1 1176 32
 3601 002e 03F04003 		and	r3, r3, #64
 3602              		.loc 1 1176 7
 3603 0032 002B     		cmp	r3, #0
 3604 0034 0CD1     		bne	.L155
1177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (_spi_interrupt_flag_get(spi->periph, SPI_INT_FLAG_RBNE) != RESET)) {
 3605              		.loc 1 1177 14 discriminator 1
 3606 0036 7B68     		ldr	r3, [r7, #4]
 3607 0038 1B68     		ldr	r3, [r3]
 3608 003a 0121     		movs	r1, #1
 3609 003c 1846     		mov	r0, r3
 3610 003e FFF7FEFF 		bl	_spi_interrupt_flag_get
 3611 0042 0346     		mov	r3, r0
1176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (_spi_interrupt_flag_get(spi->periph, SPI_INT_FLAG_RBNE) != RESET)) {
 3612              		.loc 1 1176 62 discriminator 1
 3613 0044 002B     		cmp	r3, #0
 3614 0046 03D0     		beq	.L155
1178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->spi_irq.receive_handler(spi);
 3615              		.loc 1 1178 21
 3616 0048 7B68     		ldr	r3, [r7, #4]
 3617 004a 5B68     		ldr	r3, [r3, #4]
 3618              		.loc 1 1178 9
 3619 004c 7868     		ldr	r0, [r7, #4]
 3620 004e 9847     		blx	r3
 3621              	.LVL1:
 3622              	.L155:
1179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((((SPI_STAT(spi->periph) & (SPI_STAT_RXORERR | SPI_STAT_CONFERR | SPI_STAT_FERR))) != RESET)
 3623              		.loc 1 1181 11
 3624 0050 7B68     		ldr	r3, [r7, #4]
 3625 0052 1B68     		ldr	r3, [r3]
 3626 0054 0833     		adds	r3, r3, #8
 3627 0056 1B68     		ldr	r3, [r3]
 3628              		.loc 1 1181 33
 3629 0058 03F4B073 		and	r3, r3, #352
 3630              		.loc 1 1181 7
 3631 005c 002B     		cmp	r3, #0
 3632 005e 60D0     		beq	.L160
1182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             ((SPI_CTL1(spi->periph) & SPI_CTL1_ERRIE) != RESET)) {
 3633              		.loc 1 1182 15 discriminator 1
 3634 0060 7B68     		ldr	r3, [r7, #4]
 3635 0062 1B68     		ldr	r3, [r3]
 3636 0064 0433     		adds	r3, r3, #4
 3637 0066 1B68     		ldr	r3, [r3]
 3638              		.loc 1 1182 37 discriminator 1
 3639 0068 03F02003 		and	r3, r3, #32
1181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             ((SPI_CTL1(spi->periph) & SPI_CTL1_ERRIE) != RESET)) {
 3640              		.loc 1 1181 101 discriminator 1
 3641 006c 002B     		cmp	r3, #0
 3642 006e 58D0     		beq	.L160
1183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* SPI overrun error interrupt occurred */
1184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(_spi_interrupt_flag_get(spi->periph, SPI_INT_FLAG_RXORERR) != RESET) {
 3643              		.loc 1 1184 12
 3644 0070 7B68     		ldr	r3, [r7, #4]
 3645 0072 1B68     		ldr	r3, [r3]
 3646 0074 0221     		movs	r1, #2
 3647 0076 1846     		mov	r0, r3
 3648 0078 FFF7FEFF 		bl	_spi_interrupt_flag_get
 3649 007c 0346     		mov	r3, r0
 3650              		.loc 1 1184 11
 3651 007e 002B     		cmp	r3, #0
 3652 0080 05D0     		beq	.L157
1185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             _spi_clear_error_flag(spi->periph, SPI_ERROR_FLAG_RXORERR);
 3653              		.loc 1 1185 13
 3654 0082 7B68     		ldr	r3, [r7, #4]
 3655 0084 1B68     		ldr	r3, [r3]
 3656 0086 0121     		movs	r1, #1
 3657 0088 1846     		mov	r0, r3
 3658 008a FFF7FEFF 		bl	_spi_clear_error_flag
 3659              	.L157:
1186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* SPI mode error interrupt occurred */
1189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(_spi_interrupt_flag_get(spi->periph, SPI_INT_FLAG_CONFERR) != RESET) {
 3660              		.loc 1 1189 12
 3661 008e 7B68     		ldr	r3, [r7, #4]
 3662 0090 1B68     		ldr	r3, [r3]
 3663 0092 0321     		movs	r1, #3
 3664 0094 1846     		mov	r0, r3
 3665 0096 FFF7FEFF 		bl	_spi_interrupt_flag_get
 3666 009a 0346     		mov	r3, r0
 3667              		.loc 1 1189 11
 3668 009c 002B     		cmp	r3, #0
 3669 009e 05D0     		beq	.L158
1190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             _spi_clear_error_flag(spi->periph, SPI_ERROR_FLAG_CONF);
 3670              		.loc 1 1190 13
 3671 00a0 7B68     		ldr	r3, [r7, #4]
 3672 00a2 1B68     		ldr	r3, [r3]
 3673 00a4 0021     		movs	r1, #0
 3674 00a6 1846     		mov	r0, r3
 3675 00a8 FFF7FEFF 		bl	_spi_clear_error_flag
 3676              	.L158:
1191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* SPI frame error interrupt occurred */
1194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(_spi_interrupt_flag_get(spi->periph, SPI_INT_FLAG_FERR) != RESET) {
 3677              		.loc 1 1194 12
 3678 00ac 7B68     		ldr	r3, [r7, #4]
 3679 00ae 1B68     		ldr	r3, [r3]
 3680 00b0 0621     		movs	r1, #6
 3681 00b2 1846     		mov	r0, r3
 3682 00b4 FFF7FEFF 		bl	_spi_interrupt_flag_get
 3683 00b8 0346     		mov	r3, r0
 3684              		.loc 1 1194 11
 3685 00ba 002B     		cmp	r3, #0
 3686 00bc 05D0     		beq	.L159
1195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             _spi_clear_error_flag(spi->periph, SPI_ERROR_FLAG_FERR);
 3687              		.loc 1 1195 13
 3688 00be 7B68     		ldr	r3, [r7, #4]
 3689 00c0 1B68     		ldr	r3, [r3]
 3690 00c2 0221     		movs	r1, #2
 3691 00c4 1846     		mov	r0, r3
 3692 00c6 FFF7FEFF 		bl	_spi_clear_error_flag
 3693              	.L159:
1196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* disable all interrupts */
1199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_TBE);
 3694              		.loc 1 1199 9
 3695 00ca 7B68     		ldr	r3, [r7, #4]
 3696 00cc 1B68     		ldr	r3, [r3]
 3697 00ce 0433     		adds	r3, r3, #4
 3698 00d0 1B68     		ldr	r3, [r3]
 3699 00d2 7A68     		ldr	r2, [r7, #4]
 3700 00d4 1268     		ldr	r2, [r2]
 3701 00d6 0432     		adds	r2, r2, #4
 3702 00d8 23F08003 		bic	r3, r3, #128
 3703 00dc 1360     		str	r3, [r2]
1200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_RBNE);
 3704              		.loc 1 1200 9
 3705 00de 7B68     		ldr	r3, [r7, #4]
 3706 00e0 1B68     		ldr	r3, [r3]
 3707 00e2 0433     		adds	r3, r3, #4
 3708 00e4 1B68     		ldr	r3, [r3]
 3709 00e6 7A68     		ldr	r2, [r7, #4]
 3710 00e8 1268     		ldr	r2, [r2]
 3711 00ea 0432     		adds	r2, r2, #4
 3712 00ec 23F04003 		bic	r3, r3, #64
 3713 00f0 1360     		str	r3, [r2]
1201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_ERR);
 3714              		.loc 1 1201 9
 3715 00f2 7B68     		ldr	r3, [r7, #4]
 3716 00f4 1B68     		ldr	r3, [r3]
 3717 00f6 0433     		adds	r3, r3, #4
 3718 00f8 1B68     		ldr	r3, [r3]
 3719 00fa 7A68     		ldr	r2, [r7, #4]
 3720 00fc 1268     		ldr	r2, [r2]
 3721 00fe 0432     		adds	r2, r2, #4
 3722 0100 23F02003 		bic	r3, r3, #32
 3723 0104 1360     		str	r3, [r2]
1202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
 3724              		.loc 1 1202 20
 3725 0106 7B68     		ldr	r3, [r7, #4]
 3726 0108 0122     		movs	r2, #1
 3727 010a 83F84420 		strb	r2, [r3, #68]
1203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* disable the SPI DMA requests if enabled */
1205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         hal_dma_stop(spi->p_dma_tx);
 3728              		.loc 1 1205 9
 3729 010e 7B68     		ldr	r3, [r7, #4]
 3730 0110 9B69     		ldr	r3, [r3, #24]
 3731 0112 1846     		mov	r0, r3
 3732 0114 FFF7FEFF 		bl	hal_dma_stop
1206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         hal_dma_stop(spi->p_dma_rx);
 3733              		.loc 1 1206 9
 3734 0118 7B68     		ldr	r3, [r7, #4]
 3735 011a 5B69     		ldr	r3, [r3, #20]
 3736 011c 1846     		mov	r0, r3
 3737 011e FFF7FEFF 		bl	hal_dma_stop
 3738              	.L160:
1207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 3739              		.loc 1 1209 1
 3740 0122 00BF     		nop
 3741 0124 1037     		adds	r7, r7, #16
 3742              		.cfi_def_cfa_offset 8
 3743 0126 BD46     		mov	sp, r7
 3744              		.cfi_def_cfa_register 13
 3745              		@ sp needed
 3746 0128 80BD     		pop	{r7, pc}
 3747              		.cfi_endproc
 3748              	.LFE131:
 3750              		.section	.text.hal_spi_irq_handle_set,"ax",%progbits
 3751              		.align	1
 3752              		.global	hal_spi_irq_handle_set
 3753              		.syntax unified
 3754              		.thumb
 3755              		.thumb_func
 3756              		.fpu softvfp
 3758              	hal_spi_irq_handle_set:
 3759              	.LFB132:
1210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      set user-defined interrupt callback function
1213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 which will be registered and called when corresponding interrupt be triggered
1214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
1215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
1217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  p_irq: point to SPI interrupt callback function pointer structure
1218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   The structure member can be assigned as following parameters:
1219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        hal_irq_handle_cb function pointer: the function is user-defined,
1220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the corresponding callback mechanism is in use, and enable corresponding interr
1221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        NULL: the corresponding callback mechanism is out of use, and
1222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                      disable corresponding interrupt
1223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** void hal_spi_irq_handle_set(hal_spi_dev_struct *spi, hal_spi_irq_struct *p_irq)
1227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 3760              		.loc 1 1227 1
 3761              		.cfi_startproc
 3762              		@ args = 0, pretend = 0, frame = 8
 3763              		@ frame_needed = 1, uses_anonymous_args = 0
 3764              		@ link register save eliminated.
 3765 0000 80B4     		push	{r7}
 3766              		.cfi_def_cfa_offset 4
 3767              		.cfi_offset 7, -4
 3768 0002 83B0     		sub	sp, sp, #12
 3769              		.cfi_def_cfa_offset 16
 3770 0004 00AF     		add	r7, sp, #0
 3771              		.cfi_def_cfa_register 7
 3772 0006 7860     		str	r0, [r7, #4]
 3773 0008 3960     		str	r1, [r7]
1228:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
1229:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi) || (NULL == p_irq)) {
1230:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGE("parameter [*spi] or [*p_irq] value is invalid");
1231:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1232:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1233:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1234:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL != p_irq->error_handler) {
 3774              		.loc 1 1234 21
 3775 000a 3B68     		ldr	r3, [r7]
 3776 000c DB68     		ldr	r3, [r3, #12]
 3777              		.loc 1 1234 7
 3778 000e 002B     		cmp	r3, #0
 3779 0010 0ED0     		beq	.L162
1235:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->spi_irq.error_handler = p_irq->error_handler;
 3780              		.loc 1 1235 43
 3781 0012 3B68     		ldr	r3, [r7]
 3782 0014 DA68     		ldr	r2, [r3, #12]
 3783              		.loc 1 1235 36
 3784 0016 7B68     		ldr	r3, [r7, #4]
 3785 0018 1A61     		str	r2, [r3, #16]
1236:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_ERR);
 3786              		.loc 1 1236 9
 3787 001a 7B68     		ldr	r3, [r7, #4]
 3788 001c 1B68     		ldr	r3, [r3]
 3789 001e 0433     		adds	r3, r3, #4
 3790 0020 1B68     		ldr	r3, [r3]
 3791 0022 7A68     		ldr	r2, [r7, #4]
 3792 0024 1268     		ldr	r2, [r2]
 3793 0026 0432     		adds	r2, r2, #4
 3794 0028 43F02003 		orr	r3, r3, #32
 3795 002c 1360     		str	r3, [r2]
 3796 002e 0CE0     		b	.L163
 3797              	.L162:
1237:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
1238:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->spi_irq.error_handler = NULL;
 3798              		.loc 1 1238 36
 3799 0030 7B68     		ldr	r3, [r7, #4]
 3800 0032 0022     		movs	r2, #0
 3801 0034 1A61     		str	r2, [r3, #16]
1239:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_ERR);
 3802              		.loc 1 1239 9
 3803 0036 7B68     		ldr	r3, [r7, #4]
 3804 0038 1B68     		ldr	r3, [r3]
 3805 003a 0433     		adds	r3, r3, #4
 3806 003c 1B68     		ldr	r3, [r3]
 3807 003e 7A68     		ldr	r2, [r7, #4]
 3808 0040 1268     		ldr	r2, [r2]
 3809 0042 0432     		adds	r2, r2, #4
 3810 0044 23F02003 		bic	r3, r3, #32
 3811 0048 1360     		str	r3, [r2]
 3812              	.L163:
1240:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1241:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1242:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL != p_irq->receive_handler) {
 3813              		.loc 1 1242 21
 3814 004a 3B68     		ldr	r3, [r7]
 3815 004c 1B68     		ldr	r3, [r3]
 3816              		.loc 1 1242 7
 3817 004e 002B     		cmp	r3, #0
 3818 0050 0ED0     		beq	.L164
1243:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->spi_irq.receive_handler = p_irq->receive_handler;
 3819              		.loc 1 1243 45
 3820 0052 3B68     		ldr	r3, [r7]
 3821 0054 1A68     		ldr	r2, [r3]
 3822              		.loc 1 1243 38
 3823 0056 7B68     		ldr	r3, [r7, #4]
 3824 0058 5A60     		str	r2, [r3, #4]
1244:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_RBNE);
 3825              		.loc 1 1244 9
 3826 005a 7B68     		ldr	r3, [r7, #4]
 3827 005c 1B68     		ldr	r3, [r3]
 3828 005e 0433     		adds	r3, r3, #4
 3829 0060 1B68     		ldr	r3, [r3]
 3830 0062 7A68     		ldr	r2, [r7, #4]
 3831 0064 1268     		ldr	r2, [r2]
 3832 0066 0432     		adds	r2, r2, #4
 3833 0068 43F04003 		orr	r3, r3, #64
 3834 006c 1360     		str	r3, [r2]
 3835 006e 0CE0     		b	.L165
 3836              	.L164:
1245:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
1246:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->spi_irq.receive_handler = NULL;
 3837              		.loc 1 1246 38
 3838 0070 7B68     		ldr	r3, [r7, #4]
 3839 0072 0022     		movs	r2, #0
 3840 0074 5A60     		str	r2, [r3, #4]
1247:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_RBNE);
 3841              		.loc 1 1247 9
 3842 0076 7B68     		ldr	r3, [r7, #4]
 3843 0078 1B68     		ldr	r3, [r3]
 3844 007a 0433     		adds	r3, r3, #4
 3845 007c 1B68     		ldr	r3, [r3]
 3846 007e 7A68     		ldr	r2, [r7, #4]
 3847 0080 1268     		ldr	r2, [r2]
 3848 0082 0432     		adds	r2, r2, #4
 3849 0084 23F04003 		bic	r3, r3, #64
 3850 0088 1360     		str	r3, [r2]
 3851              	.L165:
1248:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1249:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1250:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL != p_irq->transmit_handler) {
 3852              		.loc 1 1250 21
 3853 008a 3B68     		ldr	r3, [r7]
 3854 008c 5B68     		ldr	r3, [r3, #4]
 3855              		.loc 1 1250 7
 3856 008e 002B     		cmp	r3, #0
 3857 0090 0ED0     		beq	.L166
1251:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->spi_irq.transmit_handler = p_irq->transmit_handler;
 3858              		.loc 1 1251 46
 3859 0092 3B68     		ldr	r3, [r7]
 3860 0094 5A68     		ldr	r2, [r3, #4]
 3861              		.loc 1 1251 39
 3862 0096 7B68     		ldr	r3, [r7, #4]
 3863 0098 9A60     		str	r2, [r3, #8]
1252:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_ENABLE(spi->periph, SPI_INT_TBE);
 3864              		.loc 1 1252 9
 3865 009a 7B68     		ldr	r3, [r7, #4]
 3866 009c 1B68     		ldr	r3, [r3]
 3867 009e 0433     		adds	r3, r3, #4
 3868 00a0 1B68     		ldr	r3, [r3]
 3869 00a2 7A68     		ldr	r2, [r7, #4]
 3870 00a4 1268     		ldr	r2, [r2]
 3871 00a6 0432     		adds	r2, r2, #4
 3872 00a8 43F08003 		orr	r3, r3, #128
 3873 00ac 1360     		str	r3, [r2]
1253:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
1254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->spi_irq.transmit_handler = NULL;
1255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_TBE);
1256:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1257:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 3874              		.loc 1 1257 1
 3875 00ae 0CE0     		b	.L168
 3876              	.L166:
1254:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_TBE);
 3877              		.loc 1 1254 39
 3878 00b0 7B68     		ldr	r3, [r7, #4]
 3879 00b2 0022     		movs	r2, #0
 3880 00b4 9A60     		str	r2, [r3, #8]
1255:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
 3881              		.loc 1 1255 9
 3882 00b6 7B68     		ldr	r3, [r7, #4]
 3883 00b8 1B68     		ldr	r3, [r3]
 3884 00ba 0433     		adds	r3, r3, #4
 3885 00bc 1B68     		ldr	r3, [r3]
 3886 00be 7A68     		ldr	r2, [r7, #4]
 3887 00c0 1268     		ldr	r2, [r2]
 3888 00c2 0432     		adds	r2, r2, #4
 3889 00c4 23F08003 		bic	r3, r3, #128
 3890 00c8 1360     		str	r3, [r2]
 3891              	.L168:
 3892              		.loc 1 1257 1
 3893 00ca 00BF     		nop
 3894 00cc 0C37     		adds	r7, r7, #12
 3895              		.cfi_def_cfa_offset 4
 3896 00ce BD46     		mov	sp, r7
 3897              		.cfi_def_cfa_register 13
 3898              		@ sp needed
 3899 00d0 80BC     		pop	{r7}
 3900              		.cfi_restore 7
 3901              		.cfi_def_cfa_offset 0
 3902 00d2 7047     		bx	lr
 3903              		.cfi_endproc
 3904              	.LFE132:
 3906              		.section	.text.hal_spi_irq_handle_all_reset,"ax",%progbits
 3907              		.align	1
 3908              		.global	hal_spi_irq_handle_all_reset
 3909              		.syntax unified
 3910              		.thumb
 3911              		.thumb_func
 3912              		.fpu softvfp
 3914              	hal_spi_irq_handle_all_reset:
 3915              	.LFB133:
1258:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1259:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1260:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      reset all user-defined interrupt callback function,
1261:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 which will be registered and called when corresponding interrupt be triggered
1262:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structrue
1263:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure is not necessary to be reconfigured after structrue initialization,
1264:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                   the structure parameters altering is automatically configured by core
1265:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1266:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1267:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1268:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** void hal_spi_irq_handle_all_reset(hal_spi_dev_struct *spi)
1269:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 3916              		.loc 1 1269 1
 3917              		.cfi_startproc
 3918              		@ args = 0, pretend = 0, frame = 8
 3919              		@ frame_needed = 1, uses_anonymous_args = 0
 3920              		@ link register save eliminated.
 3921 0000 80B4     		push	{r7}
 3922              		.cfi_def_cfa_offset 4
 3923              		.cfi_offset 7, -4
 3924 0002 83B0     		sub	sp, sp, #12
 3925              		.cfi_def_cfa_offset 16
 3926 0004 00AF     		add	r7, sp, #0
 3927              		.cfi_def_cfa_register 7
 3928 0006 7860     		str	r0, [r7, #4]
1270:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->spi_irq.error_handler = NULL;
 3929              		.loc 1 1270 32
 3930 0008 7B68     		ldr	r3, [r7, #4]
 3931 000a 0022     		movs	r2, #0
 3932 000c 1A61     		str	r2, [r3, #16]
1271:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->spi_irq.transmit_handler = NULL;
 3933              		.loc 1 1271 35
 3934 000e 7B68     		ldr	r3, [r7, #4]
 3935 0010 0022     		movs	r2, #0
 3936 0012 9A60     		str	r2, [r3, #8]
1272:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->spi_irq.receive_handler = NULL;
 3937              		.loc 1 1272 34
 3938 0014 7B68     		ldr	r3, [r7, #4]
 3939 0016 0022     		movs	r2, #0
 3940 0018 5A60     		str	r2, [r3, #4]
1273:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->spi_irq.transmit_receive_handler = NULL;
 3941              		.loc 1 1273 43
 3942 001a 7B68     		ldr	r3, [r7, #4]
 3943 001c 0022     		movs	r2, #0
 3944 001e DA60     		str	r2, [r3, #12]
1274:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 3945              		.loc 1 1274 1
 3946 0020 00BF     		nop
 3947 0022 0C37     		adds	r7, r7, #12
 3948              		.cfi_def_cfa_offset 4
 3949 0024 BD46     		mov	sp, r7
 3950              		.cfi_def_cfa_register 13
 3951              		@ sp needed
 3952 0026 80BC     		pop	{r7}
 3953              		.cfi_restore 7
 3954              		.cfi_def_cfa_offset 0
 3955 0028 7047     		bx	lr
 3956              		.cfi_endproc
 3957              	.LFE133:
 3959              		.section	.text.hal_spi_start,"ax",%progbits
 3960              		.align	1
 3961              		.global	hal_spi_start
 3962              		.syntax unified
 3963              		.thumb
 3964              		.thumb_func
 3965              		.fpu softvfp
 3967              	hal_spi_start:
 3968              	.LFB134:
1275:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1276:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1277:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      start SPI module function
1278:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1279:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1280:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1281:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1282:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1283:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */void hal_spi_start(hal_spi_dev_struct *spi)
1284:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 3969              		.loc 1 1284 1
 3970              		.cfi_startproc
 3971              		@ args = 0, pretend = 0, frame = 8
 3972              		@ frame_needed = 1, uses_anonymous_args = 0
 3973              		@ link register save eliminated.
 3974 0000 80B4     		push	{r7}
 3975              		.cfi_def_cfa_offset 4
 3976              		.cfi_offset 7, -4
 3977 0002 83B0     		sub	sp, sp, #12
 3978              		.cfi_def_cfa_offset 16
 3979 0004 00AF     		add	r7, sp, #0
 3980              		.cfi_def_cfa_register 7
 3981 0006 7860     		str	r0, [r7, #4]
1285:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
1286:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL == spi) {
1287:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGE("parameter [*spi] value is invalid");
1288:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1289:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1290:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1291:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_ENABLE(spi->periph);
 3982              		.loc 1 1291 5
 3983 0008 7B68     		ldr	r3, [r7, #4]
 3984 000a 1B68     		ldr	r3, [r3]
 3985 000c 1B68     		ldr	r3, [r3]
 3986 000e 7A68     		ldr	r2, [r7, #4]
 3987 0010 1268     		ldr	r2, [r2]
 3988 0012 43F04003 		orr	r3, r3, #64
 3989 0016 1360     		str	r3, [r2]
1292:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 3990              		.loc 1 1292 1
 3991 0018 00BF     		nop
 3992 001a 0C37     		adds	r7, r7, #12
 3993              		.cfi_def_cfa_offset 4
 3994 001c BD46     		mov	sp, r7
 3995              		.cfi_def_cfa_register 13
 3996              		@ sp needed
 3997 001e 80BC     		pop	{r7}
 3998              		.cfi_restore 7
 3999              		.cfi_def_cfa_offset 0
 4000 0020 7047     		bx	lr
 4001              		.cfi_endproc
 4002              	.LFE134:
 4004              		.section	.text.hal_spi_stop,"ax",%progbits
 4005              		.align	1
 4006              		.global	hal_spi_stop
 4007              		.syntax unified
 4008              		.thumb
 4009              		.thumb_func
 4010              		.fpu softvfp
 4012              	hal_spi_stop:
 4013              	.LFB135:
1293:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1294:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      stop SPI module function
1295:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1296:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1297:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1298:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1299:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1300:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */void hal_spi_stop(hal_spi_dev_struct *spi)
1301:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 4014              		.loc 1 1301 1
 4015              		.cfi_startproc
 4016              		@ args = 0, pretend = 0, frame = 8
 4017              		@ frame_needed = 1, uses_anonymous_args = 0
 4018              		@ link register save eliminated.
 4019 0000 80B4     		push	{r7}
 4020              		.cfi_def_cfa_offset 4
 4021              		.cfi_offset 7, -4
 4022 0002 83B0     		sub	sp, sp, #12
 4023              		.cfi_def_cfa_offset 16
 4024 0004 00AF     		add	r7, sp, #0
 4025              		.cfi_def_cfa_register 7
 4026 0006 7860     		str	r0, [r7, #4]
1302:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
1303:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL == spi) {
1304:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGE("parameter [*spi] value is invalid");
1305:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1306:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1307:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1308:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DISABLE(spi->periph);
 4027              		.loc 1 1308 5
 4028 0008 7B68     		ldr	r3, [r7, #4]
 4029 000a 1B68     		ldr	r3, [r3]
 4030 000c 1B68     		ldr	r3, [r3]
 4031 000e 7A68     		ldr	r2, [r7, #4]
 4032 0010 1268     		ldr	r2, [r2]
 4033 0012 23F04003 		bic	r3, r3, #64
 4034 0016 1360     		str	r3, [r2]
1309:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 4035              		.loc 1 1309 1
 4036 0018 00BF     		nop
 4037 001a 0C37     		adds	r7, r7, #12
 4038              		.cfi_def_cfa_offset 4
 4039 001c BD46     		mov	sp, r7
 4040              		.cfi_def_cfa_register 13
 4041              		@ sp needed
 4042 001e 80BC     		pop	{r7}
 4043              		.cfi_restore 7
 4044              		.cfi_def_cfa_offset 0
 4045 0020 7047     		bx	lr
 4046              		.cfi_endproc
 4047              	.LFE135:
 4049              		.section	.text.hal_spi_abort,"ax",%progbits
 4050              		.align	1
 4051              		.global	hal_spi_abort
 4052              		.syntax unified
 4053              		.thumb
 4054              		.thumb_func
 4055              		.fpu softvfp
 4057              	hal_spi_abort:
 4058              	.LFB136:
1310:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1311:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1312:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI abort function
1313:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1314:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1315:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1316:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1317:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
1318:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1319:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** int32_t hal_spi_abort(hal_spi_dev_struct *spi)
1320:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 4059              		.loc 1 1320 1
 4060              		.cfi_startproc
 4061              		@ args = 0, pretend = 0, frame = 16
 4062              		@ frame_needed = 1, uses_anonymous_args = 0
 4063 0000 80B5     		push	{r7, lr}
 4064              		.cfi_def_cfa_offset 8
 4065              		.cfi_offset 7, -8
 4066              		.cfi_offset 14, -4
 4067 0002 84B0     		sub	sp, sp, #16
 4068              		.cfi_def_cfa_offset 24
 4069 0004 00AF     		add	r7, sp, #0
 4070              		.cfi_def_cfa_register 7
 4071 0006 7860     		str	r0, [r7, #4]
1321:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t tick_start = 0;
 4072              		.loc 1 1321 14
 4073 0008 0023     		movs	r3, #0
 4074 000a BB60     		str	r3, [r7, #8]
1322:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     int32_t errorcode;
1323:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     errorcode = HAL_ERR_NONE;
 4075              		.loc 1 1323 15
 4076 000c 0023     		movs	r3, #0
 4077 000e FB60     		str	r3, [r7, #12]
1324:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
1325:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((NULL == spi)) {
1326:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_ADDRESS;
1327:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1328:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1329:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1330:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CTL1(spi->periph) & SPI_CTL1_TBEIE) {
 4078              		.loc 1 1330 8
 4079 0010 7B68     		ldr	r3, [r7, #4]
 4080 0012 1B68     		ldr	r3, [r3]
 4081 0014 0433     		adds	r3, r3, #4
 4082 0016 1B68     		ldr	r3, [r3]
 4083              		.loc 1 1330 30
 4084 0018 03F08003 		and	r3, r3, #128
 4085              		.loc 1 1330 7
 4086 001c 002B     		cmp	r3, #0
 4087 001e 17D0     		beq	.L173
1331:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->spi_irq.transmit_handler = _spi_stop_transmit_interrupt;
 4088              		.loc 1 1331 39
 4089 0020 7B68     		ldr	r3, [r7, #4]
 4090 0022 664A     		ldr	r2, .L188
 4091 0024 9A60     		str	r2, [r3, #8]
1332:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         tick_start = hal_sys_basetick_count_get();
 4092              		.loc 1 1332 22
 4093 0026 FFF7FEFF 		bl	hal_sys_basetick_count_get
 4094 002a B860     		str	r0, [r7, #8]
1333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(spi->state != HAL_SPI_ERROR_NONE) {
 4095              		.loc 1 1333 14
 4096 002c 0AE0     		b	.L174
 4097              	.L175:
1334:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
1335:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(SET == hal_sys_basetick_timeout_check(tick_start, SPI_TIMEOUT_VALUE)) {
 4098              		.loc 1 1335 27
 4099 002e C821     		movs	r1, #200
 4100 0030 B868     		ldr	r0, [r7, #8]
 4101 0032 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 4102 0036 0346     		mov	r3, r0
 4103              		.loc 1 1335 19
 4104 0038 012B     		cmp	r3, #1
 4105 003a 03D1     		bne	.L174
1336:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     spi->error_code = HAL_SPI_ERROR_ABORT;
 4106              		.loc 1 1336 37
 4107 003c 7B68     		ldr	r3, [r7, #4]
 4108 003e 4022     		movs	r2, #64
 4109 0040 9A64     		str	r2, [r3, #72]
1337:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     break;
 4110              		.loc 1 1337 21
 4111 0042 05E0     		b	.L173
 4112              	.L174:
1333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
 4113              		.loc 1 1333 18
 4114 0044 7B68     		ldr	r3, [r7, #4]
 4115 0046 93F84430 		ldrb	r3, [r3, #68]
 4116 004a DBB2     		uxtb	r3, r3
1333:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
 4117              		.loc 1 1333 14
 4118 004c 002B     		cmp	r3, #0
 4119 004e EED1     		bne	.L175
 4120              	.L173:
1338:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
1339:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1340:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1341:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1342:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1343:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CTL1(spi->periph) & SPI_CTL1_RBNEIE) {
 4121              		.loc 1 1343 8
 4122 0050 7B68     		ldr	r3, [r7, #4]
 4123 0052 1B68     		ldr	r3, [r3]
 4124 0054 0433     		adds	r3, r3, #4
 4125 0056 1B68     		ldr	r3, [r3]
 4126              		.loc 1 1343 30
 4127 0058 03F04003 		and	r3, r3, #64
 4128              		.loc 1 1343 7
 4129 005c 002B     		cmp	r3, #0
 4130 005e 17D0     		beq	.L176
1344:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->spi_irq.receive_handler = _spi_stop_receive_interrupt;
 4131              		.loc 1 1344 38
 4132 0060 7B68     		ldr	r3, [r7, #4]
 4133 0062 574A     		ldr	r2, .L188+4
 4134 0064 5A60     		str	r2, [r3, #4]
1345:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         tick_start = hal_sys_basetick_count_get();
 4135              		.loc 1 1345 22
 4136 0066 FFF7FEFF 		bl	hal_sys_basetick_count_get
 4137 006a B860     		str	r0, [r7, #8]
1346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         while(spi->state != HAL_SPI_ERROR_NONE) {
 4138              		.loc 1 1346 14
 4139 006c 0AE0     		b	.L177
 4140              	.L178:
1347:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
1348:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(SET == hal_sys_basetick_timeout_check(tick_start, SPI_TIMEOUT_VALUE)) {
 4141              		.loc 1 1348 27
 4142 006e C821     		movs	r1, #200
 4143 0070 B868     		ldr	r0, [r7, #8]
 4144 0072 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 4145 0076 0346     		mov	r3, r0
 4146              		.loc 1 1348 19
 4147 0078 012B     		cmp	r3, #1
 4148 007a 03D1     		bne	.L177
1349:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     spi->error_code = HAL_SPI_ERROR_ABORT;
 4149              		.loc 1 1349 37
 4150 007c 7B68     		ldr	r3, [r7, #4]
 4151 007e 4022     		movs	r2, #64
 4152 0080 9A64     		str	r2, [r3, #72]
1350:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     break;
 4153              		.loc 1 1350 21
 4154 0082 05E0     		b	.L176
 4155              	.L177:
1346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
 4156              		.loc 1 1346 18
 4157 0084 7B68     		ldr	r3, [r7, #4]
 4158 0086 93F84430 		ldrb	r3, [r3, #68]
 4159 008a DBB2     		uxtb	r3, r3
1346:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
 4160              		.loc 1 1346 14
 4161 008c 002B     		cmp	r3, #0
 4162 008e EED1     		bne	.L178
 4163              	.L176:
1351:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
1352:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1353:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1354:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1355:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1356:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_ERR);
 4164              		.loc 1 1356 5
 4165 0090 7B68     		ldr	r3, [r7, #4]
 4166 0092 1B68     		ldr	r3, [r3]
 4167 0094 0433     		adds	r3, r3, #4
 4168 0096 1B68     		ldr	r3, [r3]
 4169 0098 7A68     		ldr	r2, [r7, #4]
 4170 009a 1268     		ldr	r2, [r2]
 4171 009c 0432     		adds	r2, r2, #4
 4172 009e 23F02003 		bic	r3, r3, #32
 4173 00a2 1360     		str	r3, [r2]
1357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_CTL1(spi->periph)&SPI_CTL1_DMATEN) ||
 4174              		.loc 1 1357 9
 4175 00a4 7B68     		ldr	r3, [r7, #4]
 4176 00a6 1B68     		ldr	r3, [r3]
 4177 00a8 0433     		adds	r3, r3, #4
 4178 00aa 1B68     		ldr	r3, [r3]
 4179              		.loc 1 1357 30
 4180 00ac 03F00203 		and	r3, r3, #2
 4181              		.loc 1 1357 7
 4182 00b0 002B     		cmp	r3, #0
 4183 00b2 07D1     		bne	.L179
1358:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (SPI_CTL1(spi->periph)&SPI_CTL1_DMAREN)) {
 4184              		.loc 1 1358 14 discriminator 1
 4185 00b4 7B68     		ldr	r3, [r7, #4]
 4186 00b6 1B68     		ldr	r3, [r3]
 4187 00b8 0433     		adds	r3, r3, #4
 4188 00ba 1B68     		ldr	r3, [r3]
 4189              		.loc 1 1358 35 discriminator 1
 4190 00bc 03F00103 		and	r3, r3, #1
1357:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_CTL1(spi->periph)&SPI_CTL1_DMATEN) ||
 4191              		.loc 1 1357 48 discriminator 1
 4192 00c0 002B     		cmp	r3, #0
 4193 00c2 5CD0     		beq	.L180
 4194              	.L179:
1359:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(spi->p_dma_tx != NULL) {
 4195              		.loc 1 1359 15
 4196 00c4 7B68     		ldr	r3, [r7, #4]
 4197 00c6 9B69     		ldr	r3, [r3, #24]
 4198              		.loc 1 1359 11
 4199 00c8 002B     		cmp	r3, #0
 4200 00ca 23D0     		beq	.L181
1360:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             hal_dma_stop(spi->p_dma_tx);
 4201              		.loc 1 1360 13
 4202 00cc 7B68     		ldr	r3, [r7, #4]
 4203 00ce 9B69     		ldr	r3, [r3, #24]
 4204 00d0 1846     		mov	r0, r3
 4205 00d2 FFF7FEFF 		bl	hal_dma_stop
1361:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1362:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->error_code = HAL_SPI_ERROR_NONE;
 4206              		.loc 1 1362 29
 4207 00d6 7B68     		ldr	r3, [r7, #4]
 4208 00d8 0022     		movs	r2, #0
 4209 00da 9A64     		str	r2, [r3, #72]
1363:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             __HAL_SPI_DMA_DISABLE(spi->periph, SPI_DMA_TRANSMIT);
 4210              		.loc 1 1363 13
 4211 00dc 7B68     		ldr	r3, [r7, #4]
 4212 00de 1B68     		ldr	r3, [r3]
 4213 00e0 0433     		adds	r3, r3, #4
 4214 00e2 1B68     		ldr	r3, [r3]
 4215 00e4 7A68     		ldr	r2, [r7, #4]
 4216 00e6 1268     		ldr	r2, [r2]
 4217 00e8 0432     		adds	r2, r2, #4
 4218 00ea 23F00203 		bic	r3, r3, #2
 4219 00ee 1360     		str	r3, [r2]
1364:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(HAL_ERR_NONE != _spi_end_transmit_receive(spi, SPI_TIMEOUT_VALUE)) {
 4220              		.loc 1 1364 32
 4221 00f0 C821     		movs	r1, #200
 4222 00f2 7868     		ldr	r0, [r7, #4]
 4223 00f4 FFF7FEFF 		bl	_spi_end_transmit_receive
 4224 00f8 0346     		mov	r3, r0
 4225              		.loc 1 1364 15
 4226 00fa 002B     		cmp	r3, #0
 4227 00fc 02D0     		beq	.L182
1365:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 spi->error_code = HAL_SPI_ERROR_ABORT;
 4228              		.loc 1 1365 33
 4229 00fe 7B68     		ldr	r3, [r7, #4]
 4230 0100 4022     		movs	r2, #64
 4231 0102 9A64     		str	r2, [r3, #72]
 4232              	.L182:
1366:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1367:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             __HAL_SPI_DISABLE(spi->periph);
 4233              		.loc 1 1367 13
 4234 0104 7B68     		ldr	r3, [r7, #4]
 4235 0106 1B68     		ldr	r3, [r3]
 4236 0108 1B68     		ldr	r3, [r3]
 4237 010a 7A68     		ldr	r2, [r7, #4]
 4238 010c 1268     		ldr	r2, [r2]
 4239 010e 23F04003 		bic	r3, r3, #64
 4240 0112 1360     		str	r3, [r2]
 4241              	.L181:
1368:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1369:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(spi->p_dma_rx != NULL) {
 4242              		.loc 1 1369 15
 4243 0114 7B68     		ldr	r3, [r7, #4]
 4244 0116 5B69     		ldr	r3, [r3, #20]
 4245              		.loc 1 1369 11
 4246 0118 002B     		cmp	r3, #0
 4247 011a 30D0     		beq	.L180
1370:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             hal_dma_stop(spi->p_dma_rx);
 4248              		.loc 1 1370 13
 4249 011c 7B68     		ldr	r3, [r7, #4]
 4250 011e 5B69     		ldr	r3, [r3, #20]
 4251 0120 1846     		mov	r0, r3
 4252 0122 FFF7FEFF 		bl	hal_dma_stop
1371:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1372:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->error_code = HAL_SPI_ERROR_ABORT;
 4253              		.loc 1 1372 29
 4254 0126 7B68     		ldr	r3, [r7, #4]
 4255 0128 4022     		movs	r2, #64
 4256 012a 9A64     		str	r2, [r3, #72]
1373:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             __HAL_SPI_DISABLE(spi->periph);
 4257              		.loc 1 1373 13
 4258 012c 7B68     		ldr	r3, [r7, #4]
 4259 012e 1B68     		ldr	r3, [r3]
 4260 0130 1B68     		ldr	r3, [r3]
 4261 0132 7A68     		ldr	r2, [r7, #4]
 4262 0134 1268     		ldr	r2, [r2]
 4263 0136 23F04003 		bic	r3, r3, #64
 4264 013a 1360     		str	r3, [r2]
1374:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1375:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tick_start = hal_sys_basetick_count_get();
 4265              		.loc 1 1375 26
 4266 013c FFF7FEFF 		bl	hal_sys_basetick_count_get
 4267 0140 B860     		str	r0, [r7, #8]
1376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             while(RESET != _spi_flag_get(spi->periph, SPI_FLAG_TRANS)) {
 4268              		.loc 1 1376 18
 4269 0142 09E0     		b	.L183
 4270              	.L184:
1377:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
1378:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(SET == hal_sys_basetick_timeout_check(tick_start, SPI_TIMEOUT_VALUE)) {
 4271              		.loc 1 1378 31
 4272 0144 C821     		movs	r1, #200
 4273 0146 B868     		ldr	r0, [r7, #8]
 4274 0148 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 4275 014c 0346     		mov	r3, r0
 4276              		.loc 1 1378 23
 4277 014e 012B     		cmp	r3, #1
 4278 0150 02D1     		bne	.L183
1379:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         spi->error_code = HAL_SPI_ERROR_ABORT;
 4279              		.loc 1 1379 41
 4280 0152 7B68     		ldr	r3, [r7, #4]
 4281 0154 4022     		movs	r2, #64
 4282 0156 9A64     		str	r2, [r3, #72]
 4283              	.L183:
1376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             while(RESET != _spi_flag_get(spi->periph, SPI_FLAG_TRANS)) {
 4284              		.loc 1 1376 28
 4285 0158 7B68     		ldr	r3, [r7, #4]
 4286 015a 1B68     		ldr	r3, [r3]
 4287 015c 8021     		movs	r1, #128
 4288 015e 1846     		mov	r0, r3
 4289 0160 FFF7FEFF 		bl	_spi_flag_get
 4290 0164 0346     		mov	r3, r0
1376:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             while(RESET != _spi_flag_get(spi->periph, SPI_FLAG_TRANS)) {
 4291              		.loc 1 1376 18
 4292 0166 002B     		cmp	r3, #0
 4293 0168 ECD1     		bne	.L184
1380:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     }
1381:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
1382:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1383:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             __HAL_SPI_DMA_DISABLE(spi->periph, SPI_DMA_RECEIVE);
 4294              		.loc 1 1383 13
 4295 016a 7B68     		ldr	r3, [r7, #4]
 4296 016c 1B68     		ldr	r3, [r3]
 4297 016e 0433     		adds	r3, r3, #4
 4298 0170 1B68     		ldr	r3, [r3]
 4299 0172 7A68     		ldr	r2, [r7, #4]
 4300 0174 1268     		ldr	r2, [r2]
 4301 0176 0432     		adds	r2, r2, #4
 4302 0178 23F00103 		bic	r3, r3, #1
 4303 017c 1360     		str	r3, [r2]
 4304              	.L180:
1384:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1385:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1386:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->rxbuffer.pos = 0U;
 4305              		.loc 1 1386 23
 4306 017e 7B68     		ldr	r3, [r7, #4]
 4307 0180 0022     		movs	r2, #0
 4308 0182 1A63     		str	r2, [r3, #48]
1387:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->txbuffer.pos = 0U;
 4309              		.loc 1 1387 23
 4310 0184 7B68     		ldr	r3, [r7, #4]
 4311 0186 0022     		movs	r2, #0
 4312 0188 5A62     		str	r2, [r3, #36]
1388:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1389:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_SPI_ERROR_ABORT == spi->error_code) {
 4313              		.loc 1 1389 34
 4314 018a 7B68     		ldr	r3, [r7, #4]
 4315 018c 9B6C     		ldr	r3, [r3, #72]
 4316              		.loc 1 1389 7
 4317 018e 402B     		cmp	r3, #64
 4318 0190 02D1     		bne	.L185
1390:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         errorcode = HAL_ERR_NONE ;
 4319              		.loc 1 1390 19
 4320 0192 0023     		movs	r3, #0
 4321 0194 FB60     		str	r3, [r7, #12]
 4322 0196 02E0     		b	.L186
 4323              	.L185:
1391:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
1392:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->error_code = HAL_SPI_ERROR_NONE;
 4324              		.loc 1 1392 25
 4325 0198 7B68     		ldr	r3, [r7, #4]
 4326 019a 0022     		movs	r2, #0
 4327 019c 9A64     		str	r2, [r3, #72]
 4328              	.L186:
1393:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1394:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1395:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* clear the rx overrun error flag */
1396:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     _spi_clear_error_flag(spi->periph, SPI_ERROR_FLAG_RXORERR);
 4329              		.loc 1 1396 5
 4330 019e 7B68     		ldr	r3, [r7, #4]
 4331 01a0 1B68     		ldr	r3, [r3]
 4332 01a2 0121     		movs	r1, #1
 4333 01a4 1846     		mov	r0, r3
 4334 01a6 FFF7FEFF 		bl	_spi_clear_error_flag
1397:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1398:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_READY;
 4335              		.loc 1 1398 16
 4336 01aa 7B68     		ldr	r3, [r7, #4]
 4337 01ac 0122     		movs	r2, #1
 4338 01ae 83F84420 		strb	r2, [r3, #68]
1399:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1400:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return errorcode;
 4339              		.loc 1 1400 12
 4340 01b2 FB68     		ldr	r3, [r7, #12]
1401:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 4341              		.loc 1 1401 1
 4342 01b4 1846     		mov	r0, r3
 4343 01b6 1037     		adds	r7, r7, #16
 4344              		.cfi_def_cfa_offset 8
 4345 01b8 BD46     		mov	sp, r7
 4346              		.cfi_def_cfa_register 13
 4347              		@ sp needed
 4348 01ba 80BD     		pop	{r7, pc}
 4349              	.L189:
 4350              		.align	2
 4351              	.L188:
 4352 01bc 00000000 		.word	_spi_stop_transmit_interrupt
 4353 01c0 00000000 		.word	_spi_stop_receive_interrupt
 4354              		.cfi_endproc
 4355              	.LFE136:
 4357              		.section	.text.hal_spi_dma_pause,"ax",%progbits
 4358              		.align	1
 4359              		.global	hal_spi_dma_pause
 4360              		.syntax unified
 4361              		.thumb
 4362              		.thumb_func
 4363              		.fpu softvfp
 4365              	hal_spi_dma_pause:
 4366              	.LFB137:
1402:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1403:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1404:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI DMA pause function
1405:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1406:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1407:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1408:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1409:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1410:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1411:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** void hal_spi_dma_pause(hal_spi_dev_struct *spi)
1412:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 4367              		.loc 1 1412 1
 4368              		.cfi_startproc
 4369              		@ args = 0, pretend = 0, frame = 8
 4370              		@ frame_needed = 1, uses_anonymous_args = 0
 4371              		@ link register save eliminated.
 4372 0000 80B4     		push	{r7}
 4373              		.cfi_def_cfa_offset 4
 4374              		.cfi_offset 7, -4
 4375 0002 83B0     		sub	sp, sp, #12
 4376              		.cfi_def_cfa_offset 16
 4377 0004 00AF     		add	r7, sp, #0
 4378              		.cfi_def_cfa_register 7
 4379 0006 7860     		str	r0, [r7, #4]
1413:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
1414:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL == spi) {
1415:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGE("parameter [*spi] value is invalid");
1416:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1417:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1418:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1419:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_DISABLE(spi->periph, SPI_DMA_TRANSMIT);
 4380              		.loc 1 1419 5
 4381 0008 7B68     		ldr	r3, [r7, #4]
 4382 000a 1B68     		ldr	r3, [r3]
 4383 000c 0433     		adds	r3, r3, #4
 4384 000e 1B68     		ldr	r3, [r3]
 4385 0010 7A68     		ldr	r2, [r7, #4]
 4386 0012 1268     		ldr	r2, [r2]
 4387 0014 0432     		adds	r2, r2, #4
 4388 0016 23F00203 		bic	r3, r3, #2
 4389 001a 1360     		str	r3, [r2]
1420:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_DISABLE(spi->periph, SPI_DMA_RECEIVE);
 4390              		.loc 1 1420 5
 4391 001c 7B68     		ldr	r3, [r7, #4]
 4392 001e 1B68     		ldr	r3, [r3]
 4393 0020 0433     		adds	r3, r3, #4
 4394 0022 1B68     		ldr	r3, [r3]
 4395 0024 7A68     		ldr	r2, [r7, #4]
 4396 0026 1268     		ldr	r2, [r2]
 4397 0028 0432     		adds	r2, r2, #4
 4398 002a 23F00103 		bic	r3, r3, #1
 4399 002e 1360     		str	r3, [r2]
1421:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 4400              		.loc 1 1421 1
 4401 0030 00BF     		nop
 4402 0032 0C37     		adds	r7, r7, #12
 4403              		.cfi_def_cfa_offset 4
 4404 0034 BD46     		mov	sp, r7
 4405              		.cfi_def_cfa_register 13
 4406              		@ sp needed
 4407 0036 80BC     		pop	{r7}
 4408              		.cfi_restore 7
 4409              		.cfi_def_cfa_offset 0
 4410 0038 7047     		bx	lr
 4411              		.cfi_endproc
 4412              	.LFE137:
 4414              		.section	.text.hal_spi_dma_resume,"ax",%progbits
 4415              		.align	1
 4416              		.global	hal_spi_dma_resume
 4417              		.syntax unified
 4418              		.thumb
 4419              		.thumb_func
 4420              		.fpu softvfp
 4422              	hal_spi_dma_resume:
 4423              	.LFB138:
1422:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1423:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1424:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI DMA resume function
1425:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1426:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1427:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1428:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1429:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1430:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1431:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** void hal_spi_dma_resume(hal_spi_dev_struct *spi)
1432:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 4424              		.loc 1 1432 1
 4425              		.cfi_startproc
 4426              		@ args = 0, pretend = 0, frame = 8
 4427              		@ frame_needed = 1, uses_anonymous_args = 0
 4428              		@ link register save eliminated.
 4429 0000 80B4     		push	{r7}
 4430              		.cfi_def_cfa_offset 4
 4431              		.cfi_offset 7, -4
 4432 0002 83B0     		sub	sp, sp, #12
 4433              		.cfi_def_cfa_offset 16
 4434 0004 00AF     		add	r7, sp, #0
 4435              		.cfi_def_cfa_register 7
 4436 0006 7860     		str	r0, [r7, #4]
1433:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
1434:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL == spi) {
1435:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGE("parameter [*spi] value is invalid");
1436:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1437:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1438:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1439:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_ENABLE(spi->periph, SPI_DMA_TRANSMIT);
 4437              		.loc 1 1439 5
 4438 0008 7B68     		ldr	r3, [r7, #4]
 4439 000a 1B68     		ldr	r3, [r3]
 4440 000c 0433     		adds	r3, r3, #4
 4441 000e 1B68     		ldr	r3, [r3]
 4442 0010 7A68     		ldr	r2, [r7, #4]
 4443 0012 1268     		ldr	r2, [r2]
 4444 0014 0432     		adds	r2, r2, #4
 4445 0016 43F00203 		orr	r3, r3, #2
 4446 001a 1360     		str	r3, [r2]
1440:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_ENABLE(spi->periph, SPI_DMA_RECEIVE);
 4447              		.loc 1 1440 5
 4448 001c 7B68     		ldr	r3, [r7, #4]
 4449 001e 1B68     		ldr	r3, [r3]
 4450 0020 0433     		adds	r3, r3, #4
 4451 0022 1B68     		ldr	r3, [r3]
 4452 0024 7A68     		ldr	r2, [r7, #4]
 4453 0026 1268     		ldr	r2, [r2]
 4454 0028 0432     		adds	r2, r2, #4
 4455 002a 43F00103 		orr	r3, r3, #1
 4456 002e 1360     		str	r3, [r2]
1441:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 4457              		.loc 1 1441 1
 4458 0030 00BF     		nop
 4459 0032 0C37     		adds	r7, r7, #12
 4460              		.cfi_def_cfa_offset 4
 4461 0034 BD46     		mov	sp, r7
 4462              		.cfi_def_cfa_register 13
 4463              		@ sp needed
 4464 0036 80BC     		pop	{r7}
 4465              		.cfi_restore 7
 4466              		.cfi_def_cfa_offset 0
 4467 0038 7047     		bx	lr
 4468              		.cfi_endproc
 4469              	.LFE138:
 4471              		.section	.text.hal_spi_dma_stop,"ax",%progbits
 4472              		.align	1
 4473              		.global	hal_spi_dma_stop
 4474              		.syntax unified
 4475              		.thumb
 4476              		.thumb_func
 4477              		.fpu softvfp
 4479              	hal_spi_dma_stop:
 4480              	.LFB139:
1442:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1443:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1444:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI DMA stop function
1445:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1446:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1447:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1448:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1449:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1450:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1451:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** void hal_spi_dma_stop(hal_spi_dev_struct *spi)
1452:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 4481              		.loc 1 1452 1
 4482              		.cfi_startproc
 4483              		@ args = 0, pretend = 0, frame = 8
 4484              		@ frame_needed = 1, uses_anonymous_args = 0
 4485 0000 80B5     		push	{r7, lr}
 4486              		.cfi_def_cfa_offset 8
 4487              		.cfi_offset 7, -8
 4488              		.cfi_offset 14, -4
 4489 0002 82B0     		sub	sp, sp, #8
 4490              		.cfi_def_cfa_offset 16
 4491 0004 00AF     		add	r7, sp, #0
 4492              		.cfi_def_cfa_register 7
 4493 0006 7860     		str	r0, [r7, #4]
1453:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
1454:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL == spi) {
1455:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         HAL_DEBUGE("parameter [*spi] value is invalid");
1456:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1457:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
1458:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1459:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL != spi->p_dma_rx) {
 4494              		.loc 1 1459 19
 4495 0008 7B68     		ldr	r3, [r7, #4]
 4496 000a 5B69     		ldr	r3, [r3, #20]
 4497              		.loc 1 1459 7
 4498 000c 002B     		cmp	r3, #0
 4499 000e 04D0     		beq	.L193
1460:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         hal_dma_stop(spi->p_dma_rx);
 4500              		.loc 1 1460 9
 4501 0010 7B68     		ldr	r3, [r7, #4]
 4502 0012 5B69     		ldr	r3, [r3, #20]
 4503 0014 1846     		mov	r0, r3
 4504 0016 FFF7FEFF 		bl	hal_dma_stop
 4505              	.L193:
1461:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1462:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL != spi->p_dma_tx) {
 4506              		.loc 1 1462 19
 4507 001a 7B68     		ldr	r3, [r7, #4]
 4508 001c 9B69     		ldr	r3, [r3, #24]
 4509              		.loc 1 1462 7
 4510 001e 002B     		cmp	r3, #0
 4511 0020 04D0     		beq	.L194
1463:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         hal_dma_stop(spi->p_dma_tx);
 4512              		.loc 1 1463 9
 4513 0022 7B68     		ldr	r3, [r7, #4]
 4514 0024 9B69     		ldr	r3, [r3, #24]
 4515 0026 1846     		mov	r0, r3
 4516 0028 FFF7FEFF 		bl	hal_dma_stop
 4517              	.L194:
1464:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1465:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1466:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_DISABLE(spi->periph, SPI_DMA_TRANSMIT);
 4518              		.loc 1 1466 5
 4519 002c 7B68     		ldr	r3, [r7, #4]
 4520 002e 1B68     		ldr	r3, [r3]
 4521 0030 0433     		adds	r3, r3, #4
 4522 0032 1B68     		ldr	r3, [r3]
 4523 0034 7A68     		ldr	r2, [r7, #4]
 4524 0036 1268     		ldr	r2, [r2]
 4525 0038 0432     		adds	r2, r2, #4
 4526 003a 23F00203 		bic	r3, r3, #2
 4527 003e 1360     		str	r3, [r2]
1467:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_DISABLE(spi->periph, SPI_DMA_RECEIVE);
 4528              		.loc 1 1467 5
 4529 0040 7B68     		ldr	r3, [r7, #4]
 4530 0042 1B68     		ldr	r3, [r3]
 4531 0044 0433     		adds	r3, r3, #4
 4532 0046 1B68     		ldr	r3, [r3]
 4533 0048 7A68     		ldr	r2, [r7, #4]
 4534 004a 1268     		ldr	r2, [r2]
 4535 004c 0432     		adds	r2, r2, #4
 4536 004e 23F00103 		bic	r3, r3, #1
 4537 0052 1360     		str	r3, [r2]
1468:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_READY;
 4538              		.loc 1 1468 16
 4539 0054 7B68     		ldr	r3, [r7, #4]
 4540 0056 0122     		movs	r2, #1
 4541 0058 83F84420 		strb	r2, [r3, #68]
1469:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 4542              		.loc 1 1469 1
 4543 005c 00BF     		nop
 4544 005e 0837     		adds	r7, r7, #8
 4545              		.cfi_def_cfa_offset 8
 4546 0060 BD46     		mov	sp, r7
 4547              		.cfi_def_cfa_register 13
 4548              		@ sp needed
 4549 0062 80BD     		pop	{r7, pc}
 4550              		.cfi_endproc
 4551              	.LFE139:
 4553              		.section	.text._spi_deinit,"ax",%progbits
 4554              		.align	1
 4555              		.syntax unified
 4556              		.thumb
 4557              		.thumb_func
 4558              		.fpu softvfp
 4560              	_spi_deinit:
 4561              	.LFB140:
1470:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1471:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1472:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      reset SPI
1473:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1)
1474:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1475:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1476:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1477:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_deinit(uint32_t periph)
1478:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 4562              		.loc 1 1478 1
 4563              		.cfi_startproc
 4564              		@ args = 0, pretend = 0, frame = 8
 4565              		@ frame_needed = 1, uses_anonymous_args = 0
 4566 0000 80B5     		push	{r7, lr}
 4567              		.cfi_def_cfa_offset 8
 4568              		.cfi_offset 7, -8
 4569              		.cfi_offset 14, -4
 4570 0002 82B0     		sub	sp, sp, #8
 4571              		.cfi_def_cfa_offset 16
 4572 0004 00AF     		add	r7, sp, #0
 4573              		.cfi_def_cfa_register 7
 4574 0006 7860     		str	r0, [r7, #4]
1479:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     switch(periph) {
 4575              		.loc 1 1479 5
 4576 0008 7B68     		ldr	r3, [r7, #4]
 4577 000a 0F4A     		ldr	r2, .L200
 4578 000c 9342     		cmp	r3, r2
 4579 000e 0CD0     		beq	.L196
 4580 0010 7B68     		ldr	r3, [r7, #4]
 4581 0012 0E4A     		ldr	r2, .L200+4
 4582 0014 9342     		cmp	r3, r2
 4583 0016 11D1     		bne	.L199
1480:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI0:
1481:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* reset SPI0 */
1482:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         hal_rcu_periph_reset_enable(RCU_SPI0RST);
 4584              		.loc 1 1482 9
 4585 0018 4FF44370 		mov	r0, #780
 4586 001c FFF7FEFF 		bl	hal_rcu_periph_reset_enable
1483:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         hal_rcu_periph_reset_disable(RCU_SPI0RST);
 4587              		.loc 1 1483 9
 4588 0020 4FF44370 		mov	r0, #780
 4589 0024 FFF7FEFF 		bl	hal_rcu_periph_reset_disable
1484:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 4590              		.loc 1 1484 9
 4591 0028 09E0     		b	.L198
 4592              	.L196:
1485:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI1:
1486:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* reset SPI1 */
1487:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         hal_rcu_periph_reset_enable(RCU_SPI1RST);
 4593              		.loc 1 1487 9
 4594 002a 40F20E40 		movw	r0, #1038
 4595 002e FFF7FEFF 		bl	hal_rcu_periph_reset_enable
1488:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         hal_rcu_periph_reset_disable(RCU_SPI1RST);
 4596              		.loc 1 1488 9
 4597 0032 40F20E40 		movw	r0, #1038
 4598 0036 FFF7FEFF 		bl	hal_rcu_periph_reset_disable
1489:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 4599              		.loc 1 1489 9
 4600 003a 00E0     		b	.L198
 4601              	.L199:
1490:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     default :
1491:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 4602              		.loc 1 1491 9
 4603 003c 00BF     		nop
 4604              	.L198:
1492:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1493:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 4605              		.loc 1 1493 1
 4606 003e 00BF     		nop
 4607 0040 0837     		adds	r7, r7, #8
 4608              		.cfi_def_cfa_offset 8
 4609 0042 BD46     		mov	sp, r7
 4610              		.cfi_def_cfa_register 13
 4611              		@ sp needed
 4612 0044 80BD     		pop	{r7, pc}
 4613              	.L201:
 4614 0046 00BF     		.align	2
 4615              	.L200:
 4616 0048 00380040 		.word	1073756160
 4617 004c 00300140 		.word	1073819648
 4618              		.cfi_endproc
 4619              	.LFE140:
 4621              		.section	.text._spi_transmit_interrupt,"ax",%progbits
 4622              		.align	1
 4623              		.syntax unified
 4624              		.thumb
 4625              		.thumb_func
 4626              		.fpu softvfp
 4628              	_spi_transmit_interrupt:
 4629              	.LFB141:
1494:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1495:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1496:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI 8 bit transmit interrupt handler
1497:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1498:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1499:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1500:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1501:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1502:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1503:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_transmit_interrupt(void *spi)
1504:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 4630              		.loc 1 1504 1
 4631              		.cfi_startproc
 4632              		@ args = 0, pretend = 0, frame = 16
 4633              		@ frame_needed = 1, uses_anonymous_args = 0
 4634 0000 80B5     		push	{r7, lr}
 4635              		.cfi_def_cfa_offset 8
 4636              		.cfi_offset 7, -8
 4637              		.cfi_offset 14, -4
 4638 0002 84B0     		sub	sp, sp, #16
 4639              		.cfi_def_cfa_offset 24
 4640 0004 00AF     		add	r7, sp, #0
 4641              		.cfi_def_cfa_register 7
 4642 0006 7860     		str	r0, [r7, #4]
1505:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_dev_struct *p_spi = spi;
 4643              		.loc 1 1505 25
 4644 0008 7B68     		ldr	r3, [r7, #4]
 4645 000a FB60     		str	r3, [r7, #12]
1506:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(__HAL_SPI_GET_FRAME_SIZE(p_spi->periph) == SPI_FRAMESIZE_16BIT) {
 4646              		.loc 1 1506 8
 4647 000c FB68     		ldr	r3, [r7, #12]
 4648 000e 1B68     		ldr	r3, [r3]
 4649 0010 1B68     		ldr	r3, [r3]
 4650 0012 03F40063 		and	r3, r3, #2048
 4651              		.loc 1 1506 7
 4652 0016 B3F5006F 		cmp	r3, #2048
 4653 001a 11D1     		bne	.L203
1507:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_DATA(p_spi->periph) = *((uint16_t *)p_spi->txbuffer.buffer);
 4654              		.loc 1 1507 64
 4655 001c FB68     		ldr	r3, [r7, #12]
 4656 001e DB69     		ldr	r3, [r3, #28]
 4657              		.loc 1 1507 35
 4658 0020 1A88     		ldrh	r2, [r3]
 4659              		.loc 1 1507 9
 4660 0022 FB68     		ldr	r3, [r7, #12]
 4661 0024 1B68     		ldr	r3, [r3]
 4662 0026 0C33     		adds	r3, r3, #12
 4663              		.loc 1 1507 33
 4664 0028 1A60     		str	r2, [r3]
1508:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->txbuffer.buffer += sizeof(uint16_t);
 4665              		.loc 1 1508 32
 4666 002a FB68     		ldr	r3, [r7, #12]
 4667 002c DB69     		ldr	r3, [r3, #28]
 4668 002e 9A1C     		adds	r2, r3, #2
 4669 0030 FB68     		ldr	r3, [r7, #12]
 4670 0032 DA61     		str	r2, [r3, #28]
1509:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->txbuffer.pos--;
 4671              		.loc 1 1509 24
 4672 0034 FB68     		ldr	r3, [r7, #12]
 4673 0036 5B6A     		ldr	r3, [r3, #36]
 4674              		.loc 1 1509 28
 4675 0038 5A1E     		subs	r2, r3, #1
 4676 003a FB68     		ldr	r3, [r7, #12]
 4677 003c 5A62     		str	r2, [r3, #36]
 4678 003e 11E0     		b	.L204
 4679              	.L203:
1510:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
1511:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_DATA(p_spi->periph) = *(p_spi->txbuffer.buffer);
 4680              		.loc 1 1511 52
 4681 0040 FB68     		ldr	r3, [r7, #12]
 4682 0042 DB69     		ldr	r3, [r3, #28]
 4683              		.loc 1 1511 35
 4684 0044 1B78     		ldrb	r3, [r3]
 4685 0046 DAB2     		uxtb	r2, r3
 4686              		.loc 1 1511 9
 4687 0048 FB68     		ldr	r3, [r7, #12]
 4688 004a 1B68     		ldr	r3, [r3]
 4689 004c 0C33     		adds	r3, r3, #12
 4690              		.loc 1 1511 33
 4691 004e 1A60     		str	r2, [r3]
1512:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->txbuffer.buffer++;
 4692              		.loc 1 1512 24
 4693 0050 FB68     		ldr	r3, [r7, #12]
 4694 0052 DB69     		ldr	r3, [r3, #28]
 4695              		.loc 1 1512 31
 4696 0054 5A1C     		adds	r2, r3, #1
 4697 0056 FB68     		ldr	r3, [r7, #12]
 4698 0058 DA61     		str	r2, [r3, #28]
1513:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->txbuffer.pos--;
 4699              		.loc 1 1513 24
 4700 005a FB68     		ldr	r3, [r7, #12]
 4701 005c 5B6A     		ldr	r3, [r3, #36]
 4702              		.loc 1 1513 28
 4703 005e 5A1E     		subs	r2, r3, #1
 4704 0060 FB68     		ldr	r3, [r7, #12]
 4705 0062 5A62     		str	r2, [r3, #36]
 4706              	.L204:
1514:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1515:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1516:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(0U == p_spi->txbuffer.pos) {
 4707              		.loc 1 1516 29
 4708 0064 FB68     		ldr	r3, [r7, #12]
 4709 0066 5B6A     		ldr	r3, [r3, #36]
 4710              		.loc 1 1516 7
 4711 0068 002B     		cmp	r3, #0
 4712 006a 12D1     		bne	.L207
1517:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(p_spi->periph)) {
 4713              		.loc 1 1517 30
 4714 006c FB68     		ldr	r3, [r7, #12]
 4715 006e 1B68     		ldr	r3, [r3]
 4716 0070 1B68     		ldr	r3, [r3]
 4717 0072 03F40053 		and	r3, r3, #8192
 4718              		.loc 1 1517 11
 4719 0076 B3F5005F 		cmp	r3, #8192
 4720 007a 07D1     		bne	.L206
1518:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             __HAL_SPI_CRC_NEXT(p_spi->periph);
 4721              		.loc 1 1518 13
 4722 007c FB68     		ldr	r3, [r7, #12]
 4723 007e 1B68     		ldr	r3, [r3]
 4724 0080 1B68     		ldr	r3, [r3]
 4725 0082 FA68     		ldr	r2, [r7, #12]
 4726 0084 1268     		ldr	r2, [r2]
 4727 0086 43F48053 		orr	r3, r3, #4096
 4728 008a 1360     		str	r3, [r2]
 4729              	.L206:
1519:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1520:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         _spi_close_transmit_interrupt(p_spi);
 4730              		.loc 1 1520 9
 4731 008c F868     		ldr	r0, [r7, #12]
 4732 008e FFF7FEFF 		bl	_spi_close_transmit_interrupt
 4733              	.L207:
1521:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1522:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 4734              		.loc 1 1522 1
 4735 0092 00BF     		nop
 4736 0094 1037     		adds	r7, r7, #16
 4737              		.cfi_def_cfa_offset 8
 4738 0096 BD46     		mov	sp, r7
 4739              		.cfi_def_cfa_register 13
 4740              		@ sp needed
 4741 0098 80BD     		pop	{r7, pc}
 4742              		.cfi_endproc
 4743              	.LFE141:
 4745              		.section	.text._spi_receive_interrupt,"ax",%progbits
 4746              		.align	1
 4747              		.syntax unified
 4748              		.thumb
 4749              		.thumb_func
 4750              		.fpu softvfp
 4752              	_spi_receive_interrupt:
 4753              	.LFB142:
1523:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1524:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1525:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI receive interrupt handler
1526:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1527:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1528:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1529:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1530:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1531:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1532:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_receive_interrupt(void *spi)
1533:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 4754              		.loc 1 1533 1
 4755              		.cfi_startproc
 4756              		@ args = 0, pretend = 0, frame = 16
 4757              		@ frame_needed = 1, uses_anonymous_args = 0
 4758 0000 80B5     		push	{r7, lr}
 4759              		.cfi_def_cfa_offset 8
 4760              		.cfi_offset 7, -8
 4761              		.cfi_offset 14, -4
 4762 0002 84B0     		sub	sp, sp, #16
 4763              		.cfi_def_cfa_offset 24
 4764 0004 00AF     		add	r7, sp, #0
 4765              		.cfi_def_cfa_register 7
 4766 0006 7860     		str	r0, [r7, #4]
1534:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_dev_struct *p_spi = spi;
 4767              		.loc 1 1534 25
 4768 0008 7B68     		ldr	r3, [r7, #4]
 4769 000a FB60     		str	r3, [r7, #12]
1535:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1536:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(__HAL_SPI_GET_FRAME_SIZE(p_spi->periph) == SPI_FRAMESIZE_16BIT) {
 4770              		.loc 1 1536 8
 4771 000c FB68     		ldr	r3, [r7, #12]
 4772 000e 1B68     		ldr	r3, [r3]
 4773 0010 1B68     		ldr	r3, [r3]
 4774 0012 03F40063 		and	r3, r3, #2048
 4775              		.loc 1 1536 7
 4776 0016 B3F5006F 		cmp	r3, #2048
 4777 001a 12D1     		bne	.L209
1537:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         *((uint16_t *)p_spi->rxbuffer.buffer) = SPI_DATA(p_spi->periph);
 4778              		.loc 1 1537 49
 4779 001c FB68     		ldr	r3, [r7, #12]
 4780 001e 1B68     		ldr	r3, [r3]
 4781 0020 0C33     		adds	r3, r3, #12
 4782 0022 1A68     		ldr	r2, [r3]
 4783              		.loc 1 1537 38
 4784 0024 FB68     		ldr	r3, [r7, #12]
 4785 0026 9B6A     		ldr	r3, [r3, #40]
 4786              		.loc 1 1537 47
 4787 0028 92B2     		uxth	r2, r2
 4788 002a 1A80     		strh	r2, [r3]	@ movhi
1538:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->rxbuffer.buffer += sizeof(uint16_t);
 4789              		.loc 1 1538 32
 4790 002c FB68     		ldr	r3, [r7, #12]
 4791 002e 9B6A     		ldr	r3, [r3, #40]
 4792 0030 9A1C     		adds	r2, r3, #2
 4793 0032 FB68     		ldr	r3, [r7, #12]
 4794 0034 9A62     		str	r2, [r3, #40]
1539:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->rxbuffer.pos--;
 4795              		.loc 1 1539 24
 4796 0036 FB68     		ldr	r3, [r7, #12]
 4797 0038 1B6B     		ldr	r3, [r3, #48]
 4798              		.loc 1 1539 28
 4799 003a 5A1E     		subs	r2, r3, #1
 4800 003c FB68     		ldr	r3, [r7, #12]
 4801 003e 1A63     		str	r2, [r3, #48]
 4802 0040 11E0     		b	.L210
 4803              	.L209:
1540:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
1541:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         *(p_spi->rxbuffer.buffer) = SPI_DATA(p_spi->periph);
 4804              		.loc 1 1541 37
 4805 0042 FB68     		ldr	r3, [r7, #12]
 4806 0044 1B68     		ldr	r3, [r3]
 4807 0046 0C33     		adds	r3, r3, #12
 4808 0048 1A68     		ldr	r2, [r3]
 4809              		.loc 1 1541 26
 4810 004a FB68     		ldr	r3, [r7, #12]
 4811 004c 9B6A     		ldr	r3, [r3, #40]
 4812              		.loc 1 1541 35
 4813 004e D2B2     		uxtb	r2, r2
 4814 0050 1A70     		strb	r2, [r3]
1542:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->rxbuffer.buffer++;
 4815              		.loc 1 1542 24
 4816 0052 FB68     		ldr	r3, [r7, #12]
 4817 0054 9B6A     		ldr	r3, [r3, #40]
 4818              		.loc 1 1542 31
 4819 0056 5A1C     		adds	r2, r3, #1
 4820 0058 FB68     		ldr	r3, [r7, #12]
 4821 005a 9A62     		str	r2, [r3, #40]
1543:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->rxbuffer.pos--;
 4822              		.loc 1 1543 24
 4823 005c FB68     		ldr	r3, [r7, #12]
 4824 005e 1B6B     		ldr	r3, [r3, #48]
 4825              		.loc 1 1543 28
 4826 0060 5A1E     		subs	r2, r3, #1
 4827 0062 FB68     		ldr	r3, [r7, #12]
 4828 0064 1A63     		str	r2, [r3, #48]
 4829              	.L210:
1544:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1545:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(p_spi->periph) &&
 4830              		.loc 1 1546 26
 4831 0066 FB68     		ldr	r3, [r7, #12]
 4832 0068 1B68     		ldr	r3, [r3]
 4833 006a 1B68     		ldr	r3, [r3]
 4834 006c 03F40053 		and	r3, r3, #8192
 4835              		.loc 1 1546 7
 4836 0070 B3F5005F 		cmp	r3, #8192
 4837 0074 0BD1     		bne	.L211
1547:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (1U == p_spi->rxbuffer.pos)) {
 4838              		.loc 1 1547 35 discriminator 1
 4839 0076 FB68     		ldr	r3, [r7, #12]
 4840 0078 1B6B     		ldr	r3, [r3, #48]
1546:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (1U == p_spi->rxbuffer.pos)) {
 4841              		.loc 1 1546 64 discriminator 1
 4842 007a 012B     		cmp	r3, #1
 4843 007c 07D1     		bne	.L211
1548:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_CRC_NEXT(p_spi->periph);
 4844              		.loc 1 1548 9
 4845 007e FB68     		ldr	r3, [r7, #12]
 4846 0080 1B68     		ldr	r3, [r3]
 4847 0082 1B68     		ldr	r3, [r3]
 4848 0084 FA68     		ldr	r2, [r7, #12]
 4849 0086 1268     		ldr	r2, [r2]
 4850 0088 43F48053 		orr	r3, r3, #4096
 4851 008c 1360     		str	r3, [r2]
 4852              	.L211:
1549:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1550:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1551:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(0U == p_spi->rxbuffer.pos) {
 4853              		.loc 1 1551 29
 4854 008e FB68     		ldr	r3, [r7, #12]
 4855 0090 1B6B     		ldr	r3, [r3, #48]
 4856              		.loc 1 1551 7
 4857 0092 002B     		cmp	r3, #0
 4858 0094 11D1     		bne	.L214
1552:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(p_spi->periph)) {
 4859              		.loc 1 1552 30
 4860 0096 FB68     		ldr	r3, [r7, #12]
 4861 0098 1B68     		ldr	r3, [r3]
 4862 009a 1B68     		ldr	r3, [r3]
 4863 009c 03F40053 		and	r3, r3, #8192
 4864              		.loc 1 1552 11
 4865 00a0 B3F5005F 		cmp	r3, #8192
 4866 00a4 06D1     		bne	.L213
 4867              	.LBB2:
1553:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             __IO uint32_t tmp = 0U;
 4868              		.loc 1 1553 27
 4869 00a6 0023     		movs	r3, #0
 4870 00a8 BB60     		str	r3, [r7, #8]
1554:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tmp = SPI_DATA(p_spi->periph);
 4871              		.loc 1 1554 19
 4872 00aa FB68     		ldr	r3, [r7, #12]
 4873 00ac 1B68     		ldr	r3, [r3]
 4874 00ae 0C33     		adds	r3, r3, #12
 4875 00b0 1B68     		ldr	r3, [r3]
 4876              		.loc 1 1554 17
 4877 00b2 BB60     		str	r3, [r7, #8]
 4878              	.L213:
 4879              	.LBE2:
1555:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1556:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         _spi_close_receive_interrupt(p_spi);
 4880              		.loc 1 1556 9
 4881 00b4 F868     		ldr	r0, [r7, #12]
 4882 00b6 FFF7FEFF 		bl	_spi_close_receive_interrupt
 4883              	.L214:
1557:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1558:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 4884              		.loc 1 1558 1
 4885 00ba 00BF     		nop
 4886 00bc 1037     		adds	r7, r7, #16
 4887              		.cfi_def_cfa_offset 8
 4888 00be BD46     		mov	sp, r7
 4889              		.cfi_def_cfa_register 13
 4890              		@ sp needed
 4891 00c0 80BD     		pop	{r7, pc}
 4892              		.cfi_endproc
 4893              	.LFE142:
 4895              		.section	.text._spi_2lines_receive_interrupt,"ax",%progbits
 4896              		.align	1
 4897              		.syntax unified
 4898              		.thumb
 4899              		.thumb_func
 4900              		.fpu softvfp
 4902              	_spi_2lines_receive_interrupt:
 4903              	.LFB143:
1559:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1560:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1561:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI 8 bit 2 lines receive interrupt handler
1562:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1563:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1564:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1565:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1566:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1567:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1568:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_2lines_receive_interrupt(void *spi)
1569:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 4904              		.loc 1 1569 1
 4905              		.cfi_startproc
 4906              		@ args = 0, pretend = 0, frame = 16
 4907              		@ frame_needed = 1, uses_anonymous_args = 0
 4908 0000 80B5     		push	{r7, lr}
 4909              		.cfi_def_cfa_offset 8
 4910              		.cfi_offset 7, -8
 4911              		.cfi_offset 14, -4
 4912 0002 84B0     		sub	sp, sp, #16
 4913              		.cfi_def_cfa_offset 24
 4914 0004 00AF     		add	r7, sp, #0
 4915              		.cfi_def_cfa_register 7
 4916 0006 7860     		str	r0, [r7, #4]
1570:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_dev_struct *p_spi = spi;
 4917              		.loc 1 1570 25
 4918 0008 7B68     		ldr	r3, [r7, #4]
 4919 000a FB60     		str	r3, [r7, #12]
1571:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1572:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(__HAL_SPI_GET_FRAME_SIZE(p_spi->periph) == SPI_FRAMESIZE_16BIT) {
 4920              		.loc 1 1572 8
 4921 000c FB68     		ldr	r3, [r7, #12]
 4922 000e 1B68     		ldr	r3, [r3]
 4923 0010 1B68     		ldr	r3, [r3]
 4924 0012 03F40063 		and	r3, r3, #2048
 4925              		.loc 1 1572 7
 4926 0016 B3F5006F 		cmp	r3, #2048
 4927 001a 12D1     		bne	.L216
1573:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1574:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         *((uint16_t *)p_spi->rxbuffer.buffer) = (uint16_t)(SPI_DATA(p_spi->periph));
 4928              		.loc 1 1574 60
 4929 001c FB68     		ldr	r3, [r7, #12]
 4930 001e 1B68     		ldr	r3, [r3]
 4931 0020 0C33     		adds	r3, r3, #12
 4932 0022 1A68     		ldr	r2, [r3]
 4933              		.loc 1 1574 38
 4934 0024 FB68     		ldr	r3, [r7, #12]
 4935 0026 9B6A     		ldr	r3, [r3, #40]
 4936              		.loc 1 1574 49
 4937 0028 92B2     		uxth	r2, r2
 4938              		.loc 1 1574 47
 4939 002a 1A80     		strh	r2, [r3]	@ movhi
1575:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->rxbuffer.buffer += sizeof(uint16_t);
 4940              		.loc 1 1575 32
 4941 002c FB68     		ldr	r3, [r7, #12]
 4942 002e 9B6A     		ldr	r3, [r3, #40]
 4943 0030 9A1C     		adds	r2, r3, #2
 4944 0032 FB68     		ldr	r3, [r7, #12]
 4945 0034 9A62     		str	r2, [r3, #40]
1576:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->rxbuffer.pos--;
 4946              		.loc 1 1576 24
 4947 0036 FB68     		ldr	r3, [r7, #12]
 4948 0038 1B6B     		ldr	r3, [r3, #48]
 4949              		.loc 1 1576 28
 4950 003a 5A1E     		subs	r2, r3, #1
 4951 003c FB68     		ldr	r3, [r7, #12]
 4952 003e 1A63     		str	r2, [r3, #48]
 4953 0040 12E0     		b	.L217
 4954              	.L216:
1577:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1578:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else { /* receive data in 8 bit mode */
1579:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         *(p_spi->rxbuffer.buffer) = *((__IO uint8_t *)&SPI_DATA(p_spi->periph));
 4955              		.loc 1 1579 56
 4956 0042 FB68     		ldr	r3, [r7, #12]
 4957 0044 1B68     		ldr	r3, [r3]
 4958 0046 0C33     		adds	r3, r3, #12
 4959              		.loc 1 1579 39
 4960 0048 1A46     		mov	r2, r3
 4961              		.loc 1 1579 26
 4962 004a FB68     		ldr	r3, [r7, #12]
 4963 004c 9B6A     		ldr	r3, [r3, #40]
 4964              		.loc 1 1579 37
 4965 004e 1278     		ldrb	r2, [r2]
 4966 0050 D2B2     		uxtb	r2, r2
 4967              		.loc 1 1579 35
 4968 0052 1A70     		strb	r2, [r3]
1580:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->rxbuffer.buffer++;
 4969              		.loc 1 1580 24
 4970 0054 FB68     		ldr	r3, [r7, #12]
 4971 0056 9B6A     		ldr	r3, [r3, #40]
 4972              		.loc 1 1580 31
 4973 0058 5A1C     		adds	r2, r3, #1
 4974 005a FB68     		ldr	r3, [r7, #12]
 4975 005c 9A62     		str	r2, [r3, #40]
1581:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->rxbuffer.pos--;
 4976              		.loc 1 1581 24
 4977 005e FB68     		ldr	r3, [r7, #12]
 4978 0060 1B6B     		ldr	r3, [r3, #48]
 4979              		.loc 1 1581 28
 4980 0062 5A1E     		subs	r2, r3, #1
 4981 0064 FB68     		ldr	r3, [r7, #12]
 4982 0066 1A63     		str	r2, [r3, #48]
 4983              	.L217:
1582:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1583:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1584:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(0U == p_spi->rxbuffer.pos) {
 4984              		.loc 1 1584 29
 4985 0068 FB68     		ldr	r3, [r7, #12]
 4986 006a 1B6B     		ldr	r3, [r3, #48]
 4987              		.loc 1 1584 7
 4988 006c 002B     		cmp	r3, #0
 4989 006e 29D1     		bne	.L220
1585:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(p_spi->periph)) {
 4990              		.loc 1 1585 30
 4991 0070 FB68     		ldr	r3, [r7, #12]
 4992 0072 1B68     		ldr	r3, [r3]
 4993 0074 1B68     		ldr	r3, [r3]
 4994 0076 03F40053 		and	r3, r3, #8192
 4995              		.loc 1 1585 11
 4996 007a B3F5005F 		cmp	r3, #8192
 4997 007e 06D1     		bne	.L219
 4998              	.LBB3:
1586:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             __IO uint32_t tmp = 0;
 4999              		.loc 1 1586 27
 5000 0080 0023     		movs	r3, #0
 5001 0082 BB60     		str	r3, [r7, #8]
1587:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tmp = SPI_DATA(p_spi->periph);
 5002              		.loc 1 1587 19
 5003 0084 FB68     		ldr	r3, [r7, #12]
 5004 0086 1B68     		ldr	r3, [r3]
 5005 0088 0C33     		adds	r3, r3, #12
 5006 008a 1B68     		ldr	r3, [r3]
 5007              		.loc 1 1587 17
 5008 008c BB60     		str	r3, [r7, #8]
 5009              	.L219:
 5010              	.LBE3:
1588:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1589:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* disable RBNE and ERR interrupt */
1590:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_RBNE);
 5011              		.loc 1 1590 9
 5012 008e FB68     		ldr	r3, [r7, #12]
 5013 0090 1B68     		ldr	r3, [r3]
 5014 0092 0433     		adds	r3, r3, #4
 5015 0094 1B68     		ldr	r3, [r3]
 5016 0096 FA68     		ldr	r2, [r7, #12]
 5017 0098 1268     		ldr	r2, [r2]
 5018 009a 0432     		adds	r2, r2, #4
 5019 009c 23F04003 		bic	r3, r3, #64
 5020 00a0 1360     		str	r3, [r2]
1591:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_ERR);
 5021              		.loc 1 1591 9
 5022 00a2 FB68     		ldr	r3, [r7, #12]
 5023 00a4 1B68     		ldr	r3, [r3]
 5024 00a6 0433     		adds	r3, r3, #4
 5025 00a8 1B68     		ldr	r3, [r3]
 5026 00aa FA68     		ldr	r2, [r7, #12]
 5027 00ac 1268     		ldr	r2, [r2]
 5028 00ae 0432     		adds	r2, r2, #4
 5029 00b0 23F02003 		bic	r3, r3, #32
 5030 00b4 1360     		str	r3, [r2]
1592:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(0U == p_spi->txbuffer.pos) {
 5031              		.loc 1 1592 33
 5032 00b6 FB68     		ldr	r3, [r7, #12]
 5033 00b8 5B6A     		ldr	r3, [r3, #36]
 5034              		.loc 1 1592 11
 5035 00ba 002B     		cmp	r3, #0
 5036 00bc 02D1     		bne	.L220
1593:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             _spi_close_transmit_receive_interrupt(p_spi);
 5037              		.loc 1 1593 13
 5038 00be F868     		ldr	r0, [r7, #12]
 5039 00c0 FFF7FEFF 		bl	_spi_close_transmit_receive_interrupt
 5040              	.L220:
1594:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1595:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1596:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1597:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 5041              		.loc 1 1597 1
 5042 00c4 00BF     		nop
 5043 00c6 1037     		adds	r7, r7, #16
 5044              		.cfi_def_cfa_offset 8
 5045 00c8 BD46     		mov	sp, r7
 5046              		.cfi_def_cfa_register 13
 5047              		@ sp needed
 5048 00ca 80BD     		pop	{r7, pc}
 5049              		.cfi_endproc
 5050              	.LFE143:
 5052              		.section	.text._spi_2lines_transmit_interrupt,"ax",%progbits
 5053              		.align	1
 5054              		.syntax unified
 5055              		.thumb
 5056              		.thumb_func
 5057              		.fpu softvfp
 5059              	_spi_2lines_transmit_interrupt:
 5060              	.LFB144:
1598:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1599:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1600:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI 8 bit 2 lines transmit interrupt handler
1601:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1602:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1603:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1604:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1605:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1606:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1607:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_2lines_transmit_interrupt(void *spi)
1608:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 5061              		.loc 1 1608 1
 5062              		.cfi_startproc
 5063              		@ args = 0, pretend = 0, frame = 16
 5064              		@ frame_needed = 1, uses_anonymous_args = 0
 5065 0000 80B5     		push	{r7, lr}
 5066              		.cfi_def_cfa_offset 8
 5067              		.cfi_offset 7, -8
 5068              		.cfi_offset 14, -4
 5069 0002 84B0     		sub	sp, sp, #16
 5070              		.cfi_def_cfa_offset 24
 5071 0004 00AF     		add	r7, sp, #0
 5072              		.cfi_def_cfa_register 7
 5073 0006 7860     		str	r0, [r7, #4]
1609:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_dev_struct *p_spi = spi;
 5074              		.loc 1 1609 25
 5075 0008 7B68     		ldr	r3, [r7, #4]
 5076 000a FB60     		str	r3, [r7, #12]
1610:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1611:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(__HAL_SPI_GET_FRAME_SIZE(p_spi->periph) == SPI_FRAMESIZE_16BIT) {
 5077              		.loc 1 1611 8
 5078 000c FB68     		ldr	r3, [r7, #12]
 5079 000e 1B68     		ldr	r3, [r3]
 5080 0010 1B68     		ldr	r3, [r3]
 5081 0012 03F40063 		and	r3, r3, #2048
 5082              		.loc 1 1611 7
 5083 0016 B3F5006F 		cmp	r3, #2048
 5084 001a 11D1     		bne	.L222
1612:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_DATA(p_spi->periph) = *((uint16_t *)p_spi->txbuffer.buffer);
 5085              		.loc 1 1612 64
 5086 001c FB68     		ldr	r3, [r7, #12]
 5087 001e DB69     		ldr	r3, [r3, #28]
 5088              		.loc 1 1612 35
 5089 0020 1A88     		ldrh	r2, [r3]
 5090              		.loc 1 1612 9
 5091 0022 FB68     		ldr	r3, [r7, #12]
 5092 0024 1B68     		ldr	r3, [r3]
 5093 0026 0C33     		adds	r3, r3, #12
 5094              		.loc 1 1612 33
 5095 0028 1A60     		str	r2, [r3]
1613:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->txbuffer.buffer += sizeof(uint16_t);
 5096              		.loc 1 1613 32
 5097 002a FB68     		ldr	r3, [r7, #12]
 5098 002c DB69     		ldr	r3, [r3, #28]
 5099 002e 9A1C     		adds	r2, r3, #2
 5100 0030 FB68     		ldr	r3, [r7, #12]
 5101 0032 DA61     		str	r2, [r3, #28]
1614:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->txbuffer.pos--;
 5102              		.loc 1 1614 24
 5103 0034 FB68     		ldr	r3, [r7, #12]
 5104 0036 5B6A     		ldr	r3, [r3, #36]
 5105              		.loc 1 1614 28
 5106 0038 5A1E     		subs	r2, r3, #1
 5107 003a FB68     		ldr	r3, [r7, #12]
 5108 003c 5A62     		str	r2, [r3, #36]
 5109 003e 11E0     		b	.L223
 5110              	.L222:
1615:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1616:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else { /* transmit data in 8 bit mode */
1617:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_DATA(p_spi->periph) = *(p_spi->txbuffer.buffer);
 5111              		.loc 1 1617 52
 5112 0040 FB68     		ldr	r3, [r7, #12]
 5113 0042 DB69     		ldr	r3, [r3, #28]
 5114              		.loc 1 1617 35
 5115 0044 1B78     		ldrb	r3, [r3]
 5116 0046 DAB2     		uxtb	r2, r3
 5117              		.loc 1 1617 9
 5118 0048 FB68     		ldr	r3, [r7, #12]
 5119 004a 1B68     		ldr	r3, [r3]
 5120 004c 0C33     		adds	r3, r3, #12
 5121              		.loc 1 1617 33
 5122 004e 1A60     		str	r2, [r3]
1618:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->txbuffer.buffer++;
 5123              		.loc 1 1618 24
 5124 0050 FB68     		ldr	r3, [r7, #12]
 5125 0052 DB69     		ldr	r3, [r3, #28]
 5126              		.loc 1 1618 31
 5127 0054 5A1C     		adds	r2, r3, #1
 5128 0056 FB68     		ldr	r3, [r7, #12]
 5129 0058 DA61     		str	r2, [r3, #28]
1619:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->txbuffer.pos--;
 5130              		.loc 1 1619 24
 5131 005a FB68     		ldr	r3, [r7, #12]
 5132 005c 5B6A     		ldr	r3, [r3, #36]
 5133              		.loc 1 1619 28
 5134 005e 5A1E     		subs	r2, r3, #1
 5135 0060 FB68     		ldr	r3, [r7, #12]
 5136 0062 5A62     		str	r2, [r3, #36]
 5137              	.L223:
1620:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1621:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1622:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* check end of the reception */
1623:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(0U == p_spi->txbuffer.pos) {
 5138              		.loc 1 1623 29
 5139 0064 FB68     		ldr	r3, [r7, #12]
 5140 0066 5B6A     		ldr	r3, [r3, #36]
 5141              		.loc 1 1623 7
 5142 0068 002B     		cmp	r3, #0
 5143 006a 2BD1     		bne	.L221
1624:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(p_spi->periph)) {
 5144              		.loc 1 1624 30
 5145 006c FB68     		ldr	r3, [r7, #12]
 5146 006e 1B68     		ldr	r3, [r3]
 5147 0070 1B68     		ldr	r3, [r3]
 5148 0072 03F40053 		and	r3, r3, #8192
 5149              		.loc 1 1624 11
 5150 0076 B3F5005F 		cmp	r3, #8192
 5151 007a 12D1     		bne	.L225
1625:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             __HAL_SPI_CRC_NEXT(p_spi->periph);
 5152              		.loc 1 1625 13
 5153 007c FB68     		ldr	r3, [r7, #12]
 5154 007e 1B68     		ldr	r3, [r3]
 5155 0080 1B68     		ldr	r3, [r3]
 5156 0082 FA68     		ldr	r2, [r7, #12]
 5157 0084 1268     		ldr	r2, [r2]
 5158 0086 43F48053 		orr	r3, r3, #4096
 5159 008a 1360     		str	r3, [r2]
1626:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_TBE);
 5160              		.loc 1 1626 13
 5161 008c FB68     		ldr	r3, [r7, #12]
 5162 008e 1B68     		ldr	r3, [r3]
 5163 0090 0433     		adds	r3, r3, #4
 5164 0092 1B68     		ldr	r3, [r3]
 5165 0094 FA68     		ldr	r2, [r7, #12]
 5166 0096 1268     		ldr	r2, [r2]
 5167 0098 0432     		adds	r2, r2, #4
 5168 009a 23F08003 		bic	r3, r3, #128
 5169 009e 1360     		str	r3, [r2]
1627:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             return;
 5170              		.loc 1 1627 13
 5171 00a0 10E0     		b	.L221
 5172              	.L225:
1628:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1629:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* disable RBNE and ERR interrupt */
1630:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_TBE);
 5173              		.loc 1 1630 9
 5174 00a2 FB68     		ldr	r3, [r7, #12]
 5175 00a4 1B68     		ldr	r3, [r3]
 5176 00a6 0433     		adds	r3, r3, #4
 5177 00a8 1B68     		ldr	r3, [r3]
 5178 00aa FA68     		ldr	r2, [r7, #12]
 5179 00ac 1268     		ldr	r2, [r2]
 5180 00ae 0432     		adds	r2, r2, #4
 5181 00b0 23F08003 		bic	r3, r3, #128
 5182 00b4 1360     		str	r3, [r2]
1631:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1632:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(0U == p_spi->rxbuffer.pos) {
 5183              		.loc 1 1632 33
 5184 00b6 FB68     		ldr	r3, [r7, #12]
 5185 00b8 1B6B     		ldr	r3, [r3, #48]
 5186              		.loc 1 1632 11
 5187 00ba 002B     		cmp	r3, #0
 5188 00bc 02D1     		bne	.L221
1633:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             _spi_close_transmit_receive_interrupt(p_spi);
 5189              		.loc 1 1633 13
 5190 00be F868     		ldr	r0, [r7, #12]
 5191 00c0 FFF7FEFF 		bl	_spi_close_transmit_receive_interrupt
 5192              	.L221:
1634:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1635:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1636:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 5193              		.loc 1 1636 1
 5194 00c4 1037     		adds	r7, r7, #16
 5195              		.cfi_def_cfa_offset 8
 5196 00c6 BD46     		mov	sp, r7
 5197              		.cfi_def_cfa_register 13
 5198              		@ sp needed
 5199 00c8 80BD     		pop	{r7, pc}
 5200              		.cfi_endproc
 5201              	.LFE144:
 5203              		.section	.text._spi_transmit_compelete_dma,"ax",%progbits
 5204              		.align	1
 5205              		.syntax unified
 5206              		.thumb
 5207              		.thumb_func
 5208              		.fpu softvfp
 5210              	_spi_transmit_compelete_dma:
 5211              	.LFB145:
1637:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1638:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1639:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI DMA transmit handler
1640:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  dma: DMA device information structrue
1641:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1642:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1643:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1644:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_transmit_compelete_dma(void *dma)
1645:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 5212              		.loc 1 1645 1
 5213              		.cfi_startproc
 5214              		@ args = 0, pretend = 0, frame = 24
 5215              		@ frame_needed = 1, uses_anonymous_args = 0
 5216 0000 80B5     		push	{r7, lr}
 5217              		.cfi_def_cfa_offset 8
 5218              		.cfi_offset 7, -8
 5219              		.cfi_offset 14, -4
 5220 0002 86B0     		sub	sp, sp, #24
 5221              		.cfi_def_cfa_offset 32
 5222 0004 00AF     		add	r7, sp, #0
 5223              		.cfi_def_cfa_register 7
 5224 0006 7860     		str	r0, [r7, #4]
1646:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_user_cb p_func = NULL;
 5225              		.loc 1 1646 21
 5226 0008 0023     		movs	r3, #0
 5227 000a 7B61     		str	r3, [r7, #20]
1647:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_user_cb p_func_err = NULL;
 5228              		.loc 1 1647 21
 5229 000c 0023     		movs	r3, #0
 5230 000e 3B61     		str	r3, [r7, #16]
1648:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1649:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_dev_struct *p_dma;
1650:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_dev_struct *p_spi;
1651:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1652:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_dma = (hal_dma_dev_struct *)dma;
 5231              		.loc 1 1652 11
 5232 0010 7B68     		ldr	r3, [r7, #4]
 5233 0012 FB60     		str	r3, [r7, #12]
1653:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_spi = (hal_spi_dev_struct *)p_dma->p_periph;
 5234              		.loc 1 1653 11
 5235 0014 FB68     		ldr	r3, [r7, #12]
 5236 0016 5B69     		ldr	r3, [r3, #20]
 5237 0018 BB60     		str	r3, [r7, #8]
1654:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_func = (hal_spi_user_cb)p_spi->tx_callback;
 5238              		.loc 1 1654 36
 5239 001a BB68     		ldr	r3, [r7, #8]
 5240 001c 9B6B     		ldr	r3, [r3, #56]
 5241              		.loc 1 1654 12
 5242 001e 7B61     		str	r3, [r7, #20]
1655:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_func_err = (hal_spi_user_cb)p_spi->error_callback;
 5243              		.loc 1 1655 40
 5244 0020 BB68     		ldr	r3, [r7, #8]
 5245 0022 1B6C     		ldr	r3, [r3, #64]
 5246              		.loc 1 1655 16
 5247 0024 3B61     		str	r3, [r7, #16]
1656:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1657:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* DMA normal Mode */
1658:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SET != (DMA_CHCTL(p_dma->channel) & DMA_CHXCTL_CMEN)) {
 5248              		.loc 1 1658 16
 5249 0026 FB68     		ldr	r3, [r7, #12]
 5250 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5251 002a 1A46     		mov	r2, r3
 5252 002c 1346     		mov	r3, r2
 5253 002e 9B00     		lsls	r3, r3, #2
 5254 0030 1344     		add	r3, r3, r2
 5255 0032 9B00     		lsls	r3, r3, #2
 5256 0034 1A46     		mov	r2, r3
 5257 0036 2C4B     		ldr	r3, .L231
 5258 0038 1344     		add	r3, r3, r2
 5259 003a 1B68     		ldr	r3, [r3]
 5260              		.loc 1 1658 42
 5261 003c 03F02003 		and	r3, r3, #32
 5262              		.loc 1 1658 7
 5263 0040 012B     		cmp	r3, #1
 5264 0042 48D0     		beq	.L227
1659:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* disable ERR interrupt */
1660:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_ERR);
 5265              		.loc 1 1660 9
 5266 0044 BB68     		ldr	r3, [r7, #8]
 5267 0046 1B68     		ldr	r3, [r3]
 5268 0048 0433     		adds	r3, r3, #4
 5269 004a 1B68     		ldr	r3, [r3]
 5270 004c BA68     		ldr	r2, [r7, #8]
 5271 004e 1268     		ldr	r2, [r2]
 5272 0050 0432     		adds	r2, r2, #4
 5273 0052 23F02003 		bic	r3, r3, #32
 5274 0056 1360     		str	r3, [r2]
1661:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* disable Tx DMA Request */
1662:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_DMA_DISABLE(p_spi->periph, SPI_DMA_TRANSMIT);
 5275              		.loc 1 1662 9
 5276 0058 BB68     		ldr	r3, [r7, #8]
 5277 005a 1B68     		ldr	r3, [r3]
 5278 005c 0433     		adds	r3, r3, #4
 5279 005e 1B68     		ldr	r3, [r3]
 5280 0060 BA68     		ldr	r2, [r7, #8]
 5281 0062 1268     		ldr	r2, [r2]
 5282 0064 0432     		adds	r2, r2, #4
 5283 0066 23F00203 		bic	r3, r3, #2
 5284 006a 1360     		str	r3, [r2]
1663:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1664:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* check the end of the transaction */
1665:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(HAL_ERR_NONE != _spi_end_transmit_receive(p_spi, SPI_TIMEOUT_VALUE)) {
 5285              		.loc 1 1665 28
 5286 006c C821     		movs	r1, #200
 5287 006e B868     		ldr	r0, [r7, #8]
 5288 0070 FFF7FEFF 		bl	_spi_end_transmit_receive
 5289 0074 0346     		mov	r3, r0
 5290              		.loc 1 1665 11
 5291 0076 002B     		cmp	r3, #0
 5292 0078 02D0     		beq	.L228
1666:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_spi->error_code = HAL_SPI_ERROR_TIMEOUT;
 5293              		.loc 1 1666 31
 5294 007a BB68     		ldr	r3, [r7, #8]
 5295 007c 8022     		movs	r2, #128
 5296 007e 9A64     		str	r2, [r3, #72]
 5297              	.L228:
1667:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1668:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1669:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* clear overrun flag in 2 Lines communication mode because received data is not read */
1670:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SPI_TRANSMODE_FULLDUPLEX == __HAL_SPI_GET_DEVICE_MODE(p_spi->periph)) {
 5298              		.loc 1 1670 40
 5299 0080 BB68     		ldr	r3, [r7, #8]
 5300 0082 1B68     		ldr	r3, [r3]
 5301 0084 1B68     		ldr	r3, [r3]
 5302 0086 03F48273 		and	r3, r3, #260
 5303              		.loc 1 1670 11
 5304 008a 002B     		cmp	r3, #0
 5305 008c 11D1     		bne	.L229
1671:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(SET == _spi_flag_get(p_spi->periph, SPI_FLAG_RXORERR)) {
 5306              		.loc 1 1671 23
 5307 008e BB68     		ldr	r3, [r7, #8]
 5308 0090 1B68     		ldr	r3, [r3]
 5309 0092 4021     		movs	r1, #64
 5310 0094 1846     		mov	r0, r3
 5311 0096 FFF7FEFF 		bl	_spi_flag_get
 5312 009a 0346     		mov	r3, r0
 5313              		.loc 1 1671 15
 5314 009c 012B     		cmp	r3, #1
 5315 009e 08D1     		bne	.L229
1672:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 _spi_clear_error_flag(p_spi->periph, SPI_ERROR_FLAG_RXORERR);
 5316              		.loc 1 1672 17
 5317 00a0 BB68     		ldr	r3, [r7, #8]
 5318 00a2 1B68     		ldr	r3, [r3]
 5319 00a4 0121     		movs	r1, #1
 5320 00a6 1846     		mov	r0, r3
 5321 00a8 FFF7FEFF 		bl	_spi_clear_error_flag
1673:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_spi->error_code = HAL_SPI_ERROR_CRC;
 5322              		.loc 1 1673 35
 5323 00ac BB68     		ldr	r3, [r7, #8]
 5324 00ae 0222     		movs	r2, #2
 5325 00b0 9A64     		str	r2, [r3, #72]
 5326              	.L229:
1674:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1675:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1676:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1677:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->txbuffer.pos = 0U;
 5327              		.loc 1 1677 29
 5328 00b2 BB68     		ldr	r3, [r7, #8]
 5329 00b4 0022     		movs	r2, #0
 5330 00b6 5A62     		str	r2, [r3, #36]
1678:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->state = HAL_SPI_STATE_READY;
 5331              		.loc 1 1678 22
 5332 00b8 BB68     		ldr	r3, [r7, #8]
 5333 00ba 0122     		movs	r2, #1
 5334 00bc 83F84420 		strb	r2, [r3, #68]
1679:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1680:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(p_spi->error_code != HAL_ERR_NONE) {
 5335              		.loc 1 1680 17
 5336 00c0 BB68     		ldr	r3, [r7, #8]
 5337 00c2 9B6C     		ldr	r3, [r3, #72]
 5338              		.loc 1 1680 11
 5339 00c4 002B     		cmp	r3, #0
 5340 00c6 06D0     		beq	.L227
1681:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(NULL != p_func_err) {
 5341              		.loc 1 1681 15
 5342 00c8 3B69     		ldr	r3, [r7, #16]
 5343 00ca 002B     		cmp	r3, #0
 5344 00cc 03D0     		beq	.L227
1682:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_func_err(p_spi);
 5345              		.loc 1 1682 17
 5346 00ce 3B69     		ldr	r3, [r7, #16]
 5347 00d0 B868     		ldr	r0, [r7, #8]
 5348 00d2 9847     		blx	r3
 5349              	.LVL2:
1683:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 return;
 5350              		.loc 1 1683 17
 5351 00d4 05E0     		b	.L226
 5352              	.L227:
1684:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1685:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1686:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1687:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL != p_func) {
 5353              		.loc 1 1687 7
 5354 00d6 7B69     		ldr	r3, [r7, #20]
 5355 00d8 002B     		cmp	r3, #0
 5356 00da 02D0     		beq	.L226
1688:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_func(p_spi);
 5357              		.loc 1 1688 9
 5358 00dc 7B69     		ldr	r3, [r7, #20]
 5359 00de B868     		ldr	r0, [r7, #8]
 5360 00e0 9847     		blx	r3
 5361              	.LVL3:
 5362              	.L226:
1689:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1690:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1691:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 5363              		.loc 1 1691 1
 5364 00e2 1837     		adds	r7, r7, #24
 5365              		.cfi_def_cfa_offset 8
 5366 00e4 BD46     		mov	sp, r7
 5367              		.cfi_def_cfa_register 13
 5368              		@ sp needed
 5369 00e6 80BD     		pop	{r7, pc}
 5370              	.L232:
 5371              		.align	2
 5372              	.L231:
 5373 00e8 08000240 		.word	1073872904
 5374              		.cfi_endproc
 5375              	.LFE145:
 5377              		.section	.text._spi_receive_compelete_dma,"ax",%progbits
 5378              		.align	1
 5379              		.syntax unified
 5380              		.thumb
 5381              		.thumb_func
 5382              		.fpu softvfp
 5384              	_spi_receive_compelete_dma:
 5385              	.LFB146:
1692:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1693:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1694:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI DMA receive handler
1695:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  dma: DMA device information structrue
1696:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1697:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1698:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1699:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_receive_compelete_dma(void *dma)
1700:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 5386              		.loc 1 1700 1
 5387              		.cfi_startproc
 5388              		@ args = 0, pretend = 0, frame = 32
 5389              		@ frame_needed = 1, uses_anonymous_args = 0
 5390 0000 80B5     		push	{r7, lr}
 5391              		.cfi_def_cfa_offset 8
 5392              		.cfi_offset 7, -8
 5393              		.cfi_offset 14, -4
 5394 0002 88B0     		sub	sp, sp, #32
 5395              		.cfi_def_cfa_offset 40
 5396 0004 00AF     		add	r7, sp, #0
 5397              		.cfi_def_cfa_register 7
 5398 0006 7860     		str	r0, [r7, #4]
1701:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __IO uint16_t tmpcrc = 0U;
 5399              		.loc 1 1701 19
 5400 0008 0023     		movs	r3, #0
 5401 000a FB81     		strh	r3, [r7, #14]	@ movhi
1702:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_user_cb p_func = NULL;
 5402              		.loc 1 1702 21
 5403 000c 0023     		movs	r3, #0
 5404 000e FB61     		str	r3, [r7, #28]
1703:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_user_cb p_func_err = NULL;
 5405              		.loc 1 1703 21
 5406 0010 0023     		movs	r3, #0
 5407 0012 BB61     		str	r3, [r7, #24]
1704:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1705:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_dev_struct *p_dma;
1706:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_dev_struct *p_spi;
1707:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1708:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_dma = (hal_dma_dev_struct *)dma;
 5408              		.loc 1 1708 11
 5409 0014 7B68     		ldr	r3, [r7, #4]
 5410 0016 7B61     		str	r3, [r7, #20]
1709:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_spi = (hal_spi_dev_struct *)p_dma->p_periph;
 5411              		.loc 1 1709 11
 5412 0018 7B69     		ldr	r3, [r7, #20]
 5413 001a 5B69     		ldr	r3, [r3, #20]
 5414 001c 3B61     		str	r3, [r7, #16]
1710:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_func = (hal_spi_user_cb)p_spi->rx_callback;
 5415              		.loc 1 1710 36
 5416 001e 3B69     		ldr	r3, [r7, #16]
 5417 0020 5B6B     		ldr	r3, [r3, #52]
 5418              		.loc 1 1710 12
 5419 0022 FB61     		str	r3, [r7, #28]
1711:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_func_err = (hal_spi_user_cb)p_spi->error_callback;
 5420              		.loc 1 1711 40
 5421 0024 3B69     		ldr	r3, [r7, #16]
 5422 0026 1B6C     		ldr	r3, [r3, #64]
 5423              		.loc 1 1711 16
 5424 0028 BB61     		str	r3, [r7, #24]
1712:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1713:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* DMA Normal Mode */
1714:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SET != (DMA_CHCTL(p_dma->channel) & DMA_CHXCTL_CMEN)) {
 5425              		.loc 1 1714 16
 5426 002a 7B69     		ldr	r3, [r7, #20]
 5427 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5428 002e 1A46     		mov	r2, r3
 5429 0030 1346     		mov	r3, r2
 5430 0032 9B00     		lsls	r3, r3, #2
 5431 0034 1344     		add	r3, r3, r2
 5432 0036 9B00     		lsls	r3, r3, #2
 5433 0038 1A46     		mov	r2, r3
 5434 003a 394B     		ldr	r3, .L239
 5435 003c 1344     		add	r3, r3, r2
 5436 003e 1B68     		ldr	r3, [r3]
 5437              		.loc 1 1714 42
 5438 0040 03F02003 		and	r3, r3, #32
 5439              		.loc 1 1714 7
 5440 0044 012B     		cmp	r3, #1
 5441 0046 61D0     		beq	.L234
1715:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* Disable ERR interrupt */
1716:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_ERR);
 5442              		.loc 1 1716 9
 5443 0048 3B69     		ldr	r3, [r7, #16]
 5444 004a 1B68     		ldr	r3, [r3]
 5445 004c 0433     		adds	r3, r3, #4
 5446 004e 1B68     		ldr	r3, [r3]
 5447 0050 3A69     		ldr	r2, [r7, #16]
 5448 0052 1268     		ldr	r2, [r2]
 5449 0054 0432     		adds	r2, r2, #4
 5450 0056 23F02003 		bic	r3, r3, #32
 5451 005a 1360     		str	r3, [r2]
1717:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* disable Rx/Tx DMA Request */
1718:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_DMA_DISABLE(p_spi->periph, SPI_DMA_TRANSMIT);
 5452              		.loc 1 1718 9
 5453 005c 3B69     		ldr	r3, [r7, #16]
 5454 005e 1B68     		ldr	r3, [r3]
 5455 0060 0433     		adds	r3, r3, #4
 5456 0062 1B68     		ldr	r3, [r3]
 5457 0064 3A69     		ldr	r2, [r7, #16]
 5458 0066 1268     		ldr	r2, [r2]
 5459 0068 0432     		adds	r2, r2, #4
 5460 006a 23F00203 		bic	r3, r3, #2
 5461 006e 1360     		str	r3, [r2]
1719:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_DMA_DISABLE(p_spi->periph, SPI_DMA_RECEIVE);
 5462              		.loc 1 1719 9
 5463 0070 3B69     		ldr	r3, [r7, #16]
 5464 0072 1B68     		ldr	r3, [r3]
 5465 0074 0433     		adds	r3, r3, #4
 5466 0076 1B68     		ldr	r3, [r3]
 5467 0078 3A69     		ldr	r2, [r7, #16]
 5468 007a 1268     		ldr	r2, [r2]
 5469 007c 0432     		adds	r2, r2, #4
 5470 007e 23F00103 		bic	r3, r3, #1
 5471 0082 1360     		str	r3, [r2]
1720:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(p_spi->periph)) {
 5472              		.loc 1 1720 30
 5473 0084 3B69     		ldr	r3, [r7, #16]
 5474 0086 1B68     		ldr	r3, [r3]
 5475 0088 1B68     		ldr	r3, [r3]
 5476 008a 03F40053 		and	r3, r3, #8192
 5477              		.loc 1 1720 11
 5478 008e B3F5005F 		cmp	r3, #8192
 5479 0092 05D1     		bne	.L235
1721:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tmpcrc = SPI_DATA(p_spi->periph);
 5480              		.loc 1 1721 22
 5481 0094 3B69     		ldr	r3, [r7, #16]
 5482 0096 1B68     		ldr	r3, [r3]
 5483 0098 0C33     		adds	r3, r3, #12
 5484 009a 1B68     		ldr	r3, [r3]
 5485              		.loc 1 1721 20
 5486 009c 9BB2     		uxth	r3, r3
 5487 009e FB81     		strh	r3, [r7, #14]	@ movhi
 5488              	.L235:
1722:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1723:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1724:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* check the end of the transaction */
1725:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(_spi_end_receive(p_spi, 200) != HAL_ERR_NONE) {
 5489              		.loc 1 1725 12
 5490 00a0 C821     		movs	r1, #200
 5491 00a2 3869     		ldr	r0, [r7, #16]
 5492 00a4 FFF7FEFF 		bl	_spi_end_receive
 5493 00a8 0346     		mov	r3, r0
 5494              		.loc 1 1725 11
 5495 00aa 002B     		cmp	r3, #0
 5496 00ac 02D0     		beq	.L236
1726:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_spi->error_code = HAL_SPI_ERROR_TIMEOUT;
 5497              		.loc 1 1726 31
 5498 00ae 3B69     		ldr	r3, [r7, #16]
 5499 00b0 8022     		movs	r2, #128
 5500 00b2 9A64     		str	r2, [r3, #72]
 5501              	.L236:
1727:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1728:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1729:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->rxbuffer.pos = 0U;
 5502              		.loc 1 1729 29
 5503 00b4 3B69     		ldr	r3, [r7, #16]
 5504 00b6 0022     		movs	r2, #0
 5505 00b8 1A63     		str	r2, [r3, #48]
1730:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->state = HAL_SPI_STATE_READY;
 5506              		.loc 1 1730 22
 5507 00ba 3B69     		ldr	r3, [r7, #16]
 5508 00bc 0122     		movs	r2, #1
 5509 00be 83F84420 		strb	r2, [r3, #68]
1731:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1732:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(p_spi->periph)) {
 5510              		.loc 1 1732 30
 5511 00c2 3B69     		ldr	r3, [r7, #16]
 5512 00c4 1B68     		ldr	r3, [r3]
 5513 00c6 1B68     		ldr	r3, [r3]
 5514 00c8 03F40053 		and	r3, r3, #8192
 5515              		.loc 1 1732 11
 5516 00cc B3F5005F 		cmp	r3, #8192
 5517 00d0 11D1     		bne	.L237
1733:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(SET == _spi_flag_get(p_spi->periph, SPI_FLAG_CRCERR)) {
 5518              		.loc 1 1733 23
 5519 00d2 3B69     		ldr	r3, [r7, #16]
 5520 00d4 1B68     		ldr	r3, [r3]
 5521 00d6 1021     		movs	r1, #16
 5522 00d8 1846     		mov	r0, r3
 5523 00da FFF7FEFF 		bl	_spi_flag_get
 5524 00de 0346     		mov	r3, r0
 5525              		.loc 1 1733 15
 5526 00e0 012B     		cmp	r3, #1
 5527 00e2 08D1     		bne	.L237
1734:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 _spi_clear_error_flag(p_spi->periph, SPI_ERROR_FLAG_CRCERR);
 5528              		.loc 1 1734 17
 5529 00e4 3B69     		ldr	r3, [r7, #16]
 5530 00e6 1B68     		ldr	r3, [r3]
 5531 00e8 0321     		movs	r1, #3
 5532 00ea 1846     		mov	r0, r3
 5533 00ec FFF7FEFF 		bl	_spi_clear_error_flag
1735:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_spi->error_code = HAL_SPI_ERROR_CRC;
 5534              		.loc 1 1735 35
 5535 00f0 3B69     		ldr	r3, [r7, #16]
 5536 00f2 0222     		movs	r2, #2
 5537 00f4 9A64     		str	r2, [r3, #72]
 5538              	.L237:
1736:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1737:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1738:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1739:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(p_spi->error_code != HAL_ERR_NONE) {
 5539              		.loc 1 1739 17
 5540 00f6 3B69     		ldr	r3, [r7, #16]
 5541 00f8 9B6C     		ldr	r3, [r3, #72]
 5542              		.loc 1 1739 11
 5543 00fa 002B     		cmp	r3, #0
 5544 00fc 06D0     		beq	.L234
1740:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(NULL != p_func_err) {
 5545              		.loc 1 1740 15
 5546 00fe BB69     		ldr	r3, [r7, #24]
 5547 0100 002B     		cmp	r3, #0
 5548 0102 03D0     		beq	.L234
1741:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_func_err(p_spi);
 5549              		.loc 1 1741 17
 5550 0104 BB69     		ldr	r3, [r7, #24]
 5551 0106 3869     		ldr	r0, [r7, #16]
 5552 0108 9847     		blx	r3
 5553              	.LVL4:
1742:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 return;
 5554              		.loc 1 1742 17
 5555 010a 05E0     		b	.L233
 5556              	.L234:
1743:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1744:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1745:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1746:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL != p_func) {
 5557              		.loc 1 1746 7
 5558 010c FB69     		ldr	r3, [r7, #28]
 5559 010e 002B     		cmp	r3, #0
 5560 0110 02D0     		beq	.L233
1747:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_func(p_spi);
 5561              		.loc 1 1747 9
 5562 0112 FB69     		ldr	r3, [r7, #28]
 5563 0114 3869     		ldr	r0, [r7, #16]
 5564 0116 9847     		blx	r3
 5565              	.LVL5:
 5566              	.L233:
1748:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1749:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 5567              		.loc 1 1749 1
 5568 0118 2037     		adds	r7, r7, #32
 5569              		.cfi_def_cfa_offset 8
 5570 011a BD46     		mov	sp, r7
 5571              		.cfi_def_cfa_register 13
 5572              		@ sp needed
 5573 011c 80BD     		pop	{r7, pc}
 5574              	.L240:
 5575 011e 00BF     		.align	2
 5576              	.L239:
 5577 0120 08000240 		.word	1073872904
 5578              		.cfi_endproc
 5579              	.LFE146:
 5581              		.section	.text._spi_transmit_receive_compelete_dma,"ax",%progbits
 5582              		.align	1
 5583              		.syntax unified
 5584              		.thumb
 5585              		.thumb_func
 5586              		.fpu softvfp
 5588              	_spi_transmit_receive_compelete_dma:
 5589              	.LFB147:
1750:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1751:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1752:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI DMA transmit and receive handler
1753:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  dma: DMA device information structrue
1754:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1755:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1756:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1757:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_transmit_receive_compelete_dma(void *dma)
1758:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 5590              		.loc 1 1758 1
 5591              		.cfi_startproc
 5592              		@ args = 0, pretend = 0, frame = 32
 5593              		@ frame_needed = 1, uses_anonymous_args = 0
 5594 0000 80B5     		push	{r7, lr}
 5595              		.cfi_def_cfa_offset 8
 5596              		.cfi_offset 7, -8
 5597              		.cfi_offset 14, -4
 5598 0002 88B0     		sub	sp, sp, #32
 5599              		.cfi_def_cfa_offset 40
 5600 0004 00AF     		add	r7, sp, #0
 5601              		.cfi_def_cfa_register 7
 5602 0006 7860     		str	r0, [r7, #4]
1759:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t tick_start = 0;
 5603              		.loc 1 1759 14
 5604 0008 0023     		movs	r3, #0
 5605 000a FB61     		str	r3, [r7, #28]
1760:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __IO uint16_t tmpcrc = 0U;
 5606              		.loc 1 1760 19
 5607 000c 0023     		movs	r3, #0
 5608 000e 7B81     		strh	r3, [r7, #10]	@ movhi
1761:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_user_cb p_func = NULL;
 5609              		.loc 1 1761 21
 5610 0010 0023     		movs	r3, #0
 5611 0012 BB61     		str	r3, [r7, #24]
1762:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_user_cb p_func_err = NULL;
 5612              		.loc 1 1762 21
 5613 0014 0023     		movs	r3, #0
 5614 0016 7B61     		str	r3, [r7, #20]
1763:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1764:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_dev_struct *p_dma;
1765:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_dev_struct *p_spi;
1766:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1767:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_dma = (hal_dma_dev_struct *)dma;
 5615              		.loc 1 1767 11
 5616 0018 7B68     		ldr	r3, [r7, #4]
 5617 001a 3B61     		str	r3, [r7, #16]
1768:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_spi = (hal_spi_dev_struct *)p_dma->p_periph;
 5618              		.loc 1 1768 11
 5619 001c 3B69     		ldr	r3, [r7, #16]
 5620 001e 5B69     		ldr	r3, [r3, #20]
 5621 0020 FB60     		str	r3, [r7, #12]
1769:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_func = (hal_spi_user_cb)p_spi->tx_rx_callback;
 5622              		.loc 1 1769 36
 5623 0022 FB68     		ldr	r3, [r7, #12]
 5624 0024 DB6B     		ldr	r3, [r3, #60]
 5625              		.loc 1 1769 12
 5626 0026 BB61     		str	r3, [r7, #24]
1770:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_func_err = (hal_spi_user_cb)p_spi->error_callback;
 5627              		.loc 1 1770 40
 5628 0028 FB68     		ldr	r3, [r7, #12]
 5629 002a 1B6C     		ldr	r3, [r3, #64]
 5630              		.loc 1 1770 16
 5631 002c 7B61     		str	r3, [r7, #20]
1771:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1772:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* DMA normal mode */
1773:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SET != (DMA_CHCTL(p_dma->channel) & DMA_CHXCTL_CMEN)) {
 5632              		.loc 1 1773 16
 5633 002e 3B69     		ldr	r3, [r7, #16]
 5634 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5635 0032 1A46     		mov	r2, r3
 5636 0034 1346     		mov	r3, r2
 5637 0036 9B00     		lsls	r3, r3, #2
 5638 0038 1344     		add	r3, r3, r2
 5639 003a 9B00     		lsls	r3, r3, #2
 5640 003c 1A46     		mov	r2, r3
 5641 003e 404B     		ldr	r3, .L249
 5642 0040 1344     		add	r3, r3, r2
 5643 0042 1B68     		ldr	r3, [r3]
 5644              		.loc 1 1773 42
 5645 0044 03F02003 		and	r3, r3, #32
 5646              		.loc 1 1773 7
 5647 0048 012B     		cmp	r3, #1
 5648 004a 6FD0     		beq	.L242
1774:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* disable ERR interrupt */
1775:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_ERR);
 5649              		.loc 1 1775 9
 5650 004c FB68     		ldr	r3, [r7, #12]
 5651 004e 1B68     		ldr	r3, [r3]
 5652 0050 0433     		adds	r3, r3, #4
 5653 0052 1B68     		ldr	r3, [r3]
 5654 0054 FA68     		ldr	r2, [r7, #12]
 5655 0056 1268     		ldr	r2, [r2]
 5656 0058 0432     		adds	r2, r2, #4
 5657 005a 23F02003 		bic	r3, r3, #32
 5658 005e 1360     		str	r3, [r2]
1776:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1777:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(p_spi->periph)) {
 5659              		.loc 1 1777 30
 5660 0060 FB68     		ldr	r3, [r7, #12]
 5661 0062 1B68     		ldr	r3, [r3]
 5662 0064 1B68     		ldr	r3, [r3]
 5663 0066 03F40053 		and	r3, r3, #8192
 5664              		.loc 1 1777 11
 5665 006a B3F5005F 		cmp	r3, #8192
 5666 006e 2AD1     		bne	.L243
1778:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tick_start = hal_sys_basetick_count_get();
 5667              		.loc 1 1778 26
 5668 0070 FFF7FEFF 		bl	hal_sys_basetick_count_get
 5669 0074 F861     		str	r0, [r7, #28]
1779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             while(RESET == _spi_flag_get(p_spi->periph, SPI_FLAG_RBNE)) {
 5670              		.loc 1 1779 18
 5671 0076 17E0     		b	.L244
 5672              	.L246:
1780:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
1781:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     if(SET == hal_sys_basetick_timeout_check(tick_start, SPI_TIMEOUT_VALUE)) {
 5673              		.loc 1 1781 31
 5674 0078 C821     		movs	r1, #200
 5675 007a F869     		ldr	r0, [r7, #28]
 5676 007c FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 5677 0080 0346     		mov	r3, r0
 5678              		.loc 1 1781 23
 5679 0082 012B     		cmp	r3, #1
 5680 0084 10D1     		bne	.L244
1782:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         __HAL_SPI_CRC_OFF(p_spi->periph);
 5681              		.loc 1 1782 25
 5682 0086 FB68     		ldr	r3, [r7, #12]
 5683 0088 1B68     		ldr	r3, [r3]
 5684 008a 1B68     		ldr	r3, [r3]
 5685 008c FA68     		ldr	r2, [r7, #12]
 5686 008e 1268     		ldr	r2, [r2]
 5687 0090 23F40053 		bic	r3, r3, #8192
 5688 0094 1360     		str	r3, [r2]
1783:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         __HAL_SPI_CRC_ON(p_spi->periph);
 5689              		.loc 1 1783 25
 5690 0096 FB68     		ldr	r3, [r7, #12]
 5691 0098 1B68     		ldr	r3, [r3]
 5692 009a 1B68     		ldr	r3, [r3]
 5693 009c FA68     		ldr	r2, [r7, #12]
 5694 009e 1268     		ldr	r2, [r2]
 5695 00a0 43F40053 		orr	r3, r3, #8192
 5696 00a4 1360     		str	r3, [r2]
1784:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                         break;
 5697              		.loc 1 1784 25
 5698 00a6 08E0     		b	.L245
 5699              	.L244:
1779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
 5700              		.loc 1 1779 28
 5701 00a8 FB68     		ldr	r3, [r7, #12]
 5702 00aa 1B68     		ldr	r3, [r3]
 5703 00ac 0121     		movs	r1, #1
 5704 00ae 1846     		mov	r0, r3
 5705 00b0 FFF7FEFF 		bl	_spi_flag_get
 5706 00b4 0346     		mov	r3, r0
1779:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
 5707              		.loc 1 1779 18
 5708 00b6 002B     		cmp	r3, #0
 5709 00b8 DED0     		beq	.L246
 5710              	.L245:
1785:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     }
1786:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 }
1787:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1788:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             tmpcrc = SPI_DATA(p_spi->periph);
 5711              		.loc 1 1788 22
 5712 00ba FB68     		ldr	r3, [r7, #12]
 5713 00bc 1B68     		ldr	r3, [r3]
 5714 00be 0C33     		adds	r3, r3, #12
 5715 00c0 1B68     		ldr	r3, [r3]
 5716              		.loc 1 1788 20
 5717 00c2 9BB2     		uxth	r3, r3
 5718 00c4 7B81     		strh	r3, [r7, #10]	@ movhi
 5719              	.L243:
1789:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1790:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1791:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* check the end of the transaction */
1792:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(_spi_end_transmit_receive(p_spi, SPI_TIMEOUT_VALUE) != HAL_ERR_NONE) {
 5720              		.loc 1 1792 12
 5721 00c6 C821     		movs	r1, #200
 5722 00c8 F868     		ldr	r0, [r7, #12]
 5723 00ca FFF7FEFF 		bl	_spi_end_transmit_receive
 5724 00ce 0346     		mov	r3, r0
 5725              		.loc 1 1792 11
 5726 00d0 002B     		cmp	r3, #0
 5727 00d2 02D0     		beq	.L247
1793:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_spi->error_code = HAL_SPI_ERROR_TIMEOUT;
 5728              		.loc 1 1793 31
 5729 00d4 FB68     		ldr	r3, [r7, #12]
 5730 00d6 8022     		movs	r2, #128
 5731 00d8 9A64     		str	r2, [r3, #72]
 5732              	.L247:
1794:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1795:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1796:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* disable Rx and Tx DMA */
1797:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_DMA_DISABLE(p_spi->periph, SPI_DMA_TRANSMIT);
 5733              		.loc 1 1797 9
 5734 00da FB68     		ldr	r3, [r7, #12]
 5735 00dc 1B68     		ldr	r3, [r3]
 5736 00de 0433     		adds	r3, r3, #4
 5737 00e0 1B68     		ldr	r3, [r3]
 5738 00e2 FA68     		ldr	r2, [r7, #12]
 5739 00e4 1268     		ldr	r2, [r2]
 5740 00e6 0432     		adds	r2, r2, #4
 5741 00e8 23F00203 		bic	r3, r3, #2
 5742 00ec 1360     		str	r3, [r2]
1798:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_DMA_DISABLE(p_spi->periph, SPI_DMA_RECEIVE);
 5743              		.loc 1 1798 9
 5744 00ee FB68     		ldr	r3, [r7, #12]
 5745 00f0 1B68     		ldr	r3, [r3]
 5746 00f2 0433     		adds	r3, r3, #4
 5747 00f4 1B68     		ldr	r3, [r3]
 5748 00f6 FA68     		ldr	r2, [r7, #12]
 5749 00f8 1268     		ldr	r2, [r2]
 5750 00fa 0432     		adds	r2, r2, #4
 5751 00fc 23F00103 		bic	r3, r3, #1
 5752 0100 1360     		str	r3, [r2]
1799:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1800:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->rxbuffer.pos = 0U;
 5753              		.loc 1 1800 29
 5754 0102 FB68     		ldr	r3, [r7, #12]
 5755 0104 0022     		movs	r2, #0
 5756 0106 1A63     		str	r2, [r3, #48]
1801:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->txbuffer.pos = 0U;
 5757              		.loc 1 1801 29
 5758 0108 FB68     		ldr	r3, [r7, #12]
 5759 010a 0022     		movs	r2, #0
 5760 010c 5A62     		str	r2, [r3, #36]
1802:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_spi->state = HAL_SPI_STATE_READY;
 5761              		.loc 1 1802 22
 5762 010e FB68     		ldr	r3, [r7, #12]
 5763 0110 0122     		movs	r2, #1
 5764 0112 83F84420 		strb	r2, [r3, #68]
1803:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1804:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(p_spi->error_code != HAL_ERR_NONE) {
 5765              		.loc 1 1804 17
 5766 0116 FB68     		ldr	r3, [r7, #12]
 5767 0118 9B6C     		ldr	r3, [r3, #72]
 5768              		.loc 1 1804 11
 5769 011a 002B     		cmp	r3, #0
 5770 011c 06D0     		beq	.L242
1805:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(NULL != p_func_err) {
 5771              		.loc 1 1805 15
 5772 011e 7B69     		ldr	r3, [r7, #20]
 5773 0120 002B     		cmp	r3, #0
 5774 0122 03D0     		beq	.L242
1806:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_func_err(p_spi);
 5775              		.loc 1 1806 17
 5776 0124 7B69     		ldr	r3, [r7, #20]
 5777 0126 F868     		ldr	r0, [r7, #12]
 5778 0128 9847     		blx	r3
 5779              	.LVL6:
1807:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 return;
 5780              		.loc 1 1807 17
 5781 012a 05E0     		b	.L241
 5782              	.L242:
1808:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1809:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1810:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1811:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL != p_func) {
 5783              		.loc 1 1811 7
 5784 012c BB69     		ldr	r3, [r7, #24]
 5785 012e 002B     		cmp	r3, #0
 5786 0130 02D0     		beq	.L241
1812:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_func(p_spi);
 5787              		.loc 1 1812 9
 5788 0132 BB69     		ldr	r3, [r7, #24]
 5789 0134 F868     		ldr	r0, [r7, #12]
 5790 0136 9847     		blx	r3
 5791              	.LVL7:
 5792              	.L241:
1813:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1814:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1815:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 5793              		.loc 1 1815 1
 5794 0138 2037     		adds	r7, r7, #32
 5795              		.cfi_def_cfa_offset 8
 5796 013a BD46     		mov	sp, r7
 5797              		.cfi_def_cfa_register 13
 5798              		@ sp needed
 5799 013c 80BD     		pop	{r7, pc}
 5800              	.L250:
 5801 013e 00BF     		.align	2
 5802              	.L249:
 5803 0140 08000240 		.word	1073872904
 5804              		.cfi_endproc
 5805              	.LFE147:
 5807              		.section	.text._spi_dma_error,"ax",%progbits
 5808              		.align	1
 5809              		.syntax unified
 5810              		.thumb
 5811              		.thumb_func
 5812              		.fpu softvfp
 5814              	_spi_dma_error:
 5815              	.LFB148:
1816:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1817:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1818:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI DMA error handler
1819:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  dma: DMA device information structrue
1820:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1821:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1822:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1823:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_dma_error(void *dma)
1824:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 5816              		.loc 1 1824 1
 5817              		.cfi_startproc
 5818              		@ args = 0, pretend = 0, frame = 24
 5819              		@ frame_needed = 1, uses_anonymous_args = 0
 5820 0000 80B5     		push	{r7, lr}
 5821              		.cfi_def_cfa_offset 8
 5822              		.cfi_offset 7, -8
 5823              		.cfi_offset 14, -4
 5824 0002 86B0     		sub	sp, sp, #24
 5825              		.cfi_def_cfa_offset 32
 5826 0004 00AF     		add	r7, sp, #0
 5827              		.cfi_def_cfa_register 7
 5828 0006 7860     		str	r0, [r7, #4]
1825:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_user_cb p_func_err = NULL;
 5829              		.loc 1 1825 21
 5830 0008 0023     		movs	r3, #0
 5831 000a 7B61     		str	r3, [r7, #20]
1826:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1827:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_dma_dev_struct *p_dma;
1828:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_dev_struct *p_spi;
1829:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1830:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_dma = (hal_dma_dev_struct *)dma;
 5832              		.loc 1 1830 11
 5833 000c 7B68     		ldr	r3, [r7, #4]
 5834 000e 3B61     		str	r3, [r7, #16]
1831:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_spi = (hal_spi_dev_struct *)p_dma->p_periph;
 5835              		.loc 1 1831 11
 5836 0010 3B69     		ldr	r3, [r7, #16]
 5837 0012 5B69     		ldr	r3, [r3, #20]
 5838 0014 FB60     		str	r3, [r7, #12]
1832:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_func_err = (hal_spi_user_cb)p_spi->error_callback;
 5839              		.loc 1 1832 40
 5840 0016 FB68     		ldr	r3, [r7, #12]
 5841 0018 1B6C     		ldr	r3, [r3, #64]
 5842              		.loc 1 1832 16
 5843 001a 7B61     		str	r3, [r7, #20]
1833:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1834:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_DISABLE(p_spi->periph, SPI_DMA_RECEIVE);
 5844              		.loc 1 1834 5
 5845 001c FB68     		ldr	r3, [r7, #12]
 5846 001e 1B68     		ldr	r3, [r3]
 5847 0020 0433     		adds	r3, r3, #4
 5848 0022 1B68     		ldr	r3, [r3]
 5849 0024 FA68     		ldr	r2, [r7, #12]
 5850 0026 1268     		ldr	r2, [r2]
 5851 0028 0432     		adds	r2, r2, #4
 5852 002a 23F00103 		bic	r3, r3, #1
 5853 002e 1360     		str	r3, [r2]
1835:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DMA_DISABLE(p_spi->periph, SPI_DMA_TRANSMIT);
 5854              		.loc 1 1835 5
 5855 0030 FB68     		ldr	r3, [r7, #12]
 5856 0032 1B68     		ldr	r3, [r3]
 5857 0034 0433     		adds	r3, r3, #4
 5858 0036 1B68     		ldr	r3, [r3]
 5859 0038 FA68     		ldr	r2, [r7, #12]
 5860 003a 1268     		ldr	r2, [r2]
 5861 003c 0432     		adds	r2, r2, #4
 5862 003e 23F00203 		bic	r3, r3, #2
 5863 0042 1360     		str	r3, [r2]
1836:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1837:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_spi->error_code = HAL_SPI_ERROR_DMA;
 5864              		.loc 1 1837 23
 5865 0044 FB68     		ldr	r3, [r7, #12]
 5866 0046 1022     		movs	r2, #16
 5867 0048 9A64     		str	r2, [r3, #72]
1838:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_spi->state = HAL_SPI_STATE_READY;
 5868              		.loc 1 1838 18
 5869 004a FB68     		ldr	r3, [r7, #12]
 5870 004c 0122     		movs	r2, #1
 5871 004e 83F84420 		strb	r2, [r3, #68]
1839:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1840:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL != p_func_err) {
 5872              		.loc 1 1840 7
 5873 0052 7B69     		ldr	r3, [r7, #20]
 5874 0054 002B     		cmp	r3, #0
 5875 0056 02D0     		beq	.L253
1841:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_func_err(p_spi);
 5876              		.loc 1 1841 9
 5877 0058 7B69     		ldr	r3, [r7, #20]
 5878 005a F868     		ldr	r0, [r7, #12]
 5879 005c 9847     		blx	r3
 5880              	.LVL8:
 5881              	.L253:
1842:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1843:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 5882              		.loc 1 1843 1
 5883 005e 00BF     		nop
 5884 0060 1837     		adds	r7, r7, #24
 5885              		.cfi_def_cfa_offset 8
 5886 0062 BD46     		mov	sp, r7
 5887              		.cfi_def_cfa_register 13
 5888              		@ sp needed
 5889 0064 80BD     		pop	{r7, pc}
 5890              		.cfi_endproc
 5891              	.LFE148:
 5893              		.section	.text._spi_stop_receive_interrupt,"ax",%progbits
 5894              		.align	1
 5895              		.syntax unified
 5896              		.thumb
 5897              		.thumb_func
 5898              		.fpu softvfp
 5900              	_spi_stop_receive_interrupt:
 5901              	.LFB149:
1844:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1845:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1846:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI stop receive  interrupt handler
1847:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1848:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1849:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1850:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1851:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1852:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1853:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_stop_receive_interrupt(void *spi)
1854:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 5902              		.loc 1 1854 1
 5903              		.cfi_startproc
 5904              		@ args = 0, pretend = 0, frame = 16
 5905              		@ frame_needed = 1, uses_anonymous_args = 0
 5906 0000 80B5     		push	{r7, lr}
 5907              		.cfi_def_cfa_offset 8
 5908              		.cfi_offset 7, -8
 5909              		.cfi_offset 14, -4
 5910 0002 84B0     		sub	sp, sp, #16
 5911              		.cfi_def_cfa_offset 24
 5912 0004 00AF     		add	r7, sp, #0
 5913              		.cfi_def_cfa_register 7
 5914 0006 7860     		str	r0, [r7, #4]
1855:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t tick_start = 0;
 5915              		.loc 1 1855 14
 5916 0008 0023     		movs	r3, #0
 5917 000a FB60     		str	r3, [r7, #12]
1856:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_dev_struct *p_spi = spi;
 5918              		.loc 1 1856 25
 5919 000c 7B68     		ldr	r3, [r7, #4]
 5920 000e BB60     		str	r3, [r7, #8]
1857:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* disable SPI Peripheral */
1858:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DISABLE(p_spi->periph);
 5921              		.loc 1 1858 5
 5922 0010 BB68     		ldr	r3, [r7, #8]
 5923 0012 1B68     		ldr	r3, [r3]
 5924 0014 1B68     		ldr	r3, [r3]
 5925 0016 BA68     		ldr	r2, [r7, #8]
 5926 0018 1268     		ldr	r2, [r2]
 5927 001a 23F04003 		bic	r3, r3, #64
 5928 001e 1360     		str	r3, [r2]
1859:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1860:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* disable TBEIE, RBNEIE and ERRIE interrupts */
1861:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_TBE);
 5929              		.loc 1 1861 5
 5930 0020 BB68     		ldr	r3, [r7, #8]
 5931 0022 1B68     		ldr	r3, [r3]
 5932 0024 0433     		adds	r3, r3, #4
 5933 0026 1B68     		ldr	r3, [r3]
 5934 0028 BA68     		ldr	r2, [r7, #8]
 5935 002a 1268     		ldr	r2, [r2]
 5936 002c 0432     		adds	r2, r2, #4
 5937 002e 23F08003 		bic	r3, r3, #128
 5938 0032 1360     		str	r3, [r2]
1862:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_RBNE);
 5939              		.loc 1 1862 5
 5940 0034 BB68     		ldr	r3, [r7, #8]
 5941 0036 1B68     		ldr	r3, [r3]
 5942 0038 0433     		adds	r3, r3, #4
 5943 003a 1B68     		ldr	r3, [r3]
 5944 003c BA68     		ldr	r2, [r7, #8]
 5945 003e 1268     		ldr	r2, [r2]
 5946 0040 0432     		adds	r2, r2, #4
 5947 0042 23F04003 		bic	r3, r3, #64
 5948 0046 1360     		str	r3, [r2]
1863:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_ERR);
 5949              		.loc 1 1863 5
 5950 0048 BB68     		ldr	r3, [r7, #8]
 5951 004a 1B68     		ldr	r3, [r3]
 5952 004c 0433     		adds	r3, r3, #4
 5953 004e 1B68     		ldr	r3, [r3]
 5954 0050 BA68     		ldr	r2, [r7, #8]
 5955 0052 1268     		ldr	r2, [r2]
 5956 0054 0432     		adds	r2, r2, #4
 5957 0056 23F02003 		bic	r3, r3, #32
 5958 005a 1360     		str	r3, [r2]
1864:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1865:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* check RBNEIE is diabled */
1866:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     tick_start = hal_sys_basetick_count_get();
 5959              		.loc 1 1866 18
 5960 005c FFF7FEFF 		bl	hal_sys_basetick_count_get
 5961 0060 F860     		str	r0, [r7, #12]
1867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     while((SPI_CTL1(p_spi->periph) & SPI_CTL1_RBNEIE)) {
 5962              		.loc 1 1867 10
 5963 0062 09E0     		b	.L255
 5964              	.L256:
1868:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
1869:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, SPI_TIMEOUT_VALUE)) {
 5965              		.loc 1 1869 23
 5966 0064 C821     		movs	r1, #200
 5967 0066 F868     		ldr	r0, [r7, #12]
 5968 0068 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 5969 006c 0346     		mov	r3, r0
 5970              		.loc 1 1869 15
 5971 006e 012B     		cmp	r3, #1
 5972 0070 02D1     		bne	.L255
1870:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_spi->error_code = HAL_SPI_ERROR_ABORT;
 5973              		.loc 1 1870 35
 5974 0072 BB68     		ldr	r3, [r7, #8]
 5975 0074 4022     		movs	r2, #64
 5976 0076 9A64     		str	r2, [r3, #72]
 5977              	.L255:
1867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     while((SPI_CTL1(p_spi->periph) & SPI_CTL1_RBNEIE)) {
 5978              		.loc 1 1867 12
 5979 0078 BB68     		ldr	r3, [r7, #8]
 5980 007a 1B68     		ldr	r3, [r3]
 5981 007c 0433     		adds	r3, r3, #4
 5982 007e 1B68     		ldr	r3, [r3]
1867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     while((SPI_CTL1(p_spi->periph) & SPI_CTL1_RBNEIE)) {
 5983              		.loc 1 1867 36
 5984 0080 03F04003 		and	r3, r3, #64
1867:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     while((SPI_CTL1(p_spi->periph) & SPI_CTL1_RBNEIE)) {
 5985              		.loc 1 1867 10
 5986 0084 002B     		cmp	r3, #0
 5987 0086 EDD1     		bne	.L256
1871:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1872:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1873:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1874:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1875:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     tick_start = hal_sys_basetick_count_get();
 5988              		.loc 1 1875 18
 5989 0088 FFF7FEFF 		bl	hal_sys_basetick_count_get
 5990 008c F860     		str	r0, [r7, #12]
1876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     while(RESET != _spi_flag_get(p_spi->periph, SPI_FLAG_TRANS)) {
 5991              		.loc 1 1876 10
 5992 008e 09E0     		b	.L257
 5993              	.L258:
1877:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(HAL_TIMEOUT_FOREVER != SPI_TIMEOUT_VALUE) {
1878:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, SPI_TIMEOUT_VALUE)) {
 5994              		.loc 1 1878 23
 5995 0090 C821     		movs	r1, #200
 5996 0092 F868     		ldr	r0, [r7, #12]
 5997 0094 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 5998 0098 0346     		mov	r3, r0
 5999              		.loc 1 1878 15
 6000 009a 012B     		cmp	r3, #1
 6001 009c 02D1     		bne	.L257
1879:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_spi->error_code = HAL_SPI_ERROR_ABORT;
 6002              		.loc 1 1879 35
 6003 009e BB68     		ldr	r3, [r7, #8]
 6004 00a0 4022     		movs	r2, #64
 6005 00a2 9A64     		str	r2, [r3, #72]
 6006              	.L257:
1876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     while(RESET != _spi_flag_get(p_spi->periph, SPI_FLAG_TRANS)) {
 6007              		.loc 1 1876 20
 6008 00a4 BB68     		ldr	r3, [r7, #8]
 6009 00a6 1B68     		ldr	r3, [r3]
 6010 00a8 8021     		movs	r1, #128
 6011 00aa 1846     		mov	r0, r3
 6012 00ac FFF7FEFF 		bl	_spi_flag_get
 6013 00b0 0346     		mov	r3, r0
1876:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     while(RESET != _spi_flag_get(p_spi->periph, SPI_FLAG_TRANS)) {
 6014              		.loc 1 1876 10
 6015 00b2 002B     		cmp	r3, #0
 6016 00b4 ECD1     		bne	.L258
1880:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1881:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1882:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1883:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1884:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     p_spi->state = HAL_SPI_STATE_ABORT;
 6017              		.loc 1 1884 18
 6018 00b6 BB68     		ldr	r3, [r7, #8]
 6019 00b8 0722     		movs	r2, #7
 6020 00ba 83F84420 		strb	r2, [r3, #68]
1885:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 6021              		.loc 1 1885 1
 6022 00be 00BF     		nop
 6023 00c0 1037     		adds	r7, r7, #16
 6024              		.cfi_def_cfa_offset 8
 6025 00c2 BD46     		mov	sp, r7
 6026              		.cfi_def_cfa_register 13
 6027              		@ sp needed
 6028 00c4 80BD     		pop	{r7, pc}
 6029              		.cfi_endproc
 6030              	.LFE149:
 6032              		.section	.text._spi_stop_transmit_interrupt,"ax",%progbits
 6033              		.align	1
 6034              		.syntax unified
 6035              		.thumb
 6036              		.thumb_func
 6037              		.fpu softvfp
 6039              	_spi_stop_transmit_interrupt:
 6040              	.LFB150:
1886:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1887:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1888:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI stop transmit interrupt handler
1889:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1890:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1891:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1892:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1893:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1894:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1895:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_stop_transmit_interrupt(void *spi)
1896:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 6041              		.loc 1 1896 1
 6042              		.cfi_startproc
 6043              		@ args = 0, pretend = 0, frame = 16
 6044              		@ frame_needed = 1, uses_anonymous_args = 0
 6045              		@ link register save eliminated.
 6046 0000 80B4     		push	{r7}
 6047              		.cfi_def_cfa_offset 4
 6048              		.cfi_offset 7, -4
 6049 0002 85B0     		sub	sp, sp, #20
 6050              		.cfi_def_cfa_offset 24
 6051 0004 00AF     		add	r7, sp, #0
 6052              		.cfi_def_cfa_register 7
 6053 0006 7860     		str	r0, [r7, #4]
1897:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_dev_struct *p_spi = spi;
 6054              		.loc 1 1897 25
 6055 0008 7B68     		ldr	r3, [r7, #4]
 6056 000a FB60     		str	r3, [r7, #12]
1898:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1899:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* disable TBEIE, ERRIE(mode fault event, overrun error, TI frame error) interrupts */
1900:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_TBE);
 6057              		.loc 1 1900 5
 6058 000c FB68     		ldr	r3, [r7, #12]
 6059 000e 1B68     		ldr	r3, [r3]
 6060 0010 0433     		adds	r3, r3, #4
 6061 0012 1B68     		ldr	r3, [r3]
 6062 0014 FA68     		ldr	r2, [r7, #12]
 6063 0016 1268     		ldr	r2, [r2]
 6064 0018 0432     		adds	r2, r2, #4
 6065 001a 23F08003 		bic	r3, r3, #128
 6066 001e 1360     		str	r3, [r2]
1901:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(p_spi->periph, SPI_INT_ERR);
 6067              		.loc 1 1901 5
 6068 0020 FB68     		ldr	r3, [r7, #12]
 6069 0022 1B68     		ldr	r3, [r3]
 6070 0024 0433     		adds	r3, r3, #4
 6071 0026 1B68     		ldr	r3, [r3]
 6072 0028 FA68     		ldr	r2, [r7, #12]
 6073 002a 1268     		ldr	r2, [r2]
 6074 002c 0432     		adds	r2, r2, #4
 6075 002e 23F02003 		bic	r3, r3, #32
 6076 0032 1360     		str	r3, [r2]
1902:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1903:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* disable SPI peripheral */
1904:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DISABLE(p_spi->periph);
 6077              		.loc 1 1904 5
 6078 0034 FB68     		ldr	r3, [r7, #12]
 6079 0036 1B68     		ldr	r3, [r3]
 6080 0038 1B68     		ldr	r3, [r3]
 6081 003a FA68     		ldr	r2, [r7, #12]
 6082 003c 1268     		ldr	r2, [r2]
 6083 003e 23F04003 		bic	r3, r3, #64
 6084 0042 1360     		str	r3, [r2]
1905:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 6085              		.loc 1 1905 1
 6086 0044 00BF     		nop
 6087 0046 1437     		adds	r7, r7, #20
 6088              		.cfi_def_cfa_offset 4
 6089 0048 BD46     		mov	sp, r7
 6090              		.cfi_def_cfa_register 13
 6091              		@ sp needed
 6092 004a 80BC     		pop	{r7}
 6093              		.cfi_restore 7
 6094              		.cfi_def_cfa_offset 0
 6095 004c 7047     		bx	lr
 6096              		.cfi_endproc
 6097              	.LFE150:
 6099              		.section	.text._spi_close_transmit_receive_interrupt,"ax",%progbits
 6100              		.align	1
 6101              		.syntax unified
 6102              		.thumb
 6103              		.thumb_func
 6104              		.fpu softvfp
 6106              	_spi_close_transmit_receive_interrupt:
 6107              	.LFB151:
1906:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1907:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1908:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI close transmit and  receive interrupt handler
1909:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1910:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1911:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1912:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1913:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1914:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1915:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_close_transmit_receive_interrupt(hal_spi_dev_struct *spi)
1916:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 6108              		.loc 1 1916 1
 6109              		.cfi_startproc
 6110              		@ args = 0, pretend = 0, frame = 16
 6111              		@ frame_needed = 1, uses_anonymous_args = 0
 6112 0000 80B5     		push	{r7, lr}
 6113              		.cfi_def_cfa_offset 8
 6114              		.cfi_offset 7, -8
 6115              		.cfi_offset 14, -4
 6116 0002 84B0     		sub	sp, sp, #16
 6117              		.cfi_def_cfa_offset 24
 6118 0004 00AF     		add	r7, sp, #0
 6119              		.cfi_def_cfa_register 7
 6120 0006 7860     		str	r0, [r7, #4]
1917:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_user_cb p_func = NULL;
 6121              		.loc 1 1917 21
 6122 0008 0023     		movs	r3, #0
 6123 000a FB60     		str	r3, [r7, #12]
1918:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1919:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* disable ERR interrupt */
1920:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_ERR);
 6124              		.loc 1 1920 5
 6125 000c 7B68     		ldr	r3, [r7, #4]
 6126 000e 1B68     		ldr	r3, [r3]
 6127 0010 0433     		adds	r3, r3, #4
 6128 0012 1B68     		ldr	r3, [r3]
 6129 0014 7A68     		ldr	r2, [r7, #4]
 6130 0016 1268     		ldr	r2, [r2]
 6131 0018 0432     		adds	r2, r2, #4
 6132 001a 23F02003 		bic	r3, r3, #32
 6133 001e 1360     		str	r3, [r2]
1921:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* check the end of the transaction */
1922:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(_spi_end_transmit_receive(spi, SPI_TIMEOUT_VALUE) != HAL_ERR_NONE) {
 6134              		.loc 1 1922 8
 6135 0020 C821     		movs	r1, #200
 6136 0022 7868     		ldr	r0, [r7, #4]
 6137 0024 FFF7FEFF 		bl	_spi_end_transmit_receive
 6138 0028 0346     		mov	r3, r0
 6139              		.loc 1 1922 7
 6140 002a 002B     		cmp	r3, #0
 6141 002c 02D0     		beq	.L261
1923:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->error_code = HAL_SPI_ERROR_TIMEOUT;
 6142              		.loc 1 1923 25
 6143 002e 7B68     		ldr	r3, [r7, #4]
 6144 0030 8022     		movs	r2, #128
 6145 0032 9A64     		str	r2, [r3, #72]
 6146              	.L261:
1924:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1925:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 6147              		.loc 1 1925 26
 6148 0034 7B68     		ldr	r3, [r7, #4]
 6149 0036 1B68     		ldr	r3, [r3]
 6150 0038 1B68     		ldr	r3, [r3]
 6151 003a 03F40053 		and	r3, r3, #8192
 6152              		.loc 1 1925 7
 6153 003e B3F5005F 		cmp	r3, #8192
 6154 0042 18D1     		bne	.L262
1926:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(RESET != _spi_flag_get(spi->periph, SPI_FLAG_CRCERR)) {
 6155              		.loc 1 1926 21
 6156 0044 7B68     		ldr	r3, [r7, #4]
 6157 0046 1B68     		ldr	r3, [r3]
 6158 0048 1021     		movs	r1, #16
 6159 004a 1846     		mov	r0, r3
 6160 004c FFF7FEFF 		bl	_spi_flag_get
 6161 0050 0346     		mov	r3, r0
 6162              		.loc 1 1926 11
 6163 0052 002B     		cmp	r3, #0
 6164 0054 0FD0     		beq	.L262
1927:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             _spi_clear_error_flag(spi->periph, SPI_ERROR_FLAG_CRCERR);
 6165              		.loc 1 1927 13
 6166 0056 7B68     		ldr	r3, [r7, #4]
 6167 0058 1B68     		ldr	r3, [r3]
 6168 005a 0321     		movs	r1, #3
 6169 005c 1846     		mov	r0, r3
 6170 005e FFF7FEFF 		bl	_spi_clear_error_flag
1928:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_func = (hal_spi_user_cb)spi->error_callback;
 6171              		.loc 1 1928 42
 6172 0062 7B68     		ldr	r3, [r7, #4]
 6173 0064 1B6C     		ldr	r3, [r3, #64]
 6174              		.loc 1 1928 20
 6175 0066 FB60     		str	r3, [r7, #12]
1929:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(NULL != p_func) {
 6176              		.loc 1 1929 15
 6177 0068 FB68     		ldr	r3, [r7, #12]
 6178 006a 002B     		cmp	r3, #0
 6179 006c 37D0     		beq	.L267
1930:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_func(spi);
 6180              		.loc 1 1930 17
 6181 006e FB68     		ldr	r3, [r7, #12]
 6182 0070 7868     		ldr	r0, [r7, #4]
 6183 0072 9847     		blx	r3
 6184              	.LVL9:
1931:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             return;
 6185              		.loc 1 1932 13
 6186 0074 33E0     		b	.L267
 6187              	.L262:
1933:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1934:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1935:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_ERR_NONE == spi->error_code) {
 6188              		.loc 1 1935 27
 6189 0076 7B68     		ldr	r3, [r7, #4]
 6190 0078 9B6C     		ldr	r3, [r3, #72]
 6191              		.loc 1 1935 7
 6192 007a 002B     		cmp	r3, #0
 6193 007c 21D1     		bne	.L265
1936:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(HAL_SPI_STATE_BUSY_RX == spi->state) {
 6194              		.loc 1 1936 40
 6195 007e 7B68     		ldr	r3, [r7, #4]
 6196 0080 93F84430 		ldrb	r3, [r3, #68]
 6197 0084 DBB2     		uxtb	r3, r3
 6198              		.loc 1 1936 11
 6199 0086 042B     		cmp	r3, #4
 6200 0088 0DD1     		bne	.L266
1937:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->state = HAL_SPI_STATE_READY;
 6201              		.loc 1 1937 24
 6202 008a 7B68     		ldr	r3, [r7, #4]
 6203 008c 0122     		movs	r2, #1
 6204 008e 83F84420 		strb	r2, [r3, #68]
1938:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_func = (hal_spi_user_cb)spi->tx_callback;
 6205              		.loc 1 1938 42
 6206 0092 7B68     		ldr	r3, [r7, #4]
 6207 0094 9B6B     		ldr	r3, [r3, #56]
 6208              		.loc 1 1938 20
 6209 0096 FB60     		str	r3, [r7, #12]
1939:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(NULL != p_func) {
 6210              		.loc 1 1939 15
 6211 0098 FB68     		ldr	r3, [r7, #12]
 6212 009a 002B     		cmp	r3, #0
 6213 009c 20D0     		beq	.L260
1940:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_func(spi);
 6214              		.loc 1 1940 17
 6215 009e FB68     		ldr	r3, [r7, #12]
 6216 00a0 7868     		ldr	r0, [r7, #4]
 6217 00a2 9847     		blx	r3
 6218              	.LVL10:
 6219 00a4 1CE0     		b	.L260
 6220              	.L266:
1941:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1942:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         } else {
1943:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             spi->state = HAL_SPI_STATE_READY;
 6221              		.loc 1 1943 24
 6222 00a6 7B68     		ldr	r3, [r7, #4]
 6223 00a8 0122     		movs	r2, #1
 6224 00aa 83F84420 		strb	r2, [r3, #68]
1944:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_func = (hal_spi_user_cb)spi->tx_rx_callback;
 6225              		.loc 1 1944 42
 6226 00ae 7B68     		ldr	r3, [r7, #4]
 6227 00b0 DB6B     		ldr	r3, [r3, #60]
 6228              		.loc 1 1944 20
 6229 00b2 FB60     		str	r3, [r7, #12]
1945:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(NULL != p_func) {
 6230              		.loc 1 1945 15
 6231 00b4 FB68     		ldr	r3, [r7, #12]
 6232 00b6 002B     		cmp	r3, #0
 6233 00b8 12D0     		beq	.L260
1946:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_func(spi);
 6234              		.loc 1 1946 17
 6235 00ba FB68     		ldr	r3, [r7, #12]
 6236 00bc 7868     		ldr	r0, [r7, #4]
 6237 00be 9847     		blx	r3
 6238              	.LVL11:
 6239 00c0 0EE0     		b	.L260
 6240              	.L265:
1947:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1948:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1949:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
1950:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
 6241              		.loc 1 1950 20
 6242 00c2 7B68     		ldr	r3, [r7, #4]
 6243 00c4 0122     		movs	r2, #1
 6244 00c6 83F84420 		strb	r2, [r3, #68]
1951:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_func = (hal_spi_user_cb)spi->error_callback;
 6245              		.loc 1 1951 38
 6246 00ca 7B68     		ldr	r3, [r7, #4]
 6247 00cc 1B6C     		ldr	r3, [r3, #64]
 6248              		.loc 1 1951 16
 6249 00ce FB60     		str	r3, [r7, #12]
1952:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(NULL != p_func) {
 6250              		.loc 1 1952 11
 6251 00d0 FB68     		ldr	r3, [r7, #12]
 6252 00d2 002B     		cmp	r3, #0
 6253 00d4 04D0     		beq	.L260
1953:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_func(spi);
 6254              		.loc 1 1953 13
 6255 00d6 FB68     		ldr	r3, [r7, #12]
 6256 00d8 7868     		ldr	r0, [r7, #4]
 6257 00da 9847     		blx	r3
 6258              	.LVL12:
 6259 00dc 00E0     		b	.L260
 6260              	.L267:
1932:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 6261              		.loc 1 1932 13
 6262 00de 00BF     		nop
 6263              	.L260:
1954:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1955:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1956:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1957:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 6264              		.loc 1 1957 1
 6265 00e0 1037     		adds	r7, r7, #16
 6266              		.cfi_def_cfa_offset 8
 6267 00e2 BD46     		mov	sp, r7
 6268              		.cfi_def_cfa_register 13
 6269              		@ sp needed
 6270 00e4 80BD     		pop	{r7, pc}
 6271              		.cfi_endproc
 6272              	.LFE151:
 6274              		.section	.text._spi_close_receive_interrupt,"ax",%progbits
 6275              		.align	1
 6276              		.syntax unified
 6277              		.thumb
 6278              		.thumb_func
 6279              		.fpu softvfp
 6281              	_spi_close_receive_interrupt:
 6282              	.LFB152:
1958:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1959:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
1960:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI close receive interrupt handler
1961:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
1962:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
1963:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
1964:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
1965:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
1966:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
1967:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_close_receive_interrupt(hal_spi_dev_struct *spi)
1968:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 6283              		.loc 1 1968 1
 6284              		.cfi_startproc
 6285              		@ args = 0, pretend = 0, frame = 16
 6286              		@ frame_needed = 1, uses_anonymous_args = 0
 6287 0000 80B5     		push	{r7, lr}
 6288              		.cfi_def_cfa_offset 8
 6289              		.cfi_offset 7, -8
 6290              		.cfi_offset 14, -4
 6291 0002 84B0     		sub	sp, sp, #16
 6292              		.cfi_def_cfa_offset 24
 6293 0004 00AF     		add	r7, sp, #0
 6294              		.cfi_def_cfa_register 7
 6295 0006 7860     		str	r0, [r7, #4]
1969:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_user_cb p_func = NULL;
 6296              		.loc 1 1969 21
 6297 0008 0023     		movs	r3, #0
 6298 000a FB60     		str	r3, [r7, #12]
1970:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1971:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* disable ERR interrupt */
1972:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_ERR);
 6299              		.loc 1 1972 5
 6300 000c 7B68     		ldr	r3, [r7, #4]
 6301 000e 1B68     		ldr	r3, [r3]
 6302 0010 0433     		adds	r3, r3, #4
 6303 0012 1B68     		ldr	r3, [r3]
 6304 0014 7A68     		ldr	r2, [r7, #4]
 6305 0016 1268     		ldr	r2, [r2]
 6306 0018 0432     		adds	r2, r2, #4
 6307 001a 23F02003 		bic	r3, r3, #32
 6308 001e 1360     		str	r3, [r2]
1973:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_RBNE);
 6309              		.loc 1 1973 5
 6310 0020 7B68     		ldr	r3, [r7, #4]
 6311 0022 1B68     		ldr	r3, [r3]
 6312 0024 0433     		adds	r3, r3, #4
 6313 0026 1B68     		ldr	r3, [r3]
 6314 0028 7A68     		ldr	r2, [r7, #4]
 6315 002a 1268     		ldr	r2, [r2]
 6316 002c 0432     		adds	r2, r2, #4
 6317 002e 23F04003 		bic	r3, r3, #64
 6318 0032 1360     		str	r3, [r2]
1974:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1975:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_ERR_NONE != _spi_end_receive(spi, SPI_TIMEOUT_VALUE)) {
 6319              		.loc 1 1975 24
 6320 0034 C821     		movs	r1, #200
 6321 0036 7868     		ldr	r0, [r7, #4]
 6322 0038 FFF7FEFF 		bl	_spi_end_receive
 6323 003c 0346     		mov	r3, r0
 6324              		.loc 1 1975 7
 6325 003e 002B     		cmp	r3, #0
 6326 0040 02D0     		beq	.L269
1976:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->error_code = HAL_SPI_ERROR_TIMEOUT;
 6327              		.loc 1 1976 25
 6328 0042 7B68     		ldr	r3, [r7, #4]
 6329 0044 8022     		movs	r2, #128
 6330 0046 9A64     		str	r2, [r3, #72]
 6331              	.L269:
1977:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1978:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1979:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     spi->state = HAL_SPI_STATE_READY;
 6332              		.loc 1 1979 16
 6333 0048 7B68     		ldr	r3, [r7, #4]
 6334 004a 0122     		movs	r2, #1
 6335 004c 83F84420 		strb	r2, [r3, #68]
1980:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
1981:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(SPI_CRC_ENABLE == __HAL_SPI_GET_CRC_USED(spi->periph)) {
 6336              		.loc 1 1981 26
 6337 0050 7B68     		ldr	r3, [r7, #4]
 6338 0052 1B68     		ldr	r3, [r3]
 6339 0054 1B68     		ldr	r3, [r3]
 6340 0056 03F40053 		and	r3, r3, #8192
 6341              		.loc 1 1981 7
 6342 005a B3F5005F 		cmp	r3, #8192
 6343 005e 18D1     		bne	.L270
1982:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(RESET != _spi_flag_get(spi->periph, SPI_FLAG_CRCERR)) {
 6344              		.loc 1 1982 21
 6345 0060 7B68     		ldr	r3, [r7, #4]
 6346 0062 1B68     		ldr	r3, [r3]
 6347 0064 1021     		movs	r1, #16
 6348 0066 1846     		mov	r0, r3
 6349 0068 FFF7FEFF 		bl	_spi_flag_get
 6350 006c 0346     		mov	r3, r0
 6351              		.loc 1 1982 11
 6352 006e 002B     		cmp	r3, #0
 6353 0070 0FD0     		beq	.L270
1983:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             _spi_clear_error_flag(spi->periph, SPI_ERROR_FLAG_CRCERR);
 6354              		.loc 1 1983 13
 6355 0072 7B68     		ldr	r3, [r7, #4]
 6356 0074 1B68     		ldr	r3, [r3]
 6357 0076 0321     		movs	r1, #3
 6358 0078 1846     		mov	r0, r3
 6359 007a FFF7FEFF 		bl	_spi_clear_error_flag
1984:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_func = (hal_spi_user_cb)spi->error_callback;
 6360              		.loc 1 1984 42
 6361 007e 7B68     		ldr	r3, [r7, #4]
 6362 0080 1B6C     		ldr	r3, [r3, #64]
 6363              		.loc 1 1984 20
 6364 0082 FB60     		str	r3, [r7, #12]
1985:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(NULL != p_func) {
 6365              		.loc 1 1985 15
 6366 0084 FB68     		ldr	r3, [r7, #12]
 6367 0086 002B     		cmp	r3, #0
 6368 0088 1BD0     		beq	.L274
1986:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 p_func(spi);
 6369              		.loc 1 1986 17
 6370 008a FB68     		ldr	r3, [r7, #12]
 6371 008c 7868     		ldr	r0, [r7, #4]
 6372 008e 9847     		blx	r3
 6373              	.LVL13:
1987:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
1988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             return;
 6374              		.loc 1 1988 13
 6375 0090 17E0     		b	.L274
 6376              	.L270:
1989:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1990:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
1991:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(HAL_SPI_ERROR_NONE == spi->error_code) {
 6377              		.loc 1 1991 33
 6378 0092 7B68     		ldr	r3, [r7, #4]
 6379 0094 9B6C     		ldr	r3, [r3, #72]
 6380              		.loc 1 1991 7
 6381 0096 002B     		cmp	r3, #0
 6382 0098 09D1     		bne	.L273
1992:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_func = (hal_spi_user_cb)spi->rx_callback;
 6383              		.loc 1 1992 38
 6384 009a 7B68     		ldr	r3, [r7, #4]
 6385 009c 5B6B     		ldr	r3, [r3, #52]
 6386              		.loc 1 1992 16
 6387 009e FB60     		str	r3, [r7, #12]
1993:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(NULL != p_func) {
 6388              		.loc 1 1993 11
 6389 00a0 FB68     		ldr	r3, [r7, #12]
 6390 00a2 002B     		cmp	r3, #0
 6391 00a4 0ED0     		beq	.L268
1994:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_func(spi);
 6392              		.loc 1 1994 13
 6393 00a6 FB68     		ldr	r3, [r7, #12]
 6394 00a8 7868     		ldr	r0, [r7, #4]
 6395 00aa 9847     		blx	r3
 6396              	.LVL14:
 6397 00ac 0AE0     		b	.L268
 6398              	.L273:
1995:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
1996:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
1997:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_func = (hal_spi_user_cb)spi->error_callback;
 6399              		.loc 1 1997 38
 6400 00ae 7B68     		ldr	r3, [r7, #4]
 6401 00b0 1B6C     		ldr	r3, [r3, #64]
 6402              		.loc 1 1997 16
 6403 00b2 FB60     		str	r3, [r7, #12]
1998:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(NULL != p_func) {
 6404              		.loc 1 1998 11
 6405 00b4 FB68     		ldr	r3, [r7, #12]
 6406 00b6 002B     		cmp	r3, #0
 6407 00b8 04D0     		beq	.L268
1999:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_func(spi);
 6408              		.loc 1 1999 13
 6409 00ba FB68     		ldr	r3, [r7, #12]
 6410 00bc 7868     		ldr	r0, [r7, #4]
 6411 00be 9847     		blx	r3
 6412              	.LVL15:
 6413 00c0 00E0     		b	.L268
 6414              	.L274:
1988:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 6415              		.loc 1 1988 13
 6416 00c2 00BF     		nop
 6417              	.L268:
2000:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
2001:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2002:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 6418              		.loc 1 2002 1
 6419 00c4 1037     		adds	r7, r7, #16
 6420              		.cfi_def_cfa_offset 8
 6421 00c6 BD46     		mov	sp, r7
 6422              		.cfi_def_cfa_register 13
 6423              		@ sp needed
 6424 00c8 80BD     		pop	{r7, pc}
 6425              		.cfi_endproc
 6426              	.LFE152:
 6428              		.section	.text._spi_close_transmit_interrupt,"ax",%progbits
 6429              		.align	1
 6430              		.syntax unified
 6431              		.thumb
 6432              		.thumb_func
 6433              		.fpu softvfp
 6435              	_spi_close_transmit_interrupt:
 6436              	.LFB153:
2003:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2004:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
2005:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      SPI close transmit interrupt handler
2006:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
2007:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
2008:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
2009:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
2010:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
2011:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
2012:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_close_transmit_interrupt(hal_spi_dev_struct *spi)
2013:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 6437              		.loc 1 2013 1
 6438              		.cfi_startproc
 6439              		@ args = 0, pretend = 0, frame = 16
 6440              		@ frame_needed = 1, uses_anonymous_args = 0
 6441 0000 80B5     		push	{r7, lr}
 6442              		.cfi_def_cfa_offset 8
 6443              		.cfi_offset 7, -8
 6444              		.cfi_offset 14, -4
 6445 0002 84B0     		sub	sp, sp, #16
 6446              		.cfi_def_cfa_offset 24
 6447 0004 00AF     		add	r7, sp, #0
 6448              		.cfi_def_cfa_register 7
 6449 0006 7860     		str	r0, [r7, #4]
2014:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     hal_spi_user_cb p_func = NULL;
 6450              		.loc 1 2014 21
 6451 0008 0023     		movs	r3, #0
 6452 000a FB60     		str	r3, [r7, #12]
2015:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2016:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* disable TBE and ERR interrupt */
2017:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_ERR);
 6453              		.loc 1 2017 5
 6454 000c 7B68     		ldr	r3, [r7, #4]
 6455 000e 1B68     		ldr	r3, [r3]
 6456 0010 0433     		adds	r3, r3, #4
 6457 0012 1B68     		ldr	r3, [r3]
 6458 0014 7A68     		ldr	r2, [r7, #4]
 6459 0016 1268     		ldr	r2, [r2]
 6460 0018 0432     		adds	r2, r2, #4
 6461 001a 23F02003 		bic	r3, r3, #32
 6462 001e 1360     		str	r3, [r2]
2018:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_TBE);
 6463              		.loc 1 2018 5
 6464 0020 7B68     		ldr	r3, [r7, #4]
 6465 0022 1B68     		ldr	r3, [r3]
 6466 0024 0433     		adds	r3, r3, #4
 6467 0026 1B68     		ldr	r3, [r3]
 6468 0028 7A68     		ldr	r2, [r7, #4]
 6469 002a 1268     		ldr	r2, [r2]
 6470 002c 0432     		adds	r2, r2, #4
 6471 002e 23F08003 		bic	r3, r3, #128
 6472 0032 1360     		str	r3, [r2]
2019:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2020:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* check the end of the transaction */
2021:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(_spi_end_transmit_receive(spi, SPI_TIMEOUT_VALUE) != HAL_ERR_NONE) {
 6473              		.loc 1 2021 8
 6474 0034 C821     		movs	r1, #200
 6475 0036 7868     		ldr	r0, [r7, #4]
 6476 0038 FFF7FEFF 		bl	_spi_end_transmit_receive
 6477 003c 0346     		mov	r3, r0
 6478              		.loc 1 2021 7
 6479 003e 002B     		cmp	r3, #0
 6480 0040 09D0     		beq	.L276
2022:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_func = (hal_spi_user_cb)spi->error_callback;
 6481              		.loc 1 2022 38
 6482 0042 7B68     		ldr	r3, [r7, #4]
 6483 0044 1B6C     		ldr	r3, [r3, #64]
 6484              		.loc 1 2022 16
 6485 0046 FB60     		str	r3, [r7, #12]
2023:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(NULL != p_func) {
 6486              		.loc 1 2023 11
 6487 0048 FB68     		ldr	r3, [r7, #12]
 6488 004a 002B     		cmp	r3, #0
 6489 004c 10D0     		beq	.L278
2024:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_func(spi);
 6490              		.loc 1 2024 13
 6491 004e FB68     		ldr	r3, [r7, #12]
 6492 0050 7868     		ldr	r0, [r7, #4]
 6493 0052 9847     		blx	r3
 6494              	.LVL16:
2025:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
2026:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
2027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         p_func = (hal_spi_user_cb)spi->tx_callback;
2028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
2029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(NULL != p_func) {
2030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_func(spi);
2031:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
2032:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2033:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2034:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 6495              		.loc 1 2034 1
 6496 0054 0CE0     		b	.L278
 6497              	.L276:
2027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
 6498              		.loc 1 2027 38
 6499 0056 7B68     		ldr	r3, [r7, #4]
 6500 0058 9B6B     		ldr	r3, [r3, #56]
2027:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         spi->state = HAL_SPI_STATE_READY;
 6501              		.loc 1 2027 16
 6502 005a FB60     		str	r3, [r7, #12]
2028:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(NULL != p_func) {
 6503              		.loc 1 2028 20
 6504 005c 7B68     		ldr	r3, [r7, #4]
 6505 005e 0122     		movs	r2, #1
 6506 0060 83F84420 		strb	r2, [r3, #68]
2029:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             p_func(spi);
 6507              		.loc 1 2029 11
 6508 0064 FB68     		ldr	r3, [r7, #12]
 6509 0066 002B     		cmp	r3, #0
 6510 0068 02D0     		beq	.L278
2030:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
 6511              		.loc 1 2030 13
 6512 006a FB68     		ldr	r3, [r7, #12]
 6513 006c 7868     		ldr	r0, [r7, #4]
 6514 006e 9847     		blx	r3
 6515              	.LVL17:
 6516              	.L278:
 6517              		.loc 1 2034 1
 6518 0070 00BF     		nop
 6519 0072 1037     		adds	r7, r7, #16
 6520              		.cfi_def_cfa_offset 8
 6521 0074 BD46     		mov	sp, r7
 6522              		.cfi_def_cfa_register 13
 6523              		@ sp needed
 6524 0076 80BD     		pop	{r7, pc}
 6525              		.cfi_endproc
 6526              	.LFE153:
 6528              		.section	.text._spi_end_receive,"ax",%progbits
 6529              		.align	1
 6530              		.syntax unified
 6531              		.thumb
 6532              		.thumb_func
 6533              		.fpu softvfp
 6535              	_spi_end_receive:
 6536              	.LFB154:
2035:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2036:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
2037:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      check SPI receive end
2038:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
2039:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
2040:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
2041:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  timeout_ms: timeout duration
2042:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
2043:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
2044:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
2045:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static int32_t _spi_end_receive(hal_spi_dev_struct *spi,  uint32_t timeout_ms)
2046:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 6537              		.loc 1 2046 1
 6538              		.cfi_startproc
 6539              		@ args = 0, pretend = 0, frame = 16
 6540              		@ frame_needed = 1, uses_anonymous_args = 0
 6541 0000 80B5     		push	{r7, lr}
 6542              		.cfi_def_cfa_offset 8
 6543              		.cfi_offset 7, -8
 6544              		.cfi_offset 14, -4
 6545 0002 84B0     		sub	sp, sp, #16
 6546              		.cfi_def_cfa_offset 24
 6547 0004 00AF     		add	r7, sp, #0
 6548              		.cfi_def_cfa_register 7
 6549 0006 7860     		str	r0, [r7, #4]
 6550 0008 3960     		str	r1, [r7]
2047:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t tick_start = 0;
 6551              		.loc 1 2047 14
 6552 000a 0023     		movs	r3, #0
 6553 000c FB60     		str	r3, [r7, #12]
2048:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
2049:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL == spi) {
2050:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_ADDRESS;
2051:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2052:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2053:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((SPI_MASTER == __HAL_SPI_GET_DEVICE_MODE(spi->periph)) &&
 6554              		.loc 1 2054 23
 6555 000e 7B68     		ldr	r3, [r7, #4]
 6556 0010 1B68     		ldr	r3, [r3]
 6557 0012 1B68     		ldr	r3, [r3]
 6558 0014 03F48273 		and	r3, r3, #260
 6559              		.loc 1 2054 7
 6560 0018 B3F5827F 		cmp	r3, #260
 6561 001c 0ED1     		bne	.L280
2055:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (SPI_TRANSMODE_FULLDUPLEX != __HAL_SPI_GET_DEVICE_MODE(spi->periph))) {
 6562              		.loc 1 2055 42 discriminator 1
 6563 001e 7B68     		ldr	r3, [r7, #4]
 6564 0020 1B68     		ldr	r3, [r3]
 6565 0022 1B68     		ldr	r3, [r3]
 6566 0024 03F48273 		and	r3, r3, #260
2054:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             (SPI_TRANSMODE_FULLDUPLEX != __HAL_SPI_GET_DEVICE_MODE(spi->periph))) {
 6567              		.loc 1 2054 63 discriminator 1
 6568 0028 002B     		cmp	r3, #0
 6569 002a 07D0     		beq	.L280
2056:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         /* disable SPI peripheral */
2057:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         __HAL_SPI_DISABLE(spi->periph);
 6570              		.loc 1 2057 9
 6571 002c 7B68     		ldr	r3, [r7, #4]
 6572 002e 1B68     		ldr	r3, [r3]
 6573 0030 1B68     		ldr	r3, [r3]
 6574 0032 7A68     		ldr	r2, [r7, #4]
 6575 0034 1268     		ldr	r2, [r2]
 6576 0036 23F04003 		bic	r3, r3, #64
 6577 003a 1360     		str	r3, [r2]
 6578              	.L280:
2058:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2059:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2060:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     tick_start = hal_sys_basetick_count_get();
 6579              		.loc 1 2060 18
 6580 003c FFF7FEFF 		bl	hal_sys_basetick_count_get
 6581 0040 F860     		str	r0, [r7, #12]
2061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     while(RESET != _spi_flag_get(spi->periph, SPI_FLAG_TRANS)) {
 6582              		.loc 1 2061 10
 6583 0042 0DE0     		b	.L281
 6584              	.L283:
2062:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 6585              		.loc 1 2062 11
 6586 0044 3B68     		ldr	r3, [r7]
 6587 0046 B3F1FF3F 		cmp	r3, #-1
 6588 004a 09D0     		beq	.L281
2063:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 6589              		.loc 1 2063 23
 6590 004c 3968     		ldr	r1, [r7]
 6591 004e F868     		ldr	r0, [r7, #12]
 6592 0050 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 6593 0054 0346     		mov	r3, r0
 6594              		.loc 1 2063 15
 6595 0056 012B     		cmp	r3, #1
 6596 0058 02D1     		bne	.L281
2064:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 return HAL_ERR_TIMEOUT;
 6597              		.loc 1 2064 24
 6598 005a 6FF00403 		mvn	r3, #4
 6599 005e 09E0     		b	.L282
 6600              	.L281:
2061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 6601              		.loc 1 2061 20
 6602 0060 7B68     		ldr	r3, [r7, #4]
 6603 0062 1B68     		ldr	r3, [r3]
 6604 0064 8021     		movs	r1, #128
 6605 0066 1846     		mov	r0, r3
 6606 0068 FFF7FEFF 		bl	_spi_flag_get
 6607 006c 0346     		mov	r3, r0
2061:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 6608              		.loc 1 2061 10
 6609 006e 002B     		cmp	r3, #0
 6610 0070 E8D1     		bne	.L283
2065:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
2066:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
2067:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2068:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2069:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 6611              		.loc 1 2069 12
 6612 0072 0023     		movs	r3, #0
 6613              	.L282:
2070:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 6614              		.loc 1 2070 1
 6615 0074 1846     		mov	r0, r3
 6616 0076 1037     		adds	r7, r7, #16
 6617              		.cfi_def_cfa_offset 8
 6618 0078 BD46     		mov	sp, r7
 6619              		.cfi_def_cfa_register 13
 6620              		@ sp needed
 6621 007a 80BD     		pop	{r7, pc}
 6622              		.cfi_endproc
 6623              	.LFE154:
 6625              		.section	.text._spi_end_transmit_receive,"ax",%progbits
 6626              		.align	1
 6627              		.syntax unified
 6628              		.thumb
 6629              		.thumb_func
 6630              		.fpu softvfp
 6632              	_spi_end_transmit_receive:
 6633              	.LFB155:
2071:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2072:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
2073:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      check SPI transmit and receive end
2074:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi: SPI device information structure
2075:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure is not necessary to be reconfigured after structrue initializatio
2076:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                     the structure parameters altering is automatically configured by core
2077:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  timeout_ms: timeout duration
2078:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
2079:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     error code: HAL_ERR_NONE, HAL_ERR_ADDRESS, details refer to gd32f3x0_hal.h
2080:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
2081:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static int32_t _spi_end_transmit_receive(hal_spi_dev_struct *spi,
2082:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         uint32_t timeout_ms)
2083:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 6634              		.loc 1 2083 1
 6635              		.cfi_startproc
 6636              		@ args = 0, pretend = 0, frame = 16
 6637              		@ frame_needed = 1, uses_anonymous_args = 0
 6638 0000 80B5     		push	{r7, lr}
 6639              		.cfi_def_cfa_offset 8
 6640              		.cfi_offset 7, -8
 6641              		.cfi_offset 14, -4
 6642 0002 84B0     		sub	sp, sp, #16
 6643              		.cfi_def_cfa_offset 24
 6644 0004 00AF     		add	r7, sp, #0
 6645              		.cfi_def_cfa_register 7
 6646 0006 7860     		str	r0, [r7, #4]
 6647 0008 3960     		str	r1, [r7]
2084:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t tick_start = 0;
 6648              		.loc 1 2084 14
 6649 000a 0023     		movs	r3, #0
 6650 000c FB60     		str	r3, [r7, #12]
2085:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #if (1 == HAL_PARAMETER_CHECK)
2086:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(NULL == spi) {
2087:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return HAL_ERR_ADDRESS;
2088:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2089:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** #endif /* 1 == HAL_PARAMETER_CHECK */
2090:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2091:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* check if the SPI trans bit is SET */
2092:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     tick_start = hal_sys_basetick_count_get();
 6651              		.loc 1 2092 18
 6652 000e FFF7FEFF 		bl	hal_sys_basetick_count_get
 6653 0012 F860     		str	r0, [r7, #12]
2093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     while(RESET != _spi_flag_get(spi->periph, SPI_FLAG_TRANS)) {
 6654              		.loc 1 2093 10
 6655 0014 0DE0     		b	.L285
 6656              	.L287:
2094:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 6657              		.loc 1 2094 11
 6658 0016 3B68     		ldr	r3, [r7]
 6659 0018 B3F1FF3F 		cmp	r3, #-1
 6660 001c 09D0     		beq	.L285
2095:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             if(SET == hal_sys_basetick_timeout_check(tick_start, timeout_ms)) {
 6661              		.loc 1 2095 23
 6662 001e 3968     		ldr	r1, [r7]
 6663 0020 F868     		ldr	r0, [r7, #12]
 6664 0022 FFF7FEFF 		bl	hal_sys_basetick_timeout_check
 6665 0026 0346     		mov	r3, r0
 6666              		.loc 1 2095 15
 6667 0028 012B     		cmp	r3, #1
 6668 002a 02D1     		bne	.L285
2096:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 return HAL_ERR_TIMEOUT;
 6669              		.loc 1 2096 24
 6670 002c 6FF00403 		mvn	r3, #4
 6671 0030 2FE0     		b	.L286
 6672              	.L285:
2093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 6673              		.loc 1 2093 20
 6674 0032 7B68     		ldr	r3, [r7, #4]
 6675 0034 1B68     		ldr	r3, [r3]
 6676 0036 8021     		movs	r1, #128
 6677 0038 1846     		mov	r0, r3
 6678 003a FFF7FEFF 		bl	_spi_flag_get
 6679 003e 0346     		mov	r3, r0
2093:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         if(HAL_TIMEOUT_FOREVER != timeout_ms) {
 6680              		.loc 1 2093 10
 6681 0040 002B     		cmp	r3, #0
 6682 0042 E8D1     		bne	.L287
2097:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****             }
2098:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         }
2099:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2100:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2101:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_TBE);
 6683              		.loc 1 2101 5
 6684 0044 7B68     		ldr	r3, [r7, #4]
 6685 0046 1B68     		ldr	r3, [r3]
 6686 0048 0433     		adds	r3, r3, #4
 6687 004a 1B68     		ldr	r3, [r3]
 6688 004c 7A68     		ldr	r2, [r7, #4]
 6689 004e 1268     		ldr	r2, [r2]
 6690 0050 0432     		adds	r2, r2, #4
 6691 0052 23F08003 		bic	r3, r3, #128
 6692 0056 1360     		str	r3, [r2]
2102:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_RBNE);
 6693              		.loc 1 2102 5
 6694 0058 7B68     		ldr	r3, [r7, #4]
 6695 005a 1B68     		ldr	r3, [r3]
 6696 005c 0433     		adds	r3, r3, #4
 6697 005e 1B68     		ldr	r3, [r3]
 6698 0060 7A68     		ldr	r2, [r7, #4]
 6699 0062 1268     		ldr	r2, [r2]
 6700 0064 0432     		adds	r2, r2, #4
 6701 0066 23F04003 		bic	r3, r3, #64
 6702 006a 1360     		str	r3, [r2]
2103:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_INT_DISABLE(spi->periph, SPI_INT_ERR);
 6703              		.loc 1 2103 5
 6704 006c 7B68     		ldr	r3, [r7, #4]
 6705 006e 1B68     		ldr	r3, [r3]
 6706 0070 0433     		adds	r3, r3, #4
 6707 0072 1B68     		ldr	r3, [r3]
 6708 0074 7A68     		ldr	r2, [r7, #4]
 6709 0076 1268     		ldr	r2, [r2]
 6710 0078 0432     		adds	r2, r2, #4
 6711 007a 23F02003 		bic	r3, r3, #32
 6712 007e 1360     		str	r3, [r2]
2104:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __HAL_SPI_DISABLE(spi->periph);
 6713              		.loc 1 2104 5
 6714 0080 7B68     		ldr	r3, [r7, #4]
 6715 0082 1B68     		ldr	r3, [r3]
 6716 0084 1B68     		ldr	r3, [r3]
 6717 0086 7A68     		ldr	r2, [r7, #4]
 6718 0088 1268     		ldr	r2, [r2]
 6719 008a 23F04003 		bic	r3, r3, #64
 6720 008e 1360     		str	r3, [r2]
2105:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2106:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     return HAL_ERR_NONE;
 6721              		.loc 1 2106 12
 6722 0090 0023     		movs	r3, #0
 6723              	.L286:
2107:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 6724              		.loc 1 2107 1
 6725 0092 1846     		mov	r0, r3
 6726 0094 1037     		adds	r7, r7, #16
 6727              		.cfi_def_cfa_offset 8
 6728 0096 BD46     		mov	sp, r7
 6729              		.cfi_def_cfa_register 13
 6730              		@ sp needed
 6731 0098 80BD     		pop	{r7, pc}
 6732              		.cfi_endproc
 6733              	.LFE155:
 6735              		.section	.text._spi_clear_error_flag,"ax",%progbits
 6736              		.align	1
 6737              		.syntax unified
 6738              		.thumb
 6739              		.thumb_func
 6740              		.fpu softvfp
 6742              	_spi_clear_error_flag:
 6743              	.LFB156:
2108:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2109:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
2110:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      check SPI transmit and receive end
2111:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  periph: SPIx(x=0,1)
2112:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  error_flag: error flag
2113:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 only one parameter can be selected which is shown as below:
2114:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_ERROR_FLAG_CONF: SPI configuration error
2115:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_ERROR_FLAG_FERR: SPI format error
2116:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_ERROR_FLAG_CRCERR: SPI CRC error
2117:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_ERROR_FLAG_RXORERR: SPI reception overrun error
2118:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
2119:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     none
2120:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
2121:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static void _spi_clear_error_flag(uint32_t periph, uint32_t error_flag)
2122:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 6744              		.loc 1 2122 1
 6745              		.cfi_startproc
 6746              		@ args = 0, pretend = 0, frame = 16
 6747              		@ frame_needed = 1, uses_anonymous_args = 0
 6748              		@ link register save eliminated.
 6749 0000 80B4     		push	{r7}
 6750              		.cfi_def_cfa_offset 4
 6751              		.cfi_offset 7, -4
 6752 0002 85B0     		sub	sp, sp, #20
 6753              		.cfi_def_cfa_offset 24
 6754 0004 00AF     		add	r7, sp, #0
 6755              		.cfi_def_cfa_register 7
 6756 0006 7860     		str	r0, [r7, #4]
 6757 0008 3960     		str	r1, [r7]
2123:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     __IO uint32_t temp = 0;
 6758              		.loc 1 2123 19
 6759 000a 0023     		movs	r3, #0
 6760 000c FB60     		str	r3, [r7, #12]
 6761 000e 3B68     		ldr	r3, [r7]
 6762 0010 032B     		cmp	r3, #3
 6763 0012 2DD8     		bhi	.L296
 6764 0014 01A2     		adr	r2, .L291
 6765 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 6766 001a 00BF     		.p2align 2
 6767              	.L291:
 6768 001c 2D000000 		.word	.L294+1
 6769 0020 43000000 		.word	.L293+1
 6770 0024 55000000 		.word	.L292+1
 6771 0028 5F000000 		.word	.L290+1
 6772              		.p2align 1
 6773              	.L294:
2124:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     switch(error_flag) {
2125:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI_ERROR_FLAG_CONF:
2126:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         temp = SPI_STAT(periph);
 6774              		.loc 1 2126 16
 6775 002c 7B68     		ldr	r3, [r7, #4]
 6776 002e 0833     		adds	r3, r3, #8
 6777 0030 1B68     		ldr	r3, [r3]
 6778              		.loc 1 2126 14
 6779 0032 FB60     		str	r3, [r7, #12]
2127:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_CTL0(periph) &= (uint32_t)(~SPI_CTL0_SPIEN);
 6780              		.loc 1 2127 26
 6781 0034 7B68     		ldr	r3, [r7, #4]
 6782 0036 1A68     		ldr	r2, [r3]
 6783 0038 7B68     		ldr	r3, [r7, #4]
 6784 003a 22F04002 		bic	r2, r2, #64
 6785 003e 1A60     		str	r2, [r3]
2128:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 6786              		.loc 1 2128 9
 6787 0040 17E0     		b	.L295
 6788              	.L293:
2129:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI_ERROR_FLAG_RXORERR:
2130:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         temp = SPI_DATA(periph);
 6789              		.loc 1 2130 16
 6790 0042 7B68     		ldr	r3, [r7, #4]
 6791 0044 0C33     		adds	r3, r3, #12
 6792 0046 1B68     		ldr	r3, [r3]
 6793              		.loc 1 2130 14
 6794 0048 FB60     		str	r3, [r7, #12]
2131:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         temp = SPI_STAT(periph);
 6795              		.loc 1 2131 16
 6796 004a 7B68     		ldr	r3, [r7, #4]
 6797 004c 0833     		adds	r3, r3, #8
 6798 004e 1B68     		ldr	r3, [r3]
 6799              		.loc 1 2131 14
 6800 0050 FB60     		str	r3, [r7, #12]
2132:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 6801              		.loc 1 2132 9
 6802 0052 0EE0     		b	.L295
 6803              	.L292:
2133:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI_ERROR_FLAG_FERR:
2134:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         temp = SPI_STAT(periph);
 6804              		.loc 1 2134 16
 6805 0054 7B68     		ldr	r3, [r7, #4]
 6806 0056 0833     		adds	r3, r3, #8
 6807 0058 1B68     		ldr	r3, [r3]
 6808              		.loc 1 2134 14
 6809 005a FB60     		str	r3, [r7, #12]
2135:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 6810              		.loc 1 2135 9
 6811 005c 09E0     		b	.L295
 6812              	.L290:
2136:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI_ERROR_FLAG_CRCERR:
2137:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         SPI_STAT(periph) &= (uint32_t)(~SPI_FLAG_CRCERR);
 6813              		.loc 1 2137 26
 6814 005e 7B68     		ldr	r3, [r7, #4]
 6815 0060 0833     		adds	r3, r3, #8
 6816 0062 1B68     		ldr	r3, [r3]
 6817 0064 7A68     		ldr	r2, [r7, #4]
 6818 0066 0832     		adds	r2, r2, #8
 6819 0068 23F01003 		bic	r3, r3, #16
 6820 006c 1360     		str	r3, [r2]
2138:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 6821              		.loc 1 2138 9
 6822 006e 00E0     		b	.L295
 6823              	.L296:
2139:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     default:
2140:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 6824              		.loc 1 2140 9
 6825 0070 00BF     		nop
 6826              	.L295:
2141:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2142:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 6827              		.loc 1 2142 1
 6828 0072 00BF     		nop
 6829 0074 1437     		adds	r7, r7, #20
 6830              		.cfi_def_cfa_offset 4
 6831 0076 BD46     		mov	sp, r7
 6832              		.cfi_def_cfa_register 13
 6833              		@ sp needed
 6834 0078 80BC     		pop	{r7}
 6835              		.cfi_restore 7
 6836              		.cfi_def_cfa_offset 0
 6837 007a 7047     		bx	lr
 6838              		.cfi_endproc
 6839              	.LFE156:
 6841              		.section	.text._spi_flag_get,"ax",%progbits
 6842              		.align	1
 6843              		.syntax unified
 6844              		.thumb
 6845              		.thumb_func
 6846              		.fpu softvfp
 6848              	_spi_flag_get:
 6849              	.LFB157:
2143:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2144:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
2145:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      get SPI flag status
2146:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1)
2147:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  flag: SPI flag status
2148:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 only one parameter can be selected which are shown as below:
2149:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_FLAG_TBE: transmit buffer empty flag
2150:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_FLAG_RBNE: receive buffer not empty flag
2151:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_FLAG_TRANS: transmit on-going flag
2152:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_FLAG_RXORERR: receive overrun error flag
2153:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_FLAG_CONFERR: mode config error flag
2154:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_FLAG_CRCERR: CRC error flag
2155:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_FLAG_FERR: SPI format error interrupt flag
2156:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
2157:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     FlagStatus: SET or RESET
2158:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
2159:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static FlagStatus _spi_flag_get(uint32_t periph, uint32_t flag)
2160:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 6850              		.loc 1 2160 1
 6851              		.cfi_startproc
 6852              		@ args = 0, pretend = 0, frame = 8
 6853              		@ frame_needed = 1, uses_anonymous_args = 0
 6854              		@ link register save eliminated.
 6855 0000 80B4     		push	{r7}
 6856              		.cfi_def_cfa_offset 4
 6857              		.cfi_offset 7, -4
 6858 0002 83B0     		sub	sp, sp, #12
 6859              		.cfi_def_cfa_offset 16
 6860 0004 00AF     		add	r7, sp, #0
 6861              		.cfi_def_cfa_register 7
 6862 0006 7860     		str	r0, [r7, #4]
 6863 0008 3960     		str	r1, [r7]
2161:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if(RESET != (SPI_STAT(periph) & flag)) {
 6864              		.loc 1 2161 18
 6865 000a 7B68     		ldr	r3, [r7, #4]
 6866 000c 0833     		adds	r3, r3, #8
 6867 000e 1A68     		ldr	r2, [r3]
 6868              		.loc 1 2161 35
 6869 0010 3B68     		ldr	r3, [r7]
 6870 0012 1340     		ands	r3, r3, r2
 6871              		.loc 1 2161 7
 6872 0014 002B     		cmp	r3, #0
 6873 0016 01D0     		beq	.L298
2162:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return SET;
 6874              		.loc 1 2162 16
 6875 0018 0123     		movs	r3, #1
 6876 001a 00E0     		b	.L299
 6877              	.L298:
2163:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
2164:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return RESET;
 6878              		.loc 1 2164 16
 6879 001c 0023     		movs	r3, #0
 6880              	.L299:
2165:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2166:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 6881              		.loc 1 2166 1
 6882 001e 1846     		mov	r0, r3
 6883 0020 0C37     		adds	r7, r7, #12
 6884              		.cfi_def_cfa_offset 4
 6885 0022 BD46     		mov	sp, r7
 6886              		.cfi_def_cfa_register 13
 6887              		@ sp needed
 6888 0024 80BC     		pop	{r7}
 6889              		.cfi_restore 7
 6890              		.cfi_def_cfa_offset 0
 6891 0026 7047     		bx	lr
 6892              		.cfi_endproc
 6893              	.LFE157:
 6895              		.section	.text._spi_interrupt_flag_get,"ax",%progbits
 6896              		.align	1
 6897              		.syntax unified
 6898              		.thumb
 6899              		.thumb_func
 6900              		.fpu softvfp
 6902              	_spi_interrupt_flag_get:
 6903              	.LFB158:
2167:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2168:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** /*!
2169:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \brief      get SPI interrupt flag status
2170:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1)
2171:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[in]  interrupt: SPI interrupt flag status
2172:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****                 only one parameter can be selected which is shown as below:
2173:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_INT_FLAG_TBE: transmit buffer empty interrupt flag
2174:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_INT_FLAG_RBNE: receive buffer not empty interrupt flag
2175:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_INT_FLAG_RXORERR: overrun interrupt flag
2176:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_INT_FLAG_CONFERR: config error interrupt flag
2177:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_INT_FLAG_CRCERR: CRC error interrupt flag
2178:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****       \arg        SPI_INT_FLAG_FERR: format error interrupt flag
2179:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \param[out] none
2180:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     \retval     FlagStatus: SET or RESET
2181:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** */
2182:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** static FlagStatus _spi_interrupt_flag_get(uint32_t periph, uint8_t interrupt)
2183:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** {
 6904              		.loc 1 2183 1
 6905              		.cfi_startproc
 6906              		@ args = 0, pretend = 0, frame = 16
 6907              		@ frame_needed = 1, uses_anonymous_args = 0
 6908              		@ link register save eliminated.
 6909 0000 80B4     		push	{r7}
 6910              		.cfi_def_cfa_offset 4
 6911              		.cfi_offset 7, -4
 6912 0002 85B0     		sub	sp, sp, #20
 6913              		.cfi_def_cfa_offset 24
 6914 0004 00AF     		add	r7, sp, #0
 6915              		.cfi_def_cfa_register 7
 6916 0006 7860     		str	r0, [r7, #4]
 6917 0008 0B46     		mov	r3, r1
 6918 000a FB70     		strb	r3, [r7, #3]
2184:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t reg1 = SPI_STAT(periph);
 6919              		.loc 1 2184 21
 6920 000c 7B68     		ldr	r3, [r7, #4]
 6921 000e 0833     		adds	r3, r3, #8
 6922              		.loc 1 2184 14
 6923 0010 1B68     		ldr	r3, [r3]
 6924 0012 FB60     		str	r3, [r7, #12]
2185:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     uint32_t reg2 = SPI_CTL1(periph);
 6925              		.loc 1 2185 21
 6926 0014 7B68     		ldr	r3, [r7, #4]
 6927 0016 0433     		adds	r3, r3, #4
 6928              		.loc 1 2185 14
 6929 0018 1B68     		ldr	r3, [r3]
 6930 001a BB60     		str	r3, [r7, #8]
2186:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** 
2187:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     switch(interrupt) {
 6931              		.loc 1 2187 5
 6932 001c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 6933 001e 062B     		cmp	r3, #6
 6934 0020 46D8     		bhi	.L312
 6935 0022 01A2     		adr	r2, .L303
 6936 0024 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 6937              		.p2align 2
 6938              	.L303:
 6939 0028 45000000 		.word	.L308+1
 6940 002c 57000000 		.word	.L307+1
 6941 0030 69000000 		.word	.L306+1
 6942 0034 7B000000 		.word	.L305+1
 6943 0038 8D000000 		.word	.L304+1
 6944 003c B1000000 		.word	.L312+1
 6945 0040 9F000000 		.word	.L302+1
 6946              		.p2align 1
 6947              	.L308:
2188:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* SPI transmit buffer empty interrupt */
2189:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI_INT_FLAG_TBE:
2190:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg1 = reg1 & SPI_STAT_TBE;
 6948              		.loc 1 2190 14
 6949 0044 FB68     		ldr	r3, [r7, #12]
 6950 0046 03F00203 		and	r3, r3, #2
 6951 004a FB60     		str	r3, [r7, #12]
2191:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg2 = reg2 & SPI_CTL1_TBEIE;
 6952              		.loc 1 2191 14
 6953 004c BB68     		ldr	r3, [r7, #8]
 6954 004e 03F08003 		and	r3, r3, #128
 6955 0052 BB60     		str	r3, [r7, #8]
2192:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 6956              		.loc 1 2192 9
 6957 0054 2DE0     		b	.L309
 6958              	.L307:
2193:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* SPI receive buffer not empty interrupt */
2194:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI_INT_FLAG_RBNE:
2195:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg1 = reg1 & SPI_STAT_RBNE;
 6959              		.loc 1 2195 14
 6960 0056 FB68     		ldr	r3, [r7, #12]
 6961 0058 03F00103 		and	r3, r3, #1
 6962 005c FB60     		str	r3, [r7, #12]
2196:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 6963              		.loc 1 2196 14
 6964 005e BB68     		ldr	r3, [r7, #8]
 6965 0060 03F04003 		and	r3, r3, #64
 6966 0064 BB60     		str	r3, [r7, #8]
2197:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 6967              		.loc 1 2197 9
 6968 0066 24E0     		b	.L309
 6969              	.L306:
2198:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* SPI overrun interrupt */
2199:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI_INT_FLAG_RXORERR:
2200:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg1 = reg1 & SPI_STAT_RXORERR;
 6970              		.loc 1 2200 14
 6971 0068 FB68     		ldr	r3, [r7, #12]
 6972 006a 03F04003 		and	r3, r3, #64
 6973 006e FB60     		str	r3, [r7, #12]
2201:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 6974              		.loc 1 2201 14
 6975 0070 BB68     		ldr	r3, [r7, #8]
 6976 0072 03F02003 		and	r3, r3, #32
 6977 0076 BB60     		str	r3, [r7, #8]
2202:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 6978              		.loc 1 2202 9
 6979 0078 1BE0     		b	.L309
 6980              	.L305:
2203:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* SPI config error interrupt */
2204:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI_INT_FLAG_CONFERR:
2205:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg1 = reg1 & SPI_STAT_CONFERR;
 6981              		.loc 1 2205 14
 6982 007a FB68     		ldr	r3, [r7, #12]
 6983 007c 03F02003 		and	r3, r3, #32
 6984 0080 FB60     		str	r3, [r7, #12]
2206:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 6985              		.loc 1 2206 14
 6986 0082 BB68     		ldr	r3, [r7, #8]
 6987 0084 03F02003 		and	r3, r3, #32
 6988 0088 BB60     		str	r3, [r7, #8]
2207:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 6989              		.loc 1 2207 9
 6990 008a 12E0     		b	.L309
 6991              	.L304:
2208:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* SPI CRC error interrupt */
2209:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI_INT_FLAG_CRCERR:
2210:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg1 = reg1 & SPI_STAT_CRCERR;
 6992              		.loc 1 2210 14
 6993 008c FB68     		ldr	r3, [r7, #12]
 6994 008e 03F01003 		and	r3, r3, #16
 6995 0092 FB60     		str	r3, [r7, #12]
2211:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 6996              		.loc 1 2211 14
 6997 0094 BB68     		ldr	r3, [r7, #8]
 6998 0096 03F02003 		and	r3, r3, #32
 6999 009a BB60     		str	r3, [r7, #8]
2212:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 7000              		.loc 1 2212 9
 7001 009c 09E0     		b	.L309
 7002              	.L302:
2213:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /* SPI format error interrupt */
2214:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     case SPI_INT_FLAG_FERR:
2215:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg1 = reg1 & SPI_STAT_FERR;
 7003              		.loc 1 2215 14
 7004 009e FB68     		ldr	r3, [r7, #12]
 7005 00a0 03F48073 		and	r3, r3, #256
 7006 00a4 FB60     		str	r3, [r7, #12]
2216:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 7007              		.loc 1 2216 14
 7008 00a6 BB68     		ldr	r3, [r7, #8]
 7009 00a8 03F02003 		and	r3, r3, #32
 7010 00ac BB60     		str	r3, [r7, #8]
2217:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 7011              		.loc 1 2217 9
 7012 00ae 00E0     		b	.L309
 7013              	.L312:
2218:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     default :
2219:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         break;
 7014              		.loc 1 2219 9
 7015 00b0 00BF     		nop
 7016              	.L309:
2220:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2221:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     /*get SPI interrupt flag status */
2222:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     if((0U != reg1) && (0U != reg2)) {
 7017              		.loc 1 2222 7
 7018 00b2 FB68     		ldr	r3, [r7, #12]
 7019 00b4 002B     		cmp	r3, #0
 7020 00b6 04D0     		beq	.L310
 7021              		.loc 1 2222 21 discriminator 1
 7022 00b8 BB68     		ldr	r3, [r7, #8]
 7023 00ba 002B     		cmp	r3, #0
 7024 00bc 01D0     		beq	.L310
2223:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return SET;
 7025              		.loc 1 2223 16
 7026 00be 0123     		movs	r3, #1
 7027 00c0 00E0     		b	.L311
 7028              	.L310:
2224:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     } else {
2225:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****         return RESET;
 7029              		.loc 1 2225 16
 7030 00c2 0023     		movs	r3, #0
 7031              	.L311:
2226:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c ****     }
2227:../firmware/gd32f3x0_hal_peripheral/Source/gd32f3x0_hal_spi.c **** }
 7032              		.loc 1 2227 1
 7033 00c4 1846     		mov	r0, r3
 7034 00c6 1437     		adds	r7, r7, #20
 7035              		.cfi_def_cfa_offset 4
 7036 00c8 BD46     		mov	sp, r7
 7037              		.cfi_def_cfa_register 13
 7038              		@ sp needed
 7039 00ca 80BC     		pop	{r7}
 7040              		.cfi_restore 7
 7041              		.cfi_def_cfa_offset 0
 7042 00cc 7047     		bx	lr
 7043              		.cfi_endproc
 7044              	.LFE158:
 7046 00ce 00BF     		.text
 7047              	.Letext0:
 7048              		.file 2 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 7049              		.file 3 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 7050              		.file 4 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 7051              		.file 5 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 7052              		.file 6 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 7053              		.file 7 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-arm
 7054              		.file 8 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal.h"
 7055              		.file 9 "../firmware/cmsis/inc/core_cm4.h"
 7056              		.file 10 "../firmware/cmsis/inc/system_gd32f3x0.h"
 7057              		.file 11 "../firmware/cmsis/inc/gd32f3x0.h"
 7058              		.file 12 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_dma.h"
 7059              		.file 13 "c:\\program files\\embeddedbuilder_v1.1.0.18805\\tools\\gnu tools arm embedded\\xpack-ar
 7060              		.file 14 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_rcu.h"
 7061              		.file 15 "../firmware/GD32f3x0_hal_peripheral/Include/gd32f3x0_hal_spi.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f3x0_hal_spi.c
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:16     .text.hal_spi_deinit:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:24     .text.hal_spi_deinit:00000000 hal_spi_deinit
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4560   .text._spi_deinit:00000000 _spi_deinit
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:97     .text.hal_spi_struct_init:00000000 hal_spi_struct_init
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:84     .text.hal_spi_deinit:00000048 $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:90     .text.hal_spi_struct_init:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:264    .text.hal_spi_init:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:271    .text.hal_spi_init:00000000 hal_spi_init
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:517    .text.hal_spi_init:0000014c $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:522    .text.hal_spi_transmit_poll:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:529    .text.hal_spi_transmit_poll:00000000 hal_spi_transmit_poll
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6848   .text._spi_flag_get:00000000 _spi_flag_get
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6632   .text._spi_end_transmit_receive:00000000 _spi_end_transmit_receive
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:921    .text.hal_spi_receive_poll:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:928    .text.hal_spi_receive_poll:00000000 hal_spi_receive_poll
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:1446   .text.hal_spi_transmit_receive_poll:00000000 hal_spi_transmit_receive_poll
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6742   .text._spi_clear_error_flag:00000000 _spi_clear_error_flag
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:1434   .text.hal_spi_receive_poll:00000328 $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:1439   .text.hal_spi_transmit_receive_poll:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2095   .text.hal_spi_transmit_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2102   .text.hal_spi_transmit_interrupt:00000000 hal_spi_transmit_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2295   .text.hal_spi_transmit_interrupt:00000128 $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4628   .text._spi_transmit_interrupt:00000000 _spi_transmit_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2300   .text.hal_spi_receive_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2307   .text.hal_spi_receive_interrupt:00000000 hal_spi_receive_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2532   .text.hal_spi_transmit_receive_interrupt:00000000 hal_spi_transmit_receive_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2520   .text.hal_spi_receive_interrupt:00000154 $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4752   .text._spi_receive_interrupt:00000000 _spi_receive_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2525   .text.hal_spi_transmit_receive_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2722   .text.hal_spi_transmit_receive_interrupt:0000012c $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4902   .text._spi_2lines_receive_interrupt:00000000 _spi_2lines_receive_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5059   .text._spi_2lines_transmit_interrupt:00000000 _spi_2lines_transmit_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2728   .text.hal_spi_transmit_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2735   .text.hal_spi_transmit_dma:00000000 hal_spi_transmit_dma
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2965   .text.hal_spi_transmit_dma:00000160 $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5210   .text._spi_transmit_compelete_dma:00000000 _spi_transmit_compelete_dma
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5814   .text._spi_dma_error:00000000 _spi_dma_error
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2971   .text.hal_spi_receive_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:2978   .text.hal_spi_receive_dma:00000000 hal_spi_receive_dma
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3277   .text.hal_spi_transmit_receive_dma:00000000 hal_spi_transmit_receive_dma
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3264   .text.hal_spi_receive_dma:000001bc $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5384   .text._spi_receive_compelete_dma:00000000 _spi_receive_compelete_dma
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3270   .text.hal_spi_transmit_receive_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3545   .text.hal_spi_transmit_receive_dma:0000019c $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5588   .text._spi_transmit_receive_compelete_dma:00000000 _spi_transmit_receive_compelete_dma
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3552   .text.hal_spi_irq:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3559   .text.hal_spi_irq:00000000 hal_spi_irq
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6902   .text._spi_interrupt_flag_get:00000000 _spi_interrupt_flag_get
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3751   .text.hal_spi_irq_handle_set:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3758   .text.hal_spi_irq_handle_set:00000000 hal_spi_irq_handle_set
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3907   .text.hal_spi_irq_handle_all_reset:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3914   .text.hal_spi_irq_handle_all_reset:00000000 hal_spi_irq_handle_all_reset
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3960   .text.hal_spi_start:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:3967   .text.hal_spi_start:00000000 hal_spi_start
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4005   .text.hal_spi_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4012   .text.hal_spi_stop:00000000 hal_spi_stop
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4050   .text.hal_spi_abort:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4057   .text.hal_spi_abort:00000000 hal_spi_abort
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4352   .text.hal_spi_abort:000001bc $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6039   .text._spi_stop_transmit_interrupt:00000000 _spi_stop_transmit_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5900   .text._spi_stop_receive_interrupt:00000000 _spi_stop_receive_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4358   .text.hal_spi_dma_pause:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4365   .text.hal_spi_dma_pause:00000000 hal_spi_dma_pause
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4415   .text.hal_spi_dma_resume:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4422   .text.hal_spi_dma_resume:00000000 hal_spi_dma_resume
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4472   .text.hal_spi_dma_stop:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4479   .text.hal_spi_dma_stop:00000000 hal_spi_dma_stop
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4554   .text._spi_deinit:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4616   .text._spi_deinit:00000048 $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4622   .text._spi_transmit_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6435   .text._spi_close_transmit_interrupt:00000000 _spi_close_transmit_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4746   .text._spi_receive_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6281   .text._spi_close_receive_interrupt:00000000 _spi_close_receive_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:4896   .text._spi_2lines_receive_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6106   .text._spi_close_transmit_receive_interrupt:00000000 _spi_close_transmit_receive_interrupt
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5053   .text._spi_2lines_transmit_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5204   .text._spi_transmit_compelete_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5373   .text._spi_transmit_compelete_dma:000000e8 $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5378   .text._spi_receive_compelete_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6535   .text._spi_end_receive:00000000 _spi_end_receive
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5577   .text._spi_receive_compelete_dma:00000120 $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5582   .text._spi_transmit_receive_compelete_dma:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5803   .text._spi_transmit_receive_compelete_dma:00000140 $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5808   .text._spi_dma_error:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:5894   .text._spi_stop_receive_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6033   .text._spi_stop_transmit_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6100   .text._spi_close_transmit_receive_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6275   .text._spi_close_receive_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6429   .text._spi_close_transmit_interrupt:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6529   .text._spi_end_receive:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6626   .text._spi_end_transmit_receive:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6736   .text._spi_clear_error_flag:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6768   .text._spi_clear_error_flag:0000001c $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6772   .text._spi_clear_error_flag:0000002c $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6842   .text._spi_flag_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6896   .text._spi_interrupt_flag_get:00000000 $t
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6939   .text._spi_interrupt_flag_get:00000028 $d
C:\Users\peter\AppData\Local\Temp\ccvh2XJg.s:6946   .text._spi_interrupt_flag_get:00000044 $t
                           .group:00000000 wm4.0.b316ac8f61e0e6e0285f1e03e5bd3513
                           .group:00000000 wm4.stdarg.h.31.b55da1089056868966f25de5dbfc7d3c
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.newlib.h.18.ac66930cc5dc086504ebba5cc05ab7f1
                           .group:00000000 wm4.ieeefp.h.77.d5685ba212d3ed6e914898d045f873e3
                           .group:00000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:00000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.181.c3f52a3b0f4c288bddb5dda1562858e2
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.stddef.h.39.b727a6c3269d9d6ef9fc646b721a8287
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:00000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.gd32f3x0_hal.h.52.43337a488df56bad1a66550eb74593ea
                           .group:00000000 wm4.gd32f3x0.h.36.5dfcb46b6e5e152feffb6039fee007e2
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.7d82f39a4c9e2de723b837137e6ae289
                           .group:00000000 wm4.gd32f3x0.h.180.82f67477079136206c5871e7542ee564
                           .group:00000000 wm4.gd32f3x0_libopt.h.36.45b869ab1209cc1a50f3dfc76a311cb9
                           .group:00000000 wm4.gd32f3x0_hal_dma.h.41.ca879783be1737b965b3ae4e7f93f872
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.gd32f3x0_hal_fmc.h.43.2987de260e370bf3f5b8a24cb7cf3bf8
                           .group:00000000 wm4.gd32f3x0_hal_pmu.h.36.5635520c461bb7aaf91bffd9cbfc72ad
                           .group:00000000 wm4.gd32f3x0_hal_gpio.h.36.a12be1408d39f193128846456cde3d37
                           .group:00000000 wm4.gd32f3x0_hal_rcu.h.38.87d0c22ec8715f857cfeeefdccb19c2d
                           .group:00000000 wm4.gd32f3x0_hal_exti.h.36.1ea5944bb2717abba6eb4f5f2b24bf84
                           .group:00000000 wm4.gd32f3x0_hal_sys.h.35.2ceb07a2f85f308445b52768bbccb36f
                           .group:00000000 wm4.gd32f3x0_hal_syscfg.h.36.72a727ef72a22345530b3ff53cbe3ce3
                           .group:00000000 wm4.gd32f3x0_hal_nvic.h.36.4aa8cd20672a0a2c198d8567b1de409e
                           .group:00000000 wm4.gd32f3x0_hal_cmp.h.36.f85d9d5e9ce0d5ec5a6c328e83b87368
                           .group:00000000 wm4.gd32f3x0_hal_crc.h.36.1900d76e2c07c18b1ef1c9b856f287b8
                           .group:00000000 wm4.gd32f3x0_hal_adc.h.36.8c3322d47f1ee3cab423f686efb96e34
                           .group:00000000 wm4.gd32f3x0_hal_ctc.h.36.847bc0cba62101d5ce7e8bf46a1d8bff
                           .group:00000000 wm4.gd32f3x0_hal_fwdgt.h.37.9a77d48f0ebb1bea9efac8306d3abfa3
                           .group:00000000 wm4.gd32f3x0_hal_wwdgt.h.36.19843a8487f7f073536e58bdf0d3f2d3
                           .group:00000000 wm4.gd32f3x0_hal_spi_com.h.36.6baebef46bf9bda5babad635e2a47342
                           .group:00000000 wm4.gd32f3x0_hal_spi.h.36.c5af6148e40a30fadbbdd1f06ceea13d
                           .group:00000000 wm4.gd32f3x0_hal_i2s.h.36.e903082eeeee8f5fb4aff85df922f163
                           .group:00000000 wm4.gd32f3x0_hal_usart_com.h.36.69752e97184d87492213ad2f277017fc
                           .group:00000000 wm4.gd32f3x0_hal_uart.h.36.cbee0c6c192eff6011d6338977fcd04b
                           .group:00000000 wm4.gd32f3x0_hal_usrt.h.36.ffd63cfab4e0501d677bc717158e43a6
                           .group:00000000 wm4.gd32f3x0_hal_irda.h.36.3910de0ccf8d5623643304fed3f81eb2
                           .group:00000000 wm4.gd32f3x0_hal_smartcard.h.36.ab9bc113f17ef2e0fb1ebed69f0678d8
                           .group:00000000 wm4.gd32f3x0_hal_rtc.h.36.5e01e9f7c643662797b76c8fb127db6a
                           .group:00000000 wm4.gd32f3x0_hal_i2c_com.h.36.93c032b15c0ba33e15ba767e036a725b
                           .group:00000000 wm4.gd32f3x0_hal_i2c.h.36.5070b63e35481aadf06d643445a9b538
                           .group:00000000 wm4.gd32f3x0_hal_smbus.h.36.ff84c1a5256828a88dd698d2f412ded9
                           .group:00000000 wm4.gd32f3x0_hal_timer.h.36.1cc370b1b382cdb697c16ab5f59079f9
                           .group:00000000 wm4.gd32f3x0_hal.h.138.6420920baed40fecd6e3a38f9485824a

UNDEFINED SYMBOLS
hal_sys_basetick_count_get
hal_sys_basetick_timeout_check
hal_dma_start_interrupt
hal_dma_stop
hal_rcu_periph_reset_enable
hal_rcu_periph_reset_disable
