Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 22 17:58:38 2018
| Host         : POTATO-PC running 64-bit major release  (build 9200)
| Command      : report_drc -file Global_drc_routed.rpt -pb Global_drc_routed.pb -rpx Global_drc_routed.rpx
| Design       : Global
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net N_Divider_inst/CLK is a gated clock net sourced by a combinational pin N_Divider_inst/tmp[3]_i_2/O, cell N_Divider_inst/tmp[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT N_Divider_inst/tmp[3]_i_2 is driving clock pin of 4 cells. This could lead to large hold time violations. First few involved cells are:
    Bascule_inst/tmp_reg[0] {FDCE}
    Bascule_inst/tmp_reg[1] {FDCE}
    Bascule_inst/tmp_reg[2] {FDCE}
    Bascule_inst/tmp_reg[3] {FDCE}

Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


