;redcode
;assert 1
	SPL 0, 337
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 356, @-60
	JMZ 356, @-60
	ADD @566, <-208
	ADD 30, 9
	JMN 356, @-60
	SUB <12, @-10
	JMN 356, @-60
	CMP @166, <-235
	SUB @566, <-208
	SUB 1, @20
	MOV 721, 700
	MOV 721, 700
	SUB -1, <-206
	SUB -1, <-206
	SUB <12, @-10
	SUB -1, <-1
	ADD 30, 9
	ADD 30, 9
	SPL 0, <402
	SUB #172, @70
	SUB #0, -40
	SUB #172, @70
	SUB 300, 90
	SUB @127, 106
	CMP #0, 84
	SPL 0, <402
	ADD 210, 60
	JMZ <0, 90
	ADD 30, 9
	SUB -1, <-1
	ADD 300, 90
	SUB <12, @-10
	ADD 30, 9
	SUB #172, @70
	SUB #172, @70
	ADD 30, 9
	SPL 0, 840
	MOV -61, <-50
	SUB <12, @-10
	CMP -207, <-120
	SPL 0, 840
	SPL 0, 840
	CMP -907, <120
	CMP -207, <-120
