Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.62 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.63 secs
 
--> Reading design: simpsons_sensor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "simpsons_sensor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "simpsons_sensor"
Output Format                      : NGC
Target Device                      : xc7a30t-3-csg324

---- Source Options
Top Module Name                    : simpsons_sensor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"C:\Users\Bangonkali\Documents\Project\electronics\fsm\simpsons_sensor\xilinx_simpsons_sensor\simpsons\simpsons_sensor.v\" into library work
Parsing module <simpsons_sensor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <simpsons_sensor>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <simpsons_sensor>.
    Related source file is "c:/users/bangonkali/documents/project/electronics/fsm/simpsons_sensor/xilinx_simpsons_sensor/simpsons/simpsons_sensor.v".
        NONE = 0
        BART = 1
        HOMER = 2
        BOTH = 3
        P01 = 4
        P02 = 5
        P03 = 6
        P04 = 7
        P05 = 8
        P06 = 9
        P07 = 10
        P08 = 11
        P09 = 12
        P10 = 13
        P11 = 14
        P12 = 15
        P13 = 16
        P14 = 17
        P15 = 18
        P16 = 19
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <LEVEL>.
    Found 6-bit register for signal <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 20                                             |
    | Transitions        | 64                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <simpsons_sensor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 2-bit register                                        : 1
# Multiplexers                                         : 18
 2-bit 2-to-1 multiplexer                              : 18
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2
# Multiplexers                                         : 18
 2-bit 2-to-1 multiplexer                              : 18
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <STATE[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 001010 | 001010
 000100 | 000100
 000001 | 000001
 010011 | 010011
 001011 | 001011
 000010 | 000010
 010001 | 010001
 000111 | 000111
 000011 | 000011
 010010 | 010010
 001110 | 001110
 000101 | 000101
 000110 | 000110
 001000 | 001000
 001001 | 001001
 001100 | 001100
 001101 | 001101
 001111 | 001111
 010000 | 010000
--------------------

Optimizing unit <simpsons_sensor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block simpsons_sensor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : simpsons_sensor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 1
#      LUT5                        : 3
#      LUT6                        : 11
#      MUXF7                       : 4
# FlipFlops/Latches                : 7
#      FD                          : 5
#      FDE                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 7a30tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               7  out of  42000     0%  
 Number of Slice LUTs:                   18  out of  21000     0%  
    Number used as Logic:                18  out of  21000     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     18
   Number with an unused Flip Flop:      11  out of     18    61%  
   Number with an unused LUT:             0  out of     18     0%  
   Number of fully used LUT-FF pairs:     7  out of     18    38%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   5  out of    210     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.579ns (Maximum Frequency: 633.433MHz)
   Minimum input arrival time before clock: 1.398ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.579ns (frequency: 633.433MHz)
  Total number of paths / destination ports: 64 / 9
-------------------------------------------------------------------------
Delay:               1.579ns (Levels of Logic = 2)
  Source:            STATE_FSM_FFd3 (FF)
  Destination:       STATE_FSM_FFd2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: STATE_FSM_FFd3 to STATE_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.361   0.720  STATE_FSM_FFd3 (STATE_FSM_FFd3)
     LUT6:I1->O            1   0.097   0.295  STATE_FSM_FFd2-In1 (STATE_FSM_FFd2-In1)
     LUT2:I1->O            1   0.097   0.000  STATE_FSM_FFd2-In2 (STATE_FSM_FFd2-In)
     FD:D                      0.008          STATE_FSM_FFd2
    ----------------------------------------
    Total                      1.579ns (0.563ns logic, 1.016ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 30 / 7
-------------------------------------------------------------------------
Offset:              1.398ns (Levels of Logic = 4)
  Source:            G<0> (PAD)
  Destination:       STATE_FSM_FFd4 (FF)
  Destination Clock: CLK rising

  Data Path: G<0> to STATE_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.001   0.621  G_0_IBUF (G_0_IBUF)
     LUT4:I0->O            1   0.097   0.295  STATE_FSM_FFd4-In_SW2 (N22)
     LUT6:I5->O            1   0.097   0.000  STATE_FSM_FFd4-In_G (N36)
     MUXF7:I1->O           1   0.279   0.000  STATE_FSM_FFd4-In (STATE_FSM_FFd4-In)
     FD:D                      0.008          STATE_FSM_FFd4
    ----------------------------------------
    Total                      1.398ns (0.482ns logic, 0.916ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            LEVEL_1 (FF)
  Destination:       LEVEL<1> (PAD)
  Source Clock:      CLK rising

  Data Path: LEVEL_1 to LEVEL<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  LEVEL_1 (LEVEL_1)
     OBUF:I->O                 0.000          LEVEL_1_OBUF (LEVEL<1>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.579|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.03 secs
 
--> 

Total memory usage is 221296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

