###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:04:11 2025
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.051
  Arrival Time                  0.126
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.075 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.075 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.075 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.075 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.075 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^ -> Q ^ | SDFFRHQX1M | 0.057 | 0.126 |   0.126 |    0.051 | 
     | U0_ALU/\ALU_OUT_reg[2]    | SI ^        | SDFFRHQX1M | 0.057 | 0.000 |   0.126 |    0.051 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.075 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.075 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.075 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.075 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.075 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |    0.075 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.124
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.084 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.084 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.084 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.084 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.084 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^ -> Q ^ | SDFFRHQX1M | 0.053 | 0.124 |   0.124 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[3]    | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.124 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.084 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.084 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.084 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.084 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.084 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.084 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.050
  Arrival Time                  0.138
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.088 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.088 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.088 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.088 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.088 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^ -> Q ^ | SDFFRHQX1M | 0.075 | 0.138 |   0.138 |    0.050 | 
     | U0_ALU/\ALU_OUT_reg[1]    | SI ^        | SDFFRHQX1M | 0.075 | 0.000 |   0.138 |    0.050 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.088 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.088 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.088 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.088 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.088 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |    0.088 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /D (^) checked with  
leading edge of 'TX_CLOCK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /Q (^) triggered by  
leading edge of 'TX_CLOCK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.139
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | U0_clock_divider/U47                    | Y ^         |                      | 0.000 |       |   0.000 |   -0.091 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.000 |   -0.091 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] | CK ^ -> Q ^ | SDFFRQX2M            | 0.035 | 0.139 |   0.139 |    0.048 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] | D ^         | SDFFRQX2M            | 0.035 | 0.000 |   0.139 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | U0_clock_divider/U47                    | Y ^         |                      | 0.000 |       |   0.000 |    0.091 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.000 |    0.091 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.091 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.000 | 0.000 |   0.000 |    0.091 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.000 | 0.000 |   0.000 |    0.091 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.000 | 0.000 |   0.000 |    0.091 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] | CK ^        | SDFFRQX2M            | 0.000 | 0.000 |   0.000 |    0.091 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /D (^) checked with  
leading edge of 'TX_CLOCK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /Q (^) triggered by  
leading edge of 'TX_CLOCK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.142
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | U0_clock_divider/U47                    | Y ^         |                      | 0.000 |       |   0.000 |   -0.094 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.000 |   -0.094 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] | CK ^ -> Q ^ | SDFFRQX2M            | 0.038 | 0.142 |   0.142 |    0.048 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] | D ^         | SDFFRQX2M            | 0.038 | 0.000 |   0.142 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | U0_clock_divider/U47                    | Y ^         |                      | 0.000 |       |   0.000 |    0.094 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.000 |    0.094 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.094 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.000 | 0.000 |   0.000 |    0.094 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.000 | 0.000 |   0.000 |    0.094 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.000 | 0.000 |   0.000 |    0.094 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] | CK ^        | SDFFRQX2M            | 0.000 | 0.000 |   0.000 |    0.094 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /D (^) checked with  
leading edge of 'TX_CLOCK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /Q (^) triggered by  
leading edge of 'TX_CLOCK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.143
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | U0_clock_divider/U47                    | Y ^         |                      | 0.000 |       |   0.000 |   -0.095 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.000 |   -0.095 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] | CK ^ -> Q ^ | SDFFRQX2M            | 0.040 | 0.143 |   0.143 |    0.047 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] | D ^         | SDFFRQX2M            | 0.040 | 0.000 |   0.143 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | U0_clock_divider/U47                    | Y ^         |                      | 0.000 |       |   0.000 |    0.095 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.000 |    0.095 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.095 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.000 | 0.000 |   0.000 |    0.095 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.000 | 0.000 |   0.000 |    0.095 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.000 | 0.000 |   0.000 |    0.095 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] | CK ^        | SDFFRQX2M            | 0.000 | 0.000 |   0.000 |    0.095 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /D (^) checked with  
leading edge of 'TX_CLOCK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /Q (^) triggered by  
leading edge of 'TX_CLOCK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.147
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | U0_clock_divider/U47                    | Y ^         |                      | 0.000 |       |   0.000 |   -0.100 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.000 |   -0.100 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.046 | 0.147 |   0.147 |    0.047 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] | D ^         | SDFFRQX2M            | 0.046 | 0.000 |   0.147 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | U0_clock_divider/U47                    | Y ^         |                      | 0.000 |       |   0.000 |    0.100 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.000 |    0.100 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.100 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.000 | 0.000 |   0.000 |    0.100 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.000 | 0.000 |   0.000 |    0.100 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.000 | 0.000 |   0.000 |    0.100 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] | CK ^        | SDFFRQX2M            | 0.000 | 0.000 |   0.000 |    0.100 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /D (^) checked with  
leading edge of 'TX_CLOCK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /Q (^) triggered by  
leading edge of 'TX_CLOCK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.147
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | U0_clock_divider/U47                    | Y ^         |                      | 0.000 |       |   0.000 |   -0.100 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.000 |   -0.100 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] | CK ^ -> Q ^ | SDFFRQX2M            | 0.046 | 0.147 |   0.147 |    0.047 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] | D ^         | SDFFRQX2M            | 0.046 | 0.000 |   0.147 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                         |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | U0_clock_divider/U47                    | Y ^         |                      | 0.000 |       |   0.000 |    0.100 | 
     | U0_clock_divider                        | o_div_clk ^ | clock_divider_test_0 |       |       |   0.000 |    0.100 | 
     | U3_mux2X1/U1                            | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.100 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M           | 0.000 | 0.000 |   0.000 |    0.100 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M           | 0.000 | 0.000 |   0.000 |    0.100 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M           | 0.000 | 0.000 |   0.000 |    0.100 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] | CK ^        | SDFFRQX2M            | 0.000 | 0.000 |   0.000 |    0.100 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U0_RST_SYN/\rst_shift_reg_reg[1] /D (^) checked with  leading edge 
of 'REF_CLK1'
Beginpoint: U0_RST_SYN/\rst_shift_reg_reg[0] /Q (^) triggered by  leading edge 
of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.147
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.103 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX8M  | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | U0_RST_SYN/\rst_shift_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.147 |    0.044 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.147 |    0.044 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.103 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.103 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.103 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_DATA_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_DATA_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK1'
Beginpoint: U0_DATA_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.152
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.105 | 
     | REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | REF_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M  | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | CLK_R_M__L3_I1                | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | CLK_R_M__L5_I4                | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.105 | 
     | U0_DATA_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.152 |   0.152 |    0.047 | 
     | U0_DATA_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.042 | 0.000 |   0.152 |    0.047 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.105 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.105 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.105 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | CLK_R_M__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | CLK_R_M__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.105 | 
     | U0_DATA_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.105 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /D (^) checked with  
leading edge of 'REF_CLK1'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /Q (^) triggered by  
leading edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.153
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.106 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M  | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.153 |   0.153 |    0.047 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.153 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.106 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /D (^) checked with  
leading edge of 'REF_CLK1'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /Q (^) triggered by  
leading edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.153
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.106 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M  | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.153 |   0.153 |    0.047 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.153 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.106 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.106 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.106 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | U0_ALU/\ALU_OUT_reg[5]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.146 |   0.146 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[6]    | SI ^        | SDFFRQX2M  | 0.044 | 0.000 |   0.146 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.106 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.106 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.106 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.106 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.106 | 
     | U0_ALU/\ALU_OUT_reg[6]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /D (^) checked with  
leading edge of 'REF_CLK1'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /Q (^) triggered by  
leading edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.153
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.106 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | REF_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M  | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.153 |   0.153 |    0.047 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.153 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.106 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.106 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.106 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.106 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.146 |   0.146 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[4]    | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.146 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.106 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.106 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.106 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.106 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.106 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.147
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.106 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.147 |    0.041 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.147 |    0.041 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.106 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.106 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.106 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.147
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.107 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.107 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.147 |   0.147 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[15]   | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.147 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.107 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.107 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.147
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.107 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.107 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.107 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.147 |   0.147 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[5]    | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.147 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.107 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.107 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.107 | 
     | U0_ALU/\ALU_OUT_reg[5]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.147
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.108 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.108 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | U0_ALU/\ALU_OUT_reg[9]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.147 |   0.147 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[10]   | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.147 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.108 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.108 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.108 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.108 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.108 | 
     | U0_ALU/\ALU_OUT_reg[6]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.148 |   0.148 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[7]    | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.148 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.108 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.108 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.108 | 
     | U0_ALU/\ALU_OUT_reg[7]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /D (^) checked with  
leading edge of 'REF_CLK1'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /Q (^) triggered by  
leading edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.156
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.109 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | REF_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M  | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.156 |   0.156 |    0.047 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] | D ^         | SDFFRQX2M  | 0.048 | 0.000 |   0.156 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.109 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.109 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.109 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.149 |   0.149 |    0.040 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.149 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.109 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.109 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.109 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.109 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.109 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | U0_ALU/\ALU_OUT_reg[11]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.149 |   0.149 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[12]   | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.109 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.109 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.109 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_ALU/valid_data_reg/CK 
Endpoint:   U0_ALU/valid_data_reg/SI   (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[15] /Q (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.146
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.110 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.110 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.146 |   0.146 |    0.036 | 
     | U0_ALU/valid_data_reg     | SI ^        | SDFFRQX1M  | 0.044 | 0.000 |   0.146 |    0.036 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.110 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.110 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | U0_ALU/valid_data_reg     | CK ^        | SDFFRQX1M  | 0.000 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U0_RST_SYN/\rst_shift_reg_reg[1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U0_RST_SYN/\rst_shift_reg_reg[0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.147
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L3_I0                  | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L4_I0                  | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L5_I0                  | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L6_I0                  | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L7_I0                  | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L8_I0                  | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | U0_RST_SYN/\rst_shift_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.147 |    0.037 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.147 |    0.037 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.050 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L5_I0                  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L6_I0                  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L7_I0                  | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L8_I0                  | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.110 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /D (^) checked with  
leading edge of 'REF_CLK1'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /Q (^) triggered by  
leading edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.157
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.110 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | REF_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M  | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.157 |   0.157 |    0.047 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] | D ^         | SDFFRQX2M  | 0.049 | 0.000 |   0.157 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.110 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | REF_CLK__L2_I0                          | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.110 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.150
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.150 |   0.150 |    0.040 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.150 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.110 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.110 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.110 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U1_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U1_RST_SYN/\rst_shift_reg_reg[1] /D (^) checked with  leading edge 
of 'UART_CLK1'
Beginpoint: U1_RST_SYN/\rst_shift_reg_reg[0] /Q (^) triggered by  leading edge 
of 'UART_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.154
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | UART_CLK ^  |            | 0.050 |       |   0.000 |   -0.110 | 
     | UART_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | UART_CLK__L2_I0                  | A v -> Y ^  | CLKINVX8M  | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | U1_mux2X1/U1                     | A ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_UART_M__L5_I1                | A v -> Y v  | BUFX16M    | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_UART_M__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_UART_M__L7_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_UART_M__L8_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_UART_M__L9_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.110 | 
     | U1_RST_SYN/\rst_shift_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.153 |   0.153 |    0.043 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | D ^         | SDFFRQX1M  | 0.044 | 0.000 |   0.154 |    0.043 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | UART_CLK ^ |            | 0.050 |       |   0.000 |    0.110 | 
     | UART_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | UART_CLK__L2_I0                  | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.110 | 
     | U1_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.110 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.150
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.110 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.110 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.150 |   0.150 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[13]   | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.150 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.110 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.110 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.110 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.151
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.111 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.111 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | U0_ALU/\ALU_OUT_reg[8]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.151 |   0.151 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[9]    | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.151 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.111 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.111 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.111 | 
     | U0_ALU/\ALU_OUT_reg[9]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.111 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_DATA_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_DATA_SYNC/\sync_reg_reg[0] /D       (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.159
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L2_I1                      | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L7_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L8_I1                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L9_I0                      | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | U4_mux2X1/U1                         | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | RX_CLK_M__L2_I0                      | A v -> Y v  | BUFX14M    | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | RX_CLK_M__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | U0_RX_TOP/FSM_RX1/data_valid_FSM_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.159 |   0.159 |    0.046 | 
     | U0_DATA_SYNC/\sync_reg_reg[0]        | D ^         | SDFFRQX2M  | 0.052 | 0.000 |   0.159 |    0.047 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L4_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L5_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L6_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L7_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L8_I0               | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.112 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.112 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | CLK_R_M__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | CLK_R_M__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | U0_DATA_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.112 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_DATA_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_DATA_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U0_DATA_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.152
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L2_I1               | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L3_I0               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L4_I0               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L5_I0               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L6_I0               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L7_I0               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | scan_clk__L8_I0               | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | CLK_R_M__L3_I1                | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | CLK_R_M__L5_I4                | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.112 | 
     | U0_DATA_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.152 |   0.152 |    0.040 | 
     | U0_DATA_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.152 |    0.040 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L4_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L5_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L6_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L7_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | scan_clk__L8_I0               | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.112 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.112 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | CLK_R_M__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | CLK_R_M__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.112 | 
     | U0_DATA_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.112 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.153
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.153 |   0.153 |    0.040 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.153 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.113 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.153
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.153 |   0.153 |    0.040 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.153 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.113 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_DATA_SYNC/enable_pulse_reg/CK 
Endpoint:   U0_DATA_SYNC/enable_pulse_reg/SI        (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_DATA_SYNC/enable_pulse_gen_reg_reg/Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.153
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L2_I1                       | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L3_I0                       | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L4_I0                       | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L5_I0                       | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L6_I0                       | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L7_I0                       | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L8_I0                       | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | U0_mux2X1/U1                          | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L1_I0                        | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L2_I0                        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L3_I1                        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L4_I2                        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L5_I4                        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | U0_DATA_SYNC/enable_pulse_gen_reg_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.153 |   0.153 |    0.040 | 
     | U0_DATA_SYNC/enable_pulse_reg         | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.153 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L4_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L5_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L6_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L7_I0               | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L8_I0               | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.113 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L1_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | U0_DATA_SYNC/enable_pulse_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.113 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.153
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.113 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.153 |   0.153 |    0.040 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.153 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.113 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.113 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.113 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[7] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.153
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.113 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.113 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.113 | 
     | U0_ALU/\ALU_OUT_reg[7]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.152 |   0.152 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[8]    | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.153 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.113 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.113 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.113 | 
     | U0_ALU/\ALU_OUT_reg[8]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.113 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.154
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.114 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.114 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.114 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.114 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.114 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.154 |   0.154 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[14]   | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.154 |    0.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.114 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.114 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.114 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.114 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.114 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.114 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.155
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.154 |   0.154 |    0.040 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.155 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.115 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.115 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.115 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.155
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.115 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.155 |   0.155 |    0.040 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.155 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.115 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.115 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.115 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.115 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_TOP_TX/SER/\data_reg[0] /CK 
Endpoint:   U0_TOP_TX/SER/\data_reg[0] /SI   (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U0_TOP_TX/SER/\counter_reg[3] /Q (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.052
  Arrival Time                  0.167
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L2_I1               | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L3_I0               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L4_I0               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L5_I0               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L6_I0               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L7_I0               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L8_I1               | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L9_I0               | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | U3_mux2X1/U1                  | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | TX_CLK_M__L1_I0               | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | TX_CLK_M__L2_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | TX_CLK_M__L3_I2               | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | U0_TOP_TX/SER/\counter_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.065 | 0.167 |   0.167 |    0.051 | 
     | U0_TOP_TX/SER/\data_reg[0]    | SI ^        | SDFFSQX2M  | 0.065 | 0.000 |   0.167 |    0.052 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L2_I1            | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L3_I0            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L4_I0            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L5_I0            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L6_I0            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L7_I0            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L8_I1            | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L9_I0            | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.116 | 
     | U3_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.116 | 
     | TX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | TX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | TX_CLK_M__L3_I2            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | U0_TOP_TX/SER/\data_reg[0] | CK ^       | SDFFSQX2M  | 0.050 | 0.000 |   0.000 |    0.116 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.116 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.156 |   0.156 |    0.040 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.156 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.116 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.116 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.116 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.116 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_RX_TOP/data_sampling_RX1/sample_bit_samp_
reg/CK 
Endpoint:   U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SI (^) checked with 
leading edge of 'DFTCLK'
Beginpoint: U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /Q   (^) triggered by 
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.051
  Arrival Time                  0.169
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L2_I1                                 | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L3_I0                                 | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L4_I0                                 | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L5_I0                                 | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L6_I0                                 | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L7_I0                                 | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L8_I1                                 | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L9_I0                                 | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | U4_mux2X1/U1                                    | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | RX_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | RX_CLK_M__L2_I0                                 | A v -> Y v  | BUFX14M    | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | RX_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.067 | 0.168 |   0.168 |    0.051 | 
     | U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg | SI ^        | SDFFSQX1M  | 0.067 | 0.000 |   0.169 |    0.051 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.050 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L3_I0                                 | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L4_I0                                 | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L5_I0                                 | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L6_I0                                 | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L7_I0                                 | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L8_I1                                 | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L9_I0                                 | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.117 | 
     | U4_mux2X1/U1                                    | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.117 | 
     | RX_CLK_M__L1_I0                                 | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.117 | 
     | RX_CLK_M__L2_I0                                 | A v -> Y v | BUFX14M    | 0.050 | 0.000 |   0.000 |    0.117 | 
     | RX_CLK_M__L3_I0                                 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg | CK ^       | SDFFSQX1M  | 0.050 | 0.000 |   0.000 |    0.117 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.157
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.157 |   0.157 |    0.040 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.157 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.117 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_R_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_R_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_R_M__L5_I3                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.117 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |   -0.117 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |   -0.117 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |   -0.117 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |   -0.117 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -0.117 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.060 | 0.156 |   0.156 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[11]   | SI ^        | SDFFRQX2M  | 0.060 | 0.000 |   0.156 |    0.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_gating/U_LATNCAX2M | ECK ^       |            | 0.000 |       |   0.000 |    0.117 | 
     | U0_CLK_gating             | Gated_CLK ^ | CLK_gating |       |       |   0.000 |    0.117 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX12M | 0.000 | 0.000 |   0.000 |    0.117 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v  | CLKINVX24M | 0.000 | 0.000 |   0.000 |    0.117 | 
     | ALU_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.117 | 
     | U0_ALU/\ALU_OUT_reg[11]   | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U1_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U1_RST_SYN/\rst_shift_reg_reg[1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U1_RST_SYN/\rst_shift_reg_reg[0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.154
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_UART_M__L5_I1                | A v -> Y v  | BUFX16M    | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_UART_M__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_UART_M__L7_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_UART_M__L8_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_UART_M__L9_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.117 | 
     | U1_RST_SYN/\rst_shift_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.153 |   0.153 |    0.036 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.044 | 0.000 |   0.154 |    0.036 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.050 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.117 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.117 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.117 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_DATA_SYNC/enable_pulse_gen_reg_reg/CK 
Endpoint:   U0_DATA_SYNC/enable_pulse_gen_reg_reg/D (^) checked with  leading 
edge of 'REF_CLK1'
Beginpoint: U0_DATA_SYNC/\sync_reg_reg[1] /Q        (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.164
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | REF_CLK ^   |            | 0.050 |       |   0.000 |   -0.118 | 
     | REF_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.118 | 
     | REF_CLK__L2_I0                        | A v -> Y ^  | CLKINVX8M  | 0.050 | 0.000 |   0.000 |   -0.118 | 
     | U0_mux2X1/U1                          | A ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.118 | 
     | CLK_R_M__L1_I0                        | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.118 | 
     | CLK_R_M__L2_I0                        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.118 | 
     | CLK_R_M__L3_I1                        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.118 | 
     | CLK_R_M__L4_I2                        | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.118 | 
     | CLK_R_M__L5_I4                        | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.118 | 
     | U0_DATA_SYNC/\sync_reg_reg[1]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.061 | 0.164 |   0.164 |    0.046 | 
     | U0_DATA_SYNC/enable_pulse_gen_reg_reg | D ^         | SDFFRQX2M  | 0.061 | 0.000 |   0.164 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | REF_CLK ^  |            | 0.050 |       |   0.000 |    0.118 | 
     | REF_CLK__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.118 | 
     | REF_CLK__L2_I0                        | A v -> Y ^ | CLKINVX8M  | 0.050 | 0.000 |   0.000 |    0.118 | 
     | U0_mux2X1/U1                          | A ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.118 | 
     | CLK_R_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.118 | 
     | CLK_R_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.118 | 
     | CLK_R_M__L3_I1                        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.118 | 
     | CLK_R_M__L4_I2                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.118 | 
     | CLK_R_M__L5_I4                        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.118 | 
     | U0_DATA_SYNC/enable_pulse_gen_reg_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.118 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.158
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L8_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^  | MX2X8M     | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.158 |   0.158 |    0.040 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.158 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L8_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.119 | 
     | U0_mux2X1/U1                            | B ^ -> Y ^ | MX2X8M     | 0.050 | 0.000 |   0.000 |    0.119 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | CLK_R_M__L4_I2                          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | CLK_R_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK 
Endpoint:   U0_RX_TOP/FSM_RX1/par_err_reg_reg/SI   (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/Q (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L2_I1                      | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L7_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L8_I1                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L9_I0                      | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | U4_mux2X1/U1                         | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y v  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | RX_CLK_M__L2_I0                      | A v -> Y v  | BUFX14M    | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | RX_CLK_M__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | U0_RX_TOP/FSM_RX1/data_valid_FSM_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.159 |   0.159 |    0.039 | 
     | U0_RX_TOP/FSM_RX1/par_err_reg_reg    | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.159 |    0.040 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.050 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L8_I1                   | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L9_I0                   | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.119 | 
     | U4_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.119 | 
     | RX_CLK_M__L1_I0                   | A ^ -> Y v | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.119 | 
     | RX_CLK_M__L2_I0                   | A v -> Y v | BUFX14M    | 0.050 | 0.000 |   0.000 |    0.119 | 
     | RX_CLK_M__L3_I0                   | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | U0_RX_TOP/FSM_RX1/par_err_reg_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.119 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /CK 
Endpoint:   U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.050 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L2_I1                         | A v -> Y v  | BUFX18M    | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L7_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L8_I1                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | scan_clk__L9_I0                         | A v -> Y ^  | CLKINVX6M  | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^  | MX2X2M     | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX20M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -0.119 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.159 |   0.159 |    0.039 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.159 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX18M    | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L5_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L6_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L7_I0                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L8_I1                         | A v -> Y v | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | scan_clk__L9_I0                         | A v -> Y ^ | CLKINVX6M  | 0.050 | 0.000 |   0.000 |    0.119 | 
     | U3_mux2X1/U1                            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.119 | 
     | TX_CLK_M__L1_I0                         | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | TX_CLK_M__L2_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | TX_CLK_M__L3_I0                         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.119 | 
     | U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.119 | 
     +--------------------------------------------------------------------------------------------------------+ 

