
****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source build_bit.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir accelerator_parameters.tcl]
## set prj_name conifer_xgboost_moons
## set part xc7z020clg400-1
## set board_part tul.com.tw:pynq-z2:part0:1.0
## set processing_system_ip xilinx.com:ip:processing_system7:5.5
## set processing_system processing_system7
## set ps_s_axi_port S_AXI_HP0
## set ps_m_axi_port M_AXI_GP0
## set top conifer_xgboost_moons_accelerator
## set ip_name conifer_conifer_xgboost_moons
## set version 1.7
# create_project project_1 ${prj_name}_vivado -part ${part} -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.957 ; gain = 34.840 ; free physical = 44413 ; free virtual = 60652
# set_property board_part ${board_part} [current_project]
# set_property  ip_repo_paths  ${prj_name} [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/Xilinx/Vivado/2023.2/data/ip'.
# create_bd_design "design_1"
Wrote  : </home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
# startgroup
# create_bd_cell -type ip -vlnv ${processing_system_ip} processing_system_0
# endgroup
# apply_bd_automation -rule xilinx.com:bd_rule:${processing_system} -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system_0]
# startgroup
# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
# endgroup
# startgroup
# create_bd_cell -type ip -vlnv cern.ch:conifer:${top}:${version} conifer_conifer_xgboost_moons
# endgroup
# startgroup
# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system_0/M_AXI_GP0} Slave {/conifer_conifer_xgboost_moons/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins conifer_conifer_xgboost_moons/s_axi_control]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/conifer_conifer_xgboost_moons/s_axi_control/Reg' is being assigned into address space '/processing_system_0/Data' at <0x4000_0000 [ 64K ]>.
# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/conifer_conifer_xgboost_moons/m_axi_gmem0} Slave {/processing_system_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system_0/S_AXI_HP0]
Slave segment '/processing_system_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/conifer_conifer_xgboost_moons/Data_m_axi_gmem0' at <0x0000_0000 [ 512M ]>.
# endgroup
# make_wrapper -files [get_files ./${prj_name}_vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system_0' with propagated value(100). Command ignored
Wrote  : </home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# add_files -norecurse ./${prj_name}_vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [Project 1-1716] Could not find the wrapper file ./conifer_xgboost_moons_vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file ./conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v, adding it to Project
# reset_run impl_1
# reset_run synth_1
# launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conifer_conifer_xgboost_moons .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_conifer_conifer_xgboost_moons_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_processing_system_0_100M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_conifer_conifer_xgboost_moons_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_processing_system_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
[Fri Sep 19 13:41:17 2025] Launched design_1_rst_processing_system_0_100M_0_synth_1, design_1_conifer_conifer_xgboost_moons_0_synth_1, design_1_auto_pc_0_synth_1, design_1_processing_system_0_0_synth_1, design_1_auto_us_0_synth_1, design_1_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
design_1_rst_processing_system_0_100M_0_synth_1: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_rst_processing_system_0_100M_0_synth_1/runme.log
design_1_conifer_conifer_xgboost_moons_0_synth_1: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_conifer_conifer_xgboost_moons_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_processing_system_0_0_synth_1: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_processing_system_0_0_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_auto_us_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_auto_pc_1_synth_1/runme.log
synth_1: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/synth_1/runme.log
[Fri Sep 19 13:41:17 2025] Launched impl_1...
Run output will be captured here: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1922.129 ; gain = 197.051 ; free physical = 44037 ; free virtual = 60279
# wait_on_run -timeout 360 impl_1
[Fri Sep 19 13:41:17 2025] Waiting for impl_1 to finish (timeout in 360 minutes)...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.117 ; gain = 51.840 ; free physical = 43475 ; free virtual = 59807
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_conifer_conifer_xgboost_moons_0/design_1_conifer_conifer_xgboost_moons_0.dcp' for cell 'design_1_i/conifer_conifer_xgboost_moons'
INFO: [Project 1-454] Reading design checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system_0_0/design_1_processing_system_0_0.dcp' for cell 'design_1_i/processing_system_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_processing_system_0_100M_0/design_1_rst_processing_system_0_100M_0.dcp' for cell 'design_1_i/rst_processing_system_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/processing_system_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1773.836 ; gain = 0.000 ; free physical = 43044 ; free virtual = 59378
INFO: [Netlist 29-17] Analyzing 997 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system_0_0/design_1_processing_system_0_0.xdc] for cell 'design_1_i/processing_system_0/inst'
Finished Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system_0_0/design_1_processing_system_0_0.xdc] for cell 'design_1_i/processing_system_0/inst'
Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_processing_system_0_100M_0/design_1_rst_processing_system_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system_0_100M/U0'
Finished Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_processing_system_0_100M_0/design_1_rst_processing_system_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system_0_100M/U0'
Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_processing_system_0_100M_0/design_1_rst_processing_system_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system_0_100M/U0'
Finished Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_processing_system_0_100M_0/design_1_rst_processing_system_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system_0_100M/U0'
Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 15 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.457 ; gain = 0.000 ; free physical = 42933 ; free virtual = 59268
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

18 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2131.457 ; gain = 765.590 ; free physical = 42932 ; free virtual = 59268
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2131.457 ; gain = 0.000 ; free physical = 42849 ; free virtual = 59187

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e5a44fcf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2594.910 ; gain = 463.453 ; free physical = 42473 ; free virtual = 58813

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e5a44fcf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.684 ; gain = 0.000 ; free physical = 42166 ; free virtual = 58506

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e5a44fcf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.684 ; gain = 0.000 ; free physical = 42166 ; free virtual = 58506
Phase 1 Initialization | Checksum: e5a44fcf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.684 ; gain = 0.000 ; free physical = 42166 ; free virtual = 58506

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e5a44fcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2903.684 ; gain = 0.000 ; free physical = 42167 ; free virtual = 58507

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e5a44fcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2903.684 ; gain = 0.000 ; free physical = 42166 ; free virtual = 58506
Phase 2 Timer Update And Timing Data Collection | Checksum: e5a44fcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2903.684 ; gain = 0.000 ; free physical = 42166 ; free virtual = 58506

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 34 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e830e00f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2903.684 ; gain = 0.000 ; free physical = 42166 ; free virtual = 58506
Retarget | Checksum: 1e830e00f
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 69 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 10 load pin(s).
Phase 4 Constant propagation | Checksum: 130ec8ae5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2903.684 ; gain = 0.000 ; free physical = 42166 ; free virtual = 58506
Constant propagation | Checksum: 130ec8ae5
INFO: [Opt 31-389] Phase Constant propagation created 212 cells and removed 758 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 15a471ae3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2903.684 ; gain = 0.000 ; free physical = 42133 ; free virtual = 58473
Sweep | Checksum: 15a471ae3
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 389 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 15a471ae3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.699 ; gain = 32.016 ; free physical = 42162 ; free virtual = 58503
BUFG optimization | Checksum: 15a471ae3
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][33]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][34]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][35]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][36]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][37]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][38]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][39]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][40]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][41]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][42]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][43]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][44]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][45]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][46]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][47]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][48]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][49]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][50]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][51]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][52]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][53]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][54]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][55]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][56]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][57]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][58]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][59]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][60]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][61]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][62]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/conifer_conifer_xgboost_moons/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15a471ae3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.699 ; gain = 32.016 ; free physical = 42163 ; free virtual = 58503
Shift Register Optimization | Checksum: 15a471ae3
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19289c2b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.699 ; gain = 32.016 ; free physical = 42163 ; free virtual = 58503
Post Processing Netlist | Checksum: 19289c2b7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 11d5c8bc4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.699 ; gain = 32.016 ; free physical = 42163 ; free virtual = 58503

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2935.699 ; gain = 0.000 ; free physical = 42163 ; free virtual = 58503
Phase 9.2 Verifying Netlist Connectivity | Checksum: 11d5c8bc4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.699 ; gain = 32.016 ; free physical = 42163 ; free virtual = 58503
Phase 9 Finalization | Checksum: 11d5c8bc4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.699 ; gain = 32.016 ; free physical = 42163 ; free virtual = 58503
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              69  |                                             27  |
|  Constant propagation         |             212  |             758  |                                             27  |
|  Sweep                        |               0  |             389  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11d5c8bc4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.699 ; gain = 32.016 ; free physical = 42163 ; free virtual = 58503
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2935.699 ; gain = 0.000 ; free physical = 42163 ; free virtual = 58503

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: f9e4eaef

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41987 ; free virtual = 58331
Ending Power Optimization Task | Checksum: f9e4eaef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3207.625 ; gain = 271.926 ; free physical = 41975 ; free virtual = 58319

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f9e4eaef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41974 ; free virtual = 58318

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41972 ; free virtual = 58316
Ending Netlist Obfuscation Task | Checksum: 1495d28c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41972 ; free virtual = 58316
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3207.625 ; gain = 1076.168 ; free physical = 41971 ; free virtual = 58315
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 42006 ; free virtual = 58353
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 42006 ; free virtual = 58353
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 42004 ; free virtual = 58352
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41999 ; free virtual = 58348
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41999 ; free virtual = 58348
Wrote Device Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41998 ; free virtual = 58347
Write Physdb Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41998 ; free virtual = 58347
INFO: [Common 17-1381] The checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41993 ; free virtual = 58344
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9355a92

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41993 ; free virtual = 58344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41993 ; free virtual = 58344

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 26fadbc2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41991 ; free virtual = 58343

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dbec2227

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41967 ; free virtual = 58320

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dbec2227

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41967 ; free virtual = 58320
Phase 1 Placer Initialization | Checksum: dbec2227

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41967 ; free virtual = 58320

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19f45675e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41953 ; free virtual = 58307

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12615012a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41953 ; free virtual = 58307

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12615012a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41953 ; free virtual = 58307

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: b2c54a7f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41948 ; free virtual = 58302

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 225 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 92 nets or LUTs. Breaked 0 LUT, combined 92 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41948 ; free virtual = 58303

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             92  |                    92  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             92  |                    92  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: a94f47b1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58302
Phase 2.4 Global Placement Core | Checksum: 8d96435b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41948 ; free virtual = 58303
Phase 2 Global Placement | Checksum: 8d96435b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41948 ; free virtual = 58303

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f862fbf4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ecb14a78

Time (s): cpu = 00:01:16 ; elapsed = 00:00:26 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 161c113b4

Time (s): cpu = 00:01:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41943 ; free virtual = 58299

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c2f99c8a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41946 ; free virtual = 58302

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e105fa9b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41949 ; free virtual = 58305

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b66dd9bf

Time (s): cpu = 00:01:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41949 ; free virtual = 58305

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f463af3b

Time (s): cpu = 00:01:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41949 ; free virtual = 58305
Phase 3 Detail Placement | Checksum: 1f463af3b

Time (s): cpu = 00:01:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41949 ; free virtual = 58305

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1865c81c6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.157 | TNS=-1.022 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c5a4755a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303
INFO: [Place 46-33] Processed net design_1_i/conifer_conifer_xgboost_moons/inst/grp_copy_input_fu_249/ashr_54ns_11ns_54_7_1_U20/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c5a4755a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303
Phase 4.1.1.1 BUFG Insertion | Checksum: 1865c81c6

Time (s): cpu = 00:01:37 ; elapsed = 00:00:37 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.800. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1683b400e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303
Phase 4.1 Post Commit Optimization | Checksum: 1683b400e

Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1683b400e

Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1683b400e

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303
Phase 4.3 Placer Reporting | Checksum: 1683b400e

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19942f2f3

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41939 ; free virtual = 58295
Ending Placer Task | Checksum: 11b76a7f8

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41893 ; free virtual = 58249
83 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:40 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41946 ; free virtual = 58303
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41947 ; free virtual = 58303
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41946 ; free virtual = 58303
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41938 ; free virtual = 58300
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41918 ; free virtual = 58298
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41918 ; free virtual = 58298
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41917 ; free virtual = 58297
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41915 ; free virtual = 58297
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41914 ; free virtual = 58297
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41914 ; free virtual = 58297
INFO: [Common 17-1381] The checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41930 ; free virtual = 58294
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41926 ; free virtual = 58295
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41907 ; free virtual = 58294
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41907 ; free virtual = 58294
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41907 ; free virtual = 58295
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41905 ; free virtual = 58295
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41904 ; free virtual = 58295
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41904 ; free virtual = 58295
INFO: [Common 17-1381] The checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9c9f3624 ConstDB: 0 ShapeSum: 7ed771d4 RouteDB: 0
Post Restoration Checksum: NetGraph: 35d5ac87 | NumContArr: 5fba4663 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 21ae1e824

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41840 ; free virtual = 58214

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21ae1e824

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41840 ; free virtual = 58214

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21ae1e824

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41840 ; free virtual = 58214
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24ee10bcd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41789 ; free virtual = 58164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.911  | TNS=0.000  | WHS=-0.239 | THS=-214.463|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15232
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15232
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29b40a0fa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41796 ; free virtual = 58172

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 29b40a0fa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41796 ; free virtual = 58172

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 20a285095

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41798 ; free virtual = 58173
Phase 3 Initial Routing | Checksum: 20a285095

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41798 ; free virtual = 58173

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1055
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.451  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 352ff2a14

Time (s): cpu = 00:01:14 ; elapsed = 00:00:36 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41798 ; free virtual = 58174

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.468  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2c34f2cbb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41800 ; free virtual = 58176
Phase 4 Rip-up And Reroute | Checksum: 2c34f2cbb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41800 ; free virtual = 58176

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2c34f2cbb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41800 ; free virtual = 58176

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c34f2cbb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41800 ; free virtual = 58176
Phase 5 Delay and Skew Optimization | Checksum: 2c34f2cbb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:38 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41800 ; free virtual = 58176

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3420aa04f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41800 ; free virtual = 58176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.550  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2fc77e4b8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41800 ; free virtual = 58176
Phase 6 Post Hold Fix | Checksum: 2fc77e4b8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41800 ; free virtual = 58176

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.00637 %
  Global Horizontal Routing Utilization  = 3.27671 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2fc77e4b8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41800 ; free virtual = 58176

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2fc77e4b8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41800 ; free virtual = 58176

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2e8312171

Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41796 ; free virtual = 58172

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.550  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2e8312171

Time (s): cpu = 00:01:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41797 ; free virtual = 58173
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 125877e1e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:42 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41797 ; free virtual = 58173
Ending Routing Task | Checksum: 125877e1e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:42 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41797 ; free virtual = 58173

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:00:44 . Memory (MB): peak = 3207.625 ; gain = 0.000 ; free physical = 41796 ; free virtual = 58174
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3313.254 ; gain = 0.000 ; free physical = 41729 ; free virtual = 58124
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3313.254 ; gain = 0.000 ; free physical = 41712 ; free virtual = 58123
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.254 ; gain = 0.000 ; free physical = 41712 ; free virtual = 58123
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3313.254 ; gain = 0.000 ; free physical = 41709 ; free virtual = 58123
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3313.254 ; gain = 0.000 ; free physical = 41707 ; free virtual = 58123
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.254 ; gain = 0.000 ; free physical = 41706 ; free virtual = 58123
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.254 ; gain = 0.000 ; free physical = 41706 ; free virtual = 58123
INFO: [Common 17-1381] The checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3605.047 ; gain = 291.793 ; free physical = 41373 ; free virtual = 57775
INFO: [Common 17-206] Exiting Vivado at Fri Sep 19 13:47:38 2025...
[Fri Sep 19 13:47:43 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:06:55 ; elapsed = 00:06:25 . Memory (MB): peak = 1922.129 ; gain = 0.000 ; free physical = 43867 ; free virtual = 60272
# write_hw_platform -fixed -include_bit -force -file ./${prj_name}_vivado/${prj_name}.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/conifer_xgboost_moons.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/conifer_xgboost_moons.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/opt/tools/Xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
# open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1953.633 ; gain = 0.000 ; free physical = 43699 ; free virtual = 60107
INFO: [Netlist 29-17] Analyzing 975 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2049.508 ; gain = 7.250 ; free physical = 43598 ; free virtual = 60007
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2638.062 ; gain = 0.000 ; free physical = 43036 ; free virtual = 59445
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.062 ; gain = 0.000 ; free physical = 43026 ; free virtual = 59435
Read PlaceDB: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2641.023 ; gain = 2.961 ; free physical = 43057 ; free virtual = 59466
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.023 ; gain = 0.000 ; free physical = 43057 ; free virtual = 59466
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2645.023 ; gain = 4.000 ; free physical = 43053 ; free virtual = 59462
Read Physdb Files: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.023 ; gain = 6.961 ; free physical = 43053 ; free virtual = 59462
Restored from archive | CPU: 1.060000 secs | Memory: 22.012909 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.023 ; gain = 13.898 ; free physical = 43053 ; free virtual = 59462
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.023 ; gain = 0.000 ; free physical = 43053 ; free virtual = 59461
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2645.059 ; gain = 718.309 ; free physical = 43053 ; free virtual = 59462
# report_utilization -file util.rpt -hierarchical -hierarchical_percentages
INFO: [Common 17-206] Exiting Vivado at Fri Sep 19 13:47:58 2025...
