<?xml version="1.0"?>
<dblpperson name="Kizheppatt Vipin" pid="54/10802" n="31">
<person key="homepages/54/10802" mdate="2019-10-14">
<author pid="54/10802">Kizheppatt Vipin</author>
<author pid="54/10802">Vipin Kizheppatt</author>
<url>http://vipinkizheppatt.github.io/</url>
<url>https://scholar.google.com/citations?user=F1bMG5AAAAAJ</url>
<url>https://orcid.org/0000-0002-1013-7727</url>
<note type="affiliation">Nazarbayev University, Astana, Kazakhstan</note>
</person>
<r><inproceedings key="conf/arc/ZhanbolatovVDF20" mdate="2020-04-09">
<author pid="261/6009">Arshyn Zhanbolatov</author>
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0001-6841-9682" pid="96/270">Aresh Dadlani</author>
<author pid="261/6154">Dmitriy Fedorov</author>
<title>StocNoC: Accelerating Stochastic Models Through Reconfigurable Network on Chip Architectures.</title>
<pages>361-375</pages>
<year>2020</year>
<booktitle>ARC</booktitle>
<ee>https://doi.org/10.1007/978-3-030-44534-8_27</ee>
<crossref>conf/arc/2020</crossref>
<url>db/conf/arc/arc2020.html#ZhanbolatovVDF20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/LiVMFJ20" mdate="2021-04-09">
<author pid="120/9389">Xiangwei Li</author>
<author pid="54/10802">Kizheppatt Vipin</author>
<author pid="63/6663">Douglas L. Maskell</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<author orcid="0000-0003-3797-029X" pid="132/8103">Abhishek Kumar Jain</author>
<title>High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay.</title>
<pages>1-5</pages>
<year>2020</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS45731.2020.9181072</ee>
<crossref>conf/iscas/2020</crossref>
<url>db/conf/iscas/iscas2020.html#LiVMFJ20</url>
</inproceedings>
</r>
<r><article key="journals/esl/ReddyV19" mdate="2020-09-10">
<author orcid="0000-0001-9838-3465" pid="254/0144">Kuladeep Sai Reddy</author>
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<title>OpenNoC: An Open-Source NoC Infrastructure for FPGA-Based Hardware Acceleration.</title>
<pages>123-126</pages>
<year>2019</year>
<volume>11</volume>
<journal>IEEE Embed. Syst. Lett.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/LES.2019.2905019</ee>
<url>db/journals/esl/esl11.html#ReddyV19</url>
</article>
</r>
<r><article key="journals/ijrc/Vipin19" mdate="2020-04-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<title>AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA-Based NoC Implementation.</title>
<pages>7239858:1-7239858:9</pages>
<year>2019</year>
<volume>2019</volume>
<journal>Int. J. Reconfigurable Comput.</journal>
<ee type="oa">https://doi.org/10.1155/2019/7239858</ee>
<url>db/journals/ijrc/ijrc2019.html#Vipin19</url>
</article>
</r>
<r><inproceedings key="conf/icfpt/Vipin19" mdate="2020-02-17">
<author pid="54/10802">Kizheppatt Vipin</author>
<title>ZyNet: Automating Deep Neural Network Implementation on Low-Cost Reconfigurable Edge Computing Platforms.</title>
<pages>323-326</pages>
<year>2019</year>
<booktitle>FPT</booktitle>
<ee>https://doi.org/10.1109/ICFPT47387.2019.00058</ee>
<crossref>conf/icfpt/2019</crossref>
<url>db/conf/icfpt/icfpt2019.html#Vipin19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ipps/BekbolatKSV19" mdate="2019-08-04">
<author pid="246/0566">Marzhan Bekbolat</author>
<author pid="246/0540">Sabina Kairatova</author>
<author pid="246/0528">Ayan Shymyrbay</author>
<author pid="54/10802">Kizheppatt Vipin</author>
<title>HBLast: An Open-Source FPGA Library for DNA Sequencing Acceleration.</title>
<pages>79-82</pages>
<year>2019</year>
<booktitle>IPDPS Workshops</booktitle>
<ee>https://doi.org/10.1109/IPDPSW.2019.00022</ee>
<crossref>conf/ipps/2019w</crossref>
<url>db/conf/ipps/ipdps2019w.html#BekbolatKSV19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mwscas/JamesCV19" mdate="2019-11-06">
<author pid="03/8462">Alex Pappachen James</author>
<author pid="08/1423">Bhaskar Choubey</author>
<author pid="54/10802">Kizheppatt Vipin</author>
<title>Reconfigurable Threshold Logic Networks in FPGA for Moving Object Detection.</title>
<pages>989-992</pages>
<year>2019</year>
<booktitle>MWSCAS</booktitle>
<ee>https://doi.org/10.1109/MWSCAS.2019.8885258</ee>
<crossref>conf/mwscas/2019</crossref>
<url>db/conf/mwscas/mwscas2019.html#JamesCV19</url>
</inproceedings>
</r>
<r><article key="journals/csur/VipinF18" mdate="2018-11-21">
<author pid="54/10802">Kizheppatt Vipin</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications.</title>
<pages>72:1-72:39</pages>
<year>2018</year>
<volume>51</volume>
<journal>ACM Comput. Surv.</journal>
<number>4</number>
<ee>https://doi.org/10.1145/3193827</ee>
<url>db/journals/csur/csur51.html#VipinF18</url>
</article>
</r>
<r><inproceedings key="conf/mwscas/Vipin18" mdate="2019-04-17">
<author pid="54/10802">Kizheppatt Vipin</author>
<title>CANNoC: An open-source NoC architecture for ECU consolidation.</title>
<pages>940-943</pages>
<year>2018</year>
<booktitle>MWSCAS</booktitle>
<ee>https://doi.org/10.1109/MWSCAS.2018.8624006</ee>
<crossref>conf/mwscas/2018</crossref>
<url>db/conf/mwscas/mwscas2018.html#Vipin18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1808-00679" mdate="2018-09-03">
<author pid="220/3139">Irina Dolzhikova</author>
<author pid="07/3956">Khaled N. Salama</author>
<author pid="54/10802">Vipin Kizheppatt</author>
<author pid="03/8462">Alex Pappachen James</author>
<title>Memristor-based Synaptic Sampling Machines.</title>
<year>2018</year>
<volume>abs/1808.00679</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1808.00679</ee>
<url>db/journals/corr/corr1808.html#abs-1808-00679</url>
</article>
</r>
<r><article key="journals/access/AsiaticiGVFI17" mdate="2018-11-02">
<author orcid="0000-0002-8050-0042" pid="186/8738">Mikhail Asiatici</author>
<author pid="05/10927">Nithin George</author>
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<author pid="i/PIenne">Paolo Ienne</author>
<title>Virtualized Execution Runtime for FPGA Accelerators in the Cloud.</title>
<pages>1900-1910</pages>
<year>2017</year>
<volume>5</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2017.2661582</ee>
<url>db/journals/access/access5.html#AsiaticiGVFI17</url>
</article>
</r>
<r><inproceedings key="conf/fpl/VipinGK17" mdate="2021-03-03">
<author pid="54/10802">Kizheppatt Vipin</author>
<author pid="131/4860">Jan Gray</author>
<author pid="47/5106">Nachiket Kapre</author>
<title>Enabling partial reconfiguration and low latency routing using segmented FPGA NoCs.</title>
<pages>1-8</pages>
<year>2017</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.23919/FPL.2017.8056777</ee>
<crossref>conf/fpl/2017</crossref>
<url>db/conf/fpl/fpl2017.html#VipinGK17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/AsiaticiGVFI16" mdate="2018-11-02">
<author pid="186/8738">Mikhail Asiatici</author>
<author pid="05/10927">Nithin George</author>
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<author pid="i/PIenne">Paolo Ienne</author>
<title>Designing a virtual runtime for FPGA accelerators in the cloud.</title>
<pages>1-2</pages>
<year>2016</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2016.7577389</ee>
<crossref>conf/fpl/2016</crossref>
<url>db/conf/fpl/fpl2016.html#AsiaticiGVFI16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/VesperKVF16" mdate="2018-11-02">
<author pid="144/2496">Malte Vesper</author>
<author pid="60/5993">Dirk Koch</author>
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>JetStream: An open-source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication.</title>
<pages>1-9</pages>
<year>2016</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2016.7577334</ee>
<crossref>conf/fpl/2016</crossref>
<url>db/conf/fpl/fpl2016.html#VesperKVF16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ahs/VipinF15" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>Mapping adaptive hardware systems with partial reconfiguration using CoPR for Zynq.</title>
<pages>1-8</pages>
<year>2015</year>
<booktitle>AHS</booktitle>
<ee>https://doi.org/10.1109/AHS.2015.7231169</ee>
<crossref>conf/ahs/2015</crossref>
<url>db/conf/ahs/ahs2015.html#VipinF15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cloudcom/FahmyVS15" mdate="2018-11-30">
<author pid="83/2660">Suhaib A. Fahmy</author>
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0002-9717-1804" pid="126/8221">Shanker Shreejith</author>
<title>Virtualized FPGA Accelerators for Efficient Cloud Computing.</title>
<pages>430-435</pages>
<year>2015</year>
<booktitle>CloudCom</booktitle>
<ee>https://doi.org/10.1109/CloudCom.2015.60</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/CloudCom.2015.60</ee>
<crossref>conf/cloudcom/2015</crossref>
<url>db/conf/cloudcom/cloudcom2015.html#FahmyVS15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/crowncom/ShreejithBVF15" mdate="2018-11-02">
<author orcid="0000-0002-9717-1804" pid="126/8221">Shanker Shreejith</author>
<author pid="169/3069">Bhaskar Banarjee</author>
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<title>Dynamic Cognitive Radios on the Xilinx Zynq Hybrid FPGA.</title>
<pages>427-437</pages>
<year>2015</year>
<booktitle>CrownCom</booktitle>
<ee>https://doi.org/10.1007/978-3-319-24540-9_35</ee>
<crossref>conf/crowncom/2015</crossref>
<url>db/conf/crowncom/crowncom2015.html#ShreejithBVF15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/reconfig/KulkarniVS15" mdate="2018-11-30">
<author pid="10/2888-2">Amit Kulkarni 0002</author>
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author pid="14/2499">Dirk Stroobandt</author>
<title>MiCAP: a custom reconfiguration controller for dynamic circuit specialization.</title>
<pages>1-6</pages>
<year>2015</year>
<booktitle>ReConFig</booktitle>
<ee>https://doi.org/10.1109/ReConFig.2015.7393327</ee>
<crossref>conf/reconfig/2015</crossref>
<url>db/conf/reconfig/reconfig2015.html#KulkarniVS15</url>
</inproceedings>
</r>
<r><article key="journals/esl/VipinF14" mdate="2020-09-10">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq.</title>
<pages>41-44</pages>
<year>2014</year>
<volume>6</volume>
<journal>IEEE Embed. Syst. Lett.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/LES.2014.2314390</ee>
<url>db/journals/esl/esl6.html#VipinF14</url>
</article>
</r>
<r><inproceedings key="conf/cpsna/VipinSFE14" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0002-9717-1804" pid="126/8221">Shanker Shreejith</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<author orcid="0000-0002-9628-3847" pid="73/1708">Arvind Easwaran</author>
<title>Mapping Time-Critical Safety-Critical Cyber Physical Systems to Hybrid FPGAs.</title>
<pages>31-36</pages>
<year>2014</year>
<booktitle>CPSNA</booktitle>
<ee>https://doi.org/10.1109/CPSNA.2014.14</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/CPSNA.2014.14</ee>
<crossref>conf/cpsna/2014</crossref>
<url>db/conf/cpsna/cpsna2014.html#VipinSFE14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fccm/VipinF14" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>Automated Partial Reconfiguration Design for Adaptive Systems with CoPR for Zynq.</title>
<pages>202-205</pages>
<year>2014</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM.2014.63</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FCCM.2014.63</ee>
<crossref>conf/fccm/2014</crossref>
<url>db/conf/fccm/fccm2014.html#VipinF14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/VipinF14" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>DyRACT: A partial reconfiguration enabled accelerator and test platform.</title>
<pages>1-7</pages>
<year>2014</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2014.6927507</ee>
<crossref>conf/fpl/2014</crossref>
<url>db/conf/fpl/fpl2014.html#VipinF14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/ShreejithVFL13" mdate="2017-06-15">
<author orcid="0000-0002-9717-1804" pid="126/8221">Shanker Shreejith</author>
<author pid="54/10802">Kizheppatt Vipin</author>
<author pid="83/2660">Suhaib A. Fahmy</author>
<author pid="74/5364">Martin Lukasiewycz</author>
<title>An approach for redundancy in FlexRay networks using FPGA partial reconfiguration.</title>
<pages>721-724</pages>
<year>2013</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2013.155</ee>
<ee>http://dl.acm.org/citation.cfm?id=2485463</ee>
<crossref>conf/date/2013</crossref>
<url>db/conf/date/date2013.html#ShreejithVFL13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fccm/VipinF13" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>An Approach to a Fully Automated Partial Reconfiguration Design Flow.</title>
<pages>231</pages>
<year>2013</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM.2013.33</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FCCM.2013.33</ee>
<crossref>conf/fccm/2013</crossref>
<url>db/conf/fccm/fccm2013.html#VipinF13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpt/VipinSGFK13" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0002-9717-1804" pid="126/8221">Shanker Shreejith</author>
<author pid="140/2039">Dulitha Gunasekera</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<author pid="47/5106">Nachiket Kapre</author>
<title>System-level FPGA device driver with high-level synthesis support.</title>
<pages>128-135</pages>
<year>2013</year>
<booktitle>FPT</booktitle>
<ee>https://doi.org/10.1109/FPT.2013.6718342</ee>
<crossref>conf/fpt/2013</crossref>
<url>db/conf/fpt/fpt2013.html#VipinSGFK13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ipps/VipinF13" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>Automated Partitioning for Partial Reconfiguration Design of Adaptive Systems.</title>
<pages>172-181</pages>
<year>2013</year>
<booktitle>IPDPS Workshops</booktitle>
<ee>https://doi.org/10.1109/IPDPSW.2013.119</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/IPDPSW.2013.119</ee>
<crossref>conf/ipps/2013w</crossref>
<url>db/conf/ipps/ipdps2013w.html#VipinF13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/arc/VipinF12" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>Architecture-Aware Reconfiguration-Centric Floorplanning for Partial Reconfiguration.</title>
<pages>13-25</pages>
<year>2012</year>
<booktitle>ARC</booktitle>
<ee>https://doi.org/10.1007/978-3-642-28365-9_2</ee>
<crossref>conf/arc/2012</crossref>
<url>db/conf/arc/arc2012.html#VipinF12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpt/VipinF12" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>A high speed open source controller for FPGA Partial Reconfiguration.</title>
<pages>61-66</pages>
<year>2012</year>
<booktitle>FPT</booktitle>
<ee>https://doi.org/10.1109/FPT.2012.6412113</ee>
<crossref>conf/fpt/2012</crossref>
<url>db/conf/fpt/fpt2012.html#VipinF12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpt/VipinF11" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>Enabling high level design of adaptive systems with partial reconfiguration.</title>
<pages>1-4</pages>
<year>2011</year>
<booktitle>FPT</booktitle>
<ee>https://doi.org/10.1109/FPT.2011.6132688</ee>
<crossref>conf/fpt/2011</crossref>
<url>db/conf/fpt/fpt2011.html#VipinF11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpt/VipinF11a" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>A threat-based Connect6 implementation on FPGA.</title>
<pages>1-4</pages>
<year>2011</year>
<booktitle>FPT</booktitle>
<ee>https://doi.org/10.1109/FPT.2011.6132745</ee>
<crossref>conf/fpt/2011</crossref>
<url>db/conf/fpt/fpt2011.html#VipinF11a</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpt/VipinF11b" mdate="2018-11-02">
<author orcid="0000-0002-1013-7727" pid="54/10802">Kizheppatt Vipin</author>
<author orcid="0000-0003-0568-5048" pid="83/2660">Suhaib A. Fahmy</author>
<title>Efficient region allocation for adaptive partial reconfiguration.</title>
<pages>1-6</pages>
<year>2011</year>
<booktitle>FPT</booktitle>
<ee>https://doi.org/10.1109/FPT.2011.6133248</ee>
<crossref>conf/fpt/2011</crossref>
<url>db/conf/fpt/fpt2011.html#VipinF11b</url>
</inproceedings>
</r>
<coauthors n="29" nc="5">
<co c="0"><na f="a/Asiatici:Mikhail" pid="186/8738">Mikhail Asiatici</na></co>
<co c="0"><na f="b/Banarjee:Bhaskar" pid="169/3069">Bhaskar Banarjee</na></co>
<co c="2"><na f="b/Bekbolat:Marzhan" pid="246/0566">Marzhan Bekbolat</na></co>
<co c="1"><na f="c/Choubey:Bhaskar" pid="08/1423">Bhaskar Choubey</na></co>
<co c="3"><na f="d/Dadlani:Aresh" pid="96/270">Aresh Dadlani</na></co>
<co c="1"><na f="d/Dolzhikova:Irina" pid="220/3139">Irina Dolzhikova</na></co>
<co c="0"><na f="e/Easwaran:Arvind" pid="73/1708">Arvind Easwaran</na></co>
<co c="0"><na f="f/Fahmy:Suhaib_A=" pid="83/2660">Suhaib A. Fahmy</na></co>
<co c="3"><na f="f/Fedorov:Dmitriy" pid="261/6154">Dmitriy Fedorov</na></co>
<co c="0"><na f="g/George:Nithin" pid="05/10927">Nithin George</na></co>
<co c="0"><na f="g/Gray:Jan" pid="131/4860">Jan Gray</na></co>
<co c="0"><na f="g/Gunasekera:Dulitha" pid="140/2039">Dulitha Gunasekera</na></co>
<co c="0"><na f="i/Ienne:Paolo" pid="i/PIenne">Paolo Ienne</na></co>
<co c="0"><na f="j/Jain:Abhishek_Kumar" pid="132/8103">Abhishek Kumar Jain</na></co>
<co c="1"><na f="j/James:Alex_Pappachen" pid="03/8462">Alex Pappachen James</na></co>
<co c="2"><na f="k/Kairatova:Sabina" pid="246/0540">Sabina Kairatova</na></co>
<co c="0"><na f="k/Kapre:Nachiket" pid="47/5106">Nachiket Kapre</na></co>
<co c="0"><na f="k/Koch:Dirk" pid="60/5993">Dirk Koch</na></co>
<co c="4"><na f="k/Kulkarni_0002:Amit" pid="10/2888-2">Amit Kulkarni 0002</na></co>
<co c="0"><na f="l/Li:Xiangwei" pid="120/9389">Xiangwei Li</na></co>
<co c="0"><na f="l/Lukasiewycz:Martin" pid="74/5364">Martin Lukasiewycz</na></co>
<co c="0"><na f="m/Maskell:Douglas_L=" pid="63/6663">Douglas L. Maskell</na></co>
<co c="-1"><na f="r/Reddy:Kuladeep_Sai" pid="254/0144">Kuladeep Sai Reddy</na></co>
<co c="1"><na f="s/Salama:Khaled_N=" pid="07/3956">Khaled N. Salama</na></co>
<co c="0"><na f="s/Shreejith:Shanker" pid="126/8221">Shanker Shreejith</na></co>
<co c="2"><na f="s/Shymyrbay:Ayan" pid="246/0528">Ayan Shymyrbay</na></co>
<co c="4"><na f="s/Stroobandt:Dirk" pid="14/2499">Dirk Stroobandt</na></co>
<co c="0"><na f="v/Vesper:Malte" pid="144/2496">Malte Vesper</na></co>
<co c="3"><na f="z/Zhanbolatov:Arshyn" pid="261/6009">Arshyn Zhanbolatov</na></co>
</coauthors>
</dblpperson>

