// Seed: 2648974220
module module_0 (
    input wor   id_0,
    input wire  id_1,
    input tri0  id_2,
    input wand  id_3,
    input tri   id_4,
    input uwire id_5
    , id_9,
    input wor   id_6,
    input wand  id_7
);
  genvar id_10;
  assign id_10 = id_4 || id_10;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply0 id_5
);
  id_7 :
  assert property (@(negedge id_7) id_3) @(-1) $unsigned(57);
  ;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_5 = 1'h0;
  always @(-1);
endmodule
