// Seed: 3129991130
module module_0 (
    input  uwire id_0,
    output tri   id_1
);
  wire id_3;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri id_7,
    input supply0 id_8,
    input tri0 id_9,
    output logic id_10,
    output supply1 id_11,
    output tri id_12,
    output logic id_13,
    input tri1 id_14,
    input wire id_15,
    output uwire id_16,
    input wire id_17,
    output supply1 id_18,
    output tri id_19,
    output logic id_20,
    output tri1 id_21,
    input wire id_22,
    output wor id_23
);
  initial
    #(id_9 < id_15) begin : LABEL_0
      $signed(86);
      ;
      id_10 <= 1 == -1;
      begin : LABEL_1
        id_20 = -1 && id_6;
        #1;
        id_13 <= id_13++;
      end
    end
  module_0 modCall_1 (
      id_2,
      id_18
  );
endmodule
