// Seed: 1380444948
module module_0 (
    output wire id_0,
    output wand id_1,
    output tri0 id_2,
    output wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    output wor id_12,
    input supply1 id_13,
    input tri id_14,
    output supply1 id_15,
    input supply0 id_16,
    input wor id_17,
    input tri id_18,
    input tri0 id_19,
    input tri id_20,
    input wire id_21,
    input tri0 id_22,
    input tri1 id_23,
    input wire id_24
);
  assign id_4 = 1'h0;
endmodule
module module_1 (
    output tri1 id_0
    , id_9,
    input tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wand id_7
);
  wire id_10;
  module_0(
      id_6,
      id_0,
      id_7,
      id_6,
      id_0,
      id_5,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_4,
      id_2,
      id_1,
      id_4,
      id_2,
      id_5,
      id_5,
      id_3,
      id_1,
      id_3,
      id_5,
      id_1,
      id_3,
      id_5
  );
endmodule
