// Seed: 1915434653
module module_0;
  always
    for (id_1 = id_1 == {1 % 1, id_1}; 1; id_1 = 1)
      if (1) begin : LABEL_0
        @* id_1 <= 1;
      end else begin : LABEL_0
        id_1 = id_1 === 1;
      end
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3(1),
        .id_4(1'b0),
        .id_5(id_3)
    ),
    id_6
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  module_0 modCall_1 ();
endmodule
