CIRCUIT NAND;
INPUTS X1(1),X2(1),X3(1),X4(1);
OUTPUTS Y(1);
GATES
A1 'NAND'(1) X1(1);
A2 'NAND'(1) X2(1);
A3 'NAND'(1) X3(1);
A4 'NAND'(1) X4(1);
B1 'NAND'(1) X2(1),A3(1);
B2 'NAND'(1) A1(1),A4(1),X3(1),A2(1);
B3 'NAND'(1) X1(1),A2(1),X3(1),X4(1);
B4 'NAND'(1) X4(1),X3(1),A1(1);
Y 'NAND'(1) B1(1),B2(1),B3(1),B4(1);
ENDGATES
END
