# Info: [9569]: Logging project transcript to file D:/CAD/cad_lib/ps/Execute_stage_Structure/Execute_stage_Structure_impl_4/precision.log
# Info: [9569]: Logging suppressed messages transcript to file D:/CAD/cad_lib/ps/Execute_stage_Structure/Execute_stage_Structure_impl_4/precision.log.suppressed
# Info: [9552]: Activated implementation Execute_stage_Structure_impl_4 in project D:/CAD/cad_lib/ps/Execute_stage_Structure/Execute_stage_Structure.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis6.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN6.
# Info: [15326]: Setting Part to: "6SLX16CSG324".
# Info: [15327]: Setting Process to: "3".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis6.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Alu_op_pkg.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Execute_stage_entity.vhd" ...
# Error: [43094]: "D:/CAD/cad_lib/hdl/Execute_stage_entity.vhd", line 36: Design Unit Reg not found in logical library work.
# Error: [40008]: HDL analysis failed.
# Info: HDL Designer Synthesis run finished
source D:/CAD/cad_lib/ps/Execute_stage_Structure/hds/precision.tcl
# COMMAND: add_input_file {../../hdl/Alu_control_entity.vhd ../../hdl/ALU_entity.vhd ../../hdl/Alu_op_pkg.vhd ../../hdl/Compare_entity.vhd ../../hdl/Ex_controller_entity.vhd ../../hdl/Execute_stage_entity.vhd ../../hdl/Fun_reg_entity.vhd ../../hdl/Mux2_entity.vhd ../../hdl/Mux4_entity.vhd ../../hdl/Reg_entity.vhd}
# Warning: [15239]: Input file D:/CAD/cad_lib/hdl/Alu_op_pkg.vhd already exists in the list. Command options ignored.
# Warning: [15239]: Input file D:/CAD/cad_lib/hdl/Execute_stage_entity.vhd already exists in the list. Command options ignored.
add_input_file {../../hdl/Alu_control_entity.vhd ../../hdl/ALU_entity.vhd ../../hdl/Alu_op_pkg.vhd ../../hdl/Compare_entity.vhd ../../hdl/Ex_controller_entity.vhd ../../hdl/Execute_stage_entity.vhd ../../hdl/Fun_reg_entity.vhd ../../hdl/Mux2_entity.vhd ../../hdl/Mux4_entity.vhd ../../hdl/Reg_entity.vhd}
# COMMAND: compile
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Alu_op_pkg.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Alu_control_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/ALU_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Compare_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Ex_controller_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Fun_reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Mux2_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Mux4_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Execute_stage_entity.vhd" ...
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Execute_stage_Structure/Execute_stage_Structure_impl_4.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.Execute_stage(Structure): Pre-processing...
# Info: [44506]: Module work.Reg(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module work.Reg(Behavior){generic map (width => 5)}: Pre-processing...
# Info: [44506]: Module work.Fun_reg(Behavior): Pre-processing...
# Info: [44506]: Module work.Alu_control(behavior): Pre-processing...
# Info: [44506]: Module work.ALU(behavior): Pre-processing...
# Info: [44506]: Module work.Compare(behavior): Pre-processing...
# Info: [44506]: Module work.Ex_controller(behavior): Pre-processing...
# Info: [44506]: Module work.Mux2(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module work.Mux4(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44508]: Module work.Reg(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module work.Reg(Behavior){generic map (width => 5)}: Compiling...
# Info: [44508]: Module work.Fun_reg(Behavior): Compiling...
# Info: [44508]: Module work.Alu_control(behavior): Compiling...
# Info: [44508]: Module work.ALU(behavior): Compiling...
# Info: [44508]: Module work.Compare(behavior): Compiling...
# Info: [44508]: Module work.Ex_controller(behavior): Compiling...
# Info: [44508]: Module work.Mux2(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module work.Mux4(Behavior){generic map (width => 32)}: Compiling...
# Info: [44523]: Root Module work.Execute_stage(Structure): Compiling...
# Info: [45205]: "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Alu_control_entity.vhd", line 48: Module work.Alu_control(behavior), Net(s) Alu_c[2:0]: Latch inferred.
# Info: [45205]: "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Ex_controller_entity.vhd", line 108: Module work.Execute_stage(Structure), Net(s) Sel_Jad: Latch inferred.
# Info: [45307]: "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Ex_controller_entity.vhd", line 109: The driving logic for the net Sel_data[1] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "D:/CAD/cad_lib/ps/Execute_stage_Structure/../../hdl/Ex_controller_entity.vhd", line 109: Inferred rom instance 'rtlcI2' of type 'rom_1_6_64_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 382.
# Info: [44835]: Total CPU time for compilation: 1.4 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Execute_stage_Structure/Execute_stage_Structure_impl_4.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
compile
# COMMAND: report_area D:/CAD/cad_lib/ps/Execute_stage_Structure/Execute_stage_Structure_impl_4/Execute_stage_area.rep -cell_usage
report_area D:/CAD/cad_lib/ps/Execute_stage_Structure/Execute_stage_Structure_impl_4/Execute_stage_area.rep -cell_usage
# Warning: [1067]: Some hierarchy instances were flattened in ".work.Execute_stage.Structure" during optimization. If you want to preserve hierarchy path, add the sdc file into precision before running compile
