Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 15:43:14 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : system
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.269ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_13/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.840ns  (logic 3.313ns (23.938%)  route 10.527ns (76.062%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns = ( 13.540 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y33         net (fo=16, estimated)       1.123    17.546    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y33         net (fo=392, estimated)      1.235    13.540    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.716    
                         clock uncertainty           -0.035    13.681    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.277    data_mem/dmem_replace/mem_reg_13
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                         -17.546    
  -------------------------------------------------------------------
                         slack                                 -4.269    

Slack (VIOLATED) :        -4.193ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.769ns  (logic 3.313ns (24.061%)  route 10.456ns (75.939%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 13.545 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y32         net (fo=16, estimated)       1.052    17.475    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y32         net (fo=392, estimated)      1.240    13.545    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.721    
                         clock uncertainty           -0.035    13.686    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.282    data_mem/dmem_replace/mem_reg_0
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -17.475    
  -------------------------------------------------------------------
                         slack                                 -4.193    

Slack (VIOLATED) :        -4.017ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_10/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.530ns  (logic 3.313ns (24.486%)  route 10.217ns (75.514%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 13.402 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y24         net (fo=16, estimated)       0.813    17.236    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y24         net (fo=392, estimated)      1.097    13.402    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.658    
                         clock uncertainty           -0.035    13.623    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.219    data_mem/dmem_replace/mem_reg_10
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.017    

Slack (VIOLATED) :        -3.980ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_15/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 3.313ns (24.439%)  route 10.243ns (75.561%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 13.545 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y31         net (fo=16, estimated)       0.839    17.262    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y31         net (fo=392, estimated)      1.240    13.545    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.721    
                         clock uncertainty           -0.035    13.686    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.282    data_mem/dmem_replace/mem_reg_15
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                 -3.980    

Slack (VIOLATED) :        -3.970ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.548ns  (logic 3.313ns (24.454%)  route 10.235ns (75.546%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 13.547 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y30         net (fo=16, estimated)       0.831    17.254    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y30         net (fo=392, estimated)      1.242    13.547    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.723    
                         clock uncertainty           -0.035    13.688    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.284    data_mem/dmem_replace/mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                         -17.254    
  -------------------------------------------------------------------
                         slack                                 -3.970    

Slack (VIOLATED) :        -3.966ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_11/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.544ns  (logic 3.313ns (24.461%)  route 10.231ns (75.539%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 13.547 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y31         net (fo=16, estimated)       0.827    17.250    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y31         net (fo=392, estimated)      1.242    13.547    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.723    
                         clock uncertainty           -0.035    13.688    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.284    data_mem/dmem_replace/mem_reg_11
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                         -17.250    
  -------------------------------------------------------------------
                         slack                                 -3.966    

Slack (VIOLATED) :        -3.921ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_14/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 3.313ns (24.636%)  route 10.135ns (75.364%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.416ns = ( 13.416 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y29         net (fo=16, estimated)       0.731    17.154    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y29         net (fo=392, estimated)      1.111    13.416    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.672    
                         clock uncertainty           -0.035    13.637    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.233    data_mem/dmem_replace/mem_reg_14
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -17.154    
  -------------------------------------------------------------------
                         slack                                 -3.921    

Slack (VIOLATED) :        -3.901ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.416ns  (logic 3.313ns (24.694%)  route 10.103ns (75.306%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 13.404 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y25         net (fo=16, estimated)       0.699    17.122    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y25         net (fo=392, estimated)      1.099    13.404    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.660    
                         clock uncertainty           -0.035    13.625    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.221    data_mem/dmem_replace/mem_reg_6
  -------------------------------------------------------------------
                         required time                         13.221    
                         arrival time                         -17.122    
  -------------------------------------------------------------------
                         slack                                 -3.901    

Slack (VIOLATED) :        -3.876ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_9/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.456ns  (logic 3.313ns (24.621%)  route 10.143ns (75.379%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 13.549 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y30         net (fo=16, estimated)       0.739    17.162    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y30         net (fo=392, estimated)      1.244    13.549    data_mem/dmem_replace/clock0
                         clock pessimism              0.177    13.725    
                         clock uncertainty           -0.035    13.690    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.286    data_mem/dmem_replace/mem_reg_9
  -------------------------------------------------------------------
                         required time                         13.286    
                         arrival time                         -17.162    
  -------------------------------------------------------------------
                         slack                                 -3.876    

Slack (VIOLATED) :        -3.814ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.340ns  (logic 3.313ns (24.835%)  route 10.027ns (75.165%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 13.415 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y28         net (fo=16, estimated)       0.623    17.046    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y28         net (fo=392, estimated)      1.110    13.415    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.671    
                         clock uncertainty           -0.035    13.636    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.232    data_mem/dmem_replace/mem_reg_5
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                 -3.814    

Slack (VIOLATED) :        -3.809ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.329ns  (logic 3.313ns (24.856%)  route 10.016ns (75.144%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 13.409 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y26         net (fo=16, estimated)       0.612    17.035    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y26         net (fo=392, estimated)      1.104    13.409    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.665    
                         clock uncertainty           -0.035    13.630    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.226    data_mem/dmem_replace/mem_reg_7
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                         -17.035    
  -------------------------------------------------------------------
                         slack                                 -3.809    

Slack (VIOLATED) :        -3.789ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.340ns  (logic 3.313ns (24.835%)  route 10.027ns (75.165%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns = ( 13.419 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y29         net (fo=16, estimated)       0.623    17.046    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=392, estimated)      1.114    13.419    data_mem/dmem_replace/clock0
                         clock pessimism              0.278    13.696    
                         clock uncertainty           -0.035    13.661    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.257    data_mem/dmem_replace/mem_reg_2
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                 -3.789    

Slack (VIOLATED) :        -3.748ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_12/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.271ns  (logic 3.313ns (24.964%)  route 9.958ns (75.036%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X1Y27         net (fo=16, estimated)       0.554    16.977    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X1Y27         net (fo=392, estimated)      1.107    13.412    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.668    
                         clock uncertainty           -0.035    13.633    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.229    data_mem/dmem_replace/mem_reg_12
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -16.977    
  -------------------------------------------------------------------
                         slack                                 -3.748    

Slack (VIOLATED) :        -3.734ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 3.313ns (24.940%)  route 9.971ns (75.060%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 13.418 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y28         net (fo=16, estimated)       0.567    16.990    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y28         net (fo=392, estimated)      1.113    13.418    data_mem/dmem_replace/clock0
                         clock pessimism              0.278    13.695    
                         clock uncertainty           -0.035    13.660    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.256    data_mem/dmem_replace/mem_reg_4
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -16.990    
  -------------------------------------------------------------------
                         slack                                 -3.734    

Slack (VIOLATED) :        -3.663ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.207ns  (logic 3.313ns (25.085%)  route 9.894ns (74.915%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 13.412 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y26         net (fo=16, estimated)       0.490    16.913    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y26         net (fo=392, estimated)      1.107    13.412    data_mem/dmem_replace/clock0
                         clock pessimism              0.278    13.689    
                         clock uncertainty           -0.035    13.654    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.250    data_mem/dmem_replace/mem_reg_3
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -16.913    
  -------------------------------------------------------------------
                         slack                                 -3.663    

Slack (VIOLATED) :        -3.615ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_8/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.162ns  (logic 3.313ns (25.171%)  route 9.849ns (74.829%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 13.415 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y136        net (fo=3, estimated)        0.205    16.380    data_mem/d_address[31]
    SLICE_X12Y136        LUT2 (Prop_lut2_I1_O)        0.043    16.423    data_mem/dmem_replace_i_1/O
    RAMB36_X0Y27         net (fo=16, estimated)       0.445    16.868    data_mem/dmem_replace/wren_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y27         net (fo=392, estimated)      1.110    13.415    data_mem/dmem_replace/clock0
                         clock pessimism              0.278    13.692    
                         clock uncertainty           -0.035    13.657    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.253    data_mem/dmem_replace/mem_reg_8
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                         -16.868    
  -------------------------------------------------------------------
                         slack                                 -3.615    

Slack (VIOLATED) :        -3.569ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.330ns  (logic 3.313ns (24.854%)  route 10.017ns (75.146%))
  Logic Levels:           35  (LUT3=33 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y135        net (fo=3, estimated)        0.317    16.492    addersub_result[31]
    SLICE_X12Y135        LUT6 (Prop_lut6_I0_O)        0.043    16.535    reg_file_i_1/O
    RAMB36_X0Y25         net (fo=2, estimated)        0.501    17.036    reg_file/inst1/data_a[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -17.036    
  -------------------------------------------------------------------
                         slack                                 -3.569    

Slack (VIOLATED) :        -3.568ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.329ns  (logic 3.313ns (24.856%)  route 10.016ns (75.144%))
  Logic Levels:           35  (LUT3=33 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y132        net (fo=2, estimated)        0.328    16.015    addersub/adder32bit/bit31/cin
    SLICE_X12Y132        LUT3 (Prop_lut3_I1_O)        0.043    16.058    addersub/adder32bit/bit31/cout_INST_0/O
    SLICE_X10Y130        net (fo=1, estimated)        0.367    16.425    addersub_result_slt
    SLICE_X10Y130        LUT5 (Prop_lut5_I1_O)        0.043    16.468    reg_file_i_32/O
    RAMB36_X0Y25         net (fo=2, estimated)        0.567    17.035    reg_file/inst1/data_a[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -17.035    
  -------------------------------------------------------------------
                         slack                                 -3.568    

Slack (VIOLATED) :        -3.148ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.175ns  (logic 3.313ns (25.146%)  route 9.862ns (74.854%))
  Logic Levels:           35  (LUT3=33 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 13.444 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y132        net (fo=2, estimated)        0.328    16.015    addersub/adder32bit/bit31/cin
    SLICE_X12Y132        LUT3 (Prop_lut3_I1_O)        0.043    16.058    addersub/adder32bit/bit31/cout_INST_0/O
    SLICE_X10Y130        net (fo=1, estimated)        0.367    16.425    addersub_result_slt
    SLICE_X10Y130        LUT5 (Prop_lut5_I1_O)        0.043    16.468    reg_file_i_32/O
    SLICE_X8Y128         net (fo=2, estimated)        0.413    16.881    pipereg14/d[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X8Y128         net (fo=392, estimated)      1.139    13.444    pipereg14/clk
                         clock pessimism              0.278    13.722    
                         clock uncertainty           -0.035    13.687    
    SLICE_X8Y128         FDRE (Setup_fdre_C_D)        0.047    13.734    pipereg14/q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                 -3.148    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.825ns  (logic 3.276ns (25.544%)  route 9.549ns (74.456%))
  Logic Levels:           34  (LUT3=32 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I2_O)        0.049    15.693    addersub/adder32bit/bit30/s_INST_0/O
    SLICE_X11Y132        net (fo=1, estimated)        0.385    16.078    addersub_result[30]
    SLICE_X11Y132        LUT6 (Prop_lut6_I0_O)        0.043    16.121    reg_file_i_2/O
    RAMB36_X0Y25         net (fo=2, estimated)        0.410    16.531    reg_file/inst1/data_a[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -16.531    
  -------------------------------------------------------------------
                         slack                                 -3.064    

Slack (VIOLATED) :        -2.865ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.878ns  (logic 3.313ns (25.726%)  route 9.565ns (74.274%))
  Logic Levels:           35  (LUT3=33 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 13.451 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X12Y135        net (fo=3, estimated)        0.317    16.492    addersub_result[31]
    SLICE_X12Y135        LUT6 (Prop_lut6_I0_O)        0.043    16.535    reg_file_i_1/O
    SLICE_X12Y135        net (fo=2, routed)           0.049    16.584    pipereg14/d[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X12Y135        net (fo=392, estimated)      1.146    13.451    pipereg14/clk
                         clock pessimism              0.257    13.708    
                         clock uncertainty           -0.035    13.673    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.047    13.720    pipereg14/q_reg[31]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                         -16.584    
  -------------------------------------------------------------------
                         slack                                 -2.865    

Slack (VIOLATED) :        -2.864ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/q_a[31]_INST_0_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.850ns  (logic 3.313ns (25.782%)  route 9.537ns (74.218%))
  Logic Levels:           35  (LUT2=1 LUT3=33 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 13.431 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.687    addersub/adder32bit/bit30/cout_INST_0/O
    SLICE_X12Y135        net (fo=2, estimated)        0.445    16.132    addersub/adder32bit/bit31/cin
    SLICE_X12Y135        LUT3 (Prop_lut3_I2_O)        0.043    16.175    addersub/adder32bit/bit31/s_INST_0/O
    SLICE_X13Y137        net (fo=3, estimated)        0.286    16.461    data_mem/d_address[31]
    SLICE_X13Y137        LUT2 (Prop_lut2_I0_O)        0.043    16.504    data_mem/dmem_replace_i_2/O
    SLICE_X13Y137        net (fo=1, routed)           0.052    16.556    data_mem/dmem_replace/rden_a
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X13Y137        net (fo=392, estimated)      1.126    13.431    data_mem/dmem_replace/clock0
                         clock pessimism              0.257    13.688    
                         clock uncertainty           -0.035    13.653    
    SLICE_X13Y137        FDRE (Setup_fdre_C_D)        0.040    13.693    data_mem/dmem_replace/q_a[31]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                         -16.556    
  -------------------------------------------------------------------
                         slack                                 -2.864    

Slack (VIOLATED) :        -2.859ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.842ns  (logic 3.276ns (25.510%)  route 9.566ns (74.490%))
  Logic Levels:           34  (LUT3=32 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    15.401    addersub/adder32bit/bit29/cout_INST_0/O
    SLICE_X11Y132        net (fo=2, estimated)        0.243    15.644    addersub/adder32bit/bit30/cin
    SLICE_X11Y132        LUT3 (Prop_lut3_I2_O)        0.049    15.693    addersub/adder32bit/bit30/s_INST_0/O
    SLICE_X11Y132        net (fo=1, estimated)        0.385    16.078    addersub_result[30]
    SLICE_X11Y132        LUT6 (Prop_lut6_I0_O)        0.043    16.121    reg_file_i_2/O
    SLICE_X11Y133        net (fo=2, estimated)        0.427    16.548    pipereg14/d[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X11Y133        net (fo=392, estimated)      1.123    13.428    pipereg14/clk
                         clock pessimism              0.257    13.685    
                         clock uncertainty           -0.035    13.650    
    SLICE_X11Y133        FDRE (Setup_fdre_C_D)        0.040    13.690    pipereg14/q_reg[30]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                         -16.548    
  -------------------------------------------------------------------
                         slack                                 -2.859    

Slack (VIOLATED) :        -2.631ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 3.230ns (26.065%)  route 9.162ns (73.935%))
  Logic Levels:           33  (LUT3=31 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.046    15.404    addersub/adder32bit/bit29/s_INST_0/O
    SLICE_X9Y132         net (fo=1, estimated)        0.280    15.684    addersub_result[29]
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.043    15.727    reg_file_i_3/O
    RAMB36_X0Y25         net (fo=2, estimated)        0.371    16.098    reg_file/inst1/data_a[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                 -2.631    

Slack (VIOLATED) :        -2.393ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.154ns  (logic 3.186ns (26.214%)  route 8.968ns (73.786%))
  Logic Levels:           32  (LUT3=30 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.045    14.994    addersub/adder32bit/bit28/s_INST_0/O
    SLICE_X10Y131        net (fo=1, estimated)        0.279    15.273    addersub_result[28]
    SLICE_X10Y131        LUT6 (Prop_lut6_I0_O)        0.043    15.316    reg_file_i_4/O
    RAMB36_X0Y25         net (fo=2, estimated)        0.544    15.860    reg_file/inst1/data_a[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                 -2.393    

Slack (VIOLATED) :        -2.342ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.373ns  (logic 3.230ns (26.105%)  route 9.143ns (73.895%))
  Logic Levels:           33  (LUT3=31 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 13.448 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.992    addersub/adder32bit/bit28/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.366    15.358    addersub/adder32bit/bit29/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.046    15.404    addersub/adder32bit/bit29/s_INST_0/O
    SLICE_X9Y132         net (fo=1, estimated)        0.280    15.684    addersub_result[29]
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.043    15.727    reg_file_i_3/O
    SLICE_X8Y132         net (fo=2, estimated)        0.352    16.079    pipereg14/d[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X8Y132         net (fo=392, estimated)      1.143    13.448    pipereg14/clk
                         clock pessimism              0.278    13.726    
                         clock uncertainty           -0.035    13.691    
    SLICE_X8Y132         FDRE (Setup_fdre_C_D)        0.047    13.738    pipereg14/q_reg[29]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                         -16.079    
  -------------------------------------------------------------------
                         slack                                 -2.342    

Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.024ns  (logic 3.186ns (26.497%)  route 8.838ns (73.503%))
  Logic Levels:           32  (LUT3=30 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 13.426 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.694    addersub/adder32bit/bit27/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.255    14.949    addersub/adder32bit/bit28/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.045    14.994    addersub/adder32bit/bit28/s_INST_0/O
    SLICE_X10Y131        net (fo=1, estimated)        0.279    15.273    addersub_result[28]
    SLICE_X10Y131        LUT6 (Prop_lut6_I0_O)        0.043    15.316    reg_file_i_4/O
    SLICE_X9Y131         net (fo=2, estimated)        0.414    15.730    pipereg14/d[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X9Y131         net (fo=392, estimated)      1.121    13.426    pipereg14/clk
                         clock pessimism              0.278    13.704    
                         clock uncertainty           -0.035    13.669    
    SLICE_X9Y131         FDRE (Setup_fdre_C_D)        0.040    13.709    pipereg14/q_reg[28]
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                         -15.730    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.727ns  (logic 3.102ns (26.452%)  route 8.625ns (73.548%))
  Logic Levels:           30  (LUT3=28 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.047    14.485    addersub/adder32bit/bit26/s_INST_0/O
    SLICE_X9Y132         net (fo=1, estimated)        0.370    14.855    addersub_result[26]
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.043    14.898    reg_file_i_6/O
    RAMB36_X0Y25         net (fo=2, estimated)        0.535    15.433    reg_file/inst1/data_a[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -15.433    
  -------------------------------------------------------------------
                         slack                                 -1.966    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/inst1/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.704ns  (logic 3.149ns (26.905%)  route 8.555ns (73.095%))
  Logic Levels:           31  (LUT3=29 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 13.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.051    14.702    addersub/adder32bit/bit27/s_INST_0/O
    SLICE_X10Y131        net (fo=1, estimated)        0.368    15.070    addersub_result[27]
    SLICE_X10Y131        LUT6 (Prop_lut6_I0_O)        0.043    15.113    reg_file_i_5/O
    RAMB36_X0Y25         net (fo=2, estimated)        0.297    15.410    reg_file/inst1/data_a[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.102    13.407    reg_file/inst1/clock1
                         clock pessimism              0.278    13.684    
                         clock uncertainty           -0.035    13.649    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.182    13.467    reg_file/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -15.410    
  -------------------------------------------------------------------
                         slack                                 -1.943    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg14/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.719ns  (logic 3.149ns (26.871%)  route 8.570ns (73.129%))
  Logic Levels:           31  (LUT3=29 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 13.426 - 10.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    RAMB36_X0Y25         net (fo=392, estimated)      1.238     3.706    reg_file/inst1/clock1
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     5.506    reg_file/inst1/mem_reg/DOADO[0]
    SLICE_X8Y124         net (fo=2, estimated)        0.563     6.069    reg_file/inst1/mem_reg_n_35
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     6.112    reg_file/inst1/q_a[0]_INST_0/O
    SLICE_X8Y124         net (fo=5, estimated)        0.378     6.490    reg_file_a_readdataout[0]
    SLICE_X8Y124         LUT4 (Prop_lut4_I1_O)        0.043     6.533    addersub_i_64/O
    SLICE_X8Y126         net (fo=2, estimated)        0.460     6.993    addersub/adder32bit/bit0/x
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.051     7.044    addersub/adder32bit/bit0/cout_INST_0/O
    SLICE_X8Y126         net (fo=2, estimated)        0.346     7.390    addersub/adder32bit/bit1/cin
    SLICE_X8Y126         LUT3 (Prop_lut3_I1_O)        0.043     7.433    addersub/adder32bit/bit1/cout_INST_0/O
    SLICE_X8Y127         net (fo=2, estimated)        0.200     7.633    addersub/adder32bit/bit2/cin
    SLICE_X8Y127         LUT3 (Prop_lut3_I1_O)        0.043     7.676    addersub/adder32bit/bit2/cout_INST_0/O
    SLICE_X9Y128         net (fo=2, estimated)        0.195     7.871    addersub/adder32bit/bit3/cin
    SLICE_X9Y128         LUT3 (Prop_lut3_I1_O)        0.043     7.914    addersub/adder32bit/bit3/cout_INST_0/O
    SLICE_X10Y128        net (fo=2, estimated)        0.290     8.204    addersub/adder32bit/bit4/cin
    SLICE_X10Y128        LUT3 (Prop_lut3_I1_O)        0.043     8.247    addersub/adder32bit/bit4/cout_INST_0/O
    SLICE_X10Y129        net (fo=2, estimated)        0.307     8.554    addersub/adder32bit/bit5/cin
    SLICE_X10Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.597    addersub/adder32bit/bit5/cout_INST_0/O
    SLICE_X11Y129        net (fo=2, estimated)        0.221     8.818    addersub/adder32bit/bit6/cin
    SLICE_X11Y129        LUT3 (Prop_lut3_I1_O)        0.043     8.861    addersub/adder32bit/bit6/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.326     9.187    addersub/adder32bit/bit7/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.230    addersub/adder32bit/bit7/cout_INST_0/O
    SLICE_X12Y129        net (fo=2, estimated)        0.119     9.349    addersub/adder32bit/bit8/cin
    SLICE_X12Y129        LUT3 (Prop_lut3_I1_O)        0.043     9.392    addersub/adder32bit/bit8/cout_INST_0/O
    SLICE_X12Y130        net (fo=2, estimated)        0.198     9.590    addersub/adder32bit/bit9/cin
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.633    addersub/adder32bit/bit9/cout_INST_0/O
    SLICE_X13Y130        net (fo=2, estimated)        0.218     9.851    addersub/adder32bit/bit10/cin
    SLICE_X13Y130        LUT3 (Prop_lut3_I1_O)        0.043     9.894    addersub/adder32bit/bit10/cout_INST_0/O
    SLICE_X13Y131        net (fo=2, estimated)        0.189    10.083    addersub/adder32bit/bit11/cin
    SLICE_X13Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.126    addersub/adder32bit/bit11/cout_INST_0/O
    SLICE_X14Y131        net (fo=2, estimated)        0.306    10.432    addersub/adder32bit/bit12/cin
    SLICE_X14Y131        LUT3 (Prop_lut3_I1_O)        0.043    10.475    addersub/adder32bit/bit12/cout_INST_0/O
    SLICE_X14Y132        net (fo=2, estimated)        0.201    10.676    addersub/adder32bit/bit13/cin
    SLICE_X14Y132        LUT3 (Prop_lut3_I1_O)        0.043    10.719    addersub/adder32bit/bit13/cout_INST_0/O
    SLICE_X14Y133        net (fo=2, estimated)        0.204    10.923    addersub/adder32bit/bit14/cin
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.043    10.966    addersub/adder32bit/bit14/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.277    11.243    addersub/adder32bit/bit15/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.286    addersub/adder32bit/bit15/cout_INST_0/O
    SLICE_X13Y133        net (fo=2, estimated)        0.267    11.553    addersub/adder32bit/bit16/cin
    SLICE_X13Y133        LUT3 (Prop_lut3_I1_O)        0.043    11.596    addersub/adder32bit/bit16/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.363    11.959    addersub/adder32bit/bit17/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.002    addersub/adder32bit/bit17/cout_INST_0/O
    SLICE_X12Y133        net (fo=2, estimated)        0.170    12.172    addersub/adder32bit/bit18/cin
    SLICE_X12Y133        LUT3 (Prop_lut3_I1_O)        0.043    12.215    addersub/adder32bit/bit18/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.251    12.466    addersub/adder32bit/bit19/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.509    addersub/adder32bit/bit19/cout_INST_0/O
    SLICE_X12Y134        net (fo=2, estimated)        0.170    12.679    addersub/adder32bit/bit20/cin
    SLICE_X12Y134        LUT3 (Prop_lut3_I1_O)        0.043    12.722    addersub/adder32bit/bit20/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.330    13.052    addersub/adder32bit/bit21/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.095    addersub/adder32bit/bit21/cout_INST_0/O
    SLICE_X11Y134        net (fo=2, estimated)        0.158    13.253    addersub/adder32bit/bit22/cin
    SLICE_X11Y134        LUT3 (Prop_lut3_I1_O)        0.043    13.296    addersub/adder32bit/bit22/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.327    13.623    addersub/adder32bit/bit23/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.666    addersub/adder32bit/bit23/cout_INST_0/O
    SLICE_X11Y133        net (fo=2, estimated)        0.158    13.824    addersub/adder32bit/bit24/cin
    SLICE_X11Y133        LUT3 (Prop_lut3_I1_O)        0.043    13.867    addersub/adder32bit/bit24/cout_INST_0/O
    SLICE_X10Y133        net (fo=2, estimated)        0.278    14.145    addersub/adder32bit/bit25/cin
    SLICE_X10Y133        LUT3 (Prop_lut3_I1_O)        0.043    14.188    addersub/adder32bit/bit25/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.250    14.438    addersub/adder32bit/bit26/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I1_O)        0.043    14.481    addersub/adder32bit/bit26/cout_INST_0/O
    SLICE_X10Y132        net (fo=2, estimated)        0.170    14.651    addersub/adder32bit/bit27/cin
    SLICE_X10Y132        LUT3 (Prop_lut3_I2_O)        0.051    14.702    addersub/adder32bit/bit27/s_INST_0/O
    SLICE_X10Y131        net (fo=1, estimated)        0.368    15.070    addersub_result[27]
    SLICE_X10Y131        LUT6 (Prop_lut6_I0_O)        0.043    15.113    reg_file_i_5/O
    SLICE_X9Y131         net (fo=2, estimated)        0.312    15.425    pipereg14/d[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000    
    D23                                               0.000    10.000    clk
    D23                  net (fo=0)                   0.000    10.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    10.738    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.222    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.305    clk_IBUF_BUFG_inst/O
    SLICE_X9Y131         net (fo=392, estimated)      1.121    13.426    pipereg14/clk
                         clock pessimism              0.278    13.704    
                         clock uncertainty           -0.035    13.669    
    SLICE_X9Y131         FDRE (Setup_fdre_C_D)        0.040    13.709    pipereg14/q_reg[27]
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 -1.717    




