{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560040761752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560040761757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 21:39:21 2019 " "Processing started: Sat Jun 08 21:39:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560040761757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040761757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040761757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560040763685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560040763685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio/synthesis/adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mmio/synthesis/adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "MMIO/synthesis/ADC_controller.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/MMIO/synthesis/ADC_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio/synthesis/adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mmio/synthesis/adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "MMIO/synthesis/ADC_Controller.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/MMIO/synthesis/ADC_Controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file mmio/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "MMIO/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/MMIO/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio/synthesis/submodules/adc_controller_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mmio/synthesis/submodules/adc_controller_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller_adc_mega_0 " "Found entity 1: ADC_Controller_adc_mega_0" {  } { { "MMIO/synthesis/submodules/ADC_Controller_adc_mega_0.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/MMIO/synthesis/submodules/ADC_Controller_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/TopDE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/CPU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/Datapath_UNI.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_MULTI " "Found entity 1: Datapath_MULTI" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/Datapath_MULTI.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_PIPEM " "Found entity 1: Datapath_PIPEM" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/Datapath_PIPEM.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UNI " "Found entity 1: Control_UNI" {  } { { "CPU/Control_UNI.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/Control_UNI.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_MULTI " "Found entity 1: Control_MULTI" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/Control_MULTI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_PIPEM " "Found entity 1: Control_PIPEM" {  } { { "CPU/Control_PIPEM.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/Control_PIPEM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(52) " "Verilog HDL warning at Registers.v(52): extended using \"x\" or \"z\"" {  } { { "CPU/Registers.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/Registers.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560040772585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/Registers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fpalu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/fpalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU " "Found entity 1: FPALU" {  } { { "CPU/FPULA/FPALU.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/FPALU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FRegisters.v(49) " "Verilog HDL warning at FRegisters.v(49): extended using \"x\" or \"z\"" {  } { { "CPU/FRegisters.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FRegisters.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560040772598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRegisters " "Found entity 1: FRegisters" {  } { { "CPU/FRegisters.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FRegisters.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branchcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branchcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchControl " "Found entity 1: BranchControl" {  } { { "CPU/BranchControl.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/BranchControl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "CPU/ImmGen.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/ImmGen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fwdhazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fwdhazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FwdHazardUnitM " "Found entity 1: FwdHazardUnitM" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FwdHazardUnitM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/clock_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/clock_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(30) " "Verilog HDL warning at Break_Interface.v(30): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/Break_Interface.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560040772632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(32) " "Verilog HDL warning at Break_Interface.v(32): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/Break_Interface.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560040772633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/break_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Break_Interface " "Found entity 1: Break_Interface" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/Break_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/breaker.v 2 2 " "Found 2 design units, including 2 entities, in source file tempo/breaker.v" { { "Info" "ISGN_ENTITY_NAME" "1 breaker_lpm_constant_kva " "Found entity 1: breaker_lpm_constant_kva" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/breaker.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772658 ""} { "Info" "ISGN_ENTITY_NAME" "2 breaker " "Found entity 2: breaker" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/breaker.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/codememory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory_Interface " "Found entity 1: CodeMemory_Interface" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Memoria/CodeMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_Interface " "Found entity 1: DataMemory_Interface" {  } { { "Memoria/DataMemory_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Memoria/DataMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Interface " "Found entity 1: Memory_Interface" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Memoria/Memory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772684 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MemStore.v(35) " "Verilog HDL information at MemStore.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "Memoria/MemStore.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Memoria/MemStore.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560040772688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memstore.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStore " "Found entity 1: MemStore" {  } { { "Memoria/MemStore.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Memoria/MemStore.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772692 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MemLoad.v(28) " "Verilog HDL information at MemLoad.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Memoria/MemLoad.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560040772694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memload.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memload.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLoad " "Found entity 1: MemLoad" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Memoria/MemLoad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Interface " "Found entity 1: STOPWATCH_Interface" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/stopwatch/STOPWATCH_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_divider_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch_divider_clk " "Found entity 1: Stopwatch_divider_clk" {  } { { "stopwatch/Stopwatch_divider_clk.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/stopwatch/Stopwatch_divider_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/syscallsynthcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772749 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinecalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560040772780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772788 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/notetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/notetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/note.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772804 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772814 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560040772823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772832 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouseps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/rs232_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/rs232_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_Interface " "Found entity 1: RS232_Interface" {  } { { "RS232/RS232_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/RS232/RS232_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/async.v 5 5 " "Found 5 design units, including 5 entities, in source file rs232/async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232tx " "Found entity 1: rs232tx" {  } { { "RS232/async.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/RS232/async.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772934 ""} { "Info" "ISGN_ENTITY_NAME" "2 rs232rx " "Found entity 2: rs232rx" {  } { { "RS232/async.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/RS232/async.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772934 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "RS232/async.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/RS232/async.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772934 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "RS232/async.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/RS232/async.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772934 ""} { "Info" "ISGN_ENTITY_NAME" "5 pulso " "Found entity 5: pulso" {  } { { "RS232/async.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/RS232/async.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/adc_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/adc_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Interface " "Found entity 1: ADC_Interface" {  } { { "ADC/ADC_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/ADC/ADC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_interface " "Found entity 1: LFSR_interface" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/lfsr/lfsr_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_word " "Found entity 1: LFSR_word" {  } { { "lfsr/LFSR_word.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/lfsr/LFSR_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772957 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_Interface.v(46) " "Verilog HDL information at IrDA_Interface.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/IrDA/IrDA_Interface.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560040772958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_transmitter.v(73) " "Verilog HDL information at IrDA_transmitter.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/IrDA/IrDA_transmitter.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560040772966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_receiver.v(160) " "Verilog HDL information at IrDA_receiver.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/IrDA/IrDA_receiver.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560040772974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file irda/irda_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_decoder.v(101) " "Verilog HDL information at IrDA_decoder.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/IrDA/IrDA_decoder.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560040772983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040772995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040772995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/display7_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/display7_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiocodec_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiovideo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioVideo_PLL " "Found entity 1: AudioVideo_PLL" {  } { { "AudioCODEC/AudioVideo_PLL.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/AudioCODEC/AudioVideo_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgaadapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgaadapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/VGA/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/regdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/regdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexfont.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA1 " "Found entity 1: MemoryVGA1" {  } { { "VGA/MemoryVGA1.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/VGA/MemoryVGA1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "CPU/FPULA/add_sub.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/add_sub.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/add_sub/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (add_sub) " "Found design unit 1: dspba_library_package (add_sub)" {  } { { "CPU/FPULA/add_sub/dspba_library_package.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/add_sub/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/add_sub/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/add_sub/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773502 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/add_sub/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773502 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/add_sub/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773502 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/add_sub/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773502 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/add_sub/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773502 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/add_sub/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/add_sub/add_sub_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/add_sub/add_sub_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_0002-normal " "Found design unit 1: add_sub_0002-normal" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/add_sub/add_sub_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773508 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0002 " "Found entity 1: add_sub_0002" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/add_sub/add_sub_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/mul_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_s " "Found entity 1: mul_s" {  } { { "CPU/FPULA/mul_s.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/mul_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/mul_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mul_s) " "Found design unit 1: dspba_library_package (mul_s)" {  } { { "CPU/FPULA/mul_s/dspba_library_package.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/mul_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/mul_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/mul_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773518 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/mul_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773518 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/mul_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773518 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/mul_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773518 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/mul_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773518 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/mul_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/mul_s/mul_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/mul_s/mul_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_s_0002-normal " "Found design unit 1: mul_s_0002-normal" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/mul_s/mul_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773521 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_s_0002 " "Found entity 1: mul_s_0002" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/mul_s/mul_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/div_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_s " "Found entity 1: div_s" {  } { { "CPU/FPULA/div_s.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/div_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/div_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (div_s) " "Found design unit 1: dspba_library_package (div_s)" {  } { { "CPU/FPULA/div_s/dspba_library_package.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/div_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/div_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/div_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/div_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/div_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773532 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/div_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773532 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/div_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773532 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/div_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/div_s/div_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/div_s/div_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_s_0002-normal " "Found design unit 1: div_s_0002-normal" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/div_s/div_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773537 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_s_0002 " "Found entity 1: div_s_0002" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/div_s/div_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/sqrt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s " "Found entity 1: sqrt_s" {  } { { "CPU/FPULA/sqrt_s.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/sqrt_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/sqrt_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (sqrt_s) " "Found design unit 1: dspba_library_package (sqrt_s)" {  } { { "CPU/FPULA/sqrt_s/dspba_library_package.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/sqrt_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/sqrt_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773548 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773548 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773548 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/sqrt_s/sqrt_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/sqrt_s/sqrt_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_s_0002-normal " "Found design unit 1: sqrt_s_0002-normal" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773552 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s_0002 " "Found entity 1: sqrt_s_0002" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/comp_s.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu/fpula/comp_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_s_altfp_compare_q6c " "Found entity 1: comp_s_altfp_compare_q6c" {  } { { "CPU/FPULA/comp_s.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/comp_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773594 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp_s " "Found entity 2: comp_s" {  } { { "CPU/FPULA/comp_s.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/comp_s.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_s_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w " "Found entity 1: cvt_s_w" {  } { { "CPU/FPULA/cvt_s_w.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_w.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_s_w/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_s_w) " "Found design unit 1: dspba_library_package (cvt_s_w)" {  } { { "CPU/FPULA/cvt_s_w/dspba_library_package.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_w/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_s_w/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773606 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773606 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773606 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_w/cvt_s_w_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_s_w/cvt_s_w_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_s_w_0002-normal " "Found design unit 1: cvt_s_w_0002-normal" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773609 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w_0002 " "Found entity 1: cvt_s_w_0002" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_w_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s " "Found entity 1: cvt_w_s" {  } { { "CPU/FPULA/cvt_w_s.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_w_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_w_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_w_s) " "Found design unit 1: dspba_library_package (cvt_w_s)" {  } { { "CPU/FPULA/cvt_w_s/dspba_library_package.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_w_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_w_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773621 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773621 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773621 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773621 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773621 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_w_s/cvt_w_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_w_s/cvt_w_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_w_s_0002-normal " "Found design unit 1: cvt_w_s_0002-normal" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773625 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s_0002 " "Found entity 1: cvt_w_s_0002" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_s_wu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_wu " "Found entity 1: cvt_s_wu" {  } { { "CPU/FPULA/cvt_s_wu.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_wu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_s_wu/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_s_wu) " "Found design unit 1: dspba_library_package (cvt_s_wu)" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library_package.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_wu/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_s_wu/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773636 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773636 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773636 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_s_wu/cvt_s_wu_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_s_wu/cvt_s_wu_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_s_wu_0002-normal " "Found design unit 1: cvt_s_wu_0002-normal" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773639 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_wu_0002 " "Found entity 1: cvt_s_wu_0002" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_wu_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_wu_s " "Found entity 1: cvt_wu_s" {  } { { "CPU/FPULA/cvt_wu_s.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_wu_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_wu_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_wu_s) " "Found design unit 1: dspba_library_package (cvt_wu_s)" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library_package.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_wu_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_wu_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773651 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773651 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773651 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773651 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773651 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/cvt_wu_s/cvt_wu_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_wu_s/cvt_wu_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_wu_s_0002-normal " "Found design unit 1: cvt_wu_s_0002-normal" {  } { { "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773654 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_wu_s_0002 " "Found entity 1: cvt_wu_s_0002" {  } { { "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/fmax_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmax_s " "Found entity 1: fmax_s" {  } { { "CPU/FPULA/fmax_s.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmax_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/fmax_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fmax_s) " "Found design unit 1: dspba_library_package (fmax_s)" {  } { { "CPU/FPULA/fmax_s/dspba_library_package.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmax_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/fmax_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773665 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773665 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773665 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773665 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773665 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmax_s/fmax_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/fmax_s/fmax_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmax_s_0002-normal " "Found design unit 1: fmax_s_0002-normal" {  } { { "CPU/FPULA/fmax_s/fmax_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773669 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmax_s_0002 " "Found entity 1: fmax_s_0002" {  } { { "CPU/FPULA/fmax_s/fmax_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fpula/fmin_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmin_s " "Found entity 1: fmin_s" {  } { { "CPU/FPULA/fmin_s.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmin_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu/fpula/fmin_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fmin_s) " "Found design unit 1: dspba_library_package (fmin_s)" {  } { { "CPU/FPULA/fmin_s/dspba_library_package.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmin_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu/fpula/fmin_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773680 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773680 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773680 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fpula/fmin_s/fmin_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/fpula/fmin_s/fmin_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmin_s_0002-normal " "Found design unit 1: fmin_s_0002-normal" {  } { { "CPU/FPULA/fmin_s/fmin_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773683 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmin_s_0002 " "Found entity 1: fmin_s_0002" {  } { { "CPU/FPULA/fmin_s/fmin_s_0002.vhd" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/pll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/pll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Audio " "Found entity 1: PLL_Audio" {  } { { "AudioCODEC/PLL_Audio.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/AudioCODEC/PLL_Audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/pll_audio/pll_audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/pll_audio/pll_audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Audio_0002 " "Found entity 1: PLL_Audio_0002" {  } { { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes/fpalu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testes/fpalu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU_tb " "Found entity 1: FPALU_tb" {  } { { "Testes/FPALU_tb.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/Testes/FPALU_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560040773716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773716 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wAdress ADC_Interface.v(51) " "Verilog HDL error at ADC_Interface.v(51): object \"wAdress\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ADC/ADC_Interface.v" "" { Text "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/ADC/ADC_Interface.v" 51 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1560040773791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/RenanPC/Documents/Disciplinas/OAC/Lab3-aoc/Lab3/RISCV-v2.0/Core_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040773967 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560040774617 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 08 21:39:34 2019 " "Processing ended: Sat Jun 08 21:39:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560040774617 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560040774617 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560040774617 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560040774617 ""}
