

================================================================
== Vitis HLS Report for 'reduce_appearances'
================================================================
* Date:           Tue Jul 25 10:20:10 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.295 us|  1.295 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_1  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %combined_apperances, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 2, i32 2, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %appearances0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 2, i32 2, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%readreq_ln67 = readreq void @_ssdm_op_ReadReq, i16 %appearances0, i32 2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:67]   --->   Operation 9 'readreq' 'readreq_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%writereq_ln68 = writereq void @_ssdm_op_WriteReq, i16 %combined_apperances, i32 2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:68]   --->   Operation 10 'writereq' 'writereq_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln70 = store i9 0, i9 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 11 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 12 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%icmp_ln70 = icmp_eq  i9 %i_2, i9 256" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 15 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%add_ln70 = add i9 %i_2, i9 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 16 'add' 'add_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %new.body.for.inc, void %for.end" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 17 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i_2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 18 'zext' 'i_cast' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%appearances0_addr = getelementptr i16 %appearances0, i64 0, i64 %i_cast" [Byte_Count_Really_Good_This_Time/accelerator.cpp:71]   --->   Operation 19 'getelementptr' 'appearances0_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%appearances0_load = load i8 %appearances0_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:71]   --->   Operation 20 'load' 'appearances0_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln70 = store i9 %add_ln70, i9 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 21 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%appearances0_load = load i8 %appearances0_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:71]   --->   Operation 22 'load' 'appearances0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 24 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%combined_apperances_addr = getelementptr i16 %combined_apperances, i64 0, i64 %i_cast" [Byte_Count_Really_Good_This_Time/accelerator.cpp:71]   --->   Operation 25 'getelementptr' 'combined_apperances_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 %appearances0_load, i8 %combined_apperances_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:71]   --->   Operation 26 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc" [Byte_Count_Really_Good_This_Time/accelerator.cpp:70]   --->   Operation 27 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write, i16 %combined_apperances, i32 2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:73]   --->   Operation 28 'write' 'write_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%read_ln73 = read void @_ssdm_op_Read, i16 %appearances0, i32 2" [Byte_Count_Really_Good_This_Time/accelerator.cpp:73]   --->   Operation 29 'read' 'read_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [Byte_Count_Really_Good_This_Time/accelerator.cpp:73]   --->   Operation 30 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0.000 ns)
	'store' operation ('store_ln70', Byte_Count_Really_Good_This_Time/accelerator.cpp:70) of constant 0 on local variable 'i' [8]  (1.588 ns)

 <State 2>: 3.411ns
The critical path consists of the following:
	'load' operation ('i', Byte_Count_Really_Good_This_Time/accelerator.cpp:70) on local variable 'i' [11]  (0.000 ns)
	'add' operation ('add_ln70', Byte_Count_Really_Good_This_Time/accelerator.cpp:70) [14]  (1.823 ns)
	'store' operation ('store_ln70', Byte_Count_Really_Good_This_Time/accelerator.cpp:70) of variable 'add_ln70', Byte_Count_Really_Good_This_Time/accelerator.cpp:70 on local variable 'i' [24]  (1.588 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation ('appearances0_load', Byte_Count_Really_Good_This_Time/accelerator.cpp:71) on array 'appearances0' [21]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('combined_apperances_addr', Byte_Count_Really_Good_This_Time/accelerator.cpp:71) [22]  (0.000 ns)
	'store' operation ('store_ln71', Byte_Count_Really_Good_This_Time/accelerator.cpp:71) of variable 'appearances0_load', Byte_Count_Really_Good_This_Time/accelerator.cpp:71 on array 'combined_apperances' [23]  (3.254 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
