{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 20:09:55 2019 " "Info: Processing started: Wed Apr 10 20:09:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Fangcun -c Fangcun " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Fangcun -c Fangcun" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Fangcun EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"Fangcun\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 40 " "Warning: No exact pin location assignment(s) for 1 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Info: Pin wr not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { wr } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 664 432 608 680 "wr" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CK (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node CK (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14 " "Info: Destination node inst14" {  } { { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 592 368 432 640 "inst14" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Info: Destination node inst15" {  } { { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 648 368 432 696 "inst15" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 456 352 416 504 "inst12" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Info: Destination node inst11" {  } { { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Info: Destination node inst13" {  } { { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 512 352 416 560 "inst13" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPIR " "Info: Destination node CPIR" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CPIR } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPIR" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { -16 808 984 0 "CPIR" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { uRD } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { -32 808 984 -16 "uRD" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CK } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 288 32 200 304 "CK" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 400 352 416 448 "inst11" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 456 352 416 504 "inst12" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 512 352 416 560 "inst13" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 24 11 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 33 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 22 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rd " "Warning: Node \"rd\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.583 ns register register " "Info: Estimated most critical path is register to register delay of 3.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Scounter8:inst1\|Scounter2:inst7\|inst 1 REG LAB_X13_Y13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y13; Fanout = 5; REG Node = 'Scounter8:inst1\|Scounter2:inst7\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Scounter8:inst1|Scounter2:inst7|inst } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.589 ns) 1.578 ns Scounter8:inst1\|inst10~21 2 COMB LAB_X12_Y16 4 " "Info: 2: + IC(0.989 ns) + CELL(0.589 ns) = 1.578 ns; Loc. = LAB_X12_Y16; Fanout = 4; COMB Node = 'Scounter8:inst1\|inst10~21'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { Scounter8:inst1|Scounter2:inst7|inst Scounter8:inst1|inst10~21 } "NODE_NAME" } } { "../Scounter8/Scounter8.bdf" "" { Schematic "D:/quartualsProject/Scounter8/Scounter8.bdf" { { 400 392 456 448 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.370 ns) 3.475 ns Scounter8:inst1\|Scounter2:inst5\|Selector1:inst7\|inst2 3 COMB LAB_X5_Y16 1 " "Info: 3: + IC(1.527 ns) + CELL(0.370 ns) = 3.475 ns; Loc. = LAB_X5_Y16; Fanout = 1; COMB Node = 'Scounter8:inst1\|Scounter2:inst5\|Selector1:inst7\|inst2'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { Scounter8:inst1|inst10~21 Scounter8:inst1|Scounter2:inst5|Selector1:inst7|inst2 } "NODE_NAME" } } { "../Selector1/Selector1.bdf" "" { Schematic "D:/quartualsProject/Selector1/Selector1.bdf" { { 80 544 608 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.583 ns Scounter8:inst1\|Scounter2:inst5\|inst1 4 REG LAB_X5_Y16 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.583 ns; Loc. = LAB_X5_Y16; Fanout = 5; REG Node = 'Scounter8:inst1\|Scounter2:inst5\|inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Scounter8:inst1|Scounter2:inst5|Selector1:inst7|inst2 Scounter8:inst1|Scounter2:inst5|inst1 } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.067 ns ( 29.78 % ) " "Info: Total cell delay = 1.067 ns ( 29.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.516 ns ( 70.22 % ) " "Info: Total interconnect delay = 2.516 ns ( 70.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.583 ns" { Scounter8:inst1|Scounter2:inst7|inst Scounter8:inst1|inst10~21 Scounter8:inst1|Scounter2:inst5|Selector1:inst7|inst2 Scounter8:inst1|Scounter2:inst5|inst1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0 0 " "Info: Pin \"R0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1 0 " "Info: Pin \"R1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2 0 " "Info: Pin \"R2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3 0 " "Info: Pin \"R3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4 0 " "Info: Pin \"R4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5 0 " "Info: Pin \"R5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R6 0 " "Info: Pin \"R6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R7 0 " "Info: Pin \"R7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPIR 0 " "Info: Pin \"CPIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd 0 " "Info: Pin \"rd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr 0 " "Info: Pin \"wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN_write " "Info: Following pins have the same output enable: EN_write" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R0 3.3-V LVTTL " "Info: Type bi-directional pin R0 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R0 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 648 1648 1664 824 "R0" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R1 3.3-V LVTTL " "Info: Type bi-directional pin R1 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R1 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R1" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 648 1616 1632 824 "R1" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R2 3.3-V LVTTL " "Info: Type bi-directional pin R2 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R2 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R2" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 648 1584 1600 824 "R2" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R3 3.3-V LVTTL " "Info: Type bi-directional pin R3 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R3 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R3" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 648 1552 1568 824 "R3" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R4 3.3-V LVTTL " "Info: Type bi-directional pin R4 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R4 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R4" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 648 1520 1536 824 "R4" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R5 3.3-V LVTTL " "Info: Type bi-directional pin R5 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R5 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R5" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 648 1488 1504 824 "R5" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R6 3.3-V LVTTL " "Info: Type bi-directional pin R6 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R6 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R6" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 648 1456 1472 824 "R6" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional R7 3.3-V LVTTL " "Info: Type bi-directional pin R7 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { R7 } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "R7" } } } } { "Fangcun.bdf" "" { Schematic "D:/quartualsProject/Fangcun/Fangcun.bdf" { { 648 1424 1440 824 "R7" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { R7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 20:09:57 2019 " "Info: Processing ended: Wed Apr 10 20:09:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
