{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1607415103797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1607415103798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 16:11:43 2020 " "Processing started: Tue Dec 08 16:11:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1607415103798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1607415103798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jifenping -c jifenping " "Command: quartus_map --read_settings_files=on --write_settings_files=off jifenping -c jifenping" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1607415103798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1607415104073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jifenping.v 1 1 " "Found 1 design units, including 1 entities, in source file jifenping.v" { { "Info" "ISGN_ENTITY_NAME" "1 jifenping " "Found entity 1: jifenping" {  } { { "jifenping.v" "" { Text "F:/verilog_code/jifenping/jifenping.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1607415104114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1607415104114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jifenping " "Elaborating entity \"jifenping\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1607415104146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 jifenping.v(27) " "Verilog HDL assignment warning at jifenping.v(27): truncated value with size 32 to match size of target (8)" {  } { { "jifenping.v" "" { Text "F:/verilog_code/jifenping/jifenping.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1607415104149 "|jifenping"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 jifenping.v(46) " "Verilog HDL assignment warning at jifenping.v(46): truncated value with size 32 to match size of target (8)" {  } { { "jifenping.v" "" { Text "F:/verilog_code/jifenping/jifenping.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1607415104150 "|jifenping"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 jifenping.v(57) " "Verilog HDL assignment warning at jifenping.v(57): truncated value with size 32 to match size of target (8)" {  } { { "jifenping.v" "" { Text "F:/verilog_code/jifenping/jifenping.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1607415104150 "|jifenping"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "jifenping.v(57) " "Verilog HDL warning at jifenping.v(57): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "jifenping.v" "" { Text "F:/verilog_code/jifenping/jifenping.v" 57 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1607415104150 "|jifenping"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "jifenping.v(58) " "Verilog HDL Conditional Statement error at jifenping.v(58): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "jifenping.v" "" { Text "F:/verilog_code/jifenping/jifenping.v" 58 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "" 0 -1 1607415104151 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q3 jifenping.v(55) " "Verilog HDL Always Construct warning at jifenping.v(55): inferring latch(es) for variable \"q3\", which holds its previous value in one or more paths through the always construct" {  } { { "jifenping.v" "" { Text "F:/verilog_code/jifenping/jifenping.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1607415104151 "|jifenping"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3 jifenping.v(55) " "Inferred latch for \"q3\" at jifenping.v(55)" {  } { { "jifenping.v" "" { Text "F:/verilog_code/jifenping/jifenping.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1607415104152 "|jifenping"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1607415104153 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4538 " "Peak virtual memory: 4538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1607415104212 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 08 16:11:44 2020 " "Processing ended: Tue Dec 08 16:11:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1607415104212 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1607415104212 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1607415104212 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1607415104212 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1607415104801 ""}
