Warning (10268): Verilog HDL information at dsa_datapath.sv(28): always construct contains both blocking and non-blocking assignments File: C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv Line: 28
Warning (10268): Verilog HDL information at dsa_datapath_simd.sv(27): always construct contains both blocking and non-blocking assignments File: C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv Line: 27
Warning (10268): Verilog HDL information at dsa_pixel_fetch_simd.sv(123): always construct contains both blocking and non-blocking assignments File: C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 123
