// Seed: 1026168652
macromodule module_0 ();
  reg id_5;
  always id_3 <= id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    output tri1 id_3,
    output wire id_4,
    id_18,
    input tri1 id_5,
    output uwire id_6,
    input wand id_7,
    input tri1 id_8,
    input wand id_9,
    input wire id_10,
    input tri1 id_11,
    output wire id_12,
    input tri1 id_13,
    output supply0 id_14,
    input tri0 id_15,
    input supply0 id_16
);
  module_0 modCall_1 ();
endmodule
