 module siso_tb;
  reg clk, in;
  wire out;
  siso uut(in, clk, out);
  initial begin
    clk = 0;
    forever #5 clk = ~clk;
  end
  initial begin
    $dumpfile("siso.vcd");
    $dumpvars;
    in = 1; #10;
    in = 0; #10;
    in = 1; #10;
    in = 1; #10;
    in = 0; #40;
    $finish;
  end
endmodule
