
stm32world_freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008760  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e70  080088f0  080088f0  000098f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009760  08009760  0001c000  2**0
                  CONTENTS
  4 .ARM          00000008  08009760  08009760  0000a760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009768  08009768  0001c000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009768  08009768  0000a768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800976c  0800976c  0000a76c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  08009770  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00010000  10000000  08009968  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000013ec  200001f8  200001f8  0001c1f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200015e4  200015e4  0001c1f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001c000  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025711  00000000  00000000  0001c030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000435c  00000000  00000000  00041741  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000f943  00000000  00000000  00045a9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001710  00000000  00000000  000553e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000128c  00000000  00000000  00056af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000050a5  00000000  00000000  00057d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00021417  00000000  00000000  0005ce21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d03eb  00000000  00000000  0007e238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      000000b8  00000000  00000000  0014e623  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000516c  00000000  00000000  0014e6dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000059  00000000  00000000  00153848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_loc    000000fa  00000000  00000000  001538a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_ranges 00000010  00000000  00000000  0015399b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080088d8 	.word	0x080088d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	080088d8 	.word	0x080088d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e98:	b530      	push	{r4, r5, lr}
 8000e9a:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9c:	2400      	movs	r4, #0
 8000e9e:	9405      	str	r4, [sp, #20]
 8000ea0:	9406      	str	r4, [sp, #24]
 8000ea2:	9407      	str	r4, [sp, #28]
 8000ea4:	9408      	str	r4, [sp, #32]
 8000ea6:	9409      	str	r4, [sp, #36]	@ 0x24
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea8:	9401      	str	r4, [sp, #4]
 8000eaa:	4b21      	ldr	r3, [pc, #132]	@ (8000f30 <MX_GPIO_Init+0x98>)
 8000eac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eae:	f042 0204 	orr.w	r2, r2, #4
 8000eb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8000eb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eb6:	f002 0204 	and.w	r2, r2, #4
 8000eba:	9201      	str	r2, [sp, #4]
 8000ebc:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ebe:	9402      	str	r4, [sp, #8]
 8000ec0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ec2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000ec6:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ec8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eca:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000ece:	9202      	str	r2, [sp, #8]
 8000ed0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed2:	9403      	str	r4, [sp, #12]
 8000ed4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ed6:	f042 0201 	orr.w	r2, r2, #1
 8000eda:	631a      	str	r2, [r3, #48]	@ 0x30
 8000edc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ede:	f002 0201 	and.w	r2, r2, #1
 8000ee2:	9203      	str	r2, [sp, #12]
 8000ee4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee6:	9404      	str	r4, [sp, #16]
 8000ee8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eea:	f042 0202 	orr.w	r2, r2, #2
 8000eee:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	f003 0302 	and.w	r3, r3, #2
 8000ef6:	9304      	str	r3, [sp, #16]
 8000ef8:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000efa:	4d0e      	ldr	r5, [pc, #56]	@ (8000f34 <MX_GPIO_Init+0x9c>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f02:	4628      	mov	r0, r5
 8000f04:	f001 fab0 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PULSE_GPIO_Port, PULSE_Pin, GPIO_PIN_RESET);
 8000f08:	4622      	mov	r2, r4
 8000f0a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f0e:	4628      	mov	r0, r5
 8000f10:	f001 faaa 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin PULSE_Pin */
  GPIO_InitStruct.Pin = LED_Pin|PULSE_Pin;
 8000f14:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000f18:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f22:	a905      	add	r1, sp, #20
 8000f24:	4628      	mov	r0, r5
 8000f26:	f001 f9a9 	bl	800227c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f2a:	b00b      	add	sp, #44	@ 0x2c
 8000f2c:	bd30      	pop	{r4, r5, pc}
 8000f2e:	bf00      	nop
 8000f30:	40023800 	.word	0x40023800
 8000f34:	40020800 	.word	0x40020800

08000f38 <MX_DMA_Init>:
{
 8000f38:	b510      	push	{r4, lr}
 8000f3a:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f3c:	2400      	movs	r4, #0
 8000f3e:	9401      	str	r4, [sp, #4]
 8000f40:	4b0d      	ldr	r3, [pc, #52]	@ (8000f78 <MX_DMA_Init+0x40>)
 8000f42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f44:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8000f48:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f50:	9301      	str	r3, [sp, #4]
 8000f52:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000f54:	4622      	mov	r2, r4
 8000f56:	2105      	movs	r1, #5
 8000f58:	2010      	movs	r0, #16
 8000f5a:	f000 fe81 	bl	8001c60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000f5e:	2010      	movs	r0, #16
 8000f60:	f000 fe8e 	bl	8001c80 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000f64:	4622      	mov	r2, r4
 8000f66:	2105      	movs	r1, #5
 8000f68:	2011      	movs	r0, #17
 8000f6a:	f000 fe79 	bl	8001c60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000f6e:	2011      	movs	r0, #17
 8000f70:	f000 fe86 	bl	8001c80 <HAL_NVIC_EnableIRQ>
}
 8000f74:	b002      	add	sp, #8
 8000f76:	bd10      	pop	{r4, pc}
 8000f78:	40023800 	.word	0x40023800

08000f7c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f7c:	b530      	push	{r4, r5, lr}
 8000f7e:	b083      	sub	sp, #12
  /* USER CODE BEGIN 5 */

    uint8_t toggle = 0;
 8000f80:	2400      	movs	r4, #0
 8000f82:	e008      	b.n	8000f96 <StartDefaultTask+0x1a>
        osSemaphoreRelease(ledSemaphoreHandle);

        uint32_t tick = osKernelGetTickCount();

        if (!toggle) { // Only every second time
            osMessageQueuePut(tickQueueHandle, &tick, 0, osWaitForever);
 8000f84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f88:	2200      	movs	r2, #0
 8000f8a:	a901      	add	r1, sp, #4
 8000f8c:	480a      	ldr	r0, [pc, #40]	@ (8000fb8 <StartDefaultTask+0x3c>)
 8000f8e:	6800      	ldr	r0, [r0, #0]
 8000f90:	f002 fc4c 	bl	800382c <osMessageQueuePut>
        toggle = !toggle;
 8000f94:	462c      	mov	r4, r5
        osDelay(500);
 8000f96:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f9a:	f002 fa93 	bl	80034c4 <osDelay>
        toggle = !toggle;
 8000f9e:	f084 0501 	eor.w	r5, r4, #1
        osSemaphoreRelease(ledSemaphoreHandle);
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <StartDefaultTask+0x40>)
 8000fa4:	6818      	ldr	r0, [r3, #0]
 8000fa6:	f002 fbc7 	bl	8003738 <osSemaphoreRelease>
        uint32_t tick = osKernelGetTickCount();
 8000faa:	f002 fa23 	bl	80033f4 <osKernelGetTickCount>
 8000fae:	9001      	str	r0, [sp, #4]
        if (!toggle) { // Only every second time
 8000fb0:	2c00      	cmp	r4, #0
 8000fb2:	d0ef      	beq.n	8000f94 <StartDefaultTask+0x18>
 8000fb4:	e7e6      	b.n	8000f84 <StartDefaultTask+0x8>
 8000fb6:	bf00      	nop
 8000fb8:	20000440 	.word	0x20000440
 8000fbc:	20000430 	.word	0x20000430

08000fc0 <StartPulseTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartPulseTask */
void StartPulseTask(void *argument)
{
 8000fc0:	b508      	push	{r3, lr}
    osStatus_t ret;

    /* Infinite loop */
    for (;;) {

        ret = osSemaphoreAcquire(pulseSemaphoreHandle, osWaitForever);
 8000fc2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000fc6:	4b07      	ldr	r3, [pc, #28]	@ (8000fe4 <StartPulseTask+0x24>)
 8000fc8:	6818      	ldr	r0, [r3, #0]
 8000fca:	f002 fb81 	bl	80036d0 <osSemaphoreAcquire>

        if (!ret) {
 8000fce:	2800      	cmp	r0, #0
 8000fd0:	d1f7      	bne.n	8000fc2 <StartPulseTask+0x2>
            HAL_GPIO_TogglePin(PULSE_GPIO_Port, PULSE_Pin);
 8000fd2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fd6:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
 8000fda:	f500 3002 	add.w	r0, r0, #133120	@ 0x20800
 8000fde:	f001 fa49 	bl	8002474 <HAL_GPIO_TogglePin>
 8000fe2:	e7ee      	b.n	8000fc2 <StartPulseTask+0x2>
 8000fe4:	2000042c 	.word	0x2000042c

08000fe8 <StartLedTask>:
{
 8000fe8:	b510      	push	{r4, lr}
        ret = osSemaphoreAcquire(ledSemaphoreHandle, osWaitForever);
 8000fea:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000fee:	4b0a      	ldr	r3, [pc, #40]	@ (8001018 <StartLedTask+0x30>)
 8000ff0:	6818      	ldr	r0, [r3, #0]
 8000ff2:	f002 fb6d 	bl	80036d0 <osSemaphoreAcquire>
        if (!ret) {
 8000ff6:	2800      	cmp	r0, #0
 8000ff8:	d1f7      	bne.n	8000fea <StartLedTask+0x2>
            osMutexWait(ledMutexHandle, osWaitForever);
 8000ffa:	4c08      	ldr	r4, [pc, #32]	@ (800101c <StartLedTask+0x34>)
 8000ffc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001000:	6820      	ldr	r0, [r4, #0]
 8001002:	f002 fab6 	bl	8003572 <osMutexAcquire>
            HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001006:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800100a:	4805      	ldr	r0, [pc, #20]	@ (8001020 <StartLedTask+0x38>)
 800100c:	f001 fa32 	bl	8002474 <HAL_GPIO_TogglePin>
            osMutexRelease(ledMutexHandle);
 8001010:	6820      	ldr	r0, [r4, #0]
 8001012:	f002 fadd 	bl	80035d0 <osMutexRelease>
 8001016:	e7e8      	b.n	8000fea <StartLedTask+0x2>
 8001018:	20000430 	.word	0x20000430
 800101c:	20000434 	.word	0x20000434
 8001020:	40020800 	.word	0x40020800

08001024 <StartTickTask>:
{
 8001024:	b510      	push	{r4, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	e01d      	b.n	8001066 <StartTickTask+0x42>
            osMutexWait(printMutexHandle, osWaitForever);
 800102a:	4c14      	ldr	r4, [pc, #80]	@ (800107c <StartTickTask+0x58>)
 800102c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001030:	6820      	ldr	r0, [r4, #0]
 8001032:	f002 fa9e 	bl	8003572 <osMutexAcquire>
            printf("Tick %lu (c1 = %lu, c1h = %lu ch2 = %lu, c2h = %lu s = %lu)\n", tick / 1000, conv_ch1, conv_half_ch1, conv_ch2, conv_half_ch2, sine_task);
 8001036:	9905      	ldr	r1, [sp, #20]
 8001038:	4b11      	ldr	r3, [pc, #68]	@ (8001080 <StartTickTask+0x5c>)
 800103a:	fba3 3101 	umull	r3, r1, r3, r1
 800103e:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <StartTickTask+0x60>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	9302      	str	r3, [sp, #8]
 8001044:	4b10      	ldr	r3, [pc, #64]	@ (8001088 <StartTickTask+0x64>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	9301      	str	r3, [sp, #4]
 800104a:	4b10      	ldr	r3, [pc, #64]	@ (800108c <StartTickTask+0x68>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <StartTickTask+0x6c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a0f      	ldr	r2, [pc, #60]	@ (8001094 <StartTickTask+0x70>)
 8001056:	6812      	ldr	r2, [r2, #0]
 8001058:	0989      	lsrs	r1, r1, #6
 800105a:	480f      	ldr	r0, [pc, #60]	@ (8001098 <StartTickTask+0x74>)
 800105c:	f005 fc0e 	bl	800687c <iprintf>
            osMutexRelease(printMutexHandle);
 8001060:	6820      	ldr	r0, [r4, #0]
 8001062:	f002 fab5 	bl	80035d0 <osMutexRelease>
        ret = osMessageQueueGet(tickQueueHandle, &tick, NULL, osWaitForever);
 8001066:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800106a:	2200      	movs	r2, #0
 800106c:	a905      	add	r1, sp, #20
 800106e:	480b      	ldr	r0, [pc, #44]	@ (800109c <StartTickTask+0x78>)
 8001070:	6800      	ldr	r0, [r0, #0]
 8001072:	f002 fc1d 	bl	80038b0 <osMessageQueueGet>
        if (ret == osOK) {
 8001076:	2800      	cmp	r0, #0
 8001078:	d1f5      	bne.n	8001066 <StartTickTask+0x42>
 800107a:	e7d6      	b.n	800102a <StartTickTask+0x6>
 800107c:	20000438 	.word	0x20000438
 8001080:	10624dd3 	.word	0x10624dd3
 8001084:	20000214 	.word	0x20000214
 8001088:	2000021c 	.word	0x2000021c
 800108c:	20000218 	.word	0x20000218
 8001090:	20000224 	.word	0x20000224
 8001094:	20000220 	.word	0x20000220
 8001098:	080088f0 	.word	0x080088f0
 800109c:	20000440 	.word	0x20000440

080010a0 <StartStatusTask>:
{
 80010a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010a2:	b089      	sub	sp, #36	@ 0x24
 80010a4:	e047      	b.n	8001136 <StartStatusTask+0x96>
                        * (float) pxTaskStatusArray[x].ulRunTimeCounter
 80010a6:	9b06      	ldr	r3, [sp, #24]
 80010a8:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80010ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80010b0:	edd3 7a06 	vldr	s15, [r3, #24]
 80010b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b8:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001188 <StartStatusTask+0xe8>
 80010bc:	ee67 7a87 	vmul.f32	s15, s15, s14
                        / (float) ulTotalRunTime);
 80010c0:	ed9d 7a05 	vldr	s14, [sp, #20]
 80010c4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
                printf("Task %lu: %-12s %2d %8.4f (%8lu) %4i\n", x,
 80010c8:	9d06      	ldr	r5, [sp, #24]
                        pxTaskStatusArray[x].pcTaskName,
 80010ca:	9b06      	ldr	r3, [sp, #24]
 80010cc:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80010d0:	eb04 0283 	add.w	r2, r4, r3, lsl #2
                        pxTaskStatusArray[x].eCurrentState, runtime_percent, pxTaskStatusArray[x].ulRunTimeCounter,
 80010d4:	9b06      	ldr	r3, [sp, #24]
 80010d6:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80010da:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80010de:	7b1e      	ldrb	r6, [r3, #12]
 80010e0:	9b06      	ldr	r3, [sp, #24]
 80010e2:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80010e6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
                        pxTaskStatusArray[x].usStackHighWaterMark);
 80010ea:	9906      	ldr	r1, [sp, #24]
 80010ec:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80010f0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80010f4:	8c09      	ldrh	r1, [r1, #32]
                printf("Task %lu: %-12s %2d %8.4f (%8lu) %4i\n", x,
 80010f6:	6857      	ldr	r7, [r2, #4]
 80010f8:	9103      	str	r1, [sp, #12]
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	9302      	str	r3, [sp, #8]
 80010fe:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001102:	ee17 0a90 	vmov	r0, s15
 8001106:	f7ff fa1f 	bl	8000548 <__aeabi_f2d>
 800110a:	e9cd 0100 	strd	r0, r1, [sp]
 800110e:	4633      	mov	r3, r6
 8001110:	463a      	mov	r2, r7
 8001112:	4629      	mov	r1, r5
 8001114:	481d      	ldr	r0, [pc, #116]	@ (800118c <StartStatusTask+0xec>)
 8001116:	f005 fbb1 	bl	800687c <iprintf>
            for (x = 0; x < uxArraySize; x++) {
 800111a:	9b06      	ldr	r3, [sp, #24]
 800111c:	3301      	adds	r3, #1
 800111e:	9306      	str	r3, [sp, #24]
 8001120:	9a06      	ldr	r2, [sp, #24]
 8001122:	9b07      	ldr	r3, [sp, #28]
 8001124:	429a      	cmp	r2, r3
 8001126:	d3be      	bcc.n	80010a6 <StartStatusTask+0x6>
            vPortFree(pxTaskStatusArray);
 8001128:	4620      	mov	r0, r4
 800112a:	f004 fe05 	bl	8005d38 <vPortFree>
        osMutexRelease(printMutexHandle);
 800112e:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <StartStatusTask+0xf0>)
 8001130:	6818      	ldr	r0, [r3, #0]
 8001132:	f002 fa4d 	bl	80035d0 <osMutexRelease>
        osDelay(10000);
 8001136:	f242 7010 	movw	r0, #10000	@ 0x2710
 800113a:	f002 f9c3 	bl	80034c4 <osDelay>
        uxArraySize = uxTaskGetNumberOfTasks();
 800113e:	f003 fcf7 	bl	8004b30 <uxTaskGetNumberOfTasks>
 8001142:	9007      	str	r0, [sp, #28]
        pxTaskStatusArray = pvPortMalloc(uxArraySize * sizeof(TaskStatus_t)); // a little bit scary!
 8001144:	9807      	ldr	r0, [sp, #28]
 8001146:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 800114a:	0080      	lsls	r0, r0, #2
 800114c:	f004 fd72 	bl	8005c34 <pvPortMalloc>
 8001150:	4604      	mov	r4, r0
        osMutexWait(printMutexHandle, osWaitForever);
 8001152:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001156:	4b0e      	ldr	r3, [pc, #56]	@ (8001190 <StartStatusTask+0xf0>)
 8001158:	6818      	ldr	r0, [r3, #0]
 800115a:	f002 fa0a 	bl	8003572 <osMutexAcquire>
        if (pxTaskStatusArray != NULL) {
 800115e:	b17c      	cbz	r4, 8001180 <StartStatusTask+0xe0>
            uxArraySize = uxTaskGetSystemState(pxTaskStatusArray, uxArraySize,
 8001160:	9907      	ldr	r1, [sp, #28]
 8001162:	aa05      	add	r2, sp, #20
 8001164:	4620      	mov	r0, r4
 8001166:	f003 ffb7 	bl	80050d8 <uxTaskGetSystemState>
 800116a:	9007      	str	r0, [sp, #28]
            printf("Task count = %lu\n", uxArraySize);
 800116c:	9907      	ldr	r1, [sp, #28]
 800116e:	4809      	ldr	r0, [pc, #36]	@ (8001194 <StartStatusTask+0xf4>)
 8001170:	f005 fb84 	bl	800687c <iprintf>
            printf("No      Name          S   Usage     Count     HW\n");
 8001174:	4808      	ldr	r0, [pc, #32]	@ (8001198 <StartStatusTask+0xf8>)
 8001176:	f005 fbe9 	bl	800694c <puts>
            for (x = 0; x < uxArraySize; x++) {
 800117a:	2300      	movs	r3, #0
 800117c:	9306      	str	r3, [sp, #24]
 800117e:	e7cf      	b.n	8001120 <StartStatusTask+0x80>
            printf("Unable to allocate stack space\n");
 8001180:	4806      	ldr	r0, [pc, #24]	@ (800119c <StartStatusTask+0xfc>)
 8001182:	f005 fbe3 	bl	800694c <puts>
 8001186:	e7d2      	b.n	800112e <StartStatusTask+0x8e>
 8001188:	42c80000 	.word	0x42c80000
 800118c:	08008978 	.word	0x08008978
 8001190:	20000438 	.word	0x20000438
 8001194:	08008930 	.word	0x08008930
 8001198:	08008944 	.word	0x08008944
 800119c:	080089a0 	.word	0x080089a0

080011a0 <StartSineTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSineTask */
void StartSineTask(void *argument)
{
 80011a0:	b510      	push	{r4, lr}
 80011a2:	ed2d 8b02 	vpush	{d8}
 80011a6:	b084      	sub	sp, #16
    /* Infinite loop */
    for (;;) {

        sine_queue_t sine;

        ret = osMessageQueueGet(sineQueueHandle, &sine, NULL, osWaitForever);
 80011a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011ac:	2200      	movs	r2, #0
 80011ae:	4669      	mov	r1, sp
 80011b0:	481b      	ldr	r0, [pc, #108]	@ (8001220 <StartSineTask+0x80>)
 80011b2:	6800      	ldr	r0, [r0, #0]
 80011b4:	f002 fb7c 	bl	80038b0 <osMessageQueueGet>
        if (ret == osOK) {
 80011b8:	2800      	cmp	r0, #0
 80011ba:	d1f5      	bne.n	80011a8 <StartSineTask+0x8>
 80011bc:	4604      	mov	r4, r0
            ++sine_task;
 80011be:	4a19      	ldr	r2, [pc, #100]	@ (8001224 <StartSineTask+0x84>)
 80011c0:	6813      	ldr	r3, [r2, #0]
 80011c2:	3301      	adds	r3, #1
 80011c4:	6013      	str	r3, [r2, #0]
            for (int i = 0; i < DMA_BUFFER_SIZE; ++i) {
 80011c6:	e000      	b.n	80011ca <StartSineTask+0x2a>
 80011c8:	3401      	adds	r4, #1
 80011ca:	2c3f      	cmp	r4, #63	@ 0x3f
 80011cc:	dcec      	bgt.n	80011a8 <StartSineTask+0x8>
                sine.buffer[i] = OUTPUT_MID - (sine.amplification * (OUTPUT_MID * arm_cos_f32(sine.angle)));
 80011ce:	ed9d 8a03 	vldr	s16, [sp, #12]
 80011d2:	ed9d 0a01 	vldr	s0, [sp, #4]
 80011d6:	f004 fded 	bl	8005db4 <arm_cos_f32>
 80011da:	eddf 7a13 	vldr	s15, [pc, #76]	@ 8001228 <StartSineTask+0x88>
 80011de:	ee20 0a27 	vmul.f32	s0, s0, s15
 80011e2:	ee28 8a00 	vmul.f32	s16, s16, s0
 80011e6:	ee77 7ac8 	vsub.f32	s15, s15, s16
 80011ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011ee:	9b00      	ldr	r3, [sp, #0]
 80011f0:	ee17 2a90 	vmov	r2, s15
 80011f4:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
                sine.angle += sine.angle_change;
 80011f8:	eddd 7a01 	vldr	s15, [sp, #4]
 80011fc:	ed9d 7a02 	vldr	s14, [sp, #8]
 8001200:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001204:	edcd 7a01 	vstr	s15, [sp, #4]
                if (sine.angle >= two_pi) {
 8001208:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800122c <StartSineTask+0x8c>
 800120c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001214:	dbd8      	blt.n	80011c8 <StartSineTask+0x28>
                    sine.angle -= two_pi;
 8001216:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800121a:	edcd 7a01 	vstr	s15, [sp, #4]
 800121e:	e7d3      	b.n	80011c8 <StartSineTask+0x28>
 8001220:	2000043c 	.word	0x2000043c
 8001224:	20000214 	.word	0x20000214
 8001228:	45000000 	.word	0x45000000
 800122c:	40c90fdb 	.word	0x40c90fdb

08001230 <_write>:
    if (fd == 1 || fd == 2) {
 8001230:	3801      	subs	r0, #1
 8001232:	2801      	cmp	r0, #1
 8001234:	d80a      	bhi.n	800124c <_write+0x1c>
int _write(int fd, char *ptr, int len) {
 8001236:	b510      	push	{r4, lr}
 8001238:	4614      	mov	r4, r2
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800123a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800123e:	b292      	uxth	r2, r2
 8001240:	4805      	ldr	r0, [pc, #20]	@ (8001258 <_write+0x28>)
 8001242:	f002 f836 	bl	80032b2 <HAL_UART_Transmit>
        if (hstatus == HAL_OK)
 8001246:	b920      	cbnz	r0, 8001252 <_write+0x22>
            return len;
 8001248:	4620      	mov	r0, r4
}
 800124a:	bd10      	pop	{r4, pc}
    return -1;
 800124c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8001250:	4770      	bx	lr
            return -1;
 8001252:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001256:	e7f8      	b.n	800124a <_write+0x1a>
 8001258:	2000045c 	.word	0x2000045c

0800125c <HAL_DAC_ConvCpltCallbackCh1>:
void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac) {
 800125c:	b508      	push	{r3, lr}
    ++conv_ch1;
 800125e:	4a07      	ldr	r2, [pc, #28]	@ (800127c <HAL_DAC_ConvCpltCallbackCh1+0x20>)
 8001260:	6813      	ldr	r3, [r2, #0]
 8001262:	3301      	adds	r3, #1
 8001264:	6013      	str	r3, [r2, #0]
    dacs[0].buffer = &dma_buffer_1[DMA_BUFFER_SIZE];
 8001266:	4906      	ldr	r1, [pc, #24]	@ (8001280 <HAL_DAC_ConvCpltCallbackCh1+0x24>)
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <HAL_DAC_ConvCpltCallbackCh1+0x28>)
 800126a:	600b      	str	r3, [r1, #0]
    osMessageQueuePut(sineQueueHandle, &dacs[0], 0, 0);
 800126c:	2300      	movs	r3, #0
 800126e:	461a      	mov	r2, r3
 8001270:	4805      	ldr	r0, [pc, #20]	@ (8001288 <HAL_DAC_ConvCpltCallbackCh1+0x2c>)
 8001272:	6800      	ldr	r0, [r0, #0]
 8001274:	f002 fada 	bl	800382c <osMessageQueuePut>
}
 8001278:	bd08      	pop	{r3, pc}
 800127a:	bf00      	nop
 800127c:	20000220 	.word	0x20000220
 8001280:	20000000 	.word	0x20000000
 8001284:	200003a8 	.word	0x200003a8
 8001288:	2000043c 	.word	0x2000043c

0800128c <HAL_DAC_ConvHalfCpltCallbackCh1>:
void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac) {
 800128c:	b508      	push	{r3, lr}
    ++conv_half_ch1;
 800128e:	4a07      	ldr	r2, [pc, #28]	@ (80012ac <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
 8001290:	6813      	ldr	r3, [r2, #0]
 8001292:	3301      	adds	r3, #1
 8001294:	6013      	str	r3, [r2, #0]
    dacs[0].buffer = &dma_buffer_1[0];
 8001296:	4906      	ldr	r1, [pc, #24]	@ (80012b0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x24>)
 8001298:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <HAL_DAC_ConvHalfCpltCallbackCh1+0x28>)
 800129a:	600b      	str	r3, [r1, #0]
    osMessageQueuePut(sineQueueHandle, &dacs[0], 0, 0);
 800129c:	2300      	movs	r3, #0
 800129e:	461a      	mov	r2, r3
 80012a0:	4805      	ldr	r0, [pc, #20]	@ (80012b8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x2c>)
 80012a2:	6800      	ldr	r0, [r0, #0]
 80012a4:	f002 fac2 	bl	800382c <osMessageQueuePut>
}
 80012a8:	bd08      	pop	{r3, pc}
 80012aa:	bf00      	nop
 80012ac:	20000224 	.word	0x20000224
 80012b0:	20000000 	.word	0x20000000
 80012b4:	20000328 	.word	0x20000328
 80012b8:	2000043c 	.word	0x2000043c

080012bc <HAL_DACEx_ConvCpltCallbackCh2>:
void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac) {
 80012bc:	b508      	push	{r3, lr}
    ++conv_ch2;
 80012be:	4a07      	ldr	r2, [pc, #28]	@ (80012dc <HAL_DACEx_ConvCpltCallbackCh2+0x20>)
 80012c0:	6813      	ldr	r3, [r2, #0]
 80012c2:	3301      	adds	r3, #1
 80012c4:	6013      	str	r3, [r2, #0]
    dacs[1].buffer = &dma_buffer_2[DMA_BUFFER_SIZE];
 80012c6:	4906      	ldr	r1, [pc, #24]	@ (80012e0 <HAL_DACEx_ConvCpltCallbackCh2+0x24>)
 80012c8:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <HAL_DACEx_ConvCpltCallbackCh2+0x28>)
 80012ca:	f841 3f10 	str.w	r3, [r1, #16]!
    osMessageQueuePut(sineQueueHandle, &dacs[1], 0, 0);
 80012ce:	2300      	movs	r3, #0
 80012d0:	461a      	mov	r2, r3
 80012d2:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <HAL_DACEx_ConvCpltCallbackCh2+0x2c>)
 80012d4:	6800      	ldr	r0, [r0, #0]
 80012d6:	f002 faa9 	bl	800382c <osMessageQueuePut>
}
 80012da:	bd08      	pop	{r3, pc}
 80012dc:	20000218 	.word	0x20000218
 80012e0:	20000000 	.word	0x20000000
 80012e4:	200002a8 	.word	0x200002a8
 80012e8:	2000043c 	.word	0x2000043c

080012ec <HAL_DACEx_ConvHalfCpltCallbackCh2>:
void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac) {
 80012ec:	b508      	push	{r3, lr}
    ++conv_half_ch2;
 80012ee:	4a07      	ldr	r2, [pc, #28]	@ (800130c <HAL_DACEx_ConvHalfCpltCallbackCh2+0x20>)
 80012f0:	6813      	ldr	r3, [r2, #0]
 80012f2:	3301      	adds	r3, #1
 80012f4:	6013      	str	r3, [r2, #0]
    dacs[1].buffer = &dma_buffer_2[0];
 80012f6:	4906      	ldr	r1, [pc, #24]	@ (8001310 <HAL_DACEx_ConvHalfCpltCallbackCh2+0x24>)
 80012f8:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <HAL_DACEx_ConvHalfCpltCallbackCh2+0x28>)
 80012fa:	f841 3f10 	str.w	r3, [r1, #16]!
    osMessageQueuePut(sineQueueHandle, &dacs[1], 0, 0);
 80012fe:	2300      	movs	r3, #0
 8001300:	461a      	mov	r2, r3
 8001302:	4805      	ldr	r0, [pc, #20]	@ (8001318 <HAL_DACEx_ConvHalfCpltCallbackCh2+0x2c>)
 8001304:	6800      	ldr	r0, [r0, #0]
 8001306:	f002 fa91 	bl	800382c <osMessageQueuePut>
}
 800130a:	bd08      	pop	{r3, pc}
 800130c:	2000021c 	.word	0x2000021c
 8001310:	20000000 	.word	0x20000000
 8001314:	20000228 	.word	0x20000228
 8001318:	2000043c 	.word	0x2000043c

0800131c <configureTimerForRunTimeStats>:
void configureTimerForRunTimeStats(void) {
 800131c:	b508      	push	{r3, lr}
    ulHighFrequencyTimerTicks = 0;
 800131e:	4b03      	ldr	r3, [pc, #12]	@ (800132c <configureTimerForRunTimeStats+0x10>)
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
    HAL_TIM_Base_Start_IT(&htim13);
 8001324:	4802      	ldr	r0, [pc, #8]	@ (8001330 <configureTimerForRunTimeStats+0x14>)
 8001326:	f001 fc37 	bl	8002b98 <HAL_TIM_Base_Start_IT>
}
 800132a:	bd08      	pop	{r3, pc}
 800132c:	20000428 	.word	0x20000428
 8001330:	200004a4 	.word	0x200004a4

08001334 <getRunTimeCounterValue>:
    return ulHighFrequencyTimerTicks;
 8001334:	4b01      	ldr	r3, [pc, #4]	@ (800133c <getRunTimeCounterValue+0x8>)
 8001336:	6818      	ldr	r0, [r3, #0]
}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	20000428 	.word	0x20000428

08001340 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001340:	b510      	push	{r4, lr}
 8001342:	4604      	mov	r4, r0
  /* USER CODE BEGIN Callback 0 */

    if (htim->Instance == TIM4) {
 8001344:	6802      	ldr	r2, [r0, #0]
 8001346:	4b08      	ldr	r3, [pc, #32]	@ (8001368 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001348:	429a      	cmp	r2, r3
 800134a:	d004      	beq.n	8001356 <HAL_TIM_PeriodElapsedCallback+0x16>
        osSemaphoreRelease(pulseSemaphoreHandle);
    }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 800134c:	6822      	ldr	r2, [r4, #0]
 800134e:	4b07      	ldr	r3, [pc, #28]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001350:	429a      	cmp	r2, r3
 8001352:	d005      	beq.n	8001360 <HAL_TIM_PeriodElapsedCallback+0x20>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001354:	bd10      	pop	{r4, pc}
        osSemaphoreRelease(pulseSemaphoreHandle);
 8001356:	4b06      	ldr	r3, [pc, #24]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001358:	6818      	ldr	r0, [r3, #0]
 800135a:	f002 f9ed 	bl	8003738 <osSemaphoreRelease>
 800135e:	e7f5      	b.n	800134c <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8001360:	f000 fc18 	bl	8001b94 <HAL_IncTick>
}
 8001364:	e7f6      	b.n	8001354 <HAL_TIM_PeriodElapsedCallback+0x14>
 8001366:	bf00      	nop
 8001368:	40000800 	.word	0x40000800
 800136c:	40002000 	.word	0x40002000
 8001370:	2000042c 	.word	0x2000042c

08001374 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001376:	e7fe      	b.n	8001376 <Error_Handler+0x2>

08001378 <MX_USART1_UART_Init>:
{
 8001378:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 800137a:	480a      	ldr	r0, [pc, #40]	@ (80013a4 <MX_USART1_UART_Init+0x2c>)
 800137c:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <MX_USART1_UART_Init+0x30>)
 800137e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 2000000;
 8001380:	4b0a      	ldr	r3, [pc, #40]	@ (80013ac <MX_USART1_UART_Init+0x34>)
 8001382:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001384:	2300      	movs	r3, #0
 8001386:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001388:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800138a:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800138c:	220c      	movs	r2, #12
 800138e:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001390:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8001392:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001396:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001398:	f001 ff5b 	bl	8003252 <HAL_UART_Init>
 800139c:	b900      	cbnz	r0, 80013a0 <MX_USART1_UART_Init+0x28>
}
 800139e:	bd08      	pop	{r3, pc}
    Error_Handler();
 80013a0:	f7ff ffe8 	bl	8001374 <Error_Handler>
 80013a4:	2000045c 	.word	0x2000045c
 80013a8:	40011000 	.word	0x40011000
 80013ac:	001e8480 	.word	0x001e8480

080013b0 <MX_TIM13_Init>:
{
 80013b0:	b508      	push	{r3, lr}
  htim13.Instance = TIM13;
 80013b2:	4808      	ldr	r0, [pc, #32]	@ (80013d4 <MX_TIM13_Init+0x24>)
 80013b4:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <MX_TIM13_Init+0x28>)
 80013b6:	6003      	str	r3, [r0, #0]
  htim13.Init.Prescaler = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	6043      	str	r3, [r0, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013bc:	6083      	str	r3, [r0, #8]
  htim13.Init.Period = 840-1;
 80013be:	f240 3247 	movw	r2, #839	@ 0x347
 80013c2:	60c2      	str	r2, [r0, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c4:	6103      	str	r3, [r0, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c6:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80013c8:	f001 fd4a 	bl	8002e60 <HAL_TIM_Base_Init>
 80013cc:	b900      	cbnz	r0, 80013d0 <MX_TIM13_Init+0x20>
}
 80013ce:	bd08      	pop	{r3, pc}
    Error_Handler();
 80013d0:	f7ff ffd0 	bl	8001374 <Error_Handler>
 80013d4:	200004a4 	.word	0x200004a4
 80013d8:	40001c00 	.word	0x40001c00

080013dc <MX_TIM4_Init>:
{
 80013dc:	b500      	push	{lr}
 80013de:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013e0:	2300      	movs	r3, #0
 80013e2:	9302      	str	r3, [sp, #8]
 80013e4:	9303      	str	r3, [sp, #12]
 80013e6:	9304      	str	r3, [sp, #16]
 80013e8:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	9301      	str	r3, [sp, #4]
  htim4.Instance = TIM4;
 80013ee:	4813      	ldr	r0, [pc, #76]	@ (800143c <MX_TIM4_Init+0x60>)
 80013f0:	4a13      	ldr	r2, [pc, #76]	@ (8001440 <MX_TIM4_Init+0x64>)
 80013f2:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 84 - 1;
 80013f4:	2253      	movs	r2, #83	@ 0x53
 80013f6:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f8:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 50 - 1;
 80013fa:	2231      	movs	r2, #49	@ 0x31
 80013fc:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fe:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001400:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001402:	f001 fd2d 	bl	8002e60 <HAL_TIM_Base_Init>
 8001406:	b990      	cbnz	r0, 800142e <MX_TIM4_Init+0x52>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001408:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800140c:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800140e:	a902      	add	r1, sp, #8
 8001410:	480a      	ldr	r0, [pc, #40]	@ (800143c <MX_TIM4_Init+0x60>)
 8001412:	f001 fd5e 	bl	8002ed2 <HAL_TIM_ConfigClockSource>
 8001416:	b960      	cbnz	r0, 8001432 <MX_TIM4_Init+0x56>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001418:	2300      	movs	r3, #0
 800141a:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800141c:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800141e:	4669      	mov	r1, sp
 8001420:	4806      	ldr	r0, [pc, #24]	@ (800143c <MX_TIM4_Init+0x60>)
 8001422:	f001 fdd5 	bl	8002fd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001426:	b930      	cbnz	r0, 8001436 <MX_TIM4_Init+0x5a>
}
 8001428:	b007      	add	sp, #28
 800142a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800142e:	f7ff ffa1 	bl	8001374 <Error_Handler>
    Error_Handler();
 8001432:	f7ff ff9f 	bl	8001374 <Error_Handler>
    Error_Handler();
 8001436:	f7ff ff9d 	bl	8001374 <Error_Handler>
 800143a:	bf00      	nop
 800143c:	20000534 	.word	0x20000534
 8001440:	40000800 	.word	0x40000800

08001444 <MX_DAC_Init>:
{
 8001444:	b500      	push	{lr}
 8001446:	b083      	sub	sp, #12
  DAC_ChannelConfTypeDef sConfig = {0};
 8001448:	2300      	movs	r3, #0
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	9301      	str	r3, [sp, #4]
  hdac.Instance = DAC;
 800144e:	480f      	ldr	r0, [pc, #60]	@ (800148c <MX_DAC_Init+0x48>)
 8001450:	4b0f      	ldr	r3, [pc, #60]	@ (8001490 <MX_DAC_Init+0x4c>)
 8001452:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001454:	f000 fc18 	bl	8001c88 <HAL_DAC_Init>
 8001458:	b988      	cbnz	r0, 800147e <MX_DAC_Init+0x3a>
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800145a:	2304      	movs	r3, #4
 800145c:	9300      	str	r3, [sp, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800145e:	2200      	movs	r2, #0
 8001460:	9201      	str	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001462:	4669      	mov	r1, sp
 8001464:	4809      	ldr	r0, [pc, #36]	@ (800148c <MX_DAC_Init+0x48>)
 8001466:	f000 fcb3 	bl	8001dd0 <HAL_DAC_ConfigChannel>
 800146a:	b950      	cbnz	r0, 8001482 <MX_DAC_Init+0x3e>
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800146c:	2210      	movs	r2, #16
 800146e:	4669      	mov	r1, sp
 8001470:	4806      	ldr	r0, [pc, #24]	@ (800148c <MX_DAC_Init+0x48>)
 8001472:	f000 fcad 	bl	8001dd0 <HAL_DAC_ConfigChannel>
 8001476:	b930      	cbnz	r0, 8001486 <MX_DAC_Init+0x42>
}
 8001478:	b003      	add	sp, #12
 800147a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800147e:	f7ff ff79 	bl	8001374 <Error_Handler>
    Error_Handler();
 8001482:	f7ff ff77 	bl	8001374 <Error_Handler>
    Error_Handler();
 8001486:	f7ff ff75 	bl	8001374 <Error_Handler>
 800148a:	bf00      	nop
 800148c:	2000063c 	.word	0x2000063c
 8001490:	40007400 	.word	0x40007400

08001494 <MX_TIM6_Init>:
{
 8001494:	b500      	push	{lr}
 8001496:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001498:	2300      	movs	r3, #0
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	9301      	str	r3, [sp, #4]
  htim6.Instance = TIM6;
 800149e:	480e      	ldr	r0, [pc, #56]	@ (80014d8 <MX_TIM6_Init+0x44>)
 80014a0:	4a0e      	ldr	r2, [pc, #56]	@ (80014dc <MX_TIM6_Init+0x48>)
 80014a2:	6002      	str	r2, [r0, #0]
  htim6.Init.Prescaler = 84 - 1;
 80014a4:	2253      	movs	r2, #83	@ 0x53
 80014a6:	6042      	str	r2, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a8:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 10 - 1;
 80014aa:	2209      	movs	r2, #9
 80014ac:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ae:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80014b0:	f001 fcd6 	bl	8002e60 <HAL_TIM_Base_Init>
 80014b4:	b958      	cbnz	r0, 80014ce <MX_TIM6_Init+0x3a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80014b6:	2320      	movs	r3, #32
 80014b8:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ba:	2300      	movs	r3, #0
 80014bc:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80014be:	4669      	mov	r1, sp
 80014c0:	4805      	ldr	r0, [pc, #20]	@ (80014d8 <MX_TIM6_Init+0x44>)
 80014c2:	f001 fd85 	bl	8002fd0 <HAL_TIMEx_MasterConfigSynchronization>
 80014c6:	b920      	cbnz	r0, 80014d2 <MX_TIM6_Init+0x3e>
}
 80014c8:	b003      	add	sp, #12
 80014ca:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80014ce:	f7ff ff51 	bl	8001374 <Error_Handler>
    Error_Handler();
 80014d2:	f7ff ff4f 	bl	8001374 <Error_Handler>
 80014d6:	bf00      	nop
 80014d8:	200004ec 	.word	0x200004ec
 80014dc:	40001000 	.word	0x40001000

080014e0 <SystemClock_Config>:
{
 80014e0:	b500      	push	{lr}
 80014e2:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014e4:	2230      	movs	r2, #48	@ 0x30
 80014e6:	2100      	movs	r1, #0
 80014e8:	a808      	add	r0, sp, #32
 80014ea:	f005 fb0f 	bl	8006b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ee:	2300      	movs	r3, #0
 80014f0:	9303      	str	r3, [sp, #12]
 80014f2:	9304      	str	r3, [sp, #16]
 80014f4:	9305      	str	r3, [sp, #20]
 80014f6:	9306      	str	r3, [sp, #24]
 80014f8:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fa:	9301      	str	r3, [sp, #4]
 80014fc:	4a20      	ldr	r2, [pc, #128]	@ (8001580 <SystemClock_Config+0xa0>)
 80014fe:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001500:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8001504:	6411      	str	r1, [r2, #64]	@ 0x40
 8001506:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001508:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 800150c:	9201      	str	r2, [sp, #4]
 800150e:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001510:	9302      	str	r3, [sp, #8]
 8001512:	4b1c      	ldr	r3, [pc, #112]	@ (8001584 <SystemClock_Config+0xa4>)
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001522:	9302      	str	r3, [sp, #8]
 8001524:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001526:	2301      	movs	r3, #1
 8001528:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800152a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800152e:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001530:	2302      	movs	r3, #2
 8001532:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001534:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001538:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800153a:	2208      	movs	r2, #8
 800153c:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800153e:	22a8      	movs	r2, #168	@ 0xa8
 8001540:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001542:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001544:	2304      	movs	r3, #4
 8001546:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001548:	a808      	add	r0, sp, #32
 800154a:	f000 ff9d 	bl	8002488 <HAL_RCC_OscConfig>
 800154e:	b998      	cbnz	r0, 8001578 <SystemClock_Config+0x98>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001550:	230f      	movs	r3, #15
 8001552:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001554:	2302      	movs	r3, #2
 8001556:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001558:	2300      	movs	r3, #0
 800155a:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800155c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001560:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001562:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001566:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001568:	2105      	movs	r1, #5
 800156a:	a803      	add	r0, sp, #12
 800156c:	f001 f9f0 	bl	8002950 <HAL_RCC_ClockConfig>
 8001570:	b920      	cbnz	r0, 800157c <SystemClock_Config+0x9c>
}
 8001572:	b015      	add	sp, #84	@ 0x54
 8001574:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001578:	f7ff fefc 	bl	8001374 <Error_Handler>
    Error_Handler();
 800157c:	f7ff fefa 	bl	8001374 <Error_Handler>
 8001580:	40023800 	.word	0x40023800
 8001584:	40007000 	.word	0x40007000

08001588 <main>:
{
 8001588:	b500      	push	{lr}
 800158a:	b083      	sub	sp, #12
  HAL_Init();
 800158c:	f000 fae8 	bl	8001b60 <HAL_Init>
  SystemClock_Config();
 8001590:	f7ff ffa6 	bl	80014e0 <SystemClock_Config>
  MX_GPIO_Init();
 8001594:	f7ff fc80 	bl	8000e98 <MX_GPIO_Init>
  MX_DMA_Init();
 8001598:	f7ff fcce 	bl	8000f38 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800159c:	f7ff feec 	bl	8001378 <MX_USART1_UART_Init>
  MX_TIM13_Init();
 80015a0:	f7ff ff06 	bl	80013b0 <MX_TIM13_Init>
  MX_TIM4_Init();
 80015a4:	f7ff ff1a 	bl	80013dc <MX_TIM4_Init>
  MX_DAC_Init();
 80015a8:	f7ff ff4c 	bl	8001444 <MX_DAC_Init>
  MX_TIM6_Init();
 80015ac:	f7ff ff72 	bl	8001494 <MX_TIM6_Init>
    printf("\n\n\n--------\nStarting\n");
 80015b0:	4837      	ldr	r0, [pc, #220]	@ (8001690 <main+0x108>)
 80015b2:	f005 f9cb 	bl	800694c <puts>
    HAL_TIM_Base_Start_IT(&htim4);
 80015b6:	4837      	ldr	r0, [pc, #220]	@ (8001694 <main+0x10c>)
 80015b8:	f001 faee 	bl	8002b98 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim6);
 80015bc:	4836      	ldr	r0, [pc, #216]	@ (8001698 <main+0x110>)
 80015be:	f001 faeb 	bl	8002b98 <HAL_TIM_Base_Start_IT>
    HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*) &dma_buffer_1, 2 * DMA_BUFFER_SIZE, DAC_ALIGN_12B_R);
 80015c2:	4d36      	ldr	r5, [pc, #216]	@ (800169c <main+0x114>)
 80015c4:	2400      	movs	r4, #0
 80015c6:	9400      	str	r4, [sp, #0]
 80015c8:	2380      	movs	r3, #128	@ 0x80
 80015ca:	4a35      	ldr	r2, [pc, #212]	@ (80016a0 <main+0x118>)
 80015cc:	4621      	mov	r1, r4
 80015ce:	4628      	mov	r0, r5
 80015d0:	f000 fb6c 	bl	8001cac <HAL_DAC_Start_DMA>
    HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*) &dma_buffer_2, 2 * DMA_BUFFER_SIZE, DAC_ALIGN_12B_R);
 80015d4:	9400      	str	r4, [sp, #0]
 80015d6:	2380      	movs	r3, #128	@ 0x80
 80015d8:	4a32      	ldr	r2, [pc, #200]	@ (80016a4 <main+0x11c>)
 80015da:	2110      	movs	r1, #16
 80015dc:	4628      	mov	r0, r5
 80015de:	f000 fb65 	bl	8001cac <HAL_DAC_Start_DMA>
  osKernelInitialize();
 80015e2:	f001 fed9 	bl	8003398 <osKernelInitialize>
  printMutexHandle = osMutexNew(&printMutex_attributes);
 80015e6:	4830      	ldr	r0, [pc, #192]	@ (80016a8 <main+0x120>)
 80015e8:	f001 ff7a 	bl	80034e0 <osMutexNew>
 80015ec:	4b2f      	ldr	r3, [pc, #188]	@ (80016ac <main+0x124>)
 80015ee:	6018      	str	r0, [r3, #0]
  ledMutexHandle = osMutexNew(&ledMutex_attributes);
 80015f0:	482f      	ldr	r0, [pc, #188]	@ (80016b0 <main+0x128>)
 80015f2:	f001 ff75 	bl	80034e0 <osMutexNew>
 80015f6:	4b2f      	ldr	r3, [pc, #188]	@ (80016b4 <main+0x12c>)
 80015f8:	6018      	str	r0, [r3, #0]
  ledSemaphoreHandle = osSemaphoreNew(1, 1, &ledSemaphore_attributes);
 80015fa:	4a2f      	ldr	r2, [pc, #188]	@ (80016b8 <main+0x130>)
 80015fc:	2101      	movs	r1, #1
 80015fe:	4608      	mov	r0, r1
 8001600:	f002 f80d 	bl	800361e <osSemaphoreNew>
 8001604:	4b2d      	ldr	r3, [pc, #180]	@ (80016bc <main+0x134>)
 8001606:	6018      	str	r0, [r3, #0]
  pulseSemaphoreHandle = osSemaphoreNew(1, 1, &pulseSemaphore_attributes);
 8001608:	4a2d      	ldr	r2, [pc, #180]	@ (80016c0 <main+0x138>)
 800160a:	2101      	movs	r1, #1
 800160c:	4608      	mov	r0, r1
 800160e:	f002 f806 	bl	800361e <osSemaphoreNew>
 8001612:	4b2c      	ldr	r3, [pc, #176]	@ (80016c4 <main+0x13c>)
 8001614:	6018      	str	r0, [r3, #0]
  tickQueueHandle = osMessageQueueNew (16, 4, &tickQueue_attributes);
 8001616:	4a2c      	ldr	r2, [pc, #176]	@ (80016c8 <main+0x140>)
 8001618:	2104      	movs	r1, #4
 800161a:	2010      	movs	r0, #16
 800161c:	f002 f8bb 	bl	8003796 <osMessageQueueNew>
 8001620:	4b2a      	ldr	r3, [pc, #168]	@ (80016cc <main+0x144>)
 8001622:	6018      	str	r0, [r3, #0]
  sineQueueHandle = osMessageQueueNew (16, sizeof(sine_queue_t), &sineQueue_attributes);
 8001624:	4a2a      	ldr	r2, [pc, #168]	@ (80016d0 <main+0x148>)
 8001626:	2110      	movs	r1, #16
 8001628:	4608      	mov	r0, r1
 800162a:	f002 f8b4 	bl	8003796 <osMessageQueueNew>
 800162e:	4b29      	ldr	r3, [pc, #164]	@ (80016d4 <main+0x14c>)
 8001630:	6018      	str	r0, [r3, #0]
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001632:	4a29      	ldr	r2, [pc, #164]	@ (80016d8 <main+0x150>)
 8001634:	4621      	mov	r1, r4
 8001636:	4829      	ldr	r0, [pc, #164]	@ (80016dc <main+0x154>)
 8001638:	f001 fee6 	bl	8003408 <osThreadNew>
 800163c:	4b28      	ldr	r3, [pc, #160]	@ (80016e0 <main+0x158>)
 800163e:	6018      	str	r0, [r3, #0]
  ledTaskHandle = osThreadNew(StartLedTask, NULL, &ledTask_attributes);
 8001640:	4a28      	ldr	r2, [pc, #160]	@ (80016e4 <main+0x15c>)
 8001642:	4621      	mov	r1, r4
 8001644:	4828      	ldr	r0, [pc, #160]	@ (80016e8 <main+0x160>)
 8001646:	f001 fedf 	bl	8003408 <osThreadNew>
 800164a:	4b28      	ldr	r3, [pc, #160]	@ (80016ec <main+0x164>)
 800164c:	6018      	str	r0, [r3, #0]
  tickTaskHandle = osThreadNew(StartTickTask, NULL, &tickTask_attributes);
 800164e:	4a28      	ldr	r2, [pc, #160]	@ (80016f0 <main+0x168>)
 8001650:	4621      	mov	r1, r4
 8001652:	4828      	ldr	r0, [pc, #160]	@ (80016f4 <main+0x16c>)
 8001654:	f001 fed8 	bl	8003408 <osThreadNew>
 8001658:	4b27      	ldr	r3, [pc, #156]	@ (80016f8 <main+0x170>)
 800165a:	6018      	str	r0, [r3, #0]
  statusTaskHandle = osThreadNew(StartStatusTask, NULL, &statusTask_attributes);
 800165c:	4a27      	ldr	r2, [pc, #156]	@ (80016fc <main+0x174>)
 800165e:	4621      	mov	r1, r4
 8001660:	4827      	ldr	r0, [pc, #156]	@ (8001700 <main+0x178>)
 8001662:	f001 fed1 	bl	8003408 <osThreadNew>
 8001666:	4b27      	ldr	r3, [pc, #156]	@ (8001704 <main+0x17c>)
 8001668:	6018      	str	r0, [r3, #0]
  pulseTaskHandle = osThreadNew(StartPulseTask, NULL, &pulseTask_attributes);
 800166a:	4a27      	ldr	r2, [pc, #156]	@ (8001708 <main+0x180>)
 800166c:	4621      	mov	r1, r4
 800166e:	4827      	ldr	r0, [pc, #156]	@ (800170c <main+0x184>)
 8001670:	f001 feca 	bl	8003408 <osThreadNew>
 8001674:	4b26      	ldr	r3, [pc, #152]	@ (8001710 <main+0x188>)
 8001676:	6018      	str	r0, [r3, #0]
  sineTaskHandle = osThreadNew(StartSineTask, NULL, &sineTask_attributes);
 8001678:	4a26      	ldr	r2, [pc, #152]	@ (8001714 <main+0x18c>)
 800167a:	4621      	mov	r1, r4
 800167c:	4826      	ldr	r0, [pc, #152]	@ (8001718 <main+0x190>)
 800167e:	f001 fec3 	bl	8003408 <osThreadNew>
 8001682:	4b26      	ldr	r3, [pc, #152]	@ (800171c <main+0x194>)
 8001684:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8001686:	f001 fe99 	bl	80033bc <osKernelStart>
    Error_Handler();
 800168a:	f7ff fe73 	bl	8001374 <Error_Handler>
 800168e:	bf00      	nop
 8001690:	080089c0 	.word	0x080089c0
 8001694:	20000534 	.word	0x20000534
 8001698:	200004ec 	.word	0x200004ec
 800169c:	2000063c 	.word	0x2000063c
 80016a0:	20000328 	.word	0x20000328
 80016a4:	20000228 	.word	0x20000228
 80016a8:	08008a9c 	.word	0x08008a9c
 80016ac:	20000438 	.word	0x20000438
 80016b0:	08008a8c 	.word	0x08008a8c
 80016b4:	20000434 	.word	0x20000434
 80016b8:	08008a7c 	.word	0x08008a7c
 80016bc:	20000430 	.word	0x20000430
 80016c0:	08008a6c 	.word	0x08008a6c
 80016c4:	2000042c 	.word	0x2000042c
 80016c8:	08008ac4 	.word	0x08008ac4
 80016cc:	20000440 	.word	0x20000440
 80016d0:	08008aac 	.word	0x08008aac
 80016d4:	2000043c 	.word	0x2000043c
 80016d8:	08008b90 	.word	0x08008b90
 80016dc:	08000f7d 	.word	0x08000f7d
 80016e0:	20000458 	.word	0x20000458
 80016e4:	08008b6c 	.word	0x08008b6c
 80016e8:	08000fe9 	.word	0x08000fe9
 80016ec:	20000454 	.word	0x20000454
 80016f0:	08008b48 	.word	0x08008b48
 80016f4:	08001025 	.word	0x08001025
 80016f8:	20000450 	.word	0x20000450
 80016fc:	08008b24 	.word	0x08008b24
 8001700:	080010a1 	.word	0x080010a1
 8001704:	2000044c 	.word	0x2000044c
 8001708:	08008b00 	.word	0x08008b00
 800170c:	08000fc1 	.word	0x08000fc1
 8001710:	20000448 	.word	0x20000448
 8001714:	08008adc 	.word	0x08008adc
 8001718:	080011a1 	.word	0x080011a1
 800171c:	20000444 	.word	0x20000444

08001720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001720:	b500      	push	{lr}
 8001722:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001724:	2200      	movs	r2, #0
 8001726:	9200      	str	r2, [sp, #0]
 8001728:	4b0d      	ldr	r3, [pc, #52]	@ (8001760 <HAL_MspInit+0x40>)
 800172a:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800172c:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8001730:	6459      	str	r1, [r3, #68]	@ 0x44
 8001732:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001734:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 8001738:	9100      	str	r1, [sp, #0]
 800173a:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173c:	9201      	str	r2, [sp, #4]
 800173e:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001740:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8001744:	6419      	str	r1, [r3, #64]	@ 0x40
 8001746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174c:	9301      	str	r3, [sp, #4]
 800174e:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001750:	210f      	movs	r1, #15
 8001752:	f06f 0001 	mvn.w	r0, #1
 8001756:	f000 fa83 	bl	8001c60 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800175a:	b003      	add	sp, #12
 800175c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001760:	40023800 	.word	0x40023800

08001764 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001764:	b530      	push	{r4, r5, lr}
 8001766:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001768:	2300      	movs	r3, #0
 800176a:	9303      	str	r3, [sp, #12]
 800176c:	9304      	str	r3, [sp, #16]
 800176e:	9305      	str	r3, [sp, #20]
 8001770:	9306      	str	r3, [sp, #24]
 8001772:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC)
 8001774:	6802      	ldr	r2, [r0, #0]
 8001776:	4b33      	ldr	r3, [pc, #204]	@ (8001844 <HAL_DAC_MspInit+0xe0>)
 8001778:	429a      	cmp	r2, r3
 800177a:	d001      	beq.n	8001780 <HAL_DAC_MspInit+0x1c>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 800177c:	b009      	add	sp, #36	@ 0x24
 800177e:	bd30      	pop	{r4, r5, pc}
 8001780:	4604      	mov	r4, r0
    __HAL_RCC_DAC_CLK_ENABLE();
 8001782:	2500      	movs	r5, #0
 8001784:	9501      	str	r5, [sp, #4]
 8001786:	f503 33e2 	add.w	r3, r3, #115712	@ 0x1c400
 800178a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800178c:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001790:	641a      	str	r2, [r3, #64]	@ 0x40
 8001792:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001794:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8001798:	9201      	str	r2, [sp, #4]
 800179a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800179c:	9502      	str	r5, [sp, #8]
 800179e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017a0:	f042 0201 	orr.w	r2, r2, #1
 80017a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80017a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	9302      	str	r3, [sp, #8]
 80017ae:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80017b0:	2330      	movs	r3, #48	@ 0x30
 80017b2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017b4:	2303      	movs	r3, #3
 80017b6:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b8:	a903      	add	r1, sp, #12
 80017ba:	4823      	ldr	r0, [pc, #140]	@ (8001848 <HAL_DAC_MspInit+0xe4>)
 80017bc:	f000 fd5e 	bl	800227c <HAL_GPIO_Init>
    hdma_dac1.Instance = DMA1_Stream5;
 80017c0:	4822      	ldr	r0, [pc, #136]	@ (800184c <HAL_DAC_MspInit+0xe8>)
 80017c2:	4b23      	ldr	r3, [pc, #140]	@ (8001850 <HAL_DAC_MspInit+0xec>)
 80017c4:	6003      	str	r3, [r0, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80017c6:	f04f 6360 	mov.w	r3, #234881024	@ 0xe000000
 80017ca:	6043      	str	r3, [r0, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017cc:	2340      	movs	r3, #64	@ 0x40
 80017ce:	6083      	str	r3, [r0, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017d0:	60c5      	str	r5, [r0, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80017d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017d6:	6103      	str	r3, [r0, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017dc:	6143      	str	r3, [r0, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017e2:	6183      	str	r3, [r0, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80017e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017e8:	61c3      	str	r3, [r0, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80017ea:	6205      	str	r5, [r0, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017ec:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80017ee:	f000 fbbb 	bl	8001f68 <HAL_DMA_Init>
 80017f2:	bb08      	cbnz	r0, 8001838 <HAL_DAC_MspInit+0xd4>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80017f4:	4b15      	ldr	r3, [pc, #84]	@ (800184c <HAL_DAC_MspInit+0xe8>)
 80017f6:	60a3      	str	r3, [r4, #8]
 80017f8:	639c      	str	r4, [r3, #56]	@ 0x38
    hdma_dac2.Instance = DMA1_Stream6;
 80017fa:	4816      	ldr	r0, [pc, #88]	@ (8001854 <HAL_DAC_MspInit+0xf0>)
 80017fc:	4b16      	ldr	r3, [pc, #88]	@ (8001858 <HAL_DAC_MspInit+0xf4>)
 80017fe:	6003      	str	r3, [r0, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8001800:	f04f 6360 	mov.w	r3, #234881024	@ 0xe000000
 8001804:	6043      	str	r3, [r0, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001806:	2340      	movs	r3, #64	@ 0x40
 8001808:	6083      	str	r3, [r0, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 800180a:	2300      	movs	r3, #0
 800180c:	60c3      	str	r3, [r0, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 800180e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001812:	6102      	str	r2, [r0, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001814:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001818:	6142      	str	r2, [r0, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800181a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800181e:	6182      	str	r2, [r0, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8001820:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001824:	61c2      	str	r2, [r0, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 8001826:	6203      	str	r3, [r0, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001828:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 800182a:	f000 fb9d 	bl	8001f68 <HAL_DMA_Init>
 800182e:	b930      	cbnz	r0, 800183e <HAL_DAC_MspInit+0xda>
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8001830:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <HAL_DAC_MspInit+0xf0>)
 8001832:	60e3      	str	r3, [r4, #12]
 8001834:	639c      	str	r4, [r3, #56]	@ 0x38
}
 8001836:	e7a1      	b.n	800177c <HAL_DAC_MspInit+0x18>
      Error_Handler();
 8001838:	f7ff fd9c 	bl	8001374 <Error_Handler>
 800183c:	e7da      	b.n	80017f4 <HAL_DAC_MspInit+0x90>
      Error_Handler();
 800183e:	f7ff fd99 	bl	8001374 <Error_Handler>
 8001842:	e7f5      	b.n	8001830 <HAL_DAC_MspInit+0xcc>
 8001844:	40007400 	.word	0x40007400
 8001848:	40020000 	.word	0x40020000
 800184c:	200005dc 	.word	0x200005dc
 8001850:	40026088 	.word	0x40026088
 8001854:	2000057c 	.word	0x2000057c
 8001858:	400260a0 	.word	0x400260a0

0800185c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800185c:	b500      	push	{lr}
 800185e:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM4)
 8001860:	6803      	ldr	r3, [r0, #0]
 8001862:	4a1d      	ldr	r2, [pc, #116]	@ (80018d8 <HAL_TIM_Base_MspInit+0x7c>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d008      	beq.n	800187a <HAL_TIM_Base_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8001868:	4a1c      	ldr	r2, [pc, #112]	@ (80018dc <HAL_TIM_Base_MspInit+0x80>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d019      	beq.n	80018a2 <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM13)
 800186e:	4a1c      	ldr	r2, [pc, #112]	@ (80018e0 <HAL_TIM_Base_MspInit+0x84>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d023      	beq.n	80018bc <HAL_TIM_Base_MspInit+0x60>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8001874:	b005      	add	sp, #20
 8001876:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 800187a:	2200      	movs	r2, #0
 800187c:	9201      	str	r2, [sp, #4]
 800187e:	4b19      	ldr	r3, [pc, #100]	@ (80018e4 <HAL_TIM_Base_MspInit+0x88>)
 8001880:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001882:	f041 0104 	orr.w	r1, r1, #4
 8001886:	6419      	str	r1, [r3, #64]	@ 0x40
 8001888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188a:	f003 0304 	and.w	r3, r3, #4
 800188e:	9301      	str	r3, [sp, #4]
 8001890:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001892:	2105      	movs	r1, #5
 8001894:	201e      	movs	r0, #30
 8001896:	f000 f9e3 	bl	8001c60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800189a:	201e      	movs	r0, #30
 800189c:	f000 f9f0 	bl	8001c80 <HAL_NVIC_EnableIRQ>
 80018a0:	e7e8      	b.n	8001874 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	9302      	str	r3, [sp, #8]
 80018a6:	4b0f      	ldr	r3, [pc, #60]	@ (80018e4 <HAL_TIM_Base_MspInit+0x88>)
 80018a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018aa:	f042 0210 	orr.w	r2, r2, #16
 80018ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	f003 0310 	and.w	r3, r3, #16
 80018b6:	9302      	str	r3, [sp, #8]
 80018b8:	9b02      	ldr	r3, [sp, #8]
 80018ba:	e7db      	b.n	8001874 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80018bc:	2300      	movs	r3, #0
 80018be:	9303      	str	r3, [sp, #12]
 80018c0:	4b08      	ldr	r3, [pc, #32]	@ (80018e4 <HAL_TIM_Base_MspInit+0x88>)
 80018c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80018c8:	641a      	str	r2, [r3, #64]	@ 0x40
 80018ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018d0:	9303      	str	r3, [sp, #12]
 80018d2:	9b03      	ldr	r3, [sp, #12]
}
 80018d4:	e7ce      	b.n	8001874 <HAL_TIM_Base_MspInit+0x18>
 80018d6:	bf00      	nop
 80018d8:	40000800 	.word	0x40000800
 80018dc:	40001000 	.word	0x40001000
 80018e0:	40001c00 	.word	0x40001c00
 80018e4:	40023800 	.word	0x40023800

080018e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018e8:	b500      	push	{lr}
 80018ea:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	2300      	movs	r3, #0
 80018ee:	9303      	str	r3, [sp, #12]
 80018f0:	9304      	str	r3, [sp, #16]
 80018f2:	9305      	str	r3, [sp, #20]
 80018f4:	9306      	str	r3, [sp, #24]
 80018f6:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 80018f8:	6802      	ldr	r2, [r0, #0]
 80018fa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80018fe:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8001902:	429a      	cmp	r2, r3
 8001904:	d002      	beq.n	800190c <HAL_UART_MspInit+0x24>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001906:	b009      	add	sp, #36	@ 0x24
 8001908:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 800190c:	2100      	movs	r1, #0
 800190e:	9101      	str	r1, [sp, #4]
 8001910:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8001914:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001916:	f042 0210 	orr.w	r2, r2, #16
 800191a:	645a      	str	r2, [r3, #68]	@ 0x44
 800191c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800191e:	f002 0210 	and.w	r2, r2, #16
 8001922:	9201      	str	r2, [sp, #4]
 8001924:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001926:	9102      	str	r1, [sp, #8]
 8001928:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800192a:	f042 0201 	orr.w	r2, r2, #1
 800192e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	9302      	str	r3, [sp, #8]
 8001938:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800193a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800193e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001940:	2302      	movs	r3, #2
 8001942:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001944:	2303      	movs	r3, #3
 8001946:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001948:	2307      	movs	r3, #7
 800194a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194c:	a903      	add	r1, sp, #12
 800194e:	4802      	ldr	r0, [pc, #8]	@ (8001958 <HAL_UART_MspInit+0x70>)
 8001950:	f000 fc94 	bl	800227c <HAL_GPIO_Init>
}
 8001954:	e7d7      	b.n	8001906 <HAL_UART_MspInit+0x1e>
 8001956:	bf00      	nop
 8001958:	40020000 	.word	0x40020000

0800195c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800195c:	b530      	push	{r4, r5, lr}
 800195e:	b089      	sub	sp, #36	@ 0x24
 8001960:	4604      	mov	r4, r0
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	9301      	str	r3, [sp, #4]
 8001966:	4b21      	ldr	r3, [pc, #132]	@ (80019ec <HAL_InitTick+0x90>)
 8001968:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800196a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800196e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001976:	9301      	str	r3, [sp, #4]
 8001978:	9b01      	ldr	r3, [sp, #4]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800197a:	a902      	add	r1, sp, #8
 800197c:	a803      	add	r0, sp, #12
 800197e:	f001 f8bd 	bl	8002afc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001982:	9b06      	ldr	r3, [sp, #24]
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001984:	b9cb      	cbnz	r3, 80019ba <HAL_InitTick+0x5e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001986:	f001 f899 	bl	8002abc <HAL_RCC_GetPCLK1Freq>
 800198a:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800198c:	4a18      	ldr	r2, [pc, #96]	@ (80019f0 <HAL_InitTick+0x94>)
 800198e:	fba2 2303 	umull	r2, r3, r2, r3
 8001992:	0c9b      	lsrs	r3, r3, #18
 8001994:	3b01      	subs	r3, #1

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001996:	4817      	ldr	r0, [pc, #92]	@ (80019f4 <HAL_InitTick+0x98>)
 8001998:	4a17      	ldr	r2, [pc, #92]	@ (80019f8 <HAL_InitTick+0x9c>)
 800199a:	6002      	str	r2, [r0, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 800199c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019a0:	60c2      	str	r2, [r0, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 80019a2:	6043      	str	r3, [r0, #4]
  htim14.Init.ClockDivision = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	6103      	str	r3, [r0, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a8:	6083      	str	r3, [r0, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019aa:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim14);
 80019ac:	f001 fa58 	bl	8002e60 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80019b0:	4605      	mov	r5, r0
 80019b2:	b130      	cbz	r0, 80019c2 <HAL_InitTick+0x66>
    }
  }

 /* Return function status */
  return status;
}
 80019b4:	4628      	mov	r0, r5
 80019b6:	b009      	add	sp, #36	@ 0x24
 80019b8:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80019ba:	f001 f87f 	bl	8002abc <HAL_RCC_GetPCLK1Freq>
 80019be:	0043      	lsls	r3, r0, #1
 80019c0:	e7e4      	b.n	800198c <HAL_InitTick+0x30>
    status = HAL_TIM_Base_Start_IT(&htim14);
 80019c2:	480c      	ldr	r0, [pc, #48]	@ (80019f4 <HAL_InitTick+0x98>)
 80019c4:	f001 f8e8 	bl	8002b98 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80019c8:	4605      	mov	r5, r0
 80019ca:	2800      	cmp	r0, #0
 80019cc:	d1f2      	bne.n	80019b4 <HAL_InitTick+0x58>
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80019ce:	202d      	movs	r0, #45	@ 0x2d
 80019d0:	f000 f956 	bl	8001c80 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019d4:	2c0f      	cmp	r4, #15
 80019d6:	d901      	bls.n	80019dc <HAL_InitTick+0x80>
        status = HAL_ERROR;
 80019d8:	2501      	movs	r5, #1
 80019da:	e7eb      	b.n	80019b4 <HAL_InitTick+0x58>
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 80019dc:	2200      	movs	r2, #0
 80019de:	4621      	mov	r1, r4
 80019e0:	202d      	movs	r0, #45	@ 0x2d
 80019e2:	f000 f93d 	bl	8001c60 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019e6:	4b05      	ldr	r3, [pc, #20]	@ (80019fc <HAL_InitTick+0xa0>)
 80019e8:	601c      	str	r4, [r3, #0]
 80019ea:	e7e3      	b.n	80019b4 <HAL_InitTick+0x58>
 80019ec:	40023800 	.word	0x40023800
 80019f0:	431bde83 	.word	0x431bde83
 80019f4:	20000650 	.word	0x20000650
 80019f8:	40002000 	.word	0x40002000
 80019fc:	20000028 	.word	0x20000028

08001a00 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a00:	e7fe      	b.n	8001a00 <NMI_Handler>

08001a02 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a02:	e7fe      	b.n	8001a02 <HardFault_Handler>

08001a04 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a04:	e7fe      	b.n	8001a04 <MemManage_Handler>

08001a06 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a06:	e7fe      	b.n	8001a06 <BusFault_Handler>

08001a08 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a08:	e7fe      	b.n	8001a08 <UsageFault_Handler>

08001a0a <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a0a:	4770      	bx	lr

08001a0c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001a0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001a0e:	4802      	ldr	r0, [pc, #8]	@ (8001a18 <DMA1_Stream5_IRQHandler+0xc>)
 8001a10:	f000 fb46 	bl	80020a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001a14:	bd08      	pop	{r3, pc}
 8001a16:	bf00      	nop
 8001a18:	200005dc 	.word	0x200005dc

08001a1c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001a1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8001a1e:	4802      	ldr	r0, [pc, #8]	@ (8001a28 <DMA1_Stream6_IRQHandler+0xc>)
 8001a20:	f000 fb3e 	bl	80020a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001a24:	bd08      	pop	{r3, pc}
 8001a26:	bf00      	nop
 8001a28:	2000057c 	.word	0x2000057c

08001a2c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a2c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a2e:	4802      	ldr	r0, [pc, #8]	@ (8001a38 <TIM4_IRQHandler+0xc>)
 8001a30:	f001 f8fa 	bl	8002c28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a34:	bd08      	pop	{r3, pc}
 8001a36:	bf00      	nop
 8001a38:	20000534 	.word	0x20000534

08001a3c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001a3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */
  ++ulHighFrequencyTimerTicks;
 8001a3e:	4a04      	ldr	r2, [pc, #16]	@ (8001a50 <TIM8_TRG_COM_TIM14_IRQHandler+0x14>)
 8001a40:	6813      	ldr	r3, [r2, #0]
 8001a42:	3301      	adds	r3, #1
 8001a44:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001a46:	4803      	ldr	r0, [pc, #12]	@ (8001a54 <TIM8_TRG_COM_TIM14_IRQHandler+0x18>)
 8001a48:	f001 f8ee 	bl	8002c28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001a4c:	bd08      	pop	{r3, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000428 	.word	0x20000428
 8001a54:	20000650 	.word	0x20000650

08001a58 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001a58:	2001      	movs	r0, #1
 8001a5a:	4770      	bx	lr

08001a5c <_kill>:

int _kill(int pid, int sig)
{
 8001a5c:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a5e:	f005 f8fd 	bl	8006c5c <__errno>
 8001a62:	2316      	movs	r3, #22
 8001a64:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001a66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a6a:	bd08      	pop	{r3, pc}

08001a6c <_exit>:

void _exit (int status)
{
 8001a6c:	b508      	push	{r3, lr}
  _kill(status, -1);
 8001a6e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a72:	f7ff fff3 	bl	8001a5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a76:	e7fe      	b.n	8001a76 <_exit+0xa>

08001a78 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a78:	b570      	push	{r4, r5, r6, lr}
 8001a7a:	460c      	mov	r4, r1
 8001a7c:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a7e:	2500      	movs	r5, #0
 8001a80:	e006      	b.n	8001a90 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8001a82:	f3af 8000 	nop.w
 8001a86:	4621      	mov	r1, r4
 8001a88:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8c:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8001a8e:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a90:	42b5      	cmp	r5, r6
 8001a92:	dbf6      	blt.n	8001a82 <_read+0xa>
  }

  return len;
}
 8001a94:	4630      	mov	r0, r6
 8001a96:	bd70      	pop	{r4, r5, r6, pc}

08001a98 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001a98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a9c:	4770      	bx	lr

08001a9e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001a9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001aa2:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001aa4:	2000      	movs	r0, #0
 8001aa6:	4770      	bx	lr

08001aa8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001aa8:	2001      	movs	r0, #1
 8001aaa:	4770      	bx	lr

08001aac <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001aac:	2000      	movs	r0, #0
 8001aae:	4770      	bx	lr

08001ab0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ab0:	b510      	push	{r4, lr}
 8001ab2:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ab4:	4a0c      	ldr	r2, [pc, #48]	@ (8001ae8 <_sbrk+0x38>)
 8001ab6:	490d      	ldr	r1, [pc, #52]	@ (8001aec <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ab8:	480d      	ldr	r0, [pc, #52]	@ (8001af0 <_sbrk+0x40>)
 8001aba:	6800      	ldr	r0, [r0, #0]
 8001abc:	b140      	cbz	r0, 8001ad0 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001abe:	480c      	ldr	r0, [pc, #48]	@ (8001af0 <_sbrk+0x40>)
 8001ac0:	6800      	ldr	r0, [r0, #0]
 8001ac2:	4403      	add	r3, r0
 8001ac4:	1a52      	subs	r2, r2, r1
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d806      	bhi.n	8001ad8 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001aca:	4a09      	ldr	r2, [pc, #36]	@ (8001af0 <_sbrk+0x40>)
 8001acc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001ace:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001ad0:	4807      	ldr	r0, [pc, #28]	@ (8001af0 <_sbrk+0x40>)
 8001ad2:	4c08      	ldr	r4, [pc, #32]	@ (8001af4 <_sbrk+0x44>)
 8001ad4:	6004      	str	r4, [r0, #0]
 8001ad6:	e7f2      	b.n	8001abe <_sbrk+0xe>
    errno = ENOMEM;
 8001ad8:	f005 f8c0 	bl	8006c5c <__errno>
 8001adc:	230c      	movs	r3, #12
 8001ade:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001ae0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ae4:	e7f3      	b.n	8001ace <_sbrk+0x1e>
 8001ae6:	bf00      	nop
 8001ae8:	20020000 	.word	0x20020000
 8001aec:	00000400 	.word	0x00000400
 8001af0:	20000698 	.word	0x20000698
 8001af4:	200015e8 	.word	0x200015e8

08001af8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af8:	4a03      	ldr	r2, [pc, #12]	@ (8001b08 <SystemInit+0x10>)
 8001afa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001afe:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b02:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b06:	4770      	bx	lr
 8001b08:	e000ed00 	.word	0xe000ed00

08001b0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b44 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b10:	f7ff fff2 	bl	8001af8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b14:	480c      	ldr	r0, [pc, #48]	@ (8001b48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b16:	490d      	ldr	r1, [pc, #52]	@ (8001b4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b18:	4a0d      	ldr	r2, [pc, #52]	@ (8001b50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b1c:	e002      	b.n	8001b24 <LoopCopyDataInit>

08001b1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b22:	3304      	adds	r3, #4

08001b24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b28:	d3f9      	bcc.n	8001b1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b2c:	4c0a      	ldr	r4, [pc, #40]	@ (8001b58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b30:	e001      	b.n	8001b36 <LoopFillZerobss>

08001b32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b34:	3204      	adds	r2, #4

08001b36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b38:	d3fb      	bcc.n	8001b32 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001b3a:	f005 f895 	bl	8006c68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b3e:	f7ff fd23 	bl	8001588 <main>
  bx  lr    
 8001b42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b4c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8001b50:	08009770 	.word	0x08009770
  ldr r2, =_sbss
 8001b54:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8001b58:	200015e4 	.word	0x200015e4

08001b5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b5c:	e7fe      	b.n	8001b5c <ADC_IRQHandler>
	...

08001b60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b60:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b62:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <HAL_Init+0x30>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b6a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001b72:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b7a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b7c:	2003      	movs	r0, #3
 8001b7e:	f000 f85d 	bl	8001c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b82:	200f      	movs	r0, #15
 8001b84:	f7ff feea 	bl	800195c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b88:	f7ff fdca 	bl	8001720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001b8c:	2000      	movs	r0, #0
 8001b8e:	bd08      	pop	{r3, pc}
 8001b90:	40023c00 	.word	0x40023c00

08001b94 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001b94:	4a03      	ldr	r2, [pc, #12]	@ (8001ba4 <HAL_IncTick+0x10>)
 8001b96:	6811      	ldr	r1, [r2, #0]
 8001b98:	4b03      	ldr	r3, [pc, #12]	@ (8001ba8 <HAL_IncTick+0x14>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	440b      	add	r3, r1
 8001b9e:	6013      	str	r3, [r2, #0]
}
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	2000069c 	.word	0x2000069c
 8001ba8:	20000024 	.word	0x20000024

08001bac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001bac:	4b01      	ldr	r3, [pc, #4]	@ (8001bb4 <HAL_GetTick+0x8>)
 8001bae:	6818      	ldr	r0, [r3, #0]
}
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	2000069c 	.word	0x2000069c

08001bb8 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001bb8:	2800      	cmp	r0, #0
 8001bba:	db07      	blt.n	8001bcc <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bbc:	f000 021f 	and.w	r2, r0, #31
 8001bc0:	0940      	lsrs	r0, r0, #5
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	4093      	lsls	r3, r2
 8001bc6:	4a02      	ldr	r2, [pc, #8]	@ (8001bd0 <__NVIC_EnableIRQ+0x18>)
 8001bc8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	e000e100 	.word	0xe000e100

08001bd4 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001bd4:	2800      	cmp	r0, #0
 8001bd6:	db08      	blt.n	8001bea <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd8:	0109      	lsls	r1, r1, #4
 8001bda:	b2c9      	uxtb	r1, r1
 8001bdc:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001be0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001be4:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001be8:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bea:	f000 000f 	and.w	r0, r0, #15
 8001bee:	0109      	lsls	r1, r1, #4
 8001bf0:	b2c9      	uxtb	r1, r1
 8001bf2:	4b01      	ldr	r3, [pc, #4]	@ (8001bf8 <__NVIC_SetPriority+0x24>)
 8001bf4:	5419      	strb	r1, [r3, r0]
  }
}
 8001bf6:	4770      	bx	lr
 8001bf8:	e000ed14 	.word	0xe000ed14

08001bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bfc:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bfe:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c02:	f1c0 0c07 	rsb	ip, r0, #7
 8001c06:	f1bc 0f04 	cmp.w	ip, #4
 8001c0a:	bf28      	it	cs
 8001c0c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c10:	1d03      	adds	r3, r0, #4
 8001c12:	2b06      	cmp	r3, #6
 8001c14:	d90f      	bls.n	8001c36 <NVIC_EncodePriority+0x3a>
 8001c16:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c18:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8001c1c:	fa0e f00c 	lsl.w	r0, lr, ip
 8001c20:	ea21 0100 	bic.w	r1, r1, r0
 8001c24:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c26:	fa0e fe03 	lsl.w	lr, lr, r3
 8001c2a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001c2e:	ea41 0002 	orr.w	r0, r1, r2
 8001c32:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c36:	2300      	movs	r3, #0
 8001c38:	e7ee      	b.n	8001c18 <NVIC_EncodePriority+0x1c>
	...

08001c3c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c3c:	4a07      	ldr	r2, [pc, #28]	@ (8001c5c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001c3e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c40:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001c44:	041b      	lsls	r3, r3, #16
 8001c46:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c48:	0200      	lsls	r0, r0, #8
 8001c4a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c4e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001c50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001c58:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001c5a:	4770      	bx	lr
 8001c5c:	e000ed00 	.word	0xe000ed00

08001c60 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c60:	b510      	push	{r4, lr}
 8001c62:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c64:	4b05      	ldr	r3, [pc, #20]	@ (8001c7c <HAL_NVIC_SetPriority+0x1c>)
 8001c66:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c68:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001c6c:	f7ff ffc6 	bl	8001bfc <NVIC_EncodePriority>
 8001c70:	4601      	mov	r1, r0
 8001c72:	4620      	mov	r0, r4
 8001c74:	f7ff ffae 	bl	8001bd4 <__NVIC_SetPriority>
}
 8001c78:	bd10      	pop	{r4, pc}
 8001c7a:	bf00      	nop
 8001c7c:	e000ed00 	.word	0xe000ed00

08001c80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c80:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c82:	f7ff ff99 	bl	8001bb8 <__NVIC_EnableIRQ>
}
 8001c86:	bd08      	pop	{r3, pc}

08001c88 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001c88:	b170      	cbz	r0, 8001ca8 <HAL_DAC_Init+0x20>
{
 8001c8a:	b510      	push	{r4, lr}
 8001c8c:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001c8e:	7903      	ldrb	r3, [r0, #4]
 8001c90:	b133      	cbz	r3, 8001ca0 <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001c92:	2302      	movs	r3, #2
 8001c94:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001c96:	2000      	movs	r0, #0
 8001c98:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8001c9e:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8001ca0:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8001ca2:	f7ff fd5f 	bl	8001764 <HAL_DAC_MspInit>
 8001ca6:	e7f4      	b.n	8001c92 <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 8001ca8:	2001      	movs	r0, #1
}
 8001caa:	4770      	bx	lr

08001cac <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001cac:	b570      	push	{r4, r5, r6, lr}
 8001cae:	460d      	mov	r5, r1
 8001cb0:	4611      	mov	r1, r2
 8001cb2:	9a04      	ldr	r2, [sp, #16]
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001cb4:	2800      	cmp	r0, #0
 8001cb6:	d061      	beq.n	8001d7c <HAL_DAC_Start_DMA+0xd0>
 8001cb8:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001cba:	7940      	ldrb	r0, [r0, #5]
 8001cbc:	2801      	cmp	r0, #1
 8001cbe:	d05f      	beq.n	8001d80 <HAL_DAC_Start_DMA+0xd4>
 8001cc0:	2001      	movs	r0, #1
 8001cc2:	7160      	strb	r0, [r4, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001cc4:	2002      	movs	r0, #2
 8001cc6:	7120      	strb	r0, [r4, #4]

  if (Channel == DAC_CHANNEL_1)
 8001cc8:	2d00      	cmp	r5, #0
 8001cca:	d12f      	bne.n	8001d2c <HAL_DAC_Start_DMA+0x80>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001ccc:	68a0      	ldr	r0, [r4, #8]
 8001cce:	4e2d      	ldr	r6, [pc, #180]	@ (8001d84 <HAL_DAC_Start_DMA+0xd8>)
 8001cd0:	63c6      	str	r6, [r0, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001cd2:	68a0      	ldr	r0, [r4, #8]
 8001cd4:	4e2c      	ldr	r6, [pc, #176]	@ (8001d88 <HAL_DAC_Start_DMA+0xdc>)
 8001cd6:	6406      	str	r6, [r0, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001cd8:	68a0      	ldr	r0, [r4, #8]
 8001cda:	4e2c      	ldr	r6, [pc, #176]	@ (8001d8c <HAL_DAC_Start_DMA+0xe0>)
 8001cdc:	64c6      	str	r6, [r0, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001cde:	6826      	ldr	r6, [r4, #0]
 8001ce0:	6830      	ldr	r0, [r6, #0]
 8001ce2:	f440 5080 	orr.w	r0, r0, #4096	@ 0x1000
 8001ce6:	6030      	str	r0, [r6, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001ce8:	b122      	cbz	r2, 8001cf4 <HAL_DAC_Start_DMA+0x48>
 8001cea:	2a04      	cmp	r2, #4
 8001cec:	d01b      	beq.n	8001d26 <HAL_DAC_Start_DMA+0x7a>
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
        break;
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001cee:	6822      	ldr	r2, [r4, #0]
 8001cf0:	3210      	adds	r2, #16
        break;
 8001cf2:	e001      	b.n	8001cf8 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001cf4:	6822      	ldr	r2, [r4, #0]
 8001cf6:	3208      	adds	r2, #8
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8001cf8:	2d00      	cmp	r5, #0
 8001cfa:	d131      	bne.n	8001d60 <HAL_DAC_Start_DMA+0xb4>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001cfc:	6826      	ldr	r6, [r4, #0]
 8001cfe:	6830      	ldr	r0, [r6, #0]
 8001d00:	f440 5000 	orr.w	r0, r0, #8192	@ 0x2000
 8001d04:	6030      	str	r0, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001d06:	68a0      	ldr	r0, [r4, #8]
 8001d08:	f000 f994 	bl	8002034 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8001d10:	2800      	cmp	r0, #0
 8001d12:	d12e      	bne.n	8001d72 <HAL_DAC_Start_DMA+0xc6>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001d14:	6821      	ldr	r1, [r4, #0]
 8001d16:	680b      	ldr	r3, [r1, #0]
 8001d18:	f005 0510 	and.w	r5, r5, #16
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	40aa      	lsls	r2, r5
 8001d20:	4313      	orrs	r3, r2
 8001d22:	600b      	str	r3, [r1, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 8001d24:	bd70      	pop	{r4, r5, r6, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001d26:	6822      	ldr	r2, [r4, #0]
 8001d28:	320c      	adds	r2, #12
        break;
 8001d2a:	e7e5      	b.n	8001cf8 <HAL_DAC_Start_DMA+0x4c>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001d2c:	68e0      	ldr	r0, [r4, #12]
 8001d2e:	4e18      	ldr	r6, [pc, #96]	@ (8001d90 <HAL_DAC_Start_DMA+0xe4>)
 8001d30:	63c6      	str	r6, [r0, #60]	@ 0x3c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001d32:	68e0      	ldr	r0, [r4, #12]
 8001d34:	4e17      	ldr	r6, [pc, #92]	@ (8001d94 <HAL_DAC_Start_DMA+0xe8>)
 8001d36:	6406      	str	r6, [r0, #64]	@ 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001d38:	68e0      	ldr	r0, [r4, #12]
 8001d3a:	4e17      	ldr	r6, [pc, #92]	@ (8001d98 <HAL_DAC_Start_DMA+0xec>)
 8001d3c:	64c6      	str	r6, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001d3e:	6826      	ldr	r6, [r4, #0]
 8001d40:	6830      	ldr	r0, [r6, #0]
 8001d42:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8001d46:	6030      	str	r0, [r6, #0]
    switch (Alignment)
 8001d48:	b122      	cbz	r2, 8001d54 <HAL_DAC_Start_DMA+0xa8>
 8001d4a:	2a04      	cmp	r2, #4
 8001d4c:	d005      	beq.n	8001d5a <HAL_DAC_Start_DMA+0xae>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001d4e:	6822      	ldr	r2, [r4, #0]
 8001d50:	321c      	adds	r2, #28
        break;
 8001d52:	e7d1      	b.n	8001cf8 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001d54:	6822      	ldr	r2, [r4, #0]
 8001d56:	3214      	adds	r2, #20
        break;
 8001d58:	e7ce      	b.n	8001cf8 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001d5a:	6822      	ldr	r2, [r4, #0]
 8001d5c:	3218      	adds	r2, #24
        break;
 8001d5e:	e7cb      	b.n	8001cf8 <HAL_DAC_Start_DMA+0x4c>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001d60:	6826      	ldr	r6, [r4, #0]
 8001d62:	6830      	ldr	r0, [r6, #0]
 8001d64:	f040 5000 	orr.w	r0, r0, #536870912	@ 0x20000000
 8001d68:	6030      	str	r0, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001d6a:	68e0      	ldr	r0, [r4, #12]
 8001d6c:	f000 f962 	bl	8002034 <HAL_DMA_Start_IT>
 8001d70:	e7cc      	b.n	8001d0c <HAL_DAC_Start_DMA+0x60>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001d72:	6923      	ldr	r3, [r4, #16]
 8001d74:	f043 0304 	orr.w	r3, r3, #4
 8001d78:	6123      	str	r3, [r4, #16]
 8001d7a:	e7d3      	b.n	8001d24 <HAL_DAC_Start_DMA+0x78>
    return HAL_ERROR;
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	e7d1      	b.n	8001d24 <HAL_DAC_Start_DMA+0x78>
  __HAL_LOCK(hdac);
 8001d80:	2002      	movs	r0, #2
 8001d82:	e7cf      	b.n	8001d24 <HAL_DAC_Start_DMA+0x78>
 8001d84:	08001d9d 	.word	0x08001d9d
 8001d88:	08001dad 	.word	0x08001dad
 8001d8c:	08001db9 	.word	0x08001db9
 8001d90:	08001e35 	.word	0x08001e35
 8001d94:	08001e45 	.word	0x08001e45
 8001d98:	08001e4f 	.word	0x08001e4f

08001d9c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001d9c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d9e:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001da0:	4620      	mov	r0, r4
 8001da2:	f7ff fa5b 	bl	800125c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001da6:	2301      	movs	r3, #1
 8001da8:	7123      	strb	r3, [r4, #4]
}
 8001daa:	bd10      	pop	{r4, pc}

08001dac <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001dac:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001dae:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001db0:	f7ff fa6c 	bl	800128c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001db4:	bd08      	pop	{r3, pc}

08001db6 <HAL_DAC_ErrorCallbackCh1>:
}
 8001db6:	4770      	bx	lr

08001db8 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001db8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dba:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001dbc:	6923      	ldr	r3, [r4, #16]
 8001dbe:	f043 0304 	orr.w	r3, r3, #4
 8001dc2:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001dc4:	4620      	mov	r0, r4
 8001dc6:	f7ff fff6 	bl	8001db6 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	7123      	strb	r3, [r4, #4]
}
 8001dce:	bd10      	pop	{r4, pc}

08001dd0 <HAL_DAC_ConfigChannel>:
  if ((hdac == NULL) || (sConfig == NULL))
 8001dd0:	b348      	cbz	r0, 8001e26 <HAL_DAC_ConfigChannel+0x56>
 8001dd2:	4684      	mov	ip, r0
 8001dd4:	b349      	cbz	r1, 8001e2a <HAL_DAC_ConfigChannel+0x5a>
  __HAL_LOCK(hdac);
 8001dd6:	7943      	ldrb	r3, [r0, #5]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d028      	beq.n	8001e2e <HAL_DAC_ConfigChannel+0x5e>
{
 8001ddc:	b510      	push	{r4, lr}
  __HAL_LOCK(hdac);
 8001dde:	f04f 0e01 	mov.w	lr, #1
 8001de2:	f880 e005 	strb.w	lr, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8001de6:	2302      	movs	r3, #2
 8001de8:	7103      	strb	r3, [r0, #4]
  tmpreg1 = hdac->Instance->CR;
 8001dea:	6804      	ldr	r4, [r0, #0]
 8001dec:	6820      	ldr	r0, [r4, #0]
               << (Channel & 0x10UL));
 8001dee:	f002 0210 	and.w	r2, r2, #16
 8001df2:	f640 73fe 	movw	r3, #4094	@ 0xffe
 8001df6:	4093      	lsls	r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8001df8:	ea20 0003 	bic.w	r0, r0, r3
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001dfc:	680b      	ldr	r3, [r1, #0]
 8001dfe:	6849      	ldr	r1, [r1, #4]
 8001e00:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001e02:	4093      	lsls	r3, r2
 8001e04:	4303      	orrs	r3, r0
  hdac->Instance->CR = tmpreg1;
 8001e06:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001e08:	f8dc 0000 	ldr.w	r0, [ip]
 8001e0c:	6803      	ldr	r3, [r0, #0]
 8001e0e:	21c0      	movs	r1, #192	@ 0xc0
 8001e10:	fa01 f202 	lsl.w	r2, r1, r2
 8001e14:	ea23 0302 	bic.w	r3, r3, r2
 8001e18:	6003      	str	r3, [r0, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8001e1a:	f88c e004 	strb.w	lr, [ip, #4]
  __HAL_UNLOCK(hdac);
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f88c 0005 	strb.w	r0, [ip, #5]
}
 8001e24:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e26:	2001      	movs	r0, #1
 8001e28:	4770      	bx	lr
 8001e2a:	2001      	movs	r0, #1
 8001e2c:	4770      	bx	lr
  __HAL_LOCK(hdac);
 8001e2e:	2002      	movs	r0, #2
}
 8001e30:	4770      	bx	lr

08001e32 <HAL_DACEx_ErrorCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001e32:	4770      	bx	lr

08001e34 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001e34:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e36:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001e38:	4620      	mov	r0, r4
 8001e3a:	f7ff fa3f 	bl	80012bc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	7123      	strb	r3, [r4, #4]
}
 8001e42:	bd10      	pop	{r4, pc}

08001e44 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001e44:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001e46:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001e48:	f7ff fa50 	bl	80012ec <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001e4c:	bd08      	pop	{r3, pc}

08001e4e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001e4e:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e50:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001e52:	6923      	ldr	r3, [r4, #16]
 8001e54:	f043 0304 	orr.w	r3, r3, #4
 8001e58:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001e5a:	4620      	mov	r0, r4
 8001e5c:	f7ff ffe9 	bl	8001e32 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001e60:	2301      	movs	r3, #1
 8001e62:	7123      	strb	r3, [r4, #4]
}
 8001e64:	bd10      	pop	{r4, pc}

08001e66 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e66:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e68:	6805      	ldr	r5, [r0, #0]
 8001e6a:	682c      	ldr	r4, [r5, #0]
 8001e6c:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8001e70:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e72:	6804      	ldr	r4, [r0, #0]
 8001e74:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e76:	6883      	ldr	r3, [r0, #8]
 8001e78:	2b40      	cmp	r3, #64	@ 0x40
 8001e7a:	d005      	beq.n	8001e88 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8001e7c:	6803      	ldr	r3, [r0, #0]
 8001e7e:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8001e80:	6803      	ldr	r3, [r0, #0]
 8001e82:	60da      	str	r2, [r3, #12]
  }
}
 8001e84:	bc30      	pop	{r4, r5}
 8001e86:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8001e88:	6803      	ldr	r3, [r0, #0]
 8001e8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8001e8c:	6803      	ldr	r3, [r0, #0]
 8001e8e:	60d9      	str	r1, [r3, #12]
 8001e90:	e7f8      	b.n	8001e84 <DMA_SetConfig+0x1e>
	...

08001e94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e94:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e96:	6803      	ldr	r3, [r0, #0]
 8001e98:	b2d9      	uxtb	r1, r3
 8001e9a:	3910      	subs	r1, #16
 8001e9c:	4a0c      	ldr	r2, [pc, #48]	@ (8001ed0 <DMA_CalcBaseAndBitshift+0x3c>)
 8001e9e:	fba2 4201 	umull	r4, r2, r2, r1
 8001ea2:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ea4:	4c0b      	ldr	r4, [pc, #44]	@ (8001ed4 <DMA_CalcBaseAndBitshift+0x40>)
 8001ea6:	5ca2      	ldrb	r2, [r4, r2]
 8001ea8:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001eaa:	295f      	cmp	r1, #95	@ 0x5f
 8001eac:	d909      	bls.n	8001ec2 <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001eae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001eb2:	f023 0303 	bic.w	r3, r3, #3
 8001eb6:	3304      	adds	r3, #4
 8001eb8:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001eba:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8001ebc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ec0:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ec2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ec6:	f023 0303 	bic.w	r3, r3, #3
 8001eca:	6583      	str	r3, [r0, #88]	@ 0x58
 8001ecc:	e7f5      	b.n	8001eba <DMA_CalcBaseAndBitshift+0x26>
 8001ece:	bf00      	nop
 8001ed0:	aaaaaaab 	.word	0xaaaaaaab
 8001ed4:	08008bcc 	.word	0x08008bcc

08001ed8 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001ed8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001eda:	6982      	ldr	r2, [r0, #24]
 8001edc:	b992      	cbnz	r2, 8001f04 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d00a      	beq.n	8001ef8 <DMA_CheckFifoParam+0x20>
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d002      	beq.n	8001eec <DMA_CheckFifoParam+0x14>
 8001ee6:	b10b      	cbz	r3, 8001eec <DMA_CheckFifoParam+0x14>
 8001ee8:	2000      	movs	r0, #0
 8001eea:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001eec:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001eee:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001ef2:	d128      	bne.n	8001f46 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8001ef4:	2000      	movs	r0, #0
 8001ef6:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ef8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001efa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001efe:	d024      	beq.n	8001f4a <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8001f00:	2000      	movs	r0, #0
 8001f02:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f04:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8001f08:	d009      	beq.n	8001f1e <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d925      	bls.n	8001f5a <DMA_CheckFifoParam+0x82>
 8001f0e:	2b03      	cmp	r3, #3
 8001f10:	d125      	bne.n	8001f5e <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f12:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001f14:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001f18:	d123      	bne.n	8001f62 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	4770      	bx	lr
    switch (tmp)
 8001f1e:	2b03      	cmp	r3, #3
 8001f20:	d803      	bhi.n	8001f2a <DMA_CheckFifoParam+0x52>
 8001f22:	e8df f003 	tbb	[pc, r3]
 8001f26:	0414      	.short	0x0414
 8001f28:	0a14      	.short	0x0a14
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f2e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001f30:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001f34:	d10d      	bne.n	8001f52 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001f36:	2000      	movs	r0, #0
 8001f38:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f3a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001f3c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001f40:	d009      	beq.n	8001f56 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8001f42:	2000      	movs	r0, #0
 8001f44:	4770      	bx	lr
        status = HAL_ERROR;
 8001f46:	2001      	movs	r0, #1
 8001f48:	4770      	bx	lr
        status = HAL_ERROR;
 8001f4a:	2001      	movs	r0, #1
 8001f4c:	4770      	bx	lr
      status = HAL_ERROR;
 8001f4e:	2001      	movs	r0, #1
 8001f50:	4770      	bx	lr
        status = HAL_ERROR;
 8001f52:	2001      	movs	r0, #1
 8001f54:	4770      	bx	lr
        status = HAL_ERROR;
 8001f56:	2001      	movs	r0, #1
 8001f58:	4770      	bx	lr
      status = HAL_ERROR;
 8001f5a:	2001      	movs	r0, #1
 8001f5c:	4770      	bx	lr
    switch (tmp)
 8001f5e:	2000      	movs	r0, #0
 8001f60:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001f62:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001f64:	4770      	bx	lr
	...

08001f68 <HAL_DMA_Init>:
{
 8001f68:	b570      	push	{r4, r5, r6, lr}
 8001f6a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001f6c:	f7ff fe1e 	bl	8001bac <HAL_GetTick>
  if(hdma == NULL)
 8001f70:	2c00      	cmp	r4, #0
 8001f72:	d05b      	beq.n	800202c <HAL_DMA_Init+0xc4>
 8001f74:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f76:	2302      	movs	r3, #2
 8001f78:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8001f82:	6822      	ldr	r2, [r4, #0]
 8001f84:	6813      	ldr	r3, [r2, #0]
 8001f86:	f023 0301 	bic.w	r3, r3, #1
 8001f8a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f8c:	6823      	ldr	r3, [r4, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	f012 0f01 	tst.w	r2, #1
 8001f94:	d00a      	beq.n	8001fac <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f96:	f7ff fe09 	bl	8001bac <HAL_GetTick>
 8001f9a:	1b43      	subs	r3, r0, r5
 8001f9c:	2b05      	cmp	r3, #5
 8001f9e:	d9f5      	bls.n	8001f8c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001fa0:	2320      	movs	r3, #32
 8001fa2:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001fa4:	2003      	movs	r0, #3
 8001fa6:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8001faa:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8001fac:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001fae:	4920      	ldr	r1, [pc, #128]	@ (8002030 <HAL_DMA_Init+0xc8>)
 8001fb0:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fb2:	6862      	ldr	r2, [r4, #4]
 8001fb4:	68a0      	ldr	r0, [r4, #8]
 8001fb6:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fb8:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fba:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fbc:	6920      	ldr	r0, [r4, #16]
 8001fbe:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fc0:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fc2:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fc4:	69a0      	ldr	r0, [r4, #24]
 8001fc6:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fc8:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fca:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fcc:	6a20      	ldr	r0, [r4, #32]
 8001fce:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fd0:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fd2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001fd4:	2904      	cmp	r1, #4
 8001fd6:	d01e      	beq.n	8002016 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8001fd8:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001fda:	6826      	ldr	r6, [r4, #0]
 8001fdc:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fde:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8001fe2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001fe4:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fe6:	2b04      	cmp	r3, #4
 8001fe8:	d107      	bne.n	8001ffa <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8001fea:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001fec:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001fee:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001ff0:	b11b      	cbz	r3, 8001ffa <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ff2:	4620      	mov	r0, r4
 8001ff4:	f7ff ff70 	bl	8001ed8 <DMA_CheckFifoParam>
 8001ff8:	b990      	cbnz	r0, 8002020 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8001ffa:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ffc:	4620      	mov	r0, r4
 8001ffe:	f7ff ff49 	bl	8001e94 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002002:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002004:	233f      	movs	r3, #63	@ 0x3f
 8002006:	4093      	lsls	r3, r2
 8002008:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800200a:	2000      	movs	r0, #0
 800200c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800200e:	2301      	movs	r3, #1
 8002010:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8002014:	e7c9      	b.n	8001faa <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002016:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002018:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800201a:	4301      	orrs	r1, r0
 800201c:	430a      	orrs	r2, r1
 800201e:	e7db      	b.n	8001fd8 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002020:	2340      	movs	r3, #64	@ 0x40
 8002022:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002024:	2001      	movs	r0, #1
 8002026:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 800202a:	e7be      	b.n	8001faa <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 800202c:	2001      	movs	r0, #1
 800202e:	e7bc      	b.n	8001faa <HAL_DMA_Init+0x42>
 8002030:	f010803f 	.word	0xf010803f

08002034 <HAL_DMA_Start_IT>:
{
 8002034:	b538      	push	{r3, r4, r5, lr}
 8002036:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002038:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 800203a:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 800203e:	2801      	cmp	r0, #1
 8002040:	d02b      	beq.n	800209a <HAL_DMA_Start_IT+0x66>
 8002042:	2001      	movs	r0, #1
 8002044:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8002048:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 800204c:	b2c0      	uxtb	r0, r0
 800204e:	2801      	cmp	r0, #1
 8002050:	d004      	beq.n	800205c <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8002052:	2300      	movs	r3, #0
 8002054:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_BUSY;
 8002058:	2002      	movs	r0, #2
}
 800205a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800205c:	2002      	movs	r0, #2
 800205e:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002062:	2000      	movs	r0, #0
 8002064:	6560      	str	r0, [r4, #84]	@ 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002066:	4620      	mov	r0, r4
 8002068:	f7ff fefd 	bl	8001e66 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800206c:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800206e:	233f      	movs	r3, #63	@ 0x3f
 8002070:	4093      	lsls	r3, r2
 8002072:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002074:	6822      	ldr	r2, [r4, #0]
 8002076:	6813      	ldr	r3, [r2, #0]
 8002078:	f043 0316 	orr.w	r3, r3, #22
 800207c:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 800207e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002080:	b123      	cbz	r3, 800208c <HAL_DMA_Start_IT+0x58>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002082:	6822      	ldr	r2, [r4, #0]
 8002084:	6813      	ldr	r3, [r2, #0]
 8002086:	f043 0308 	orr.w	r3, r3, #8
 800208a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800208c:	6822      	ldr	r2, [r4, #0]
 800208e:	6813      	ldr	r3, [r2, #0]
 8002090:	f043 0301 	orr.w	r3, r3, #1
 8002094:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002096:	2000      	movs	r0, #0
 8002098:	e7df      	b.n	800205a <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 800209a:	2002      	movs	r0, #2
 800209c:	e7dd      	b.n	800205a <HAL_DMA_Start_IT+0x26>
	...

080020a0 <HAL_DMA_IRQHandler>:
{
 80020a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a2:	b083      	sub	sp, #12
 80020a4:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 80020a6:	2300      	movs	r3, #0
 80020a8:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020aa:	4b72      	ldr	r3, [pc, #456]	@ (8002274 <HAL_DMA_IRQHandler+0x1d4>)
 80020ac:	681d      	ldr	r5, [r3, #0]
 80020ae:	4b72      	ldr	r3, [pc, #456]	@ (8002278 <HAL_DMA_IRQHandler+0x1d8>)
 80020b0:	fba3 3505 	umull	r3, r5, r3, r5
 80020b4:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020b6:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 80020b8:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80020ba:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80020bc:	2308      	movs	r3, #8
 80020be:	4093      	lsls	r3, r2
 80020c0:	4233      	tst	r3, r6
 80020c2:	d010      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80020c4:	6803      	ldr	r3, [r0, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	f012 0f04 	tst.w	r2, #4
 80020cc:	d00b      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	f022 0204 	bic.w	r2, r2, #4
 80020d4:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80020d6:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80020d8:	2308      	movs	r3, #8
 80020da:	4093      	lsls	r3, r2
 80020dc:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80020de:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80020e6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80020e8:	2301      	movs	r3, #1
 80020ea:	4093      	lsls	r3, r2
 80020ec:	4233      	tst	r3, r6
 80020ee:	d009      	beq.n	8002104 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80020f0:	6822      	ldr	r2, [r4, #0]
 80020f2:	6952      	ldr	r2, [r2, #20]
 80020f4:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80020f8:	d004      	beq.n	8002104 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80020fa:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020fc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80020fe:	f043 0302 	orr.w	r3, r3, #2
 8002102:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002104:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002106:	2304      	movs	r3, #4
 8002108:	4093      	lsls	r3, r2
 800210a:	4233      	tst	r3, r6
 800210c:	d009      	beq.n	8002122 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800210e:	6822      	ldr	r2, [r4, #0]
 8002110:	6812      	ldr	r2, [r2, #0]
 8002112:	f012 0f02 	tst.w	r2, #2
 8002116:	d004      	beq.n	8002122 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002118:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800211a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800211c:	f043 0304 	orr.w	r3, r3, #4
 8002120:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002122:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002124:	2310      	movs	r3, #16
 8002126:	4093      	lsls	r3, r2
 8002128:	4233      	tst	r3, r6
 800212a:	d024      	beq.n	8002176 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800212c:	6822      	ldr	r2, [r4, #0]
 800212e:	6812      	ldr	r2, [r2, #0]
 8002130:	f012 0f08 	tst.w	r2, #8
 8002134:	d01f      	beq.n	8002176 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002136:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002138:	6823      	ldr	r3, [r4, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8002140:	d00d      	beq.n	800215e <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002148:	d104      	bne.n	8002154 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 800214a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800214c:	b19b      	cbz	r3, 8002176 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 800214e:	4620      	mov	r0, r4
 8002150:	4798      	blx	r3
 8002152:	e010      	b.n	8002176 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002154:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002156:	b173      	cbz	r3, 8002176 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8002158:	4620      	mov	r0, r4
 800215a:	4798      	blx	r3
 800215c:	e00b      	b.n	8002176 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8002164:	d103      	bne.n	800216e <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	f022 0208 	bic.w	r2, r2, #8
 800216c:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800216e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002170:	b10b      	cbz	r3, 8002176 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8002172:	4620      	mov	r0, r4
 8002174:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002176:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002178:	2320      	movs	r3, #32
 800217a:	4093      	lsls	r3, r2
 800217c:	4233      	tst	r3, r6
 800217e:	d055      	beq.n	800222c <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002180:	6822      	ldr	r2, [r4, #0]
 8002182:	6812      	ldr	r2, [r2, #0]
 8002184:	f012 0f10 	tst.w	r2, #16
 8002188:	d050      	beq.n	800222c <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800218a:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800218c:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b05      	cmp	r3, #5
 8002194:	d00e      	beq.n	80021b4 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002196:	6823      	ldr	r3, [r4, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 800219e:	d033      	beq.n	8002208 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80021a6:	d12a      	bne.n	80021fe <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 80021a8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d03e      	beq.n	800222c <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 80021ae:	4620      	mov	r0, r4
 80021b0:	4798      	blx	r3
 80021b2:	e03b      	b.n	800222c <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021b4:	6822      	ldr	r2, [r4, #0]
 80021b6:	6813      	ldr	r3, [r2, #0]
 80021b8:	f023 0316 	bic.w	r3, r3, #22
 80021bc:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021be:	6822      	ldr	r2, [r4, #0]
 80021c0:	6953      	ldr	r3, [r2, #20]
 80021c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021c6:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80021ca:	b1a3      	cbz	r3, 80021f6 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021cc:	6822      	ldr	r2, [r4, #0]
 80021ce:	6813      	ldr	r3, [r2, #0]
 80021d0:	f023 0308 	bic.w	r3, r3, #8
 80021d4:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021d6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80021d8:	233f      	movs	r3, #63	@ 0x3f
 80021da:	4093      	lsls	r3, r2
 80021dc:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80021de:	2301      	movs	r3, #1
 80021e0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80021e4:	2300      	movs	r3, #0
 80021e6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 80021ea:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d03f      	beq.n	8002270 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 80021f0:	4620      	mov	r0, r4
 80021f2:	4798      	blx	r3
        return;
 80021f4:	e03c      	b.n	8002270 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021f6:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d1e7      	bne.n	80021cc <HAL_DMA_IRQHandler+0x12c>
 80021fc:	e7eb      	b.n	80021d6 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 80021fe:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002200:	b1a3      	cbz	r3, 800222c <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8002202:	4620      	mov	r0, r4
 8002204:	4798      	blx	r3
 8002206:	e011      	b.n	800222c <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800220e:	d109      	bne.n	8002224 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	f022 0210 	bic.w	r2, r2, #16
 8002216:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002218:	2301      	movs	r3, #1
 800221a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 800221e:	2300      	movs	r3, #0
 8002220:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8002224:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002226:	b10b      	cbz	r3, 800222c <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8002228:	4620      	mov	r0, r4
 800222a:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800222c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800222e:	b1fb      	cbz	r3, 8002270 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002230:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002232:	f013 0f01 	tst.w	r3, #1
 8002236:	d017      	beq.n	8002268 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8002238:	2305      	movs	r3, #5
 800223a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 800223e:	6822      	ldr	r2, [r4, #0]
 8002240:	6813      	ldr	r3, [r2, #0]
 8002242:	f023 0301 	bic.w	r3, r3, #1
 8002246:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8002248:	9b01      	ldr	r3, [sp, #4]
 800224a:	3301      	adds	r3, #1
 800224c:	9301      	str	r3, [sp, #4]
 800224e:	42ab      	cmp	r3, r5
 8002250:	d804      	bhi.n	800225c <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002252:	6823      	ldr	r3, [r4, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f013 0f01 	tst.w	r3, #1
 800225a:	d1f5      	bne.n	8002248 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 800225c:	2301      	movs	r3, #1
 800225e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8002262:	2300      	movs	r3, #0
 8002264:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8002268:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800226a:	b10b      	cbz	r3, 8002270 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 800226c:	4620      	mov	r0, r4
 800226e:	4798      	blx	r3
}
 8002270:	b003      	add	sp, #12
 8002272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002274:	20000020 	.word	0x20000020
 8002278:	1b4e81b5 	.word	0x1b4e81b5

0800227c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800227c:	2300      	movs	r3, #0
 800227e:	2b0f      	cmp	r3, #15
 8002280:	f200 80e9 	bhi.w	8002456 <HAL_GPIO_Init+0x1da>
{
 8002284:	b570      	push	{r4, r5, r6, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	e065      	b.n	8002356 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800228a:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800228c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002290:	2403      	movs	r4, #3
 8002292:	fa04 f40e 	lsl.w	r4, r4, lr
 8002296:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800229a:	68cc      	ldr	r4, [r1, #12]
 800229c:	fa04 f40e 	lsl.w	r4, r4, lr
 80022a0:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80022a2:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022a4:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022a6:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022aa:	684a      	ldr	r2, [r1, #4]
 80022ac:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80022b0:	409a      	lsls	r2, r3
 80022b2:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80022b4:	6042      	str	r2, [r0, #4]
 80022b6:	e05c      	b.n	8002372 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022b8:	08dc      	lsrs	r4, r3, #3
 80022ba:	3408      	adds	r4, #8
 80022bc:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022c0:	f003 0507 	and.w	r5, r3, #7
 80022c4:	00ad      	lsls	r5, r5, #2
 80022c6:	f04f 0e0f 	mov.w	lr, #15
 80022ca:	fa0e fe05 	lsl.w	lr, lr, r5
 80022ce:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022d2:	690a      	ldr	r2, [r1, #16]
 80022d4:	40aa      	lsls	r2, r5
 80022d6:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 80022da:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80022de:	e05c      	b.n	800239a <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022e0:	2207      	movs	r2, #7
 80022e2:	e000      	b.n	80022e6 <HAL_GPIO_Init+0x6a>
 80022e4:	2200      	movs	r2, #0
 80022e6:	fa02 f20e 	lsl.w	r2, r2, lr
 80022ea:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022ec:	3402      	adds	r4, #2
 80022ee:	4d5a      	ldr	r5, [pc, #360]	@ (8002458 <HAL_GPIO_Init+0x1dc>)
 80022f0:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022f4:	4a59      	ldr	r2, [pc, #356]	@ (800245c <HAL_GPIO_Init+0x1e0>)
 80022f6:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80022f8:	ea6f 020c 	mvn.w	r2, ip
 80022fc:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002300:	684e      	ldr	r6, [r1, #4]
 8002302:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8002306:	d001      	beq.n	800230c <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8002308:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 800230c:	4c53      	ldr	r4, [pc, #332]	@ (800245c <HAL_GPIO_Init+0x1e0>)
 800230e:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8002310:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8002312:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002316:	684e      	ldr	r6, [r1, #4]
 8002318:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 800231c:	d001      	beq.n	8002322 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 800231e:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8002322:	4c4e      	ldr	r4, [pc, #312]	@ (800245c <HAL_GPIO_Init+0x1e0>)
 8002324:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8002326:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002328:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800232c:	684e      	ldr	r6, [r1, #4]
 800232e:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8002332:	d001      	beq.n	8002338 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8002334:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8002338:	4c48      	ldr	r4, [pc, #288]	@ (800245c <HAL_GPIO_Init+0x1e0>)
 800233a:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800233c:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 800233e:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002340:	684d      	ldr	r5, [r1, #4]
 8002342:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8002346:	d001      	beq.n	800234c <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8002348:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 800234c:	4c43      	ldr	r4, [pc, #268]	@ (800245c <HAL_GPIO_Init+0x1e0>)
 800234e:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002350:	3301      	adds	r3, #1
 8002352:	2b0f      	cmp	r3, #15
 8002354:	d87d      	bhi.n	8002452 <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 8002356:	2201      	movs	r2, #1
 8002358:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800235a:	680c      	ldr	r4, [r1, #0]
 800235c:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8002360:	ea32 0404 	bics.w	r4, r2, r4
 8002364:	d1f4      	bne.n	8002350 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002366:	684c      	ldr	r4, [r1, #4]
 8002368:	f004 0403 	and.w	r4, r4, #3
 800236c:	3c01      	subs	r4, #1
 800236e:	2c01      	cmp	r4, #1
 8002370:	d98b      	bls.n	800228a <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002372:	684a      	ldr	r2, [r1, #4]
 8002374:	f002 0203 	and.w	r2, r2, #3
 8002378:	2a03      	cmp	r2, #3
 800237a:	d009      	beq.n	8002390 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 800237c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800237e:	005d      	lsls	r5, r3, #1
 8002380:	2203      	movs	r2, #3
 8002382:	40aa      	lsls	r2, r5
 8002384:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002388:	688a      	ldr	r2, [r1, #8]
 800238a:	40aa      	lsls	r2, r5
 800238c:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 800238e:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002390:	684a      	ldr	r2, [r1, #4]
 8002392:	f002 0203 	and.w	r2, r2, #3
 8002396:	2a02      	cmp	r2, #2
 8002398:	d08e      	beq.n	80022b8 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 800239a:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800239c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80023a0:	2203      	movs	r2, #3
 80023a2:	fa02 f20e 	lsl.w	r2, r2, lr
 80023a6:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023aa:	684a      	ldr	r2, [r1, #4]
 80023ac:	f002 0203 	and.w	r2, r2, #3
 80023b0:	fa02 f20e 	lsl.w	r2, r2, lr
 80023b4:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 80023b6:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023b8:	684a      	ldr	r2, [r1, #4]
 80023ba:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 80023be:	d0c7      	beq.n	8002350 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023c0:	2200      	movs	r2, #0
 80023c2:	9201      	str	r2, [sp, #4]
 80023c4:	4a26      	ldr	r2, [pc, #152]	@ (8002460 <HAL_GPIO_Init+0x1e4>)
 80023c6:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 80023c8:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80023cc:	6454      	str	r4, [r2, #68]	@ 0x44
 80023ce:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80023d0:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80023d4:	9201      	str	r2, [sp, #4]
 80023d6:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80023d8:	089c      	lsrs	r4, r3, #2
 80023da:	1ca5      	adds	r5, r4, #2
 80023dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002458 <HAL_GPIO_Init+0x1dc>)
 80023de:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023e2:	f003 0e03 	and.w	lr, r3, #3
 80023e6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80023ea:	220f      	movs	r2, #15
 80023ec:	fa02 f20e 	lsl.w	r2, r2, lr
 80023f0:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023f4:	4a1b      	ldr	r2, [pc, #108]	@ (8002464 <HAL_GPIO_Init+0x1e8>)
 80023f6:	4290      	cmp	r0, r2
 80023f8:	f43f af74 	beq.w	80022e4 <HAL_GPIO_Init+0x68>
 80023fc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002400:	4290      	cmp	r0, r2
 8002402:	d01a      	beq.n	800243a <HAL_GPIO_Init+0x1be>
 8002404:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002408:	4290      	cmp	r0, r2
 800240a:	d018      	beq.n	800243e <HAL_GPIO_Init+0x1c2>
 800240c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002410:	4290      	cmp	r0, r2
 8002412:	d016      	beq.n	8002442 <HAL_GPIO_Init+0x1c6>
 8002414:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002418:	4290      	cmp	r0, r2
 800241a:	d014      	beq.n	8002446 <HAL_GPIO_Init+0x1ca>
 800241c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002420:	4290      	cmp	r0, r2
 8002422:	d012      	beq.n	800244a <HAL_GPIO_Init+0x1ce>
 8002424:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002428:	4290      	cmp	r0, r2
 800242a:	d010      	beq.n	800244e <HAL_GPIO_Init+0x1d2>
 800242c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002430:	4290      	cmp	r0, r2
 8002432:	f43f af55 	beq.w	80022e0 <HAL_GPIO_Init+0x64>
 8002436:	2208      	movs	r2, #8
 8002438:	e755      	b.n	80022e6 <HAL_GPIO_Init+0x6a>
 800243a:	2201      	movs	r2, #1
 800243c:	e753      	b.n	80022e6 <HAL_GPIO_Init+0x6a>
 800243e:	2202      	movs	r2, #2
 8002440:	e751      	b.n	80022e6 <HAL_GPIO_Init+0x6a>
 8002442:	2203      	movs	r2, #3
 8002444:	e74f      	b.n	80022e6 <HAL_GPIO_Init+0x6a>
 8002446:	2204      	movs	r2, #4
 8002448:	e74d      	b.n	80022e6 <HAL_GPIO_Init+0x6a>
 800244a:	2205      	movs	r2, #5
 800244c:	e74b      	b.n	80022e6 <HAL_GPIO_Init+0x6a>
 800244e:	2206      	movs	r2, #6
 8002450:	e749      	b.n	80022e6 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8002452:	b002      	add	sp, #8
 8002454:	bd70      	pop	{r4, r5, r6, pc}
 8002456:	4770      	bx	lr
 8002458:	40013800 	.word	0x40013800
 800245c:	40013c00 	.word	0x40013c00
 8002460:	40023800 	.word	0x40023800
 8002464:	40020000 	.word	0x40020000

08002468 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002468:	b10a      	cbz	r2, 800246e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800246a:	6181      	str	r1, [r0, #24]
 800246c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800246e:	0409      	lsls	r1, r1, #16
 8002470:	6181      	str	r1, [r0, #24]
  }
}
 8002472:	4770      	bx	lr

08002474 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002474:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002476:	ea01 0203 	and.w	r2, r1, r3
 800247a:	ea21 0103 	bic.w	r1, r1, r3
 800247e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002482:	6181      	str	r1, [r0, #24]
}
 8002484:	4770      	bx	lr
	...

08002488 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002488:	2800      	cmp	r0, #0
 800248a:	f000 81e0 	beq.w	800284e <HAL_RCC_OscConfig+0x3c6>
{
 800248e:	b570      	push	{r4, r5, r6, lr}
 8002490:	b082      	sub	sp, #8
 8002492:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002494:	6803      	ldr	r3, [r0, #0]
 8002496:	f013 0f01 	tst.w	r3, #1
 800249a:	d03b      	beq.n	8002514 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800249c:	4b9f      	ldr	r3, [pc, #636]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	f003 030c 	and.w	r3, r3, #12
 80024a4:	2b04      	cmp	r3, #4
 80024a6:	d02c      	beq.n	8002502 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024a8:	4b9c      	ldr	r3, [pc, #624]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024b0:	2b08      	cmp	r3, #8
 80024b2:	d021      	beq.n	80024f8 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024b4:	6863      	ldr	r3, [r4, #4]
 80024b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024ba:	d04f      	beq.n	800255c <HAL_RCC_OscConfig+0xd4>
 80024bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024c0:	d052      	beq.n	8002568 <HAL_RCC_OscConfig+0xe0>
 80024c2:	4b96      	ldr	r3, [pc, #600]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80024d2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024d4:	6863      	ldr	r3, [r4, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d050      	beq.n	800257c <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024da:	f7ff fb67 	bl	8001bac <HAL_GetTick>
 80024de:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024e0:	4b8e      	ldr	r3, [pc, #568]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80024e8:	d114      	bne.n	8002514 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024ea:	f7ff fb5f 	bl	8001bac <HAL_GetTick>
 80024ee:	1b40      	subs	r0, r0, r5
 80024f0:	2864      	cmp	r0, #100	@ 0x64
 80024f2:	d9f5      	bls.n	80024e0 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 80024f4:	2003      	movs	r0, #3
 80024f6:	e1b1      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024f8:	4b88      	ldr	r3, [pc, #544]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002500:	d0d8      	beq.n	80024b4 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002502:	4b86      	ldr	r3, [pc, #536]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800250a:	d003      	beq.n	8002514 <HAL_RCC_OscConfig+0x8c>
 800250c:	6863      	ldr	r3, [r4, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	f000 819f 	beq.w	8002852 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002514:	6823      	ldr	r3, [r4, #0]
 8002516:	f013 0f02 	tst.w	r3, #2
 800251a:	d054      	beq.n	80025c6 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800251c:	4b7f      	ldr	r3, [pc, #508]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f013 0f0c 	tst.w	r3, #12
 8002524:	d03e      	beq.n	80025a4 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002526:	4b7d      	ldr	r3, [pc, #500]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800252e:	2b08      	cmp	r3, #8
 8002530:	d033      	beq.n	800259a <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002532:	68e3      	ldr	r3, [r4, #12]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d068      	beq.n	800260a <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002538:	4b79      	ldr	r3, [pc, #484]	@ (8002720 <HAL_RCC_OscConfig+0x298>)
 800253a:	2201      	movs	r2, #1
 800253c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253e:	f7ff fb35 	bl	8001bac <HAL_GetTick>
 8002542:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002544:	4b75      	ldr	r3, [pc, #468]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f013 0f02 	tst.w	r3, #2
 800254c:	d154      	bne.n	80025f8 <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800254e:	f7ff fb2d 	bl	8001bac <HAL_GetTick>
 8002552:	1b40      	subs	r0, r0, r5
 8002554:	2802      	cmp	r0, #2
 8002556:	d9f5      	bls.n	8002544 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002558:	2003      	movs	r0, #3
 800255a:	e17f      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800255c:	4a6f      	ldr	r2, [pc, #444]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 800255e:	6813      	ldr	r3, [r2, #0]
 8002560:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002564:	6013      	str	r3, [r2, #0]
 8002566:	e7b5      	b.n	80024d4 <HAL_RCC_OscConfig+0x4c>
 8002568:	4b6c      	ldr	r3, [pc, #432]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	e7ab      	b.n	80024d4 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 800257c:	f7ff fb16 	bl	8001bac <HAL_GetTick>
 8002580:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002582:	4b66      	ldr	r3, [pc, #408]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800258a:	d0c3      	beq.n	8002514 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800258c:	f7ff fb0e 	bl	8001bac <HAL_GetTick>
 8002590:	1b40      	subs	r0, r0, r5
 8002592:	2864      	cmp	r0, #100	@ 0x64
 8002594:	d9f5      	bls.n	8002582 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8002596:	2003      	movs	r0, #3
 8002598:	e160      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800259a:	4b60      	ldr	r3, [pc, #384]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80025a2:	d1c6      	bne.n	8002532 <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025a4:	4b5d      	ldr	r3, [pc, #372]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f013 0f02 	tst.w	r3, #2
 80025ac:	d003      	beq.n	80025b6 <HAL_RCC_OscConfig+0x12e>
 80025ae:	68e3      	ldr	r3, [r4, #12]
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	f040 8150 	bne.w	8002856 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b6:	4a59      	ldr	r2, [pc, #356]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 80025b8:	6813      	ldr	r3, [r2, #0]
 80025ba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80025be:	6921      	ldr	r1, [r4, #16]
 80025c0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80025c4:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025c6:	6823      	ldr	r3, [r4, #0]
 80025c8:	f013 0f08 	tst.w	r3, #8
 80025cc:	d042      	beq.n	8002654 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80025ce:	6963      	ldr	r3, [r4, #20]
 80025d0:	b36b      	cbz	r3, 800262e <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025d2:	4b53      	ldr	r3, [pc, #332]	@ (8002720 <HAL_RCC_OscConfig+0x298>)
 80025d4:	2201      	movs	r2, #1
 80025d6:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025da:	f7ff fae7 	bl	8001bac <HAL_GetTick>
 80025de:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025e0:	4b4e      	ldr	r3, [pc, #312]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 80025e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025e4:	f013 0f02 	tst.w	r3, #2
 80025e8:	d134      	bne.n	8002654 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ea:	f7ff fadf 	bl	8001bac <HAL_GetTick>
 80025ee:	1b40      	subs	r0, r0, r5
 80025f0:	2802      	cmp	r0, #2
 80025f2:	d9f5      	bls.n	80025e0 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 80025f4:	2003      	movs	r0, #3
 80025f6:	e131      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f8:	4a48      	ldr	r2, [pc, #288]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 80025fa:	6813      	ldr	r3, [r2, #0]
 80025fc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002600:	6921      	ldr	r1, [r4, #16]
 8002602:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	e7dd      	b.n	80025c6 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 800260a:	4b45      	ldr	r3, [pc, #276]	@ (8002720 <HAL_RCC_OscConfig+0x298>)
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002610:	f7ff facc 	bl	8001bac <HAL_GetTick>
 8002614:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002616:	4b41      	ldr	r3, [pc, #260]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f013 0f02 	tst.w	r3, #2
 800261e:	d0d2      	beq.n	80025c6 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002620:	f7ff fac4 	bl	8001bac <HAL_GetTick>
 8002624:	1b40      	subs	r0, r0, r5
 8002626:	2802      	cmp	r0, #2
 8002628:	d9f5      	bls.n	8002616 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 800262a:	2003      	movs	r0, #3
 800262c:	e116      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800262e:	4b3c      	ldr	r3, [pc, #240]	@ (8002720 <HAL_RCC_OscConfig+0x298>)
 8002630:	2200      	movs	r2, #0
 8002632:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002636:	f7ff fab9 	bl	8001bac <HAL_GetTick>
 800263a:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800263c:	4b37      	ldr	r3, [pc, #220]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 800263e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002640:	f013 0f02 	tst.w	r3, #2
 8002644:	d006      	beq.n	8002654 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002646:	f7ff fab1 	bl	8001bac <HAL_GetTick>
 800264a:	1b40      	subs	r0, r0, r5
 800264c:	2802      	cmp	r0, #2
 800264e:	d9f5      	bls.n	800263c <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8002650:	2003      	movs	r0, #3
 8002652:	e103      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002654:	6823      	ldr	r3, [r4, #0]
 8002656:	f013 0f04 	tst.w	r3, #4
 800265a:	d077      	beq.n	800274c <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800265c:	4b2f      	ldr	r3, [pc, #188]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 800265e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002660:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002664:	d133      	bne.n	80026ce <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	9301      	str	r3, [sp, #4]
 800266a:	4b2c      	ldr	r3, [pc, #176]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 800266c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800266e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002672:	641a      	str	r2, [r3, #64]	@ 0x40
 8002674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800267a:	9301      	str	r3, [sp, #4]
 800267c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800267e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002680:	4b28      	ldr	r3, [pc, #160]	@ (8002724 <HAL_RCC_OscConfig+0x29c>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002688:	d023      	beq.n	80026d2 <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800268a:	68a3      	ldr	r3, [r4, #8]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d034      	beq.n	80026fa <HAL_RCC_OscConfig+0x272>
 8002690:	2b05      	cmp	r3, #5
 8002692:	d038      	beq.n	8002706 <HAL_RCC_OscConfig+0x27e>
 8002694:	4b21      	ldr	r3, [pc, #132]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 8002696:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002698:	f022 0201 	bic.w	r2, r2, #1
 800269c:	671a      	str	r2, [r3, #112]	@ 0x70
 800269e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80026a0:	f022 0204 	bic.w	r2, r2, #4
 80026a4:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026a6:	68a3      	ldr	r3, [r4, #8]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d03d      	beq.n	8002728 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ac:	f7ff fa7e 	bl	8001bac <HAL_GetTick>
 80026b0:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026b2:	4b1a      	ldr	r3, [pc, #104]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 80026b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b6:	f013 0f02 	tst.w	r3, #2
 80026ba:	d146      	bne.n	800274a <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026bc:	f7ff fa76 	bl	8001bac <HAL_GetTick>
 80026c0:	1b80      	subs	r0, r0, r6
 80026c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80026c6:	4298      	cmp	r0, r3
 80026c8:	d9f3      	bls.n	80026b2 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 80026ca:	2003      	movs	r0, #3
 80026cc:	e0c6      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 80026ce:	2500      	movs	r5, #0
 80026d0:	e7d6      	b.n	8002680 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026d2:	4a14      	ldr	r2, [pc, #80]	@ (8002724 <HAL_RCC_OscConfig+0x29c>)
 80026d4:	6813      	ldr	r3, [r2, #0]
 80026d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026da:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80026dc:	f7ff fa66 	bl	8001bac <HAL_GetTick>
 80026e0:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e2:	4b10      	ldr	r3, [pc, #64]	@ (8002724 <HAL_RCC_OscConfig+0x29c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80026ea:	d1ce      	bne.n	800268a <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ec:	f7ff fa5e 	bl	8001bac <HAL_GetTick>
 80026f0:	1b80      	subs	r0, r0, r6
 80026f2:	2802      	cmp	r0, #2
 80026f4:	d9f5      	bls.n	80026e2 <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 80026f6:	2003      	movs	r0, #3
 80026f8:	e0b0      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026fa:	4a08      	ldr	r2, [pc, #32]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 80026fc:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	6713      	str	r3, [r2, #112]	@ 0x70
 8002704:	e7cf      	b.n	80026a6 <HAL_RCC_OscConfig+0x21e>
 8002706:	4b05      	ldr	r3, [pc, #20]	@ (800271c <HAL_RCC_OscConfig+0x294>)
 8002708:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800270a:	f042 0204 	orr.w	r2, r2, #4
 800270e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002710:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002712:	f042 0201 	orr.w	r2, r2, #1
 8002716:	671a      	str	r2, [r3, #112]	@ 0x70
 8002718:	e7c5      	b.n	80026a6 <HAL_RCC_OscConfig+0x21e>
 800271a:	bf00      	nop
 800271c:	40023800 	.word	0x40023800
 8002720:	42470000 	.word	0x42470000
 8002724:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002728:	f7ff fa40 	bl	8001bac <HAL_GetTick>
 800272c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800272e:	4b52      	ldr	r3, [pc, #328]	@ (8002878 <HAL_RCC_OscConfig+0x3f0>)
 8002730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002732:	f013 0f02 	tst.w	r3, #2
 8002736:	d008      	beq.n	800274a <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002738:	f7ff fa38 	bl	8001bac <HAL_GetTick>
 800273c:	1b80      	subs	r0, r0, r6
 800273e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002742:	4298      	cmp	r0, r3
 8002744:	d9f3      	bls.n	800272e <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8002746:	2003      	movs	r0, #3
 8002748:	e088      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800274a:	b9ed      	cbnz	r5, 8002788 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800274c:	69a3      	ldr	r3, [r4, #24]
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 8083 	beq.w	800285a <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002754:	4a48      	ldr	r2, [pc, #288]	@ (8002878 <HAL_RCC_OscConfig+0x3f0>)
 8002756:	6892      	ldr	r2, [r2, #8]
 8002758:	f002 020c 	and.w	r2, r2, #12
 800275c:	2a08      	cmp	r2, #8
 800275e:	d051      	beq.n	8002804 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002760:	2b02      	cmp	r3, #2
 8002762:	d017      	beq.n	8002794 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002764:	4b45      	ldr	r3, [pc, #276]	@ (800287c <HAL_RCC_OscConfig+0x3f4>)
 8002766:	2200      	movs	r2, #0
 8002768:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276a:	f7ff fa1f 	bl	8001bac <HAL_GetTick>
 800276e:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002770:	4b41      	ldr	r3, [pc, #260]	@ (8002878 <HAL_RCC_OscConfig+0x3f0>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002778:	d042      	beq.n	8002800 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800277a:	f7ff fa17 	bl	8001bac <HAL_GetTick>
 800277e:	1b00      	subs	r0, r0, r4
 8002780:	2802      	cmp	r0, #2
 8002782:	d9f5      	bls.n	8002770 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002784:	2003      	movs	r0, #3
 8002786:	e069      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002788:	4a3b      	ldr	r2, [pc, #236]	@ (8002878 <HAL_RCC_OscConfig+0x3f0>)
 800278a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800278c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002790:	6413      	str	r3, [r2, #64]	@ 0x40
 8002792:	e7db      	b.n	800274c <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8002794:	4b39      	ldr	r3, [pc, #228]	@ (800287c <HAL_RCC_OscConfig+0x3f4>)
 8002796:	2200      	movs	r2, #0
 8002798:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800279a:	f7ff fa07 	bl	8001bac <HAL_GetTick>
 800279e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027a0:	4b35      	ldr	r3, [pc, #212]	@ (8002878 <HAL_RCC_OscConfig+0x3f0>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80027a8:	d006      	beq.n	80027b8 <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027aa:	f7ff f9ff 	bl	8001bac <HAL_GetTick>
 80027ae:	1b40      	subs	r0, r0, r5
 80027b0:	2802      	cmp	r0, #2
 80027b2:	d9f5      	bls.n	80027a0 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 80027b4:	2003      	movs	r0, #3
 80027b6:	e051      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027b8:	69e3      	ldr	r3, [r4, #28]
 80027ba:	6a22      	ldr	r2, [r4, #32]
 80027bc:	4313      	orrs	r3, r2
 80027be:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80027c0:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80027c4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80027c6:	0852      	lsrs	r2, r2, #1
 80027c8:	3a01      	subs	r2, #1
 80027ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80027ce:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80027d0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80027d4:	4a28      	ldr	r2, [pc, #160]	@ (8002878 <HAL_RCC_OscConfig+0x3f0>)
 80027d6:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80027d8:	4b28      	ldr	r3, [pc, #160]	@ (800287c <HAL_RCC_OscConfig+0x3f4>)
 80027da:	2201      	movs	r2, #1
 80027dc:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80027de:	f7ff f9e5 	bl	8001bac <HAL_GetTick>
 80027e2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027e4:	4b24      	ldr	r3, [pc, #144]	@ (8002878 <HAL_RCC_OscConfig+0x3f0>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80027ec:	d106      	bne.n	80027fc <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ee:	f7ff f9dd 	bl	8001bac <HAL_GetTick>
 80027f2:	1b00      	subs	r0, r0, r4
 80027f4:	2802      	cmp	r0, #2
 80027f6:	d9f5      	bls.n	80027e4 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 80027f8:	2003      	movs	r0, #3
 80027fa:	e02f      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80027fc:	2000      	movs	r0, #0
 80027fe:	e02d      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
 8002800:	2000      	movs	r0, #0
 8002802:	e02b      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002804:	2b01      	cmp	r3, #1
 8002806:	d02b      	beq.n	8002860 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 8002808:	4b1b      	ldr	r3, [pc, #108]	@ (8002878 <HAL_RCC_OscConfig+0x3f0>)
 800280a:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800280c:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 8002810:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002812:	4291      	cmp	r1, r2
 8002814:	d126      	bne.n	8002864 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002816:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800281a:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800281c:	428a      	cmp	r2, r1
 800281e:	d123      	bne.n	8002868 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002820:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002822:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8002826:	401a      	ands	r2, r3
 8002828:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800282c:	d11e      	bne.n	800286c <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800282e:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8002832:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002834:	0852      	lsrs	r2, r2, #1
 8002836:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002838:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800283c:	d118      	bne.n	8002870 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800283e:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8002842:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002844:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002848:	d114      	bne.n	8002874 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 800284a:	2000      	movs	r0, #0
 800284c:	e006      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 800284e:	2001      	movs	r0, #1
}
 8002850:	4770      	bx	lr
        return HAL_ERROR;
 8002852:	2001      	movs	r0, #1
 8002854:	e002      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 8002856:	2001      	movs	r0, #1
 8002858:	e000      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 800285a:	2000      	movs	r0, #0
}
 800285c:	b002      	add	sp, #8
 800285e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002860:	2001      	movs	r0, #1
 8002862:	e7fb      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8002864:	2001      	movs	r0, #1
 8002866:	e7f9      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
 8002868:	2001      	movs	r0, #1
 800286a:	e7f7      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
 800286c:	2001      	movs	r0, #1
 800286e:	e7f5      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
 8002870:	2001      	movs	r0, #1
 8002872:	e7f3      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
 8002874:	2001      	movs	r0, #1
 8002876:	e7f1      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
 8002878:	40023800 	.word	0x40023800
 800287c:	42470000 	.word	0x42470000

08002880 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002880:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002882:	4b31      	ldr	r3, [pc, #196]	@ (8002948 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 030c 	and.w	r3, r3, #12
 800288a:	2b08      	cmp	r3, #8
 800288c:	d001      	beq.n	8002892 <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800288e:	482f      	ldr	r0, [pc, #188]	@ (800294c <HAL_RCC_GetSysClockFreq+0xcc>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002890:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002892:	4b2d      	ldr	r3, [pc, #180]	@ (8002948 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80028a0:	d02c      	beq.n	80028fc <HAL_RCC_GetSysClockFreq+0x7c>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028a2:	4b29      	ldr	r3, [pc, #164]	@ (8002948 <HAL_RCC_GetSysClockFreq+0xc8>)
 80028a4:	6858      	ldr	r0, [r3, #4]
 80028a6:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80028aa:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80028ae:	ebbc 0c00 	subs.w	ip, ip, r0
 80028b2:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80028b6:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80028ba:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80028be:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80028c2:	ebb1 010c 	subs.w	r1, r1, ip
 80028c6:	eb63 030e 	sbc.w	r3, r3, lr
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028d0:	00c9      	lsls	r1, r1, #3
 80028d2:	eb11 0c00 	adds.w	ip, r1, r0
 80028d6:	f143 0300 	adc.w	r3, r3, #0
 80028da:	0299      	lsls	r1, r3, #10
 80028dc:	2300      	movs	r3, #0
 80028de:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80028e2:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80028e6:	f7fe f95f 	bl	8000ba8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80028ea:	4b17      	ldr	r3, [pc, #92]	@ (8002948 <HAL_RCC_GetSysClockFreq+0xc8>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80028f2:	3301      	adds	r3, #1
 80028f4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 80028f6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80028fa:	e7c9      	b.n	8002890 <HAL_RCC_GetSysClockFreq+0x10>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028fc:	4b12      	ldr	r3, [pc, #72]	@ (8002948 <HAL_RCC_GetSysClockFreq+0xc8>)
 80028fe:	6858      	ldr	r0, [r3, #4]
 8002900:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8002904:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8002908:	ebbc 0c00 	subs.w	ip, ip, r0
 800290c:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8002910:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8002914:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8002918:	ea4f 118c 	mov.w	r1, ip, lsl #6
 800291c:	ebb1 010c 	subs.w	r1, r1, ip
 8002920:	eb63 030e 	sbc.w	r3, r3, lr
 8002924:	00db      	lsls	r3, r3, #3
 8002926:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800292a:	00c9      	lsls	r1, r1, #3
 800292c:	eb11 0c00 	adds.w	ip, r1, r0
 8002930:	f143 0300 	adc.w	r3, r3, #0
 8002934:	0299      	lsls	r1, r3, #10
 8002936:	2300      	movs	r3, #0
 8002938:	ea4f 208c 	mov.w	r0, ip, lsl #10
 800293c:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8002940:	f7fe f932 	bl	8000ba8 <__aeabi_uldivmod>
 8002944:	e7d1      	b.n	80028ea <HAL_RCC_GetSysClockFreq+0x6a>
 8002946:	bf00      	nop
 8002948:	40023800 	.word	0x40023800
 800294c:	00f42400 	.word	0x00f42400

08002950 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002950:	2800      	cmp	r0, #0
 8002952:	f000 809b 	beq.w	8002a8c <HAL_RCC_ClockConfig+0x13c>
{
 8002956:	b570      	push	{r4, r5, r6, lr}
 8002958:	460d      	mov	r5, r1
 800295a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800295c:	4b4f      	ldr	r3, [pc, #316]	@ (8002a9c <HAL_RCC_ClockConfig+0x14c>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0307 	and.w	r3, r3, #7
 8002964:	428b      	cmp	r3, r1
 8002966:	d208      	bcs.n	800297a <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002968:	b2cb      	uxtb	r3, r1
 800296a:	4a4c      	ldr	r2, [pc, #304]	@ (8002a9c <HAL_RCC_ClockConfig+0x14c>)
 800296c:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800296e:	6813      	ldr	r3, [r2, #0]
 8002970:	f003 0307 	and.w	r3, r3, #7
 8002974:	428b      	cmp	r3, r1
 8002976:	f040 808b 	bne.w	8002a90 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800297a:	6823      	ldr	r3, [r4, #0]
 800297c:	f013 0f02 	tst.w	r3, #2
 8002980:	d017      	beq.n	80029b2 <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002982:	f013 0f04 	tst.w	r3, #4
 8002986:	d004      	beq.n	8002992 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002988:	4a45      	ldr	r2, [pc, #276]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 800298a:	6893      	ldr	r3, [r2, #8]
 800298c:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002990:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002992:	6823      	ldr	r3, [r4, #0]
 8002994:	f013 0f08 	tst.w	r3, #8
 8002998:	d004      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800299a:	4a41      	ldr	r2, [pc, #260]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 800299c:	6893      	ldr	r3, [r2, #8]
 800299e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80029a2:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029a4:	4a3e      	ldr	r2, [pc, #248]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 80029a6:	6893      	ldr	r3, [r2, #8]
 80029a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029ac:	68a1      	ldr	r1, [r4, #8]
 80029ae:	430b      	orrs	r3, r1
 80029b0:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029b2:	6823      	ldr	r3, [r4, #0]
 80029b4:	f013 0f01 	tst.w	r3, #1
 80029b8:	d032      	beq.n	8002a20 <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ba:	6863      	ldr	r3, [r4, #4]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d021      	beq.n	8002a04 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029c0:	1e9a      	subs	r2, r3, #2
 80029c2:	2a01      	cmp	r2, #1
 80029c4:	d925      	bls.n	8002a12 <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c6:	4a36      	ldr	r2, [pc, #216]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 80029c8:	6812      	ldr	r2, [r2, #0]
 80029ca:	f012 0f02 	tst.w	r2, #2
 80029ce:	d061      	beq.n	8002a94 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029d0:	4933      	ldr	r1, [pc, #204]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 80029d2:	688a      	ldr	r2, [r1, #8]
 80029d4:	f022 0203 	bic.w	r2, r2, #3
 80029d8:	4313      	orrs	r3, r2
 80029da:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80029dc:	f7ff f8e6 	bl	8001bac <HAL_GetTick>
 80029e0:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e2:	4b2f      	ldr	r3, [pc, #188]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f003 030c 	and.w	r3, r3, #12
 80029ea:	6862      	ldr	r2, [r4, #4]
 80029ec:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80029f0:	d016      	beq.n	8002a20 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029f2:	f7ff f8db 	bl	8001bac <HAL_GetTick>
 80029f6:	1b80      	subs	r0, r0, r6
 80029f8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80029fc:	4298      	cmp	r0, r3
 80029fe:	d9f0      	bls.n	80029e2 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8002a00:	2003      	movs	r0, #3
 8002a02:	e042      	b.n	8002a8a <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a04:	4a26      	ldr	r2, [pc, #152]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 8002a06:	6812      	ldr	r2, [r2, #0]
 8002a08:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002a0c:	d1e0      	bne.n	80029d0 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8002a0e:	2001      	movs	r0, #1
 8002a10:	e03b      	b.n	8002a8a <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a12:	4a23      	ldr	r2, [pc, #140]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002a1a:	d1d9      	bne.n	80029d0 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8002a1c:	2001      	movs	r0, #1
 8002a1e:	e034      	b.n	8002a8a <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a20:	4b1e      	ldr	r3, [pc, #120]	@ (8002a9c <HAL_RCC_ClockConfig+0x14c>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	42ab      	cmp	r3, r5
 8002a2a:	d907      	bls.n	8002a3c <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2c:	b2ea      	uxtb	r2, r5
 8002a2e:	4b1b      	ldr	r3, [pc, #108]	@ (8002a9c <HAL_RCC_ClockConfig+0x14c>)
 8002a30:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0307 	and.w	r3, r3, #7
 8002a38:	42ab      	cmp	r3, r5
 8002a3a:	d12d      	bne.n	8002a98 <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3c:	6823      	ldr	r3, [r4, #0]
 8002a3e:	f013 0f04 	tst.w	r3, #4
 8002a42:	d006      	beq.n	8002a52 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a44:	4a16      	ldr	r2, [pc, #88]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 8002a46:	6893      	ldr	r3, [r2, #8]
 8002a48:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8002a4c:	68e1      	ldr	r1, [r4, #12]
 8002a4e:	430b      	orrs	r3, r1
 8002a50:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a52:	6823      	ldr	r3, [r4, #0]
 8002a54:	f013 0f08 	tst.w	r3, #8
 8002a58:	d007      	beq.n	8002a6a <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a5a:	4a11      	ldr	r2, [pc, #68]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 8002a5c:	6893      	ldr	r3, [r2, #8]
 8002a5e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002a62:	6921      	ldr	r1, [r4, #16]
 8002a64:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a68:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a6a:	f7ff ff09 	bl	8002880 <HAL_RCC_GetSysClockFreq>
 8002a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa0 <HAL_RCC_ClockConfig+0x150>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002a76:	4a0b      	ldr	r2, [pc, #44]	@ (8002aa4 <HAL_RCC_ClockConfig+0x154>)
 8002a78:	5cd3      	ldrb	r3, [r2, r3]
 8002a7a:	40d8      	lsrs	r0, r3
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <HAL_RCC_ClockConfig+0x158>)
 8002a7e:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002a80:	4b0a      	ldr	r3, [pc, #40]	@ (8002aac <HAL_RCC_ClockConfig+0x15c>)
 8002a82:	6818      	ldr	r0, [r3, #0]
 8002a84:	f7fe ff6a 	bl	800195c <HAL_InitTick>
  return HAL_OK;
 8002a88:	2000      	movs	r0, #0
}
 8002a8a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002a8c:	2001      	movs	r0, #1
}
 8002a8e:	4770      	bx	lr
      return HAL_ERROR;
 8002a90:	2001      	movs	r0, #1
 8002a92:	e7fa      	b.n	8002a8a <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8002a94:	2001      	movs	r0, #1
 8002a96:	e7f8      	b.n	8002a8a <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8002a98:	2001      	movs	r0, #1
 8002a9a:	e7f6      	b.n	8002a8a <HAL_RCC_ClockConfig+0x13a>
 8002a9c:	40023c00 	.word	0x40023c00
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	08008bbc 	.word	0x08008bbc
 8002aa8:	20000020 	.word	0x20000020
 8002aac:	20000028 	.word	0x20000028

08002ab0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002ab0:	4b01      	ldr	r3, [pc, #4]	@ (8002ab8 <HAL_RCC_GetHCLKFreq+0x8>)
 8002ab2:	6818      	ldr	r0, [r3, #0]
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	20000020 	.word	0x20000020

08002abc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002abc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002abe:	f7ff fff7 	bl	8002ab0 <HAL_RCC_GetHCLKFreq>
 8002ac2:	4b04      	ldr	r3, [pc, #16]	@ (8002ad4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002aca:	4a03      	ldr	r2, [pc, #12]	@ (8002ad8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002acc:	5cd3      	ldrb	r3, [r2, r3]
}
 8002ace:	40d8      	lsrs	r0, r3
 8002ad0:	bd08      	pop	{r3, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40023800 	.word	0x40023800
 8002ad8:	08008bb4 	.word	0x08008bb4

08002adc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002adc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ade:	f7ff ffe7 	bl	8002ab0 <HAL_RCC_GetHCLKFreq>
 8002ae2:	4b04      	ldr	r3, [pc, #16]	@ (8002af4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002aea:	4a03      	ldr	r2, [pc, #12]	@ (8002af8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002aec:	5cd3      	ldrb	r3, [r2, r3]
}
 8002aee:	40d8      	lsrs	r0, r3
 8002af0:	bd08      	pop	{r3, pc}
 8002af2:	bf00      	nop
 8002af4:	40023800 	.word	0x40023800
 8002af8:	08008bb4 	.word	0x08008bb4

08002afc <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002afc:	230f      	movs	r3, #15
 8002afe:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b00:	4b0b      	ldr	r3, [pc, #44]	@ (8002b30 <HAL_RCC_GetClockConfig+0x34>)
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	f002 0203 	and.w	r2, r2, #3
 8002b08:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002b0a:	689a      	ldr	r2, [r3, #8]
 8002b0c:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8002b10:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 8002b18:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	08db      	lsrs	r3, r3, #3
 8002b1e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8002b22:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002b24:	4b03      	ldr	r3, [pc, #12]	@ (8002b34 <HAL_RCC_GetClockConfig+0x38>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	600b      	str	r3, [r1, #0]
}
 8002b2e:	4770      	bx	lr
 8002b30:	40023800 	.word	0x40023800
 8002b34:	40023c00 	.word	0x40023c00

08002b38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b38:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b3a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b3c:	6a04      	ldr	r4, [r0, #32]
 8002b3e:	f024 0401 	bic.w	r4, r4, #1
 8002b42:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b44:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b46:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b4a:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b4e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002b52:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b54:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002b56:	6203      	str	r3, [r0, #32]
}
 8002b58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b5e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b60:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b62:	6a04      	ldr	r4, [r0, #32]
 8002b64:	f024 0410 	bic.w	r4, r4, #16
 8002b68:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b6a:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b6c:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b70:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b74:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b78:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b7c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002b7e:	6203      	str	r3, [r0, #32]
}
 8002b80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b86:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b8c:	430b      	orrs	r3, r1
 8002b8e:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b92:	6083      	str	r3, [r0, #8]
}
 8002b94:	4770      	bx	lr
	...

08002b98 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002b98:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d137      	bne.n	8002c12 <HAL_TIM_Base_Start_IT+0x7a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ba8:	6802      	ldr	r2, [r0, #0]
 8002baa:	68d3      	ldr	r3, [r2, #12]
 8002bac:	f043 0301 	orr.w	r3, r3, #1
 8002bb0:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bb2:	6803      	ldr	r3, [r0, #0]
 8002bb4:	4a19      	ldr	r2, [pc, #100]	@ (8002c1c <HAL_TIM_Base_Start_IT+0x84>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d020      	beq.n	8002bfc <HAL_TIM_Base_Start_IT+0x64>
 8002bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bbe:	d01d      	beq.n	8002bfc <HAL_TIM_Base_Start_IT+0x64>
 8002bc0:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d019      	beq.n	8002bfc <HAL_TIM_Base_Start_IT+0x64>
 8002bc8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d015      	beq.n	8002bfc <HAL_TIM_Base_Start_IT+0x64>
 8002bd0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d011      	beq.n	8002bfc <HAL_TIM_Base_Start_IT+0x64>
 8002bd8:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d00d      	beq.n	8002bfc <HAL_TIM_Base_Start_IT+0x64>
 8002be0:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d009      	beq.n	8002bfc <HAL_TIM_Base_Start_IT+0x64>
 8002be8:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d005      	beq.n	8002bfc <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	f042 0201 	orr.w	r2, r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002bf8:	2000      	movs	r0, #0
 8002bfa:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c02:	2a06      	cmp	r2, #6
 8002c04:	d007      	beq.n	8002c16 <HAL_TIM_Base_Start_IT+0x7e>
      __HAL_TIM_ENABLE(htim);
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	f042 0201 	orr.w	r2, r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002c0e:	2000      	movs	r0, #0
 8002c10:	4770      	bx	lr
    return HAL_ERROR;
 8002c12:	2001      	movs	r0, #1
 8002c14:	4770      	bx	lr
  return HAL_OK;
 8002c16:	2000      	movs	r0, #0
}
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	40010000 	.word	0x40010000

08002c20 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002c20:	4770      	bx	lr

08002c22 <HAL_TIM_IC_CaptureCallback>:
}
 8002c22:	4770      	bx	lr

08002c24 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002c24:	4770      	bx	lr

08002c26 <HAL_TIM_TriggerCallback>:
}
 8002c26:	4770      	bx	lr

08002c28 <HAL_TIM_IRQHandler>:
{
 8002c28:	b570      	push	{r4, r5, r6, lr}
 8002c2a:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8002c2c:	6803      	ldr	r3, [r0, #0]
 8002c2e:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c30:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c32:	f015 0f02 	tst.w	r5, #2
 8002c36:	d010      	beq.n	8002c5a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c38:	f016 0f02 	tst.w	r6, #2
 8002c3c:	d00d      	beq.n	8002c5a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c3e:	f06f 0202 	mvn.w	r2, #2
 8002c42:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c44:	2301      	movs	r3, #1
 8002c46:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c48:	6803      	ldr	r3, [r0, #0]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	f013 0f03 	tst.w	r3, #3
 8002c50:	d05e      	beq.n	8002d10 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8002c52:	f7ff ffe6 	bl	8002c22 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c56:	2300      	movs	r3, #0
 8002c58:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c5a:	f015 0f04 	tst.w	r5, #4
 8002c5e:	d012      	beq.n	8002c86 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c60:	f016 0f04 	tst.w	r6, #4
 8002c64:	d00f      	beq.n	8002c86 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	f06f 0204 	mvn.w	r2, #4
 8002c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c6e:	2302      	movs	r3, #2
 8002c70:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c72:	6823      	ldr	r3, [r4, #0]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002c7a:	d04f      	beq.n	8002d1c <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c7c:	4620      	mov	r0, r4
 8002c7e:	f7ff ffd0 	bl	8002c22 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c82:	2300      	movs	r3, #0
 8002c84:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c86:	f015 0f08 	tst.w	r5, #8
 8002c8a:	d012      	beq.n	8002cb2 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c8c:	f016 0f08 	tst.w	r6, #8
 8002c90:	d00f      	beq.n	8002cb2 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c92:	6823      	ldr	r3, [r4, #0]
 8002c94:	f06f 0208 	mvn.w	r2, #8
 8002c98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c9a:	2304      	movs	r3, #4
 8002c9c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c9e:	6823      	ldr	r3, [r4, #0]
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	f013 0f03 	tst.w	r3, #3
 8002ca6:	d040      	beq.n	8002d2a <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8002ca8:	4620      	mov	r0, r4
 8002caa:	f7ff ffba 	bl	8002c22 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002cb2:	f015 0f10 	tst.w	r5, #16
 8002cb6:	d012      	beq.n	8002cde <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002cb8:	f016 0f10 	tst.w	r6, #16
 8002cbc:	d00f      	beq.n	8002cde <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002cbe:	6823      	ldr	r3, [r4, #0]
 8002cc0:	f06f 0210 	mvn.w	r2, #16
 8002cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cc6:	2308      	movs	r3, #8
 8002cc8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cca:	6823      	ldr	r3, [r4, #0]
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002cd2:	d031      	beq.n	8002d38 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cd4:	4620      	mov	r0, r4
 8002cd6:	f7ff ffa4 	bl	8002c22 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002cde:	f015 0f01 	tst.w	r5, #1
 8002ce2:	d002      	beq.n	8002cea <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ce4:	f016 0f01 	tst.w	r6, #1
 8002ce8:	d12d      	bne.n	8002d46 <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002cea:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8002cee:	d002      	beq.n	8002cf6 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002cf0:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8002cf4:	d12f      	bne.n	8002d56 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002cf6:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8002cfa:	d002      	beq.n	8002d02 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002cfc:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8002d00:	d131      	bne.n	8002d66 <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d02:	f015 0f20 	tst.w	r5, #32
 8002d06:	d002      	beq.n	8002d0e <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d08:	f016 0f20 	tst.w	r6, #32
 8002d0c:	d133      	bne.n	8002d76 <HAL_TIM_IRQHandler+0x14e>
}
 8002d0e:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d10:	f7ff ff86 	bl	8002c20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d14:	4620      	mov	r0, r4
 8002d16:	f7ff ff85 	bl	8002c24 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d1a:	e79c      	b.n	8002c56 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d1c:	4620      	mov	r0, r4
 8002d1e:	f7ff ff7f 	bl	8002c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d22:	4620      	mov	r0, r4
 8002d24:	f7ff ff7e 	bl	8002c24 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d28:	e7ab      	b.n	8002c82 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d2a:	4620      	mov	r0, r4
 8002d2c:	f7ff ff78 	bl	8002c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d30:	4620      	mov	r0, r4
 8002d32:	f7ff ff77 	bl	8002c24 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d36:	e7ba      	b.n	8002cae <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d38:	4620      	mov	r0, r4
 8002d3a:	f7ff ff71 	bl	8002c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d3e:	4620      	mov	r0, r4
 8002d40:	f7ff ff70 	bl	8002c24 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d44:	e7c9      	b.n	8002cda <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d46:	6823      	ldr	r3, [r4, #0]
 8002d48:	f06f 0201 	mvn.w	r2, #1
 8002d4c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d4e:	4620      	mov	r0, r4
 8002d50:	f7fe faf6 	bl	8001340 <HAL_TIM_PeriodElapsedCallback>
 8002d54:	e7c9      	b.n	8002cea <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002d56:	6823      	ldr	r3, [r4, #0]
 8002d58:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002d5c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002d5e:	4620      	mov	r0, r4
 8002d60:	f000 f97d 	bl	800305e <HAL_TIMEx_BreakCallback>
 8002d64:	e7c7      	b.n	8002cf6 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d66:	6823      	ldr	r3, [r4, #0]
 8002d68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002d6c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002d6e:	4620      	mov	r0, r4
 8002d70:	f7ff ff59 	bl	8002c26 <HAL_TIM_TriggerCallback>
 8002d74:	e7c5      	b.n	8002d02 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002d76:	6823      	ldr	r3, [r4, #0]
 8002d78:	f06f 0220 	mvn.w	r2, #32
 8002d7c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002d7e:	4620      	mov	r0, r4
 8002d80:	f000 f96c 	bl	800305c <HAL_TIMEx_CommutCallback>
}
 8002d84:	e7c3      	b.n	8002d0e <HAL_TIM_IRQHandler+0xe6>
	...

08002d88 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002d88:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d8a:	4a34      	ldr	r2, [pc, #208]	@ (8002e5c <TIM_Base_SetConfig+0xd4>)
 8002d8c:	4290      	cmp	r0, r2
 8002d8e:	d012      	beq.n	8002db6 <TIM_Base_SetConfig+0x2e>
 8002d90:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002d94:	d00f      	beq.n	8002db6 <TIM_Base_SetConfig+0x2e>
 8002d96:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002d9a:	4290      	cmp	r0, r2
 8002d9c:	d00b      	beq.n	8002db6 <TIM_Base_SetConfig+0x2e>
 8002d9e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002da2:	4290      	cmp	r0, r2
 8002da4:	d007      	beq.n	8002db6 <TIM_Base_SetConfig+0x2e>
 8002da6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002daa:	4290      	cmp	r0, r2
 8002dac:	d003      	beq.n	8002db6 <TIM_Base_SetConfig+0x2e>
 8002dae:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002db2:	4290      	cmp	r0, r2
 8002db4:	d103      	bne.n	8002dbe <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002dba:	684a      	ldr	r2, [r1, #4]
 8002dbc:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dbe:	4a27      	ldr	r2, [pc, #156]	@ (8002e5c <TIM_Base_SetConfig+0xd4>)
 8002dc0:	4290      	cmp	r0, r2
 8002dc2:	d02a      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002dc4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002dc8:	d027      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002dca:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002dce:	4290      	cmp	r0, r2
 8002dd0:	d023      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002dd2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dd6:	4290      	cmp	r0, r2
 8002dd8:	d01f      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002dda:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dde:	4290      	cmp	r0, r2
 8002de0:	d01b      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002de2:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002de6:	4290      	cmp	r0, r2
 8002de8:	d017      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002dea:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002dee:	4290      	cmp	r0, r2
 8002df0:	d013      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002df2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002df6:	4290      	cmp	r0, r2
 8002df8:	d00f      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002dfa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dfe:	4290      	cmp	r0, r2
 8002e00:	d00b      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002e02:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8002e06:	4290      	cmp	r0, r2
 8002e08:	d007      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002e0a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e0e:	4290      	cmp	r0, r2
 8002e10:	d003      	beq.n	8002e1a <TIM_Base_SetConfig+0x92>
 8002e12:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e16:	4290      	cmp	r0, r2
 8002e18:	d103      	bne.n	8002e22 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e1e:	68ca      	ldr	r2, [r1, #12]
 8002e20:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e26:	694a      	ldr	r2, [r1, #20]
 8002e28:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002e2a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e2c:	688b      	ldr	r3, [r1, #8]
 8002e2e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002e30:	680b      	ldr	r3, [r1, #0]
 8002e32:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e34:	4b09      	ldr	r3, [pc, #36]	@ (8002e5c <TIM_Base_SetConfig+0xd4>)
 8002e36:	4298      	cmp	r0, r3
 8002e38:	d003      	beq.n	8002e42 <TIM_Base_SetConfig+0xba>
 8002e3a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002e3e:	4298      	cmp	r0, r3
 8002e40:	d101      	bne.n	8002e46 <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
 8002e42:	690b      	ldr	r3, [r1, #16]
 8002e44:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002e46:	2301      	movs	r3, #1
 8002e48:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e4a:	6903      	ldr	r3, [r0, #16]
 8002e4c:	f013 0f01 	tst.w	r3, #1
 8002e50:	d003      	beq.n	8002e5a <TIM_Base_SetConfig+0xd2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e52:	6903      	ldr	r3, [r0, #16]
 8002e54:	f023 0301 	bic.w	r3, r3, #1
 8002e58:	6103      	str	r3, [r0, #16]
}
 8002e5a:	4770      	bx	lr
 8002e5c:	40010000 	.word	0x40010000

08002e60 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002e60:	b340      	cbz	r0, 8002eb4 <HAL_TIM_Base_Init+0x54>
{
 8002e62:	b510      	push	{r4, lr}
 8002e64:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002e66:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002e6a:	b1f3      	cbz	r3, 8002eaa <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e72:	4621      	mov	r1, r4
 8002e74:	f851 0b04 	ldr.w	r0, [r1], #4
 8002e78:	f7ff ff86 	bl	8002d88 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e82:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002e86:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002e8a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002e8e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e92:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e9a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002e9e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002ea2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002ea6:	2000      	movs	r0, #0
}
 8002ea8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002eaa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002eae:	f7fe fcd5 	bl	800185c <HAL_TIM_Base_MspInit>
 8002eb2:	e7db      	b.n	8002e6c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002eb4:	2001      	movs	r0, #1
}
 8002eb6:	4770      	bx	lr

08002eb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002eb8:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002eba:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ebc:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ec0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eca:	6082      	str	r2, [r0, #8]
}
 8002ecc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ed0:	4770      	bx	lr

08002ed2 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002ed2:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d078      	beq.n	8002fcc <HAL_TIM_ConfigClockSource+0xfa>
{
 8002eda:	b510      	push	{r4, lr}
 8002edc:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002ede:	2301      	movs	r3, #1
 8002ee0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002eea:	6802      	ldr	r2, [r0, #0]
 8002eec:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002eee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002ef2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002ef6:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002ef8:	680b      	ldr	r3, [r1, #0]
 8002efa:	2b60      	cmp	r3, #96	@ 0x60
 8002efc:	d04c      	beq.n	8002f98 <HAL_TIM_ConfigClockSource+0xc6>
 8002efe:	d829      	bhi.n	8002f54 <HAL_TIM_ConfigClockSource+0x82>
 8002f00:	2b40      	cmp	r3, #64	@ 0x40
 8002f02:	d054      	beq.n	8002fae <HAL_TIM_ConfigClockSource+0xdc>
 8002f04:	d90c      	bls.n	8002f20 <HAL_TIM_ConfigClockSource+0x4e>
 8002f06:	2b50      	cmp	r3, #80	@ 0x50
 8002f08:	d122      	bne.n	8002f50 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f0a:	68ca      	ldr	r2, [r1, #12]
 8002f0c:	6849      	ldr	r1, [r1, #4]
 8002f0e:	6800      	ldr	r0, [r0, #0]
 8002f10:	f7ff fe12 	bl	8002b38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f14:	2150      	movs	r1, #80	@ 0x50
 8002f16:	6820      	ldr	r0, [r4, #0]
 8002f18:	f7ff fe35 	bl	8002b86 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002f1c:	2000      	movs	r0, #0
      break;
 8002f1e:	e005      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002f20:	2b20      	cmp	r3, #32
 8002f22:	d00d      	beq.n	8002f40 <HAL_TIM_ConfigClockSource+0x6e>
 8002f24:	d909      	bls.n	8002f3a <HAL_TIM_ConfigClockSource+0x68>
 8002f26:	2b30      	cmp	r3, #48	@ 0x30
 8002f28:	d00a      	beq.n	8002f40 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8002f2a:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002f32:	2300      	movs	r3, #0
 8002f34:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002f38:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8002f3a:	b10b      	cbz	r3, 8002f40 <HAL_TIM_ConfigClockSource+0x6e>
 8002f3c:	2b10      	cmp	r3, #16
 8002f3e:	d105      	bne.n	8002f4c <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f40:	4619      	mov	r1, r3
 8002f42:	6820      	ldr	r0, [r4, #0]
 8002f44:	f7ff fe1f 	bl	8002b86 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002f48:	2000      	movs	r0, #0
      break;
 8002f4a:	e7ef      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002f4c:	2001      	movs	r0, #1
 8002f4e:	e7ed      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x5a>
 8002f50:	2001      	movs	r0, #1
 8002f52:	e7eb      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002f54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f58:	d034      	beq.n	8002fc4 <HAL_TIM_ConfigClockSource+0xf2>
 8002f5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f5e:	d10c      	bne.n	8002f7a <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8002f60:	68cb      	ldr	r3, [r1, #12]
 8002f62:	684a      	ldr	r2, [r1, #4]
 8002f64:	6889      	ldr	r1, [r1, #8]
 8002f66:	6800      	ldr	r0, [r0, #0]
 8002f68:	f7ff ffa6 	bl	8002eb8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f6c:	6822      	ldr	r2, [r4, #0]
 8002f6e:	6893      	ldr	r3, [r2, #8]
 8002f70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f74:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002f76:	2000      	movs	r0, #0
      break;
 8002f78:	e7d8      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002f7a:	2b70      	cmp	r3, #112	@ 0x70
 8002f7c:	d124      	bne.n	8002fc8 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8002f7e:	68cb      	ldr	r3, [r1, #12]
 8002f80:	684a      	ldr	r2, [r1, #4]
 8002f82:	6889      	ldr	r1, [r1, #8]
 8002f84:	6800      	ldr	r0, [r0, #0]
 8002f86:	f7ff ff97 	bl	8002eb8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002f8a:	6822      	ldr	r2, [r4, #0]
 8002f8c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f8e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002f92:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002f94:	2000      	movs	r0, #0
      break;
 8002f96:	e7c9      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f98:	68ca      	ldr	r2, [r1, #12]
 8002f9a:	6849      	ldr	r1, [r1, #4]
 8002f9c:	6800      	ldr	r0, [r0, #0]
 8002f9e:	f7ff fdde 	bl	8002b5e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fa2:	2160      	movs	r1, #96	@ 0x60
 8002fa4:	6820      	ldr	r0, [r4, #0]
 8002fa6:	f7ff fdee 	bl	8002b86 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002faa:	2000      	movs	r0, #0
      break;
 8002fac:	e7be      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fae:	68ca      	ldr	r2, [r1, #12]
 8002fb0:	6849      	ldr	r1, [r1, #4]
 8002fb2:	6800      	ldr	r0, [r0, #0]
 8002fb4:	f7ff fdc0 	bl	8002b38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fb8:	2140      	movs	r1, #64	@ 0x40
 8002fba:	6820      	ldr	r0, [r4, #0]
 8002fbc:	f7ff fde3 	bl	8002b86 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002fc0:	2000      	movs	r0, #0
      break;
 8002fc2:	e7b3      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002fc4:	2000      	movs	r0, #0
 8002fc6:	e7b1      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002fc8:	2001      	movs	r0, #1
 8002fca:	e7af      	b.n	8002f2c <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8002fcc:	2002      	movs	r0, #2
}
 8002fce:	4770      	bx	lr

08002fd0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fd0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002fd4:	2a01      	cmp	r2, #1
 8002fd6:	d03d      	beq.n	8003054 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8002fd8:	b410      	push	{r4}
 8002fda:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fe8:	6802      	ldr	r2, [r0, #0]
 8002fea:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fec:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fee:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ff2:	6808      	ldr	r0, [r1, #0]
 8002ff4:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ff8:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	4816      	ldr	r0, [pc, #88]	@ (8003058 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8002ffe:	4282      	cmp	r2, r0
 8003000:	d01a      	beq.n	8003038 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003002:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003006:	d017      	beq.n	8003038 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003008:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 800300c:	4282      	cmp	r2, r0
 800300e:	d013      	beq.n	8003038 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003010:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8003014:	4282      	cmp	r2, r0
 8003016:	d00f      	beq.n	8003038 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003018:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800301c:	4282      	cmp	r2, r0
 800301e:	d00b      	beq.n	8003038 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003020:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8003024:	4282      	cmp	r2, r0
 8003026:	d007      	beq.n	8003038 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003028:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 800302c:	4282      	cmp	r2, r0
 800302e:	d003      	beq.n	8003038 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003030:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8003034:	4282      	cmp	r2, r0
 8003036:	d104      	bne.n	8003042 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003038:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800303c:	6849      	ldr	r1, [r1, #4]
 800303e:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003040:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003042:	2201      	movs	r2, #1
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003048:	2000      	movs	r0, #0
 800304a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 800304e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003052:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003054:	2002      	movs	r0, #2
}
 8003056:	4770      	bx	lr
 8003058:	40010000 	.word	0x40010000

0800305c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800305c:	4770      	bx	lr

0800305e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800305e:	4770      	bx	lr

08003060 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003060:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003062:	f102 030c 	add.w	r3, r2, #12
 8003066:	e853 3f00 	ldrex	r3, [r3]
 800306a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800306e:	320c      	adds	r2, #12
 8003070:	e842 3100 	strex	r1, r3, [r2]
 8003074:	2900      	cmp	r1, #0
 8003076:	d1f3      	bne.n	8003060 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003078:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800307a:	f102 0314 	add.w	r3, r2, #20
 800307e:	e853 3f00 	ldrex	r3, [r3]
 8003082:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003086:	3214      	adds	r2, #20
 8003088:	e842 3100 	strex	r1, r3, [r2]
 800308c:	2900      	cmp	r1, #0
 800308e:	d1f3      	bne.n	8003078 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003090:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003092:	2b01      	cmp	r3, #1
 8003094:	d005      	beq.n	80030a2 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003096:	2320      	movs	r3, #32
 8003098:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800309c:	2300      	movs	r3, #0
 800309e:	6303      	str	r3, [r0, #48]	@ 0x30
}
 80030a0:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030a2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a4:	f102 030c 	add.w	r3, r2, #12
 80030a8:	e853 3f00 	ldrex	r3, [r3]
 80030ac:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030b0:	320c      	adds	r2, #12
 80030b2:	e842 3100 	strex	r1, r3, [r2]
 80030b6:	2900      	cmp	r1, #0
 80030b8:	d1f3      	bne.n	80030a2 <UART_EndRxTransfer+0x42>
 80030ba:	e7ec      	b.n	8003096 <UART_EndRxTransfer+0x36>

080030bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030bc:	b510      	push	{r4, lr}
 80030be:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030c0:	6802      	ldr	r2, [r0, #0]
 80030c2:	6913      	ldr	r3, [r2, #16]
 80030c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030c8:	68c1      	ldr	r1, [r0, #12]
 80030ca:	430b      	orrs	r3, r1
 80030cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030ce:	6883      	ldr	r3, [r0, #8]
 80030d0:	6902      	ldr	r2, [r0, #16]
 80030d2:	431a      	orrs	r2, r3
 80030d4:	6943      	ldr	r3, [r0, #20]
 80030d6:	431a      	orrs	r2, r3
 80030d8:	69c3      	ldr	r3, [r0, #28]
 80030da:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80030dc:	6801      	ldr	r1, [r0, #0]
 80030de:	68cb      	ldr	r3, [r1, #12]
 80030e0:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80030e4:	f023 030c 	bic.w	r3, r3, #12
 80030e8:	4313      	orrs	r3, r2
 80030ea:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030ec:	6802      	ldr	r2, [r0, #0]
 80030ee:	6953      	ldr	r3, [r2, #20]
 80030f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030f4:	6981      	ldr	r1, [r0, #24]
 80030f6:	430b      	orrs	r3, r1
 80030f8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030fa:	6803      	ldr	r3, [r0, #0]
 80030fc:	4a31      	ldr	r2, [pc, #196]	@ (80031c4 <UART_SetConfig+0x108>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d006      	beq.n	8003110 <UART_SetConfig+0x54>
 8003102:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003106:	4293      	cmp	r3, r2
 8003108:	d002      	beq.n	8003110 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800310a:	f7ff fcd7 	bl	8002abc <HAL_RCC_GetPCLK1Freq>
 800310e:	e001      	b.n	8003114 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003110:	f7ff fce4 	bl	8002adc <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003114:	69e3      	ldr	r3, [r4, #28]
 8003116:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800311a:	d029      	beq.n	8003170 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800311c:	2100      	movs	r1, #0
 800311e:	1803      	adds	r3, r0, r0
 8003120:	4149      	adcs	r1, r1
 8003122:	181b      	adds	r3, r3, r0
 8003124:	f141 0100 	adc.w	r1, r1, #0
 8003128:	00c9      	lsls	r1, r1, #3
 800312a:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 800312e:	00db      	lsls	r3, r3, #3
 8003130:	1818      	adds	r0, r3, r0
 8003132:	6863      	ldr	r3, [r4, #4]
 8003134:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8003138:	ea4f 7393 	mov.w	r3, r3, lsr #30
 800313c:	f141 0100 	adc.w	r1, r1, #0
 8003140:	f7fd fd32 	bl	8000ba8 <__aeabi_uldivmod>
 8003144:	4a20      	ldr	r2, [pc, #128]	@ (80031c8 <UART_SetConfig+0x10c>)
 8003146:	fba2 3100 	umull	r3, r1, r2, r0
 800314a:	0949      	lsrs	r1, r1, #5
 800314c:	2364      	movs	r3, #100	@ 0x64
 800314e:	fb03 0311 	mls	r3, r3, r1, r0
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	3332      	adds	r3, #50	@ 0x32
 8003156:	fba2 2303 	umull	r2, r3, r2, r3
 800315a:	095b      	lsrs	r3, r3, #5
 800315c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003160:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003164:	f003 030f 	and.w	r3, r3, #15
 8003168:	6821      	ldr	r1, [r4, #0]
 800316a:	4413      	add	r3, r2
 800316c:	608b      	str	r3, [r1, #8]
  }
}
 800316e:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003170:	2300      	movs	r3, #0
 8003172:	1802      	adds	r2, r0, r0
 8003174:	eb43 0103 	adc.w	r1, r3, r3
 8003178:	1812      	adds	r2, r2, r0
 800317a:	f141 0100 	adc.w	r1, r1, #0
 800317e:	00c9      	lsls	r1, r1, #3
 8003180:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003184:	00d2      	lsls	r2, r2, #3
 8003186:	1810      	adds	r0, r2, r0
 8003188:	f141 0100 	adc.w	r1, r1, #0
 800318c:	6862      	ldr	r2, [r4, #4]
 800318e:	1892      	adds	r2, r2, r2
 8003190:	415b      	adcs	r3, r3
 8003192:	f7fd fd09 	bl	8000ba8 <__aeabi_uldivmod>
 8003196:	4a0c      	ldr	r2, [pc, #48]	@ (80031c8 <UART_SetConfig+0x10c>)
 8003198:	fba2 3100 	umull	r3, r1, r2, r0
 800319c:	0949      	lsrs	r1, r1, #5
 800319e:	2364      	movs	r3, #100	@ 0x64
 80031a0:	fb03 0311 	mls	r3, r3, r1, r0
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	3332      	adds	r3, #50	@ 0x32
 80031a8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ac:	095b      	lsrs	r3, r3, #5
 80031ae:	005a      	lsls	r2, r3, #1
 80031b0:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 80031b4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80031b8:	f003 0307 	and.w	r3, r3, #7
 80031bc:	6821      	ldr	r1, [r4, #0]
 80031be:	4413      	add	r3, r2
 80031c0:	608b      	str	r3, [r1, #8]
 80031c2:	e7d4      	b.n	800316e <UART_SetConfig+0xb2>
 80031c4:	40011000 	.word	0x40011000
 80031c8:	51eb851f 	.word	0x51eb851f

080031cc <UART_WaitOnFlagUntilTimeout>:
{
 80031cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80031d0:	b083      	sub	sp, #12
 80031d2:	4605      	mov	r5, r0
 80031d4:	460e      	mov	r6, r1
 80031d6:	4617      	mov	r7, r2
 80031d8:	4699      	mov	r9, r3
 80031da:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031de:	682b      	ldr	r3, [r5, #0]
 80031e0:	681c      	ldr	r4, [r3, #0]
 80031e2:	ea36 0404 	bics.w	r4, r6, r4
 80031e6:	bf0c      	ite	eq
 80031e8:	2401      	moveq	r4, #1
 80031ea:	2400      	movne	r4, #0
 80031ec:	42bc      	cmp	r4, r7
 80031ee:	d128      	bne.n	8003242 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 80031f0:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 80031f4:	d0f3      	beq.n	80031de <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031f6:	f7fe fcd9 	bl	8001bac <HAL_GetTick>
 80031fa:	eba0 0009 	sub.w	r0, r0, r9
 80031fe:	4540      	cmp	r0, r8
 8003200:	d823      	bhi.n	800324a <UART_WaitOnFlagUntilTimeout+0x7e>
 8003202:	f1b8 0f00 	cmp.w	r8, #0
 8003206:	d022      	beq.n	800324e <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003208:	682b      	ldr	r3, [r5, #0]
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	f012 0f04 	tst.w	r2, #4
 8003210:	d0e5      	beq.n	80031de <UART_WaitOnFlagUntilTimeout+0x12>
 8003212:	2e80      	cmp	r6, #128	@ 0x80
 8003214:	d0e3      	beq.n	80031de <UART_WaitOnFlagUntilTimeout+0x12>
 8003216:	2e40      	cmp	r6, #64	@ 0x40
 8003218:	d0e1      	beq.n	80031de <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	f012 0f08 	tst.w	r2, #8
 8003220:	d0dd      	beq.n	80031de <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003222:	2400      	movs	r4, #0
 8003224:	9401      	str	r4, [sp, #4]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	9201      	str	r2, [sp, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	9301      	str	r3, [sp, #4]
 800322e:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8003230:	4628      	mov	r0, r5
 8003232:	f7ff ff15 	bl	8003060 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003236:	2308      	movs	r3, #8
 8003238:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 800323a:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 800323e:	2001      	movs	r0, #1
 8003240:	e000      	b.n	8003244 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8003242:	2000      	movs	r0, #0
}
 8003244:	b003      	add	sp, #12
 8003246:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800324a:	2003      	movs	r0, #3
 800324c:	e7fa      	b.n	8003244 <UART_WaitOnFlagUntilTimeout+0x78>
 800324e:	2003      	movs	r0, #3
 8003250:	e7f8      	b.n	8003244 <UART_WaitOnFlagUntilTimeout+0x78>

08003252 <HAL_UART_Init>:
  if (huart == NULL)
 8003252:	b360      	cbz	r0, 80032ae <HAL_UART_Init+0x5c>
{
 8003254:	b510      	push	{r4, lr}
 8003256:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003258:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800325c:	b313      	cbz	r3, 80032a4 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 800325e:	2324      	movs	r3, #36	@ 0x24
 8003260:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8003264:	6822      	ldr	r2, [r4, #0]
 8003266:	68d3      	ldr	r3, [r2, #12]
 8003268:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800326c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800326e:	4620      	mov	r0, r4
 8003270:	f7ff ff24 	bl	80030bc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003274:	6822      	ldr	r2, [r4, #0]
 8003276:	6913      	ldr	r3, [r2, #16]
 8003278:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800327c:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800327e:	6822      	ldr	r2, [r4, #0]
 8003280:	6953      	ldr	r3, [r2, #20]
 8003282:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8003286:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8003288:	6822      	ldr	r2, [r4, #0]
 800328a:	68d3      	ldr	r3, [r2, #12]
 800328c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003290:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003292:	2000      	movs	r0, #0
 8003294:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003296:	2320      	movs	r3, #32
 8003298:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800329c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032a0:	6360      	str	r0, [r4, #52]	@ 0x34
}
 80032a2:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80032a4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80032a8:	f7fe fb1e 	bl	80018e8 <HAL_UART_MspInit>
 80032ac:	e7d7      	b.n	800325e <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80032ae:	2001      	movs	r0, #1
}
 80032b0:	4770      	bx	lr

080032b2 <HAL_UART_Transmit>:
{
 80032b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80032ba:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b20      	cmp	r3, #32
 80032c2:	d156      	bne.n	8003372 <HAL_UART_Transmit+0xc0>
 80032c4:	4604      	mov	r4, r0
 80032c6:	460d      	mov	r5, r1
 80032c8:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80032ca:	2900      	cmp	r1, #0
 80032cc:	d055      	beq.n	800337a <HAL_UART_Transmit+0xc8>
 80032ce:	b90a      	cbnz	r2, 80032d4 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 80032d0:	2001      	movs	r0, #1
 80032d2:	e04f      	b.n	8003374 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d4:	2300      	movs	r3, #0
 80032d6:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032d8:	2321      	movs	r3, #33	@ 0x21
 80032da:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 80032de:	f7fe fc65 	bl	8001bac <HAL_GetTick>
 80032e2:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80032e4:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 80032e8:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032ec:	68a3      	ldr	r3, [r4, #8]
 80032ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032f2:	d002      	beq.n	80032fa <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 80032f4:	f04f 0800 	mov.w	r8, #0
 80032f8:	e014      	b.n	8003324 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032fa:	6923      	ldr	r3, [r4, #16]
 80032fc:	b32b      	cbz	r3, 800334a <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 80032fe:	f04f 0800 	mov.w	r8, #0
 8003302:	e00f      	b.n	8003324 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 8003304:	2320      	movs	r3, #32
 8003306:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 800330a:	2003      	movs	r0, #3
 800330c:	e032      	b.n	8003374 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800330e:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003312:	6822      	ldr	r2, [r4, #0]
 8003314:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003318:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 800331a:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 800331c:	b292      	uxth	r2, r2
 800331e:	3a01      	subs	r2, #1
 8003320:	b292      	uxth	r2, r2
 8003322:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003324:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8003326:	b29b      	uxth	r3, r3
 8003328:	b193      	cbz	r3, 8003350 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800332a:	9600      	str	r6, [sp, #0]
 800332c:	463b      	mov	r3, r7
 800332e:	2200      	movs	r2, #0
 8003330:	2180      	movs	r1, #128	@ 0x80
 8003332:	4620      	mov	r0, r4
 8003334:	f7ff ff4a 	bl	80031cc <UART_WaitOnFlagUntilTimeout>
 8003338:	2800      	cmp	r0, #0
 800333a:	d1e3      	bne.n	8003304 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 800333c:	2d00      	cmp	r5, #0
 800333e:	d0e6      	beq.n	800330e <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003340:	f815 2b01 	ldrb.w	r2, [r5], #1
 8003344:	6823      	ldr	r3, [r4, #0]
 8003346:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003348:	e7e7      	b.n	800331a <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 800334a:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800334c:	2500      	movs	r5, #0
 800334e:	e7e9      	b.n	8003324 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003350:	9600      	str	r6, [sp, #0]
 8003352:	463b      	mov	r3, r7
 8003354:	2200      	movs	r2, #0
 8003356:	2140      	movs	r1, #64	@ 0x40
 8003358:	4620      	mov	r0, r4
 800335a:	f7ff ff37 	bl	80031cc <UART_WaitOnFlagUntilTimeout>
 800335e:	b918      	cbnz	r0, 8003368 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8003360:	2320      	movs	r3, #32
 8003362:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8003366:	e005      	b.n	8003374 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 8003368:	2320      	movs	r3, #32
 800336a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 800336e:	2003      	movs	r0, #3
 8003370:	e000      	b.n	8003374 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 8003372:	2002      	movs	r0, #2
}
 8003374:	b002      	add	sp, #8
 8003376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800337a:	2001      	movs	r0, #1
 800337c:	e7fa      	b.n	8003374 <HAL_UART_Transmit+0xc2>

0800337e <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800337e:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8003380:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003384:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003386:	f001 ff05 	bl	8005194 <xTaskGetSchedulerState>
 800338a:	2801      	cmp	r0, #1
 800338c:	d100      	bne.n	8003390 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 800338e:	bd08      	pop	{r3, pc}
    xPortSysTickHandler();
 8003390:	f002 fb08 	bl	80059a4 <xPortSysTickHandler>
}
 8003394:	e7fb      	b.n	800338e <SysTick_Handler+0x10>
	...

08003398 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003398:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800339c:	b92b      	cbnz	r3, 80033aa <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 800339e:	4b06      	ldr	r3, [pc, #24]	@ (80033b8 <osKernelInitialize+0x20>)
 80033a0:	6818      	ldr	r0, [r3, #0]
 80033a2:	b928      	cbnz	r0, 80033b0 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80033a4:	2201      	movs	r2, #1
 80033a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80033a8:	4770      	bx	lr
    stat = osErrorISR;
 80033aa:	f06f 0005 	mvn.w	r0, #5
 80033ae:	4770      	bx	lr
    } else {
      stat = osError;
 80033b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
    }
  }

  return (stat);
}
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	20000df8 	.word	0x20000df8

080033bc <osKernelStart>:
 80033bc:	f3ef 8305 	mrs	r3, IPSR
}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80033c0:	b973      	cbnz	r3, 80033e0 <osKernelStart+0x24>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80033c2:	4b0a      	ldr	r3, [pc, #40]	@ (80033ec <osKernelStart+0x30>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d10d      	bne.n	80033e6 <osKernelStart+0x2a>
osStatus_t osKernelStart (void) {
 80033ca:	b510      	push	{r4, lr}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033cc:	2400      	movs	r4, #0
 80033ce:	4b08      	ldr	r3, [pc, #32]	@ (80033f0 <osKernelStart+0x34>)
 80033d0:	77dc      	strb	r4, [r3, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80033d2:	4b06      	ldr	r3, [pc, #24]	@ (80033ec <osKernelStart+0x30>)
 80033d4:	2202      	movs	r2, #2
 80033d6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80033d8:	f001 fb3c 	bl	8004a54 <vTaskStartScheduler>
      stat = osOK;
 80033dc:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 80033de:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 80033e0:	f06f 0005 	mvn.w	r0, #5
 80033e4:	4770      	bx	lr
      stat = osError;
 80033e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 80033ea:	4770      	bx	lr
 80033ec:	20000df8 	.word	0x20000df8
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80033f4:	b508      	push	{r3, lr}
 80033f6:	f3ef 8305 	mrs	r3, IPSR
  TickType_t ticks;

  if (IS_IRQ()) {
 80033fa:	b113      	cbz	r3, 8003402 <osKernelGetTickCount+0xe>
    ticks = xTaskGetTickCountFromISR();
 80033fc:	f001 fb90 	bl	8004b20 <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
  }

  return (ticks);
}
 8003400:	bd08      	pop	{r3, pc}
    ticks = xTaskGetTickCount();
 8003402:	f001 fb87 	bl	8004b14 <xTaskGetTickCount>
  return (ticks);
 8003406:	e7fb      	b.n	8003400 <osKernelGetTickCount+0xc>

08003408 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800340a:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800340c:	2400      	movs	r4, #0
 800340e:	9405      	str	r4, [sp, #20]
 8003410:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8003414:	bb74      	cbnz	r4, 8003474 <osThreadNew+0x6c>
 8003416:	b368      	cbz	r0, 8003474 <osThreadNew+0x6c>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8003418:	b322      	cbz	r2, 8003464 <osThreadNew+0x5c>
      if (attr->name != NULL) {
 800341a:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800341c:	6993      	ldr	r3, [r2, #24]
 800341e:	b903      	cbnz	r3, 8003422 <osThreadNew+0x1a>
    prio  = (UBaseType_t)osPriorityNormal;
 8003420:	2318      	movs	r3, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003422:	1e5c      	subs	r4, r3, #1
 8003424:	2c37      	cmp	r4, #55	@ 0x37
 8003426:	d849      	bhi.n	80034bc <osThreadNew+0xb4>
 8003428:	6854      	ldr	r4, [r2, #4]
 800342a:	f014 0f01 	tst.w	r4, #1
 800342e:	d147      	bne.n	80034c0 <osThreadNew+0xb8>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8003430:	6956      	ldr	r6, [r2, #20]
 8003432:	b16e      	cbz	r6, 8003450 <osThreadNew+0x48>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003434:	ea4f 0c96 	mov.w	ip, r6, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003438:	6894      	ldr	r4, [r2, #8]
 800343a:	b12c      	cbz	r4, 8003448 <osThreadNew+0x40>
 800343c:	68d7      	ldr	r7, [r2, #12]
 800343e:	2fab      	cmp	r7, #171	@ 0xab
 8003440:	d902      	bls.n	8003448 <osThreadNew+0x40>
 8003442:	6917      	ldr	r7, [r2, #16]
 8003444:	b107      	cbz	r7, 8003448 <osThreadNew+0x40>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003446:	b9c6      	cbnz	r6, 800347a <osThreadNew+0x72>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003448:	b12c      	cbz	r4, 8003456 <osThreadNew+0x4e>
    mem  = -1;
 800344a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800344e:	e00e      	b.n	800346e <osThreadNew+0x66>
    stack = configMINIMAL_STACK_SIZE;
 8003450:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 8003454:	e7f0      	b.n	8003438 <osThreadNew+0x30>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003456:	68d4      	ldr	r4, [r2, #12]
 8003458:	b98c      	cbnz	r4, 800347e <osThreadNew+0x76>
 800345a:	6914      	ldr	r4, [r2, #16]
 800345c:	b194      	cbz	r4, 8003484 <osThreadNew+0x7c>
    mem  = -1;
 800345e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003462:	e004      	b.n	800346e <osThreadNew+0x66>
    name = NULL;
 8003464:	4615      	mov	r5, r2
          mem = 0;
        }
      }
    }
    else {
      mem = 0;
 8003466:	2400      	movs	r4, #0
    prio  = (UBaseType_t)osPriorityNormal;
 8003468:	2318      	movs	r3, #24
    stack = configMINIMAL_STACK_SIZE;
 800346a:	f04f 0c80 	mov.w	ip, #128	@ 0x80
    }

    if (mem == 1) {
 800346e:	2c01      	cmp	r4, #1
 8003470:	d00a      	beq.n	8003488 <osThreadNew+0x80>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                      (StaticTask_t *)attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 8003472:	b1ac      	cbz	r4, 80034a0 <osThreadNew+0x98>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003474:	9805      	ldr	r0, [sp, #20]
}
 8003476:	b007      	add	sp, #28
 8003478:	bdf0      	pop	{r4, r5, r6, r7, pc}
        mem = 1;
 800347a:	2401      	movs	r4, #1
 800347c:	e7f7      	b.n	800346e <osThreadNew+0x66>
    mem  = -1;
 800347e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003482:	e7f4      	b.n	800346e <osThreadNew+0x66>
          mem = 0;
 8003484:	2400      	movs	r4, #0
 8003486:	e7f2      	b.n	800346e <osThreadNew+0x66>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003488:	6914      	ldr	r4, [r2, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800348a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800348c:	9202      	str	r2, [sp, #8]
 800348e:	9401      	str	r4, [sp, #4]
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	460b      	mov	r3, r1
 8003494:	4662      	mov	r2, ip
 8003496:	4629      	mov	r1, r5
 8003498:	f001 fa26 	bl	80048e8 <xTaskCreateStatic>
 800349c:	9005      	str	r0, [sp, #20]
 800349e:	e7e9      	b.n	8003474 <osThreadNew+0x6c>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80034a0:	aa05      	add	r2, sp, #20
 80034a2:	9201      	str	r2, [sp, #4]
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	460b      	mov	r3, r1
 80034a8:	fa1f f28c 	uxth.w	r2, ip
 80034ac:	4629      	mov	r1, r5
 80034ae:	f001 fa56 	bl	800495e <xTaskCreate>
 80034b2:	2801      	cmp	r0, #1
 80034b4:	d0de      	beq.n	8003474 <osThreadNew+0x6c>
            hTask = NULL;
 80034b6:	2300      	movs	r3, #0
 80034b8:	9305      	str	r3, [sp, #20]
 80034ba:	e7db      	b.n	8003474 <osThreadNew+0x6c>
        return (NULL);
 80034bc:	2000      	movs	r0, #0
 80034be:	e7da      	b.n	8003476 <osThreadNew+0x6e>
 80034c0:	2000      	movs	r0, #0
 80034c2:	e7d8      	b.n	8003476 <osThreadNew+0x6e>

080034c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80034c4:	b508      	push	{r3, lr}
 80034c6:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80034ca:	b933      	cbnz	r3, 80034da <osDelay+0x16>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 80034cc:	b908      	cbnz	r0, 80034d2 <osDelay+0xe>
    stat = osOK;
 80034ce:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 80034d0:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 80034d2:	f001 fc3b 	bl	8004d4c <vTaskDelay>
    stat = osOK;
 80034d6:	2000      	movs	r0, #0
 80034d8:	e7fa      	b.n	80034d0 <osDelay+0xc>
    stat = osErrorISR;
 80034da:	f06f 0005 	mvn.w	r0, #5
 80034de:	e7f7      	b.n	80034d0 <osDelay+0xc>

080034e0 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80034e0:	b570      	push	{r4, r5, r6, lr}
 80034e2:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d13c      	bne.n	8003564 <osMutexNew+0x84>
 80034ea:	4604      	mov	r4, r0
    if (attr != NULL) {
 80034ec:	b100      	cbz	r0, 80034f0 <osMutexNew+0x10>
      type = attr->attr_bits;
 80034ee:	6843      	ldr	r3, [r0, #4]
    } else {
      type = 0U;
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80034f0:	f013 0601 	ands.w	r6, r3, #1
 80034f4:	d000      	beq.n	80034f8 <osMutexNew+0x18>
      rmtx = 1U;
 80034f6:	2601      	movs	r6, #1
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80034f8:	f013 0f08 	tst.w	r3, #8
 80034fc:	d135      	bne.n	800356a <osMutexNew+0x8a>
      mem = -1;

      if (attr != NULL) {
 80034fe:	b344      	cbz	r4, 8003552 <osMutexNew+0x72>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003500:	68a1      	ldr	r1, [r4, #8]
 8003502:	b111      	cbz	r1, 800350a <osMutexNew+0x2a>
 8003504:	68e3      	ldr	r3, [r4, #12]
 8003506:	2b4f      	cmp	r3, #79	@ 0x4f
 8003508:	d818      	bhi.n	800353c <osMutexNew+0x5c>
          mem = 1;
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800350a:	b191      	cbz	r1, 8003532 <osMutexNew+0x52>
      mem = -1;
 800350c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
          }
        #endif
      }
      else {
        if (mem == 0) {
 8003510:	bb6b      	cbnz	r3, 800356e <osMutexNew+0x8e>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8003512:	b316      	cbz	r6, 800355a <osMutexNew+0x7a>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8003514:	2004      	movs	r0, #4
 8003516:	f000 fce4 	bl	8003ee2 <xQueueCreateMutex>
 800351a:	4605      	mov	r5, r0
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800351c:	b31d      	cbz	r5, 8003566 <osMutexNew+0x86>
        if (attr != NULL) {
 800351e:	b104      	cbz	r4, 8003522 <osMutexNew+0x42>
          name = attr->name;
 8003520:	6824      	ldr	r4, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 8003522:	4621      	mov	r1, r4
 8003524:	4628      	mov	r0, r5
 8003526:	f000 ffcf 	bl	80044c8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800352a:	b1e6      	cbz	r6, 8003566 <osMutexNew+0x86>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800352c:	f045 0501 	orr.w	r5, r5, #1
 8003530:	e019      	b.n	8003566 <osMutexNew+0x86>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003532:	68e3      	ldr	r3, [r4, #12]
 8003534:	b17b      	cbz	r3, 8003556 <osMutexNew+0x76>
      mem = -1;
 8003536:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800353a:	e7e9      	b.n	8003510 <osMutexNew+0x30>
          if (rmtx != 0U) {
 800353c:	b126      	cbz	r6, 8003548 <osMutexNew+0x68>
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800353e:	2004      	movs	r0, #4
 8003540:	f000 fcda 	bl	8003ef8 <xQueueCreateMutexStatic>
 8003544:	4605      	mov	r5, r0
 8003546:	e7e9      	b.n	800351c <osMutexNew+0x3c>
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8003548:	2001      	movs	r0, #1
 800354a:	f000 fcd5 	bl	8003ef8 <xQueueCreateMutexStatic>
 800354e:	4605      	mov	r5, r0
 8003550:	e7e4      	b.n	800351c <osMutexNew+0x3c>
        mem = 0;
 8003552:	2300      	movs	r3, #0
 8003554:	e7dc      	b.n	8003510 <osMutexNew+0x30>
            mem = 0;
 8003556:	2300      	movs	r3, #0
 8003558:	e7da      	b.n	8003510 <osMutexNew+0x30>
              hMutex = xSemaphoreCreateMutex ();
 800355a:	2001      	movs	r0, #1
 800355c:	f000 fcc1 	bl	8003ee2 <xQueueCreateMutex>
 8003560:	4605      	mov	r5, r0
 8003562:	e7db      	b.n	800351c <osMutexNew+0x3c>
  hMutex = NULL;
 8003564:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8003566:	4628      	mov	r0, r5
 8003568:	bd70      	pop	{r4, r5, r6, pc}
  hMutex = NULL;
 800356a:	2500      	movs	r5, #0
 800356c:	e7fb      	b.n	8003566 <osMutexNew+0x86>
 800356e:	2500      	movs	r5, #0
  return ((osMutexId_t)hMutex);
 8003570:	e7f9      	b.n	8003566 <osMutexNew+0x86>

08003572 <osMutexAcquire>:
 8003572:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8003576:	b9da      	cbnz	r2, 80035b0 <osMutexAcquire+0x3e>
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8003578:	b510      	push	{r4, lr}
 800357a:	4603      	mov	r3, r0
 800357c:	460c      	mov	r4, r1
 800357e:	f020 0001 	bic.w	r0, r0, #1
 8003582:	f003 0101 	and.w	r1, r3, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8003586:	2b01      	cmp	r3, #1
 8003588:	d915      	bls.n	80035b6 <osMutexAcquire+0x44>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 800358a:	b141      	cbz	r1, 800359e <osMutexAcquire+0x2c>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800358c:	4621      	mov	r1, r4
 800358e:	f000 ff24 	bl	80043da <xQueueTakeMutexRecursive>
 8003592:	2801      	cmp	r0, #1
 8003594:	d012      	beq.n	80035bc <osMutexAcquire+0x4a>
        if (timeout != 0U) {
 8003596:	b19c      	cbz	r4, 80035c0 <osMutexAcquire+0x4e>
          stat = osErrorTimeout;
 8003598:	f06f 0001 	mvn.w	r0, #1
 800359c:	e00f      	b.n	80035be <osMutexAcquire+0x4c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800359e:	4621      	mov	r1, r4
 80035a0:	f000 fe48 	bl	8004234 <xQueueSemaphoreTake>
 80035a4:	2801      	cmp	r0, #1
 80035a6:	d00e      	beq.n	80035c6 <osMutexAcquire+0x54>
        if (timeout != 0U) {
 80035a8:	b17c      	cbz	r4, 80035ca <osMutexAcquire+0x58>
          stat = osErrorTimeout;
 80035aa:	f06f 0001 	mvn.w	r0, #1
 80035ae:	e006      	b.n	80035be <osMutexAcquire+0x4c>
    stat = osErrorISR;
 80035b0:	f06f 0005 	mvn.w	r0, #5
      }
    }
  }

  return (stat);
}
 80035b4:	4770      	bx	lr
    stat = osErrorParameter;
 80035b6:	f06f 0003 	mvn.w	r0, #3
 80035ba:	e000      	b.n	80035be <osMutexAcquire+0x4c>
  stat = osOK;
 80035bc:	2000      	movs	r0, #0
}
 80035be:	bd10      	pop	{r4, pc}
          stat = osErrorResource;
 80035c0:	f06f 0002 	mvn.w	r0, #2
 80035c4:	e7fb      	b.n	80035be <osMutexAcquire+0x4c>
  stat = osOK;
 80035c6:	2000      	movs	r0, #0
 80035c8:	e7f9      	b.n	80035be <osMutexAcquire+0x4c>
          stat = osErrorResource;
 80035ca:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 80035ce:	e7f6      	b.n	80035be <osMutexAcquire+0x4c>

080035d0 <osMutexRelease>:
 80035d0:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 80035d4:	b9ba      	cbnz	r2, 8003606 <osMutexRelease+0x36>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80035d6:	b508      	push	{r3, lr}
 80035d8:	4603      	mov	r3, r0
 80035da:	f020 0001 	bic.w	r0, r0, #1
 80035de:	f003 0101 	and.w	r1, r3, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d912      	bls.n	800360c <osMutexRelease+0x3c>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 80035e6:	b129      	cbz	r1, 80035f4 <osMutexRelease+0x24>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80035e8:	f000 fc95 	bl	8003f16 <xQueueGiveMutexRecursive>
 80035ec:	2801      	cmp	r0, #1
 80035ee:	d110      	bne.n	8003612 <osMutexRelease+0x42>
  stat = osOK;
 80035f0:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80035f2:	bd08      	pop	{r3, pc}
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80035f4:	2300      	movs	r3, #0
 80035f6:	461a      	mov	r2, r3
 80035f8:	4619      	mov	r1, r3
 80035fa:	f000 fba2 	bl	8003d42 <xQueueGenericSend>
 80035fe:	2801      	cmp	r0, #1
 8003600:	d10a      	bne.n	8003618 <osMutexRelease+0x48>
  stat = osOK;
 8003602:	2000      	movs	r0, #0
 8003604:	e7f5      	b.n	80035f2 <osMutexRelease+0x22>
    stat = osErrorISR;
 8003606:	f06f 0005 	mvn.w	r0, #5
}
 800360a:	4770      	bx	lr
    stat = osErrorParameter;
 800360c:	f06f 0003 	mvn.w	r0, #3
 8003610:	e7ef      	b.n	80035f2 <osMutexRelease+0x22>
        stat = osErrorResource;
 8003612:	f06f 0002 	mvn.w	r0, #2
 8003616:	e7ec      	b.n	80035f2 <osMutexRelease+0x22>
        stat = osErrorResource;
 8003618:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 800361c:	e7e9      	b.n	80035f2 <osMutexRelease+0x22>

0800361e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800361e:	b570      	push	{r4, r5, r6, lr}
 8003620:	b082      	sub	sp, #8
 8003622:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8003626:	2b00      	cmp	r3, #0
 8003628:	d148      	bne.n	80036bc <osSemaphoreNew+0x9e>
 800362a:	460e      	mov	r6, r1
 800362c:	4614      	mov	r4, r2
 800362e:	2800      	cmp	r0, #0
 8003630:	d048      	beq.n	80036c4 <osSemaphoreNew+0xa6>
 8003632:	4288      	cmp	r0, r1
 8003634:	d348      	bcc.n	80036c8 <osSemaphoreNew+0xaa>
    mem = -1;

    if (attr != NULL) {
 8003636:	b14a      	cbz	r2, 800364c <osSemaphoreNew+0x2e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003638:	6895      	ldr	r5, [r2, #8]
 800363a:	b115      	cbz	r5, 8003642 <osSemaphoreNew+0x24>
 800363c:	68d3      	ldr	r3, [r2, #12]
 800363e:	2b4f      	cmp	r3, #79	@ 0x4f
 8003640:	d814      	bhi.n	800366c <osSemaphoreNew+0x4e>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003642:	2d00      	cmp	r5, #0
 8003644:	d142      	bne.n	80036cc <osSemaphoreNew+0xae>
 8003646:	68e3      	ldr	r3, [r4, #12]
 8003648:	b10b      	cbz	r3, 800364e <osSemaphoreNew+0x30>
 800364a:	e038      	b.n	80036be <osSemaphoreNew+0xa0>
          mem = 0;
        }
      }
    }
    else {
      mem = 0;
 800364c:	2300      	movs	r3, #0
    }

    if (mem != -1) {
      if (max_count == 1U) {
 800364e:	2801      	cmp	r0, #1
 8003650:	d00e      	beq.n	8003670 <osSemaphoreNew+0x52>
            hSemaphore = NULL;
          }
        }
      }
      else {
        if (mem == 1) {
 8003652:	bb6b      	cbnz	r3, 80036b0 <osSemaphoreNew+0x92>
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8003654:	4631      	mov	r1, r6
 8003656:	f000 fb56 	bl	8003d06 <xQueueCreateCountingSemaphore>
 800365a:	4605      	mov	r5, r0
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800365c:	b37d      	cbz	r5, 80036be <osSemaphoreNew+0xa0>
        if (attr != NULL) {
 800365e:	b104      	cbz	r4, 8003662 <osSemaphoreNew+0x44>
          name = attr->name;
 8003660:	6824      	ldr	r4, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hSemaphore, name);
 8003662:	4621      	mov	r1, r4
 8003664:	4628      	mov	r0, r5
 8003666:	f000 ff2f 	bl	80044c8 <vQueueAddToRegistry>
 800366a:	e028      	b.n	80036be <osSemaphoreNew+0xa0>
        mem = 1;
 800366c:	2301      	movs	r3, #1
 800366e:	e7ee      	b.n	800364e <osSemaphoreNew+0x30>
        if (mem == 1) {
 8003670:	b9ab      	cbnz	r3, 800369e <osSemaphoreNew+0x80>
            hSemaphore = xSemaphoreCreateBinary();
 8003672:	2203      	movs	r2, #3
 8003674:	2100      	movs	r1, #0
 8003676:	2001      	movs	r0, #1
 8003678:	f000 fafe 	bl	8003c78 <xQueueGenericCreate>
 800367c:	4605      	mov	r5, r0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800367e:	b1f5      	cbz	r5, 80036be <osSemaphoreNew+0xa0>
 8003680:	2e00      	cmp	r6, #0
 8003682:	d0eb      	beq.n	800365c <osSemaphoreNew+0x3e>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8003684:	2300      	movs	r3, #0
 8003686:	461a      	mov	r2, r3
 8003688:	4619      	mov	r1, r3
 800368a:	4628      	mov	r0, r5
 800368c:	f000 fb59 	bl	8003d42 <xQueueGenericSend>
 8003690:	2801      	cmp	r0, #1
 8003692:	d0e3      	beq.n	800365c <osSemaphoreNew+0x3e>
            vSemaphoreDelete (hSemaphore);
 8003694:	4628      	mov	r0, r5
 8003696:	f000 ff41 	bl	800451c <vQueueDelete>
            hSemaphore = NULL;
 800369a:	2500      	movs	r5, #0
 800369c:	e00f      	b.n	80036be <osSemaphoreNew+0xa0>
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800369e:	68a3      	ldr	r3, [r4, #8]
 80036a0:	2203      	movs	r2, #3
 80036a2:	9200      	str	r2, [sp, #0]
 80036a4:	2200      	movs	r2, #0
 80036a6:	4611      	mov	r1, r2
 80036a8:	f000 fa9c 	bl	8003be4 <xQueueGenericCreateStatic>
 80036ac:	4605      	mov	r5, r0
 80036ae:	e7e6      	b.n	800367e <osSemaphoreNew+0x60>
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80036b0:	68a2      	ldr	r2, [r4, #8]
 80036b2:	4631      	mov	r1, r6
 80036b4:	f000 fb04 	bl	8003cc0 <xQueueCreateCountingSemaphoreStatic>
 80036b8:	4605      	mov	r5, r0
 80036ba:	e7cf      	b.n	800365c <osSemaphoreNew+0x3e>
  hSemaphore = NULL;
 80036bc:	2500      	movs	r5, #0
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 80036be:	4628      	mov	r0, r5
 80036c0:	b002      	add	sp, #8
 80036c2:	bd70      	pop	{r4, r5, r6, pc}
  hSemaphore = NULL;
 80036c4:	2500      	movs	r5, #0
 80036c6:	e7fa      	b.n	80036be <osSemaphoreNew+0xa0>
 80036c8:	2500      	movs	r5, #0
 80036ca:	e7f8      	b.n	80036be <osSemaphoreNew+0xa0>
 80036cc:	2500      	movs	r5, #0
  return ((osSemaphoreId_t)hSemaphore);
 80036ce:	e7f6      	b.n	80036be <osSemaphoreNew+0xa0>

080036d0 <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 80036d0:	b320      	cbz	r0, 800371c <osSemaphoreAcquire+0x4c>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80036d2:	b510      	push	{r4, lr}
 80036d4:	b082      	sub	sp, #8
 80036d6:	460c      	mov	r4, r1
 80036d8:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 80036dc:	b1b3      	cbz	r3, 800370c <osSemaphoreAcquire+0x3c>
    if (timeout != 0U) {
 80036de:	bb01      	cbnz	r1, 8003722 <osSemaphoreAcquire+0x52>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 80036e0:	2100      	movs	r1, #0
 80036e2:	9101      	str	r1, [sp, #4]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80036e4:	aa01      	add	r2, sp, #4
 80036e6:	f000 fe98 	bl	800441a <xQueueReceiveFromISR>
 80036ea:	2801      	cmp	r0, #1
 80036ec:	d11c      	bne.n	8003728 <osSemaphoreAcquire+0x58>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80036ee:	9801      	ldr	r0, [sp, #4]
 80036f0:	b150      	cbz	r0, 8003708 <osSemaphoreAcquire+0x38>
 80036f2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80036f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036fa:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80036fe:	f3bf 8f4f 	dsb	sy
 8003702:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8003706:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8003708:	b002      	add	sp, #8
 800370a:	bd10      	pop	{r4, pc}
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800370c:	f000 fd92 	bl	8004234 <xQueueSemaphoreTake>
 8003710:	2801      	cmp	r0, #1
 8003712:	d00c      	beq.n	800372e <osSemaphoreAcquire+0x5e>
      if (timeout != 0U) {
 8003714:	b16c      	cbz	r4, 8003732 <osSemaphoreAcquire+0x62>
        stat = osErrorTimeout;
 8003716:	f06f 0001 	mvn.w	r0, #1
 800371a:	e7f5      	b.n	8003708 <osSemaphoreAcquire+0x38>
    stat = osErrorParameter;
 800371c:	f06f 0003 	mvn.w	r0, #3
}
 8003720:	4770      	bx	lr
      stat = osErrorParameter;
 8003722:	f06f 0003 	mvn.w	r0, #3
 8003726:	e7ef      	b.n	8003708 <osSemaphoreAcquire+0x38>
        stat = osErrorResource;
 8003728:	f06f 0002 	mvn.w	r0, #2
 800372c:	e7ec      	b.n	8003708 <osSemaphoreAcquire+0x38>
  stat = osOK;
 800372e:	2000      	movs	r0, #0
 8003730:	e7ea      	b.n	8003708 <osSemaphoreAcquire+0x38>
        stat = osErrorResource;
 8003732:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8003736:	e7e7      	b.n	8003708 <osSemaphoreAcquire+0x38>

08003738 <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8003738:	b320      	cbz	r0, 8003784 <osSemaphoreRelease+0x4c>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800373a:	b500      	push	{lr}
 800373c:	b083      	sub	sp, #12
 800373e:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8003742:	b1a3      	cbz	r3, 800376e <osSemaphoreRelease+0x36>
    yield = pdFALSE;
 8003744:	2300      	movs	r3, #0
 8003746:	9301      	str	r3, [sp, #4]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8003748:	a901      	add	r1, sp, #4
 800374a:	f000 fc6b 	bl	8004024 <xQueueGiveFromISR>
 800374e:	2801      	cmp	r0, #1
 8003750:	d11b      	bne.n	800378a <osSemaphoreRelease+0x52>
      stat = osErrorResource;
    } else {
      portYIELD_FROM_ISR (yield);
 8003752:	9801      	ldr	r0, [sp, #4]
 8003754:	b198      	cbz	r0, 800377e <osSemaphoreRelease+0x46>
 8003756:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800375a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800375e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003762:	f3bf 8f4f 	dsb	sy
 8003766:	f3bf 8f6f 	isb	sy
  stat = osOK;
 800376a:	2000      	movs	r0, #0
 800376c:	e007      	b.n	800377e <osSemaphoreRelease+0x46>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800376e:	2300      	movs	r3, #0
 8003770:	461a      	mov	r2, r3
 8003772:	4619      	mov	r1, r3
 8003774:	f000 fae5 	bl	8003d42 <xQueueGenericSend>
 8003778:	2801      	cmp	r0, #1
 800377a:	d109      	bne.n	8003790 <osSemaphoreRelease+0x58>
  stat = osOK;
 800377c:	2000      	movs	r0, #0
      stat = osErrorResource;
    }
  }

  return (stat);
}
 800377e:	b003      	add	sp, #12
 8003780:	f85d fb04 	ldr.w	pc, [sp], #4
    stat = osErrorParameter;
 8003784:	f06f 0003 	mvn.w	r0, #3
}
 8003788:	4770      	bx	lr
      stat = osErrorResource;
 800378a:	f06f 0002 	mvn.w	r0, #2
 800378e:	e7f6      	b.n	800377e <osSemaphoreRelease+0x46>
      stat = osErrorResource;
 8003790:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8003794:	e7f3      	b.n	800377e <osSemaphoreRelease+0x46>

08003796 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003796:	b570      	push	{r4, r5, r6, lr}
 8003798:	b082      	sub	sp, #8
 800379a:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d13a      	bne.n	8003818 <osMessageQueueNew+0x82>
 80037a2:	4614      	mov	r4, r2
 80037a4:	2800      	cmp	r0, #0
 80037a6:	d03b      	beq.n	8003820 <osMessageQueueNew+0x8a>
 80037a8:	2900      	cmp	r1, #0
 80037aa:	d03b      	beq.n	8003824 <osMessageQueueNew+0x8e>
    mem = -1;

    if (attr != NULL) {
 80037ac:	b36a      	cbz	r2, 800380a <osMessageQueueNew+0x74>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80037ae:	6893      	ldr	r3, [r2, #8]
 80037b0:	b14b      	cbz	r3, 80037c6 <osMessageQueueNew+0x30>
 80037b2:	68d2      	ldr	r2, [r2, #12]
 80037b4:	2a4f      	cmp	r2, #79	@ 0x4f
 80037b6:	d906      	bls.n	80037c6 <osMessageQueueNew+0x30>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80037b8:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80037ba:	b122      	cbz	r2, 80037c6 <osMessageQueueNew+0x30>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80037bc:	fb01 f500 	mul.w	r5, r1, r0
 80037c0:	6966      	ldr	r6, [r4, #20]
 80037c2:	42ae      	cmp	r6, r5
 80037c4:	d21b      	bcs.n	80037fe <osMessageQueueNew+0x68>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80037c6:	b173      	cbz	r3, 80037e6 <osMessageQueueNew+0x50>
    mem = -1;
 80037c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 80037cc:	bb63      	cbnz	r3, 8003828 <osMessageQueueNew+0x92>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80037ce:	2200      	movs	r2, #0
 80037d0:	f000 fa52 	bl	8003c78 <xQueueGenericCreate>
 80037d4:	4605      	mov	r5, r0
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80037d6:	b305      	cbz	r5, 800381a <osMessageQueueNew+0x84>
      if (attr != NULL) {
 80037d8:	b104      	cbz	r4, 80037dc <osMessageQueueNew+0x46>
        name = attr->name;
 80037da:	6824      	ldr	r4, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 80037dc:	4621      	mov	r1, r4
 80037de:	4628      	mov	r0, r5
 80037e0:	f000 fe72 	bl	80044c8 <vQueueAddToRegistry>
 80037e4:	e019      	b.n	800381a <osMessageQueueNew+0x84>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80037e6:	68e3      	ldr	r3, [r4, #12]
 80037e8:	b98b      	cbnz	r3, 800380e <osMessageQueueNew+0x78>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80037ea:	6923      	ldr	r3, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80037ec:	b113      	cbz	r3, 80037f4 <osMessageQueueNew+0x5e>
    mem = -1;
 80037ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80037f2:	e7eb      	b.n	80037cc <osMessageQueueNew+0x36>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80037f4:	6963      	ldr	r3, [r4, #20]
 80037f6:	b16b      	cbz	r3, 8003814 <osMessageQueueNew+0x7e>
    mem = -1;
 80037f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80037fc:	e7e6      	b.n	80037cc <osMessageQueueNew+0x36>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80037fe:	2500      	movs	r5, #0
 8003800:	9500      	str	r5, [sp, #0]
 8003802:	f000 f9ef 	bl	8003be4 <xQueueGenericCreateStatic>
 8003806:	4605      	mov	r5, r0
 8003808:	e7e5      	b.n	80037d6 <osMessageQueueNew+0x40>
      mem = 0;
 800380a:	2300      	movs	r3, #0
 800380c:	e7de      	b.n	80037cc <osMessageQueueNew+0x36>
    mem = -1;
 800380e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003812:	e7db      	b.n	80037cc <osMessageQueueNew+0x36>
          mem = 0;
 8003814:	2300      	movs	r3, #0
 8003816:	e7d9      	b.n	80037cc <osMessageQueueNew+0x36>
  hQueue = NULL;
 8003818:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 800381a:	4628      	mov	r0, r5
 800381c:	b002      	add	sp, #8
 800381e:	bd70      	pop	{r4, r5, r6, pc}
  hQueue = NULL;
 8003820:	2500      	movs	r5, #0
 8003822:	e7fa      	b.n	800381a <osMessageQueueNew+0x84>
 8003824:	2500      	movs	r5, #0
 8003826:	e7f8      	b.n	800381a <osMessageQueueNew+0x84>
 8003828:	2500      	movs	r5, #0
  return ((osMessageQueueId_t)hQueue);
 800382a:	e7f6      	b.n	800381a <osMessageQueueNew+0x84>

0800382c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800382c:	b510      	push	{r4, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	461c      	mov	r4, r3
 8003832:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8003836:	b1c3      	cbz	r3, 800386a <osMessageQueuePut+0x3e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003838:	b318      	cbz	r0, 8003882 <osMessageQueuePut+0x56>
 800383a:	b329      	cbz	r1, 8003888 <osMessageQueuePut+0x5c>
 800383c:	bb3c      	cbnz	r4, 800388e <osMessageQueuePut+0x62>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 800383e:	2300      	movs	r3, #0
 8003840:	9301      	str	r3, [sp, #4]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003842:	aa01      	add	r2, sp, #4
 8003844:	f000 fb87 	bl	8003f56 <xQueueGenericSendFromISR>
 8003848:	2801      	cmp	r0, #1
 800384a:	d123      	bne.n	8003894 <osMessageQueuePut+0x68>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 800384c:	9801      	ldr	r0, [sp, #4]
 800384e:	b150      	cbz	r0, 8003866 <osMessageQueuePut+0x3a>
 8003850:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003854:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003858:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800385c:	f3bf 8f4f 	dsb	sy
 8003860:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8003864:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8003866:	b002      	add	sp, #8
 8003868:	bd10      	pop	{r4, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800386a:	b1b0      	cbz	r0, 800389a <osMessageQueuePut+0x6e>
 800386c:	b1c1      	cbz	r1, 80038a0 <osMessageQueuePut+0x74>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800386e:	2300      	movs	r3, #0
 8003870:	4622      	mov	r2, r4
 8003872:	f000 fa66 	bl	8003d42 <xQueueGenericSend>
 8003876:	2801      	cmp	r0, #1
 8003878:	d015      	beq.n	80038a6 <osMessageQueuePut+0x7a>
        if (timeout != 0U) {
 800387a:	b1b4      	cbz	r4, 80038aa <osMessageQueuePut+0x7e>
          stat = osErrorTimeout;
 800387c:	f06f 0001 	mvn.w	r0, #1
 8003880:	e7f1      	b.n	8003866 <osMessageQueuePut+0x3a>
      stat = osErrorParameter;
 8003882:	f06f 0003 	mvn.w	r0, #3
 8003886:	e7ee      	b.n	8003866 <osMessageQueuePut+0x3a>
 8003888:	f06f 0003 	mvn.w	r0, #3
 800388c:	e7eb      	b.n	8003866 <osMessageQueuePut+0x3a>
 800388e:	f06f 0003 	mvn.w	r0, #3
 8003892:	e7e8      	b.n	8003866 <osMessageQueuePut+0x3a>
        stat = osErrorResource;
 8003894:	f06f 0002 	mvn.w	r0, #2
 8003898:	e7e5      	b.n	8003866 <osMessageQueuePut+0x3a>
      stat = osErrorParameter;
 800389a:	f06f 0003 	mvn.w	r0, #3
 800389e:	e7e2      	b.n	8003866 <osMessageQueuePut+0x3a>
 80038a0:	f06f 0003 	mvn.w	r0, #3
 80038a4:	e7df      	b.n	8003866 <osMessageQueuePut+0x3a>
  stat = osOK;
 80038a6:	2000      	movs	r0, #0
 80038a8:	e7dd      	b.n	8003866 <osMessageQueuePut+0x3a>
          stat = osErrorResource;
 80038aa:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 80038ae:	e7da      	b.n	8003866 <osMessageQueuePut+0x3a>

080038b0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80038b0:	b510      	push	{r4, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	461c      	mov	r4, r3
 80038b6:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80038ba:	b1c3      	cbz	r3, 80038ee <osMessageQueueGet+0x3e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80038bc:	b310      	cbz	r0, 8003904 <osMessageQueueGet+0x54>
 80038be:	b321      	cbz	r1, 800390a <osMessageQueueGet+0x5a>
 80038c0:	bb34      	cbnz	r4, 8003910 <osMessageQueueGet+0x60>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 80038c2:	2300      	movs	r3, #0
 80038c4:	9301      	str	r3, [sp, #4]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80038c6:	aa01      	add	r2, sp, #4
 80038c8:	f000 fda7 	bl	800441a <xQueueReceiveFromISR>
 80038cc:	2801      	cmp	r0, #1
 80038ce:	d122      	bne.n	8003916 <osMessageQueueGet+0x66>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80038d0:	9801      	ldr	r0, [sp, #4]
 80038d2:	b150      	cbz	r0, 80038ea <osMessageQueueGet+0x3a>
 80038d4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80038d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038dc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80038e0:	f3bf 8f4f 	dsb	sy
 80038e4:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80038e8:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80038ea:	b002      	add	sp, #8
 80038ec:	bd10      	pop	{r4, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80038ee:	b1a8      	cbz	r0, 800391c <osMessageQueueGet+0x6c>
 80038f0:	b1b9      	cbz	r1, 8003922 <osMessageQueueGet+0x72>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80038f2:	4622      	mov	r2, r4
 80038f4:	f000 fbef 	bl	80040d6 <xQueueReceive>
 80038f8:	2801      	cmp	r0, #1
 80038fa:	d015      	beq.n	8003928 <osMessageQueueGet+0x78>
        if (timeout != 0U) {
 80038fc:	b1b4      	cbz	r4, 800392c <osMessageQueueGet+0x7c>
          stat = osErrorTimeout;
 80038fe:	f06f 0001 	mvn.w	r0, #1
 8003902:	e7f2      	b.n	80038ea <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 8003904:	f06f 0003 	mvn.w	r0, #3
 8003908:	e7ef      	b.n	80038ea <osMessageQueueGet+0x3a>
 800390a:	f06f 0003 	mvn.w	r0, #3
 800390e:	e7ec      	b.n	80038ea <osMessageQueueGet+0x3a>
 8003910:	f06f 0003 	mvn.w	r0, #3
 8003914:	e7e9      	b.n	80038ea <osMessageQueueGet+0x3a>
        stat = osErrorResource;
 8003916:	f06f 0002 	mvn.w	r0, #2
 800391a:	e7e6      	b.n	80038ea <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 800391c:	f06f 0003 	mvn.w	r0, #3
 8003920:	e7e3      	b.n	80038ea <osMessageQueueGet+0x3a>
 8003922:	f06f 0003 	mvn.w	r0, #3
 8003926:	e7e0      	b.n	80038ea <osMessageQueueGet+0x3a>
  stat = osOK;
 8003928:	2000      	movs	r0, #0
 800392a:	e7de      	b.n	80038ea <osMessageQueueGet+0x3a>
          stat = osErrorResource;
 800392c:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8003930:	e7db      	b.n	80038ea <osMessageQueueGet+0x3a>
	...

08003934 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003934:	4b03      	ldr	r3, [pc, #12]	@ (8003944 <vApplicationGetIdleTaskMemory+0x10>)
 8003936:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003938:	4b03      	ldr	r3, [pc, #12]	@ (8003948 <vApplicationGetIdleTaskMemory+0x14>)
 800393a:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800393c:	2380      	movs	r3, #128	@ 0x80
 800393e:	6013      	str	r3, [r2, #0]
}
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	20000d4c 	.word	0x20000d4c
 8003948:	20000b4c 	.word	0x20000b4c

0800394c <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800394c:	4b03      	ldr	r3, [pc, #12]	@ (800395c <vApplicationGetTimerTaskMemory+0x10>)
 800394e:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003950:	4b03      	ldr	r3, [pc, #12]	@ (8003960 <vApplicationGetTimerTaskMemory+0x14>)
 8003952:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003954:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003958:	6013      	str	r3, [r2, #0]
}
 800395a:	4770      	bx	lr
 800395c:	20000aa0 	.word	0x20000aa0
 8003960:	200006a0 	.word	0x200006a0

08003964 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003964:	f100 0308 	add.w	r3, r0, #8
 8003968:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800396a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800396e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003970:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003972:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003974:	2300      	movs	r3, #0
 8003976:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003978:	4770      	bx	lr

0800397a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800397a:	2300      	movs	r3, #0
 800397c:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800397e:	4770      	bx	lr

08003980 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003980:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003982:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003988:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800398a:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800398c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800398e:	6803      	ldr	r3, [r0, #0]
 8003990:	3301      	adds	r3, #1
 8003992:	6003      	str	r3, [r0, #0]
}
 8003994:	4770      	bx	lr

08003996 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003996:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003998:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800399a:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800399e:	d011      	beq.n	80039c4 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80039a0:	f100 0308 	add.w	r3, r0, #8
 80039a4:	461c      	mov	r4, r3
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	42aa      	cmp	r2, r5
 80039ac:	d9fa      	bls.n	80039a4 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80039ae:	6863      	ldr	r3, [r4, #4]
 80039b0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80039b2:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80039b4:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80039b6:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80039b8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80039ba:	6803      	ldr	r3, [r0, #0]
 80039bc:	3301      	adds	r3, #1
 80039be:	6003      	str	r3, [r0, #0]
}
 80039c0:	bc30      	pop	{r4, r5}
 80039c2:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80039c4:	6904      	ldr	r4, [r0, #16]
 80039c6:	e7f2      	b.n	80039ae <vListInsert+0x18>

080039c8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80039c8:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80039ca:	6841      	ldr	r1, [r0, #4]
 80039cc:	6882      	ldr	r2, [r0, #8]
 80039ce:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80039d0:	6841      	ldr	r1, [r0, #4]
 80039d2:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	4282      	cmp	r2, r0
 80039d8:	d006      	beq.n	80039e8 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80039da:	2200      	movs	r2, #0
 80039dc:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	3a01      	subs	r2, #1
 80039e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80039e4:	6818      	ldr	r0, [r3, #0]
}
 80039e6:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80039e8:	6882      	ldr	r2, [r0, #8]
 80039ea:	605a      	str	r2, [r3, #4]
 80039ec:	e7f5      	b.n	80039da <uxListRemove+0x12>

080039ee <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80039ee:	4603      	mov	r3, r0
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80039f0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80039f2:	b118      	cbz	r0, 80039fc <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80039f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f6:	6818      	ldr	r0, [r3, #0]
 80039f8:	f1c0 0038 	rsb	r0, r0, #56	@ 0x38
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
		}

		return uxHighestPriorityOfWaitingTasks;
	}
 80039fc:	4770      	bx	lr

080039fe <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80039fe:	b510      	push	{r4, lr}
 8003a00:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003a02:	f001 ff5f 	bl	80058c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003a06:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003a08:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d004      	beq.n	8003a18 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 8003a0e:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8003a10:	f001 ff7a 	bl	8005908 <vPortExitCritical>

	return xReturn;
}
 8003a14:	4620      	mov	r0, r4
 8003a16:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8003a18:	2401      	movs	r4, #1
 8003a1a:	e7f9      	b.n	8003a10 <prvIsQueueFull+0x12>

08003a1c <prvIsQueueEmpty>:
{
 8003a1c:	b510      	push	{r4, lr}
 8003a1e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8003a20:	f001 ff50 	bl	80058c4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003a24:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003a26:	b923      	cbnz	r3, 8003a32 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 8003a28:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8003a2a:	f001 ff6d 	bl	8005908 <vPortExitCritical>
}
 8003a2e:	4620      	mov	r0, r4
 8003a30:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 8003a32:	2400      	movs	r4, #0
 8003a34:	e7f9      	b.n	8003a2a <prvIsQueueEmpty+0xe>

08003a36 <prvCopyDataToQueue>:
{
 8003a36:	b570      	push	{r4, r5, r6, lr}
 8003a38:	4604      	mov	r4, r0
 8003a3a:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a3c:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003a3e:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003a40:	b95a      	cbnz	r2, 8003a5a <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003a42:	6803      	ldr	r3, [r0, #0]
 8003a44:	b11b      	cbz	r3, 8003a4e <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8003a46:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003a48:	3601      	adds	r6, #1
 8003a4a:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 8003a4c:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003a4e:	6880      	ldr	r0, [r0, #8]
 8003a50:	f001 fbfc 	bl	800524c <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003a54:	2300      	movs	r3, #0
 8003a56:	60a3      	str	r3, [r4, #8]
 8003a58:	e7f6      	b.n	8003a48 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8003a5a:	b96d      	cbnz	r5, 8003a78 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003a5c:	6840      	ldr	r0, [r0, #4]
 8003a5e:	f003 f92a 	bl	8006cb6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003a62:	6863      	ldr	r3, [r4, #4]
 8003a64:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003a66:	4413      	add	r3, r2
 8003a68:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a6a:	68a2      	ldr	r2, [r4, #8]
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d319      	bcc.n	8003aa4 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a70:	6823      	ldr	r3, [r4, #0]
 8003a72:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8003a74:	4628      	mov	r0, r5
 8003a76:	e7e7      	b.n	8003a48 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003a78:	68c0      	ldr	r0, [r0, #12]
 8003a7a:	f003 f91c 	bl	8006cb6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003a7e:	68e3      	ldr	r3, [r4, #12]
 8003a80:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003a82:	4251      	negs	r1, r2
 8003a84:	1a9b      	subs	r3, r3, r2
 8003a86:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a88:	6822      	ldr	r2, [r4, #0]
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d202      	bcs.n	8003a94 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003a8e:	68a3      	ldr	r3, [r4, #8]
 8003a90:	440b      	add	r3, r1
 8003a92:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8003a94:	2d02      	cmp	r5, #2
 8003a96:	d001      	beq.n	8003a9c <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8003a98:	2000      	movs	r0, #0
 8003a9a:	e7d5      	b.n	8003a48 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a9c:	b126      	cbz	r6, 8003aa8 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8003a9e:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8003aa0:	2000      	movs	r0, #0
 8003aa2:	e7d1      	b.n	8003a48 <prvCopyDataToQueue+0x12>
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	e7cf      	b.n	8003a48 <prvCopyDataToQueue+0x12>
 8003aa8:	2000      	movs	r0, #0
 8003aaa:	e7cd      	b.n	8003a48 <prvCopyDataToQueue+0x12>

08003aac <prvCopyDataFromQueue>:
{
 8003aac:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003aae:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003ab0:	b16a      	cbz	r2, 8003ace <prvCopyDataFromQueue+0x22>
{
 8003ab2:	b510      	push	{r4, lr}
 8003ab4:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003ab6:	68d9      	ldr	r1, [r3, #12]
 8003ab8:	4411      	add	r1, r2
 8003aba:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003abc:	689c      	ldr	r4, [r3, #8]
 8003abe:	42a1      	cmp	r1, r4
 8003ac0:	d301      	bcc.n	8003ac6 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003ac2:	6819      	ldr	r1, [r3, #0]
 8003ac4:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ac6:	68d9      	ldr	r1, [r3, #12]
 8003ac8:	f003 f8f5 	bl	8006cb6 <memcpy>
}
 8003acc:	bd10      	pop	{r4, pc}
 8003ace:	4770      	bx	lr

08003ad0 <prvUnlockQueue>:
{
 8003ad0:	b538      	push	{r3, r4, r5, lr}
 8003ad2:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8003ad4:	f001 fef6 	bl	80058c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8003ad8:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 8003adc:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ade:	e001      	b.n	8003ae4 <prvUnlockQueue+0x14>
			--cTxLock;
 8003ae0:	3c01      	subs	r4, #1
 8003ae2:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ae4:	2c00      	cmp	r4, #0
 8003ae6:	dd0a      	ble.n	8003afe <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ae8:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8003aea:	b143      	cbz	r3, 8003afe <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003aec:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8003af0:	f001 f9ec 	bl	8004ecc <xTaskRemoveFromEventList>
 8003af4:	2800      	cmp	r0, #0
 8003af6:	d0f3      	beq.n	8003ae0 <prvUnlockQueue+0x10>
						vTaskMissedYield();
 8003af8:	f001 fa7c 	bl	8004ff4 <vTaskMissedYield>
 8003afc:	e7f0      	b.n	8003ae0 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8003afe:	23ff      	movs	r3, #255	@ 0xff
 8003b00:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8003b04:	f001 ff00 	bl	8005908 <vPortExitCritical>
	taskENTER_CRITICAL();
 8003b08:	f001 fedc 	bl	80058c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8003b0c:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 8003b10:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b12:	e001      	b.n	8003b18 <prvUnlockQueue+0x48>
				--cRxLock;
 8003b14:	3c01      	subs	r4, #1
 8003b16:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b18:	2c00      	cmp	r4, #0
 8003b1a:	dd0a      	ble.n	8003b32 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b1c:	692b      	ldr	r3, [r5, #16]
 8003b1e:	b143      	cbz	r3, 8003b32 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b20:	f105 0010 	add.w	r0, r5, #16
 8003b24:	f001 f9d2 	bl	8004ecc <xTaskRemoveFromEventList>
 8003b28:	2800      	cmp	r0, #0
 8003b2a:	d0f3      	beq.n	8003b14 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 8003b2c:	f001 fa62 	bl	8004ff4 <vTaskMissedYield>
 8003b30:	e7f0      	b.n	8003b14 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8003b32:	23ff      	movs	r3, #255	@ 0xff
 8003b34:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8003b38:	f001 fee6 	bl	8005908 <vPortExitCritical>
}
 8003b3c:	bd38      	pop	{r3, r4, r5, pc}

08003b3e <xQueueGenericReset>:
{
 8003b3e:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8003b40:	b1e0      	cbz	r0, 8003b7c <xQueueGenericReset+0x3e>
 8003b42:	460d      	mov	r5, r1
 8003b44:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8003b46:	f001 febd 	bl	80058c4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003b4a:	6823      	ldr	r3, [r4, #0]
 8003b4c:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003b4e:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8003b50:	fb01 3002 	mla	r0, r1, r2, r3
 8003b54:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003b56:	2000      	movs	r0, #0
 8003b58:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003b5a:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003b5c:	3a01      	subs	r2, #1
 8003b5e:	fb02 3301 	mla	r3, r2, r1, r3
 8003b62:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003b64:	23ff      	movs	r3, #255	@ 0xff
 8003b66:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003b6a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8003b6e:	b9fd      	cbnz	r5, 8003bb0 <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b70:	6923      	ldr	r3, [r4, #16]
 8003b72:	b963      	cbnz	r3, 8003b8e <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8003b74:	f001 fec8 	bl	8005908 <vPortExitCritical>
}
 8003b78:	2001      	movs	r0, #1
 8003b7a:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b80:	f383 8811 	msr	BASEPRI, r3
 8003b84:	f3bf 8f6f 	isb	sy
 8003b88:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8003b8c:	e7fe      	b.n	8003b8c <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b8e:	f104 0010 	add.w	r0, r4, #16
 8003b92:	f001 f99b 	bl	8004ecc <xTaskRemoveFromEventList>
 8003b96:	2800      	cmp	r0, #0
 8003b98:	d0ec      	beq.n	8003b74 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8003b9a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003b9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ba2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003ba6:	f3bf 8f4f 	dsb	sy
 8003baa:	f3bf 8f6f 	isb	sy
 8003bae:	e7e1      	b.n	8003b74 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003bb0:	f104 0010 	add.w	r0, r4, #16
 8003bb4:	f7ff fed6 	bl	8003964 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003bb8:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8003bbc:	f7ff fed2 	bl	8003964 <vListInitialise>
 8003bc0:	e7d8      	b.n	8003b74 <xQueueGenericReset+0x36>

08003bc2 <prvInitialiseNewQueue>:
{
 8003bc2:	b538      	push	{r3, r4, r5, lr}
 8003bc4:	461d      	mov	r5, r3
 8003bc6:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8003bc8:	460b      	mov	r3, r1
 8003bca:	b949      	cbnz	r1, 8003be0 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003bcc:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8003bce:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003bd0:	6423      	str	r3, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003bd2:	2101      	movs	r1, #1
 8003bd4:	4620      	mov	r0, r4
 8003bd6:	f7ff ffb2 	bl	8003b3e <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8003bda:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
}
 8003bde:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003be0:	6022      	str	r2, [r4, #0]
 8003be2:	e7f4      	b.n	8003bce <prvInitialiseNewQueue+0xc>

08003be4 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003be4:	b940      	cbnz	r0, 8003bf8 <xQueueGenericCreateStatic+0x14>
 8003be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bea:	f383 8811 	msr	BASEPRI, r3
 8003bee:	f3bf 8f6f 	isb	sy
 8003bf2:	f3bf 8f4f 	dsb	sy
 8003bf6:	e7fe      	b.n	8003bf6 <xQueueGenericCreateStatic+0x12>
	{
 8003bf8:	b510      	push	{r4, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	461c      	mov	r4, r3
 8003bfe:	4684      	mov	ip, r0
		configASSERT( pxStaticQueue != NULL );
 8003c00:	b153      	cbz	r3, 8003c18 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003c02:	b192      	cbz	r2, 8003c2a <xQueueGenericCreateStatic+0x46>
 8003c04:	b989      	cbnz	r1, 8003c2a <xQueueGenericCreateStatic+0x46>
 8003c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c0a:	f383 8811 	msr	BASEPRI, r3
 8003c0e:	f3bf 8f6f 	isb	sy
 8003c12:	f3bf 8f4f 	dsb	sy
 8003c16:	e7fe      	b.n	8003c16 <xQueueGenericCreateStatic+0x32>
 8003c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c1c:	f383 8811 	msr	BASEPRI, r3
 8003c20:	f3bf 8f6f 	isb	sy
 8003c24:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8003c28:	e7fe      	b.n	8003c28 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003c2a:	b16a      	cbz	r2, 8003c48 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003c2c:	2350      	movs	r3, #80	@ 0x50
 8003c2e:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003c30:	9b03      	ldr	r3, [sp, #12]
 8003c32:	2b50      	cmp	r3, #80	@ 0x50
 8003c34:	d013      	beq.n	8003c5e <xQueueGenericCreateStatic+0x7a>
 8003c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c3a:	f383 8811 	msr	BASEPRI, r3
 8003c3e:	f3bf 8f6f 	isb	sy
 8003c42:	f3bf 8f4f 	dsb	sy
 8003c46:	e7fe      	b.n	8003c46 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003c48:	2900      	cmp	r1, #0
 8003c4a:	d0ef      	beq.n	8003c2c <xQueueGenericCreateStatic+0x48>
 8003c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c50:	f383 8811 	msr	BASEPRI, r3
 8003c54:	f3bf 8f6f 	isb	sy
 8003c58:	f3bf 8f4f 	dsb	sy
 8003c5c:	e7fe      	b.n	8003c5c <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003c5e:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003c60:	2301      	movs	r3, #1
 8003c62:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003c66:	9400      	str	r4, [sp, #0]
 8003c68:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003c6c:	4660      	mov	r0, ip
 8003c6e:	f7ff ffa8 	bl	8003bc2 <prvInitialiseNewQueue>
	}
 8003c72:	4620      	mov	r0, r4
 8003c74:	b004      	add	sp, #16
 8003c76:	bd10      	pop	{r4, pc}

08003c78 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003c78:	b940      	cbnz	r0, 8003c8c <xQueueGenericCreate+0x14>
 8003c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c7e:	f383 8811 	msr	BASEPRI, r3
 8003c82:	f3bf 8f6f 	isb	sy
 8003c86:	f3bf 8f4f 	dsb	sy
 8003c8a:	e7fe      	b.n	8003c8a <xQueueGenericCreate+0x12>
	{
 8003c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	460d      	mov	r5, r1
 8003c92:	4614      	mov	r4, r2
 8003c94:	4606      	mov	r6, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c96:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003c9a:	3050      	adds	r0, #80	@ 0x50
 8003c9c:	f001 ffca 	bl	8005c34 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8003ca0:	4607      	mov	r7, r0
 8003ca2:	b150      	cbz	r0, 8003cba <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003caa:	9000      	str	r0, [sp, #0]
 8003cac:	4623      	mov	r3, r4
 8003cae:	f100 0250 	add.w	r2, r0, #80	@ 0x50
 8003cb2:	4629      	mov	r1, r5
 8003cb4:	4630      	mov	r0, r6
 8003cb6:	f7ff ff84 	bl	8003bc2 <prvInitialiseNewQueue>
	}
 8003cba:	4638      	mov	r0, r7
 8003cbc:	b003      	add	sp, #12
 8003cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003cc0 <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 8003cc0:	b940      	cbnz	r0, 8003cd4 <xQueueCreateCountingSemaphoreStatic+0x14>
 8003cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cc6:	f383 8811 	msr	BASEPRI, r3
 8003cca:	f3bf 8f6f 	isb	sy
 8003cce:	f3bf 8f4f 	dsb	sy
 8003cd2:	e7fe      	b.n	8003cd2 <xQueueCreateCountingSemaphoreStatic+0x12>
	{
 8003cd4:	b510      	push	{r4, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 8003cda:	4288      	cmp	r0, r1
 8003cdc:	d208      	bcs.n	8003cf0 <xQueueCreateCountingSemaphoreStatic+0x30>
 8003cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce2:	f383 8811 	msr	BASEPRI, r3
 8003ce6:	f3bf 8f6f 	isb	sy
 8003cea:	f3bf 8f4f 	dsb	sy
 8003cee:	e7fe      	b.n	8003cee <xQueueCreateCountingSemaphoreStatic+0x2e>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	9300      	str	r3, [sp, #0]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	4611      	mov	r1, r2
 8003cfa:	f7ff ff73 	bl	8003be4 <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 8003cfe:	b100      	cbz	r0, 8003d02 <xQueueCreateCountingSemaphoreStatic+0x42>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003d00:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 8003d02:	b002      	add	sp, #8
 8003d04:	bd10      	pop	{r4, pc}

08003d06 <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 8003d06:	b940      	cbnz	r0, 8003d1a <xQueueCreateCountingSemaphore+0x14>
 8003d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d0c:	f383 8811 	msr	BASEPRI, r3
 8003d10:	f3bf 8f6f 	isb	sy
 8003d14:	f3bf 8f4f 	dsb	sy
 8003d18:	e7fe      	b.n	8003d18 <xQueueCreateCountingSemaphore+0x12>
	{
 8003d1a:	b510      	push	{r4, lr}
 8003d1c:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 8003d1e:	4288      	cmp	r0, r1
 8003d20:	d208      	bcs.n	8003d34 <xQueueCreateCountingSemaphore+0x2e>
 8003d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d26:	f383 8811 	msr	BASEPRI, r3
 8003d2a:	f3bf 8f6f 	isb	sy
 8003d2e:	f3bf 8f4f 	dsb	sy
 8003d32:	e7fe      	b.n	8003d32 <xQueueCreateCountingSemaphore+0x2c>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003d34:	2202      	movs	r2, #2
 8003d36:	2100      	movs	r1, #0
 8003d38:	f7ff ff9e 	bl	8003c78 <xQueueGenericCreate>
		if( xHandle != NULL )
 8003d3c:	b100      	cbz	r0, 8003d40 <xQueueCreateCountingSemaphore+0x3a>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003d3e:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 8003d40:	bd10      	pop	{r4, pc}

08003d42 <xQueueGenericSend>:
{
 8003d42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d44:	b085      	sub	sp, #20
 8003d46:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8003d48:	b188      	cbz	r0, 8003d6e <xQueueGenericSend+0x2c>
 8003d4a:	460f      	mov	r7, r1
 8003d4c:	461d      	mov	r5, r3
 8003d4e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d50:	b1b1      	cbz	r1, 8003d80 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003d52:	2d02      	cmp	r5, #2
 8003d54:	d120      	bne.n	8003d98 <xQueueGenericSend+0x56>
 8003d56:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d01d      	beq.n	8003d98 <xQueueGenericSend+0x56>
 8003d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d60:	f383 8811 	msr	BASEPRI, r3
 8003d64:	f3bf 8f6f 	isb	sy
 8003d68:	f3bf 8f4f 	dsb	sy
 8003d6c:	e7fe      	b.n	8003d6c <xQueueGenericSend+0x2a>
 8003d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d72:	f383 8811 	msr	BASEPRI, r3
 8003d76:	f3bf 8f6f 	isb	sy
 8003d7a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8003d7e:	e7fe      	b.n	8003d7e <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d80:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0e5      	beq.n	8003d52 <xQueueGenericSend+0x10>
 8003d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d8a:	f383 8811 	msr	BASEPRI, r3
 8003d8e:	f3bf 8f6f 	isb	sy
 8003d92:	f3bf 8f4f 	dsb	sy
 8003d96:	e7fe      	b.n	8003d96 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003d98:	f001 f9fc 	bl	8005194 <xTaskGetSchedulerState>
 8003d9c:	4606      	mov	r6, r0
 8003d9e:	b958      	cbnz	r0, 8003db8 <xQueueGenericSend+0x76>
 8003da0:	9b01      	ldr	r3, [sp, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d048      	beq.n	8003e38 <xQueueGenericSend+0xf6>
 8003da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003daa:	f383 8811 	msr	BASEPRI, r3
 8003dae:	f3bf 8f6f 	isb	sy
 8003db2:	f3bf 8f4f 	dsb	sy
 8003db6:	e7fe      	b.n	8003db6 <xQueueGenericSend+0x74>
 8003db8:	2600      	movs	r6, #0
 8003dba:	e03d      	b.n	8003e38 <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003dbc:	462a      	mov	r2, r5
 8003dbe:	4639      	mov	r1, r7
 8003dc0:	4620      	mov	r0, r4
 8003dc2:	f7ff fe38 	bl	8003a36 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003dc6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003dc8:	b97b      	cbnz	r3, 8003dea <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 8003dca:	b148      	cbz	r0, 8003de0 <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 8003dcc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003dd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dd4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003dd8:	f3bf 8f4f 	dsb	sy
 8003ddc:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8003de0:	f001 fd92 	bl	8005908 <vPortExitCritical>
				return pdPASS;
 8003de4:	2001      	movs	r0, #1
}
 8003de6:	b005      	add	sp, #20
 8003de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003dea:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8003dee:	f001 f86d 	bl	8004ecc <xTaskRemoveFromEventList>
 8003df2:	2800      	cmp	r0, #0
 8003df4:	d0f4      	beq.n	8003de0 <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 8003df6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003dfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dfe:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003e02:	f3bf 8f4f 	dsb	sy
 8003e06:	f3bf 8f6f 	isb	sy
 8003e0a:	e7e9      	b.n	8003de0 <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 8003e0c:	f001 fd7c 	bl	8005908 <vPortExitCritical>
					return errQUEUE_FULL;
 8003e10:	2000      	movs	r0, #0
 8003e12:	e7e8      	b.n	8003de6 <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e14:	a802      	add	r0, sp, #8
 8003e16:	f001 f89f 	bl	8004f58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003e1a:	2601      	movs	r6, #1
 8003e1c:	e019      	b.n	8003e52 <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 8003e1e:	2300      	movs	r3, #0
 8003e20:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003e24:	e021      	b.n	8003e6a <xQueueGenericSend+0x128>
 8003e26:	2300      	movs	r3, #0
 8003e28:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003e2c:	e023      	b.n	8003e76 <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 8003e2e:	4620      	mov	r0, r4
 8003e30:	f7ff fe4e 	bl	8003ad0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e34:	f000 ff0e 	bl	8004c54 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8003e38:	f001 fd44 	bl	80058c4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003e3c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003e3e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d3bb      	bcc.n	8003dbc <xQueueGenericSend+0x7a>
 8003e44:	2d02      	cmp	r5, #2
 8003e46:	d0b9      	beq.n	8003dbc <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e48:	9b01      	ldr	r3, [sp, #4]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d0de      	beq.n	8003e0c <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 8003e4e:	2e00      	cmp	r6, #0
 8003e50:	d0e0      	beq.n	8003e14 <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 8003e52:	f001 fd59 	bl	8005908 <vPortExitCritical>
		vTaskSuspendAll();
 8003e56:	f000 fe55 	bl	8004b04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e5a:	f001 fd33 	bl	80058c4 <vPortEnterCritical>
 8003e5e:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 8003e62:	b252      	sxtb	r2, r2
 8003e64:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8003e68:	d0d9      	beq.n	8003e1e <xQueueGenericSend+0xdc>
 8003e6a:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 8003e6e:	b252      	sxtb	r2, r2
 8003e70:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8003e74:	d0d7      	beq.n	8003e26 <xQueueGenericSend+0xe4>
 8003e76:	f001 fd47 	bl	8005908 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e7a:	a901      	add	r1, sp, #4
 8003e7c:	a802      	add	r0, sp, #8
 8003e7e:	f001 f877 	bl	8004f70 <xTaskCheckForTimeOut>
 8003e82:	b9d8      	cbnz	r0, 8003ebc <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003e84:	4620      	mov	r0, r4
 8003e86:	f7ff fdba 	bl	80039fe <prvIsQueueFull>
 8003e8a:	2800      	cmp	r0, #0
 8003e8c:	d0cf      	beq.n	8003e2e <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003e8e:	9901      	ldr	r1, [sp, #4]
 8003e90:	f104 0010 	add.w	r0, r4, #16
 8003e94:	f000 ffe6 	bl	8004e64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003e98:	4620      	mov	r0, r4
 8003e9a:	f7ff fe19 	bl	8003ad0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003e9e:	f000 fed9 	bl	8004c54 <xTaskResumeAll>
 8003ea2:	2800      	cmp	r0, #0
 8003ea4:	d1c8      	bne.n	8003e38 <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 8003ea6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003eaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003eae:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003eb2:	f3bf 8f4f 	dsb	sy
 8003eb6:	f3bf 8f6f 	isb	sy
 8003eba:	e7bd      	b.n	8003e38 <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 8003ebc:	4620      	mov	r0, r4
 8003ebe:	f7ff fe07 	bl	8003ad0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003ec2:	f000 fec7 	bl	8004c54 <xTaskResumeAll>
			return errQUEUE_FULL;
 8003ec6:	2000      	movs	r0, #0
 8003ec8:	e78d      	b.n	8003de6 <xQueueGenericSend+0xa4>

08003eca <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 8003eca:	b148      	cbz	r0, 8003ee0 <prvInitialiseMutex+0x16>
	{
 8003ecc:	b508      	push	{r3, lr}
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8003ece:	2100      	movs	r1, #0
 8003ed0:	6081      	str	r1, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8003ed2:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8003ed4:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	460a      	mov	r2, r1
 8003eda:	f7ff ff32 	bl	8003d42 <xQueueGenericSend>
	}
 8003ede:	bd08      	pop	{r3, pc}
 8003ee0:	4770      	bx	lr

08003ee2 <xQueueCreateMutex>:
	{
 8003ee2:	b510      	push	{r4, lr}
 8003ee4:	4602      	mov	r2, r0
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8003ee6:	2100      	movs	r1, #0
 8003ee8:	2001      	movs	r0, #1
 8003eea:	f7ff fec5 	bl	8003c78 <xQueueGenericCreate>
 8003eee:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003ef0:	f7ff ffeb 	bl	8003eca <prvInitialiseMutex>
	}
 8003ef4:	4620      	mov	r0, r4
 8003ef6:	bd10      	pop	{r4, pc}

08003ef8 <xQueueCreateMutexStatic>:
	{
 8003ef8:	b510      	push	{r4, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8003efe:	9000      	str	r0, [sp, #0]
 8003f00:	2200      	movs	r2, #0
 8003f02:	4611      	mov	r1, r2
 8003f04:	2001      	movs	r0, #1
 8003f06:	f7ff fe6d 	bl	8003be4 <xQueueGenericCreateStatic>
 8003f0a:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003f0c:	f7ff ffdd 	bl	8003eca <prvInitialiseMutex>
	}
 8003f10:	4620      	mov	r0, r4
 8003f12:	b002      	add	sp, #8
 8003f14:	bd10      	pop	{r4, pc}

08003f16 <xQueueGiveMutexRecursive>:
	{
 8003f16:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 8003f18:	b138      	cbz	r0, 8003f2a <xQueueGiveMutexRecursive+0x14>
 8003f1a:	4604      	mov	r4, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8003f1c:	6885      	ldr	r5, [r0, #8]
 8003f1e:	f001 f933 	bl	8005188 <xTaskGetCurrentTaskHandle>
 8003f22:	4285      	cmp	r5, r0
 8003f24:	d00a      	beq.n	8003f3c <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 8003f26:	2000      	movs	r0, #0
	}
 8003f28:	bd38      	pop	{r3, r4, r5, pc}
 8003f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f2e:	f383 8811 	msr	BASEPRI, r3
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 8003f3a:	e7fe      	b.n	8003f3a <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8003f3c:	68e3      	ldr	r3, [r4, #12]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8003f42:	b10b      	cbz	r3, 8003f48 <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 8003f44:	2001      	movs	r0, #1
		return xReturn;
 8003f46:	e7ef      	b.n	8003f28 <xQueueGiveMutexRecursive+0x12>
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8003f48:	461a      	mov	r2, r3
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	4620      	mov	r0, r4
 8003f4e:	f7ff fef8 	bl	8003d42 <xQueueGenericSend>
			xReturn = pdPASS;
 8003f52:	2001      	movs	r0, #1
 8003f54:	e7e8      	b.n	8003f28 <xQueueGiveMutexRecursive+0x12>

08003f56 <xQueueGenericSendFromISR>:
{
 8003f56:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8003f5a:	b190      	cbz	r0, 8003f82 <xQueueGenericSendFromISR+0x2c>
 8003f5c:	460f      	mov	r7, r1
 8003f5e:	4616      	mov	r6, r2
 8003f60:	461c      	mov	r4, r3
 8003f62:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f64:	b1b1      	cbz	r1, 8003f94 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003f66:	2c02      	cmp	r4, #2
 8003f68:	d120      	bne.n	8003fac <xQueueGenericSendFromISR+0x56>
 8003f6a:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d01d      	beq.n	8003fac <xQueueGenericSendFromISR+0x56>
 8003f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f74:	f383 8811 	msr	BASEPRI, r3
 8003f78:	f3bf 8f6f 	isb	sy
 8003f7c:	f3bf 8f4f 	dsb	sy
 8003f80:	e7fe      	b.n	8003f80 <xQueueGenericSendFromISR+0x2a>
 8003f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f86:	f383 8811 	msr	BASEPRI, r3
 8003f8a:	f3bf 8f6f 	isb	sy
 8003f8e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8003f92:	e7fe      	b.n	8003f92 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f94:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d0e5      	beq.n	8003f66 <xQueueGenericSendFromISR+0x10>
 8003f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f9e:	f383 8811 	msr	BASEPRI, r3
 8003fa2:	f3bf 8f6f 	isb	sy
 8003fa6:	f3bf 8f4f 	dsb	sy
 8003faa:	e7fe      	b.n	8003faa <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003fac:	f001 fdb0 	bl	8005b10 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003fb0:	f3ef 8811 	mrs	r8, BASEPRI
 8003fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb8:	f383 8811 	msr	BASEPRI, r3
 8003fbc:	f3bf 8f6f 	isb	sy
 8003fc0:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003fc4:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 8003fc6:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d306      	bcc.n	8003fda <xQueueGenericSendFromISR+0x84>
 8003fcc:	2c02      	cmp	r4, #2
 8003fce:	d004      	beq.n	8003fda <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8003fd0:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003fd2:	f388 8811 	msr	BASEPRI, r8
}
 8003fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8003fda:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 8003fde:	fa4f f989 	sxtb.w	r9, r9
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003fe2:	6bab      	ldr	r3, [r5, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003fe4:	4622      	mov	r2, r4
 8003fe6:	4639      	mov	r1, r7
 8003fe8:	4628      	mov	r0, r5
 8003fea:	f7ff fd24 	bl	8003a36 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8003fee:	f1b9 3fff 	cmp.w	r9, #4294967295	@ 0xffffffff
 8003ff2:	d006      	beq.n	8004002 <xQueueGenericSendFromISR+0xac>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003ff4:	f109 0301 	add.w	r3, r9, #1
 8003ff8:	b25b      	sxtb	r3, r3
 8003ffa:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 8003ffe:	2001      	movs	r0, #1
 8004000:	e7e7      	b.n	8003fd2 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004002:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8004004:	b90b      	cbnz	r3, 800400a <xQueueGenericSendFromISR+0xb4>
			xReturn = pdPASS;
 8004006:	2001      	movs	r0, #1
 8004008:	e7e3      	b.n	8003fd2 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800400a:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800400e:	f000 ff5d 	bl	8004ecc <xTaskRemoveFromEventList>
 8004012:	b118      	cbz	r0, 800401c <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
 8004014:	b126      	cbz	r6, 8004020 <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004016:	2001      	movs	r0, #1
 8004018:	6030      	str	r0, [r6, #0]
 800401a:	e7da      	b.n	8003fd2 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 800401c:	2001      	movs	r0, #1
 800401e:	e7d8      	b.n	8003fd2 <xQueueGenericSendFromISR+0x7c>
 8004020:	2001      	movs	r0, #1
 8004022:	e7d6      	b.n	8003fd2 <xQueueGenericSendFromISR+0x7c>

08004024 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8004024:	b168      	cbz	r0, 8004042 <xQueueGiveFromISR+0x1e>
{
 8004026:	b570      	push	{r4, r5, r6, lr}
 8004028:	460c      	mov	r4, r1
 800402a:	4605      	mov	r5, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 800402c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800402e:	b18b      	cbz	r3, 8004054 <xQueueGiveFromISR+0x30>
	__asm volatile
 8004030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004034:	f383 8811 	msr	BASEPRI, r3
 8004038:	f3bf 8f6f 	isb	sy
 800403c:	f3bf 8f4f 	dsb	sy
 8004040:	e7fe      	b.n	8004040 <xQueueGiveFromISR+0x1c>
 8004042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004046:	f383 8811 	msr	BASEPRI, r3
 800404a:	f3bf 8f6f 	isb	sy
 800404e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8004052:	e7fe      	b.n	8004052 <xQueueGiveFromISR+0x2e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004054:	6803      	ldr	r3, [r0, #0]
 8004056:	b1eb      	cbz	r3, 8004094 <xQueueGiveFromISR+0x70>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004058:	f001 fd5a 	bl	8005b10 <vPortValidateInterruptPriority>
	__asm volatile
 800405c:	f3ef 8611 	mrs	r6, BASEPRI
 8004060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004064:	f383 8811 	msr	BASEPRI, r3
 8004068:	f3bf 8f6f 	isb	sy
 800406c:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004070:	6baa      	ldr	r2, [r5, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004072:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8004074:	4293      	cmp	r3, r2
 8004076:	d926      	bls.n	80040c6 <xQueueGiveFromISR+0xa2>
			const int8_t cTxLock = pxQueue->cTxLock;
 8004078:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 800407c:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800407e:	3201      	adds	r2, #1
 8004080:	63aa      	str	r2, [r5, #56]	@ 0x38
			if( cTxLock == queueUNLOCKED )
 8004082:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004086:	d011      	beq.n	80040ac <xQueueGiveFromISR+0x88>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004088:	3301      	adds	r3, #1
 800408a:	b25b      	sxtb	r3, r3
 800408c:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 8004090:	2001      	movs	r0, #1
 8004092:	e019      	b.n	80040c8 <xQueueGiveFromISR+0xa4>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004094:	6883      	ldr	r3, [r0, #8]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0de      	beq.n	8004058 <xQueueGiveFromISR+0x34>
	__asm volatile
 800409a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800409e:	f383 8811 	msr	BASEPRI, r3
 80040a2:	f3bf 8f6f 	isb	sy
 80040a6:	f3bf 8f4f 	dsb	sy
 80040aa:	e7fe      	b.n	80040aa <xQueueGiveFromISR+0x86>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80040ac:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80040ae:	b90b      	cbnz	r3, 80040b4 <xQueueGiveFromISR+0x90>
			xReturn = pdPASS;
 80040b0:	2001      	movs	r0, #1
 80040b2:	e009      	b.n	80040c8 <xQueueGiveFromISR+0xa4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80040b4:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 80040b8:	f000 ff08 	bl	8004ecc <xTaskRemoveFromEventList>
 80040bc:	b138      	cbz	r0, 80040ce <xQueueGiveFromISR+0xaa>
							if( pxHigherPriorityTaskWoken != NULL )
 80040be:	b144      	cbz	r4, 80040d2 <xQueueGiveFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80040c0:	2001      	movs	r0, #1
 80040c2:	6020      	str	r0, [r4, #0]
 80040c4:	e000      	b.n	80040c8 <xQueueGiveFromISR+0xa4>
			xReturn = errQUEUE_FULL;
 80040c6:	2000      	movs	r0, #0
	__asm volatile
 80040c8:	f386 8811 	msr	BASEPRI, r6
}
 80040cc:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdPASS;
 80040ce:	2001      	movs	r0, #1
 80040d0:	e7fa      	b.n	80040c8 <xQueueGiveFromISR+0xa4>
 80040d2:	2001      	movs	r0, #1
 80040d4:	e7f8      	b.n	80040c8 <xQueueGiveFromISR+0xa4>

080040d6 <xQueueReceive>:
{
 80040d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040d8:	b085      	sub	sp, #20
 80040da:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80040dc:	b190      	cbz	r0, 8004104 <xQueueReceive+0x2e>
 80040de:	460f      	mov	r7, r1
 80040e0:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040e2:	b1c1      	cbz	r1, 8004116 <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80040e4:	f001 f856 	bl	8005194 <xTaskGetSchedulerState>
 80040e8:	4606      	mov	r6, r0
 80040ea:	bb00      	cbnz	r0, 800412e <xQueueReceive+0x58>
 80040ec:	9b01      	ldr	r3, [sp, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d05e      	beq.n	80041b0 <xQueueReceive+0xda>
	__asm volatile
 80040f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f6:	f383 8811 	msr	BASEPRI, r3
 80040fa:	f3bf 8f6f 	isb	sy
 80040fe:	f3bf 8f4f 	dsb	sy
 8004102:	e7fe      	b.n	8004102 <xQueueReceive+0x2c>
 8004104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004108:	f383 8811 	msr	BASEPRI, r3
 800410c:	f3bf 8f6f 	isb	sy
 8004110:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8004114:	e7fe      	b.n	8004114 <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004116:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0e3      	beq.n	80040e4 <xQueueReceive+0xe>
 800411c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004120:	f383 8811 	msr	BASEPRI, r3
 8004124:	f3bf 8f6f 	isb	sy
 8004128:	f3bf 8f4f 	dsb	sy
 800412c:	e7fe      	b.n	800412c <xQueueReceive+0x56>
 800412e:	2600      	movs	r6, #0
 8004130:	e03e      	b.n	80041b0 <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004132:	4639      	mov	r1, r7
 8004134:	4620      	mov	r0, r4
 8004136:	f7ff fcb9 	bl	8003aac <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800413a:	3d01      	subs	r5, #1
 800413c:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800413e:	6923      	ldr	r3, [r4, #16]
 8004140:	b923      	cbnz	r3, 800414c <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 8004142:	f001 fbe1 	bl	8005908 <vPortExitCritical>
				return pdPASS;
 8004146:	2001      	movs	r0, #1
}
 8004148:	b005      	add	sp, #20
 800414a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800414c:	f104 0010 	add.w	r0, r4, #16
 8004150:	f000 febc 	bl	8004ecc <xTaskRemoveFromEventList>
 8004154:	2800      	cmp	r0, #0
 8004156:	d0f4      	beq.n	8004142 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 8004158:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800415c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004160:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8004164:	f3bf 8f4f 	dsb	sy
 8004168:	f3bf 8f6f 	isb	sy
 800416c:	e7e9      	b.n	8004142 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 800416e:	f001 fbcb 	bl	8005908 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8004172:	2000      	movs	r0, #0
 8004174:	e7e8      	b.n	8004148 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004176:	a802      	add	r0, sp, #8
 8004178:	f000 feee 	bl	8004f58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800417c:	2601      	movs	r6, #1
 800417e:	e021      	b.n	80041c4 <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 8004180:	2300      	movs	r3, #0
 8004182:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004186:	e029      	b.n	80041dc <xQueueReceive+0x106>
 8004188:	2300      	movs	r3, #0
 800418a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800418e:	e02b      	b.n	80041e8 <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 8004190:	4620      	mov	r0, r4
 8004192:	f7ff fc9d 	bl	8003ad0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004196:	f000 fd5d 	bl	8004c54 <xTaskResumeAll>
 800419a:	e009      	b.n	80041b0 <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 800419c:	4620      	mov	r0, r4
 800419e:	f7ff fc97 	bl	8003ad0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80041a2:	f000 fd57 	bl	8004c54 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80041a6:	4620      	mov	r0, r4
 80041a8:	f7ff fc38 	bl	8003a1c <prvIsQueueEmpty>
 80041ac:	2800      	cmp	r0, #0
 80041ae:	d13f      	bne.n	8004230 <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 80041b0:	f001 fb88 	bl	80058c4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041b4:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80041b6:	2d00      	cmp	r5, #0
 80041b8:	d1bb      	bne.n	8004132 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 80041ba:	9b01      	ldr	r3, [sp, #4]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d0d6      	beq.n	800416e <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 80041c0:	2e00      	cmp	r6, #0
 80041c2:	d0d8      	beq.n	8004176 <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 80041c4:	f001 fba0 	bl	8005908 <vPortExitCritical>
		vTaskSuspendAll();
 80041c8:	f000 fc9c 	bl	8004b04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80041cc:	f001 fb7a 	bl	80058c4 <vPortEnterCritical>
 80041d0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80041d4:	b25b      	sxtb	r3, r3
 80041d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041da:	d0d1      	beq.n	8004180 <xQueueReceive+0xaa>
 80041dc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80041e0:	b25b      	sxtb	r3, r3
 80041e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041e6:	d0cf      	beq.n	8004188 <xQueueReceive+0xb2>
 80041e8:	f001 fb8e 	bl	8005908 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80041ec:	a901      	add	r1, sp, #4
 80041ee:	a802      	add	r0, sp, #8
 80041f0:	f000 febe 	bl	8004f70 <xTaskCheckForTimeOut>
 80041f4:	2800      	cmp	r0, #0
 80041f6:	d1d1      	bne.n	800419c <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80041f8:	4620      	mov	r0, r4
 80041fa:	f7ff fc0f 	bl	8003a1c <prvIsQueueEmpty>
 80041fe:	2800      	cmp	r0, #0
 8004200:	d0c6      	beq.n	8004190 <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004202:	9901      	ldr	r1, [sp, #4]
 8004204:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8004208:	f000 fe2c 	bl	8004e64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800420c:	4620      	mov	r0, r4
 800420e:	f7ff fc5f 	bl	8003ad0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004212:	f000 fd1f 	bl	8004c54 <xTaskResumeAll>
 8004216:	2800      	cmp	r0, #0
 8004218:	d1ca      	bne.n	80041b0 <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 800421a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800421e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004222:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8004226:	f3bf 8f4f 	dsb	sy
 800422a:	f3bf 8f6f 	isb	sy
 800422e:	e7bf      	b.n	80041b0 <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 8004230:	2000      	movs	r0, #0
 8004232:	e789      	b.n	8004148 <xQueueReceive+0x72>

08004234 <xQueueSemaphoreTake>:
{
 8004234:	b570      	push	{r4, r5, r6, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 800423a:	b158      	cbz	r0, 8004254 <xQueueSemaphoreTake+0x20>
 800423c:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 800423e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004240:	b18b      	cbz	r3, 8004266 <xQueueSemaphoreTake+0x32>
 8004242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004246:	f383 8811 	msr	BASEPRI, r3
 800424a:	f3bf 8f6f 	isb	sy
 800424e:	f3bf 8f4f 	dsb	sy
 8004252:	e7fe      	b.n	8004252 <xQueueSemaphoreTake+0x1e>
 8004254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004258:	f383 8811 	msr	BASEPRI, r3
 800425c:	f3bf 8f6f 	isb	sy
 8004260:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8004264:	e7fe      	b.n	8004264 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004266:	f000 ff95 	bl	8005194 <xTaskGetSchedulerState>
 800426a:	4605      	mov	r5, r0
 800426c:	b950      	cbnz	r0, 8004284 <xQueueSemaphoreTake+0x50>
 800426e:	9b01      	ldr	r3, [sp, #4]
 8004270:	b15b      	cbz	r3, 800428a <xQueueSemaphoreTake+0x56>
 8004272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004276:	f383 8811 	msr	BASEPRI, r3
 800427a:	f3bf 8f6f 	isb	sy
 800427e:	f3bf 8f4f 	dsb	sy
 8004282:	e7fe      	b.n	8004282 <xQueueSemaphoreTake+0x4e>
 8004284:	2600      	movs	r6, #0
 8004286:	4635      	mov	r5, r6
 8004288:	e055      	b.n	8004336 <xQueueSemaphoreTake+0x102>
 800428a:	4606      	mov	r6, r0
 800428c:	e053      	b.n	8004336 <xQueueSemaphoreTake+0x102>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800428e:	3b01      	subs	r3, #1
 8004290:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004292:	6823      	ldr	r3, [r4, #0]
 8004294:	b13b      	cbz	r3, 80042a6 <xQueueSemaphoreTake+0x72>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004296:	6923      	ldr	r3, [r4, #16]
 8004298:	b94b      	cbnz	r3, 80042ae <xQueueSemaphoreTake+0x7a>
				taskEXIT_CRITICAL();
 800429a:	f001 fb35 	bl	8005908 <vPortExitCritical>
				return pdPASS;
 800429e:	2601      	movs	r6, #1
}
 80042a0:	4630      	mov	r0, r6
 80042a2:	b004      	add	sp, #16
 80042a4:	bd70      	pop	{r4, r5, r6, pc}
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80042a6:	f001 f869 	bl	800537c <pvTaskIncrementMutexHeldCount>
 80042aa:	60a0      	str	r0, [r4, #8]
 80042ac:	e7f3      	b.n	8004296 <xQueueSemaphoreTake+0x62>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042ae:	f104 0010 	add.w	r0, r4, #16
 80042b2:	f000 fe0b 	bl	8004ecc <xTaskRemoveFromEventList>
 80042b6:	2800      	cmp	r0, #0
 80042b8:	d0ef      	beq.n	800429a <xQueueSemaphoreTake+0x66>
						queueYIELD_IF_USING_PREEMPTION();
 80042ba:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80042be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042c2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80042c6:	f3bf 8f4f 	dsb	sy
 80042ca:	f3bf 8f6f 	isb	sy
 80042ce:	e7e4      	b.n	800429a <xQueueSemaphoreTake+0x66>
						configASSERT( xInheritanceOccurred == pdFALSE );
 80042d0:	b146      	cbz	r6, 80042e4 <xQueueSemaphoreTake+0xb0>
 80042d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042d6:	f383 8811 	msr	BASEPRI, r3
 80042da:	f3bf 8f6f 	isb	sy
 80042de:	f3bf 8f4f 	dsb	sy
 80042e2:	e7fe      	b.n	80042e2 <xQueueSemaphoreTake+0xae>
					taskEXIT_CRITICAL();
 80042e4:	f001 fb10 	bl	8005908 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80042e8:	e7da      	b.n	80042a0 <xQueueSemaphoreTake+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042ea:	a802      	add	r0, sp, #8
 80042ec:	f000 fe34 	bl	8004f58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042f0:	2501      	movs	r5, #1
 80042f2:	e02a      	b.n	800434a <xQueueSemaphoreTake+0x116>
		prvLockQueue( pxQueue );
 80042f4:	2300      	movs	r3, #0
 80042f6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80042fa:	e032      	b.n	8004362 <xQueueSemaphoreTake+0x12e>
 80042fc:	2300      	movs	r3, #0
 80042fe:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8004302:	e034      	b.n	800436e <xQueueSemaphoreTake+0x13a>
						taskENTER_CRITICAL();
 8004304:	f001 fade 	bl	80058c4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004308:	68a0      	ldr	r0, [r4, #8]
 800430a:	f000 ff53 	bl	80051b4 <xTaskPriorityInherit>
 800430e:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 8004310:	f001 fafa 	bl	8005908 <vPortExitCritical>
 8004314:	e03b      	b.n	800438e <xQueueSemaphoreTake+0x15a>
				prvUnlockQueue( pxQueue );
 8004316:	4620      	mov	r0, r4
 8004318:	f7ff fbda 	bl	8003ad0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800431c:	f000 fc9a 	bl	8004c54 <xTaskResumeAll>
 8004320:	e009      	b.n	8004336 <xQueueSemaphoreTake+0x102>
			prvUnlockQueue( pxQueue );
 8004322:	4620      	mov	r0, r4
 8004324:	f7ff fbd4 	bl	8003ad0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004328:	f000 fc94 	bl	8004c54 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800432c:	4620      	mov	r0, r4
 800432e:	f7ff fb75 	bl	8003a1c <prvIsQueueEmpty>
 8004332:	2800      	cmp	r0, #0
 8004334:	d142      	bne.n	80043bc <xQueueSemaphoreTake+0x188>
		taskENTER_CRITICAL();
 8004336:	f001 fac5 	bl	80058c4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800433a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1a6      	bne.n	800428e <xQueueSemaphoreTake+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004340:	9b01      	ldr	r3, [sp, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d0c4      	beq.n	80042d0 <xQueueSemaphoreTake+0x9c>
				else if( xEntryTimeSet == pdFALSE )
 8004346:	2d00      	cmp	r5, #0
 8004348:	d0cf      	beq.n	80042ea <xQueueSemaphoreTake+0xb6>
		taskEXIT_CRITICAL();
 800434a:	f001 fadd 	bl	8005908 <vPortExitCritical>
		vTaskSuspendAll();
 800434e:	f000 fbd9 	bl	8004b04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004352:	f001 fab7 	bl	80058c4 <vPortEnterCritical>
 8004356:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800435a:	b25b      	sxtb	r3, r3
 800435c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004360:	d0c8      	beq.n	80042f4 <xQueueSemaphoreTake+0xc0>
 8004362:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8004366:	b25b      	sxtb	r3, r3
 8004368:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800436c:	d0c6      	beq.n	80042fc <xQueueSemaphoreTake+0xc8>
 800436e:	f001 facb 	bl	8005908 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004372:	a901      	add	r1, sp, #4
 8004374:	a802      	add	r0, sp, #8
 8004376:	f000 fdfb 	bl	8004f70 <xTaskCheckForTimeOut>
 800437a:	2800      	cmp	r0, #0
 800437c:	d1d1      	bne.n	8004322 <xQueueSemaphoreTake+0xee>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800437e:	4620      	mov	r0, r4
 8004380:	f7ff fb4c 	bl	8003a1c <prvIsQueueEmpty>
 8004384:	2800      	cmp	r0, #0
 8004386:	d0c6      	beq.n	8004316 <xQueueSemaphoreTake+0xe2>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004388:	6823      	ldr	r3, [r4, #0]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d0ba      	beq.n	8004304 <xQueueSemaphoreTake+0xd0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800438e:	9901      	ldr	r1, [sp, #4]
 8004390:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8004394:	f000 fd66 	bl	8004e64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004398:	4620      	mov	r0, r4
 800439a:	f7ff fb99 	bl	8003ad0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800439e:	f000 fc59 	bl	8004c54 <xTaskResumeAll>
 80043a2:	2800      	cmp	r0, #0
 80043a4:	d1c7      	bne.n	8004336 <xQueueSemaphoreTake+0x102>
					portYIELD_WITHIN_API();
 80043a6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80043aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043ae:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80043b2:	f3bf 8f4f 	dsb	sy
 80043b6:	f3bf 8f6f 	isb	sy
 80043ba:	e7bc      	b.n	8004336 <xQueueSemaphoreTake+0x102>
					if( xInheritanceOccurred != pdFALSE )
 80043bc:	b90e      	cbnz	r6, 80043c2 <xQueueSemaphoreTake+0x18e>
				return errQUEUE_EMPTY;
 80043be:	2600      	movs	r6, #0
 80043c0:	e76e      	b.n	80042a0 <xQueueSemaphoreTake+0x6c>
						taskENTER_CRITICAL();
 80043c2:	f001 fa7f 	bl	80058c4 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80043c6:	4620      	mov	r0, r4
 80043c8:	f7ff fb11 	bl	80039ee <prvGetDisinheritPriorityAfterTimeout>
 80043cc:	4601      	mov	r1, r0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80043ce:	68a0      	ldr	r0, [r4, #8]
 80043d0:	f000 ff84 	bl	80052dc <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 80043d4:	f001 fa98 	bl	8005908 <vPortExitCritical>
 80043d8:	e7f1      	b.n	80043be <xQueueSemaphoreTake+0x18a>

080043da <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 80043da:	b180      	cbz	r0, 80043fe <xQueueTakeMutexRecursive+0x24>
	{
 80043dc:	b570      	push	{r4, r5, r6, lr}
 80043de:	460c      	mov	r4, r1
 80043e0:	4605      	mov	r5, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80043e2:	6886      	ldr	r6, [r0, #8]
 80043e4:	f000 fed0 	bl	8005188 <xTaskGetCurrentTaskHandle>
 80043e8:	4286      	cmp	r6, r0
 80043ea:	d011      	beq.n	8004410 <xQueueTakeMutexRecursive+0x36>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80043ec:	4621      	mov	r1, r4
 80043ee:	4628      	mov	r0, r5
 80043f0:	f7ff ff20 	bl	8004234 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 80043f4:	b180      	cbz	r0, 8004418 <xQueueTakeMutexRecursive+0x3e>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80043f6:	68eb      	ldr	r3, [r5, #12]
 80043f8:	3301      	adds	r3, #1
 80043fa:	60eb      	str	r3, [r5, #12]
		return xReturn;
 80043fc:	e00c      	b.n	8004418 <xQueueTakeMutexRecursive+0x3e>
 80043fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004402:	f383 8811 	msr	BASEPRI, r3
 8004406:	f3bf 8f6f 	isb	sy
 800440a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 800440e:	e7fe      	b.n	800440e <xQueueTakeMutexRecursive+0x34>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004410:	68eb      	ldr	r3, [r5, #12]
 8004412:	3301      	adds	r3, #1
 8004414:	60eb      	str	r3, [r5, #12]
			xReturn = pdPASS;
 8004416:	2001      	movs	r0, #1
	}
 8004418:	bd70      	pop	{r4, r5, r6, pc}

0800441a <xQueueReceiveFromISR>:
{
 800441a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800441e:	b1b0      	cbz	r0, 800444e <xQueueReceiveFromISR+0x34>
 8004420:	460d      	mov	r5, r1
 8004422:	4690      	mov	r8, r2
 8004424:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004426:	b1d9      	cbz	r1, 8004460 <xQueueReceiveFromISR+0x46>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004428:	f001 fb72 	bl	8005b10 <vPortValidateInterruptPriority>
	__asm volatile
 800442c:	f3ef 8711 	mrs	r7, BASEPRI
 8004430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004434:	f383 8811 	msr	BASEPRI, r3
 8004438:	f3bf 8f6f 	isb	sy
 800443c:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004440:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004442:	b9ce      	cbnz	r6, 8004478 <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 8004444:	2000      	movs	r0, #0
	__asm volatile
 8004446:	f387 8811 	msr	BASEPRI, r7
}
 800444a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 800444e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004452:	f383 8811 	msr	BASEPRI, r3
 8004456:	f3bf 8f6f 	isb	sy
 800445a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800445e:	e7fe      	b.n	800445e <xQueueReceiveFromISR+0x44>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004460:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004462:	2b00      	cmp	r3, #0
 8004464:	d0e0      	beq.n	8004428 <xQueueReceiveFromISR+0xe>
 8004466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800446a:	f383 8811 	msr	BASEPRI, r3
 800446e:	f3bf 8f6f 	isb	sy
 8004472:	f3bf 8f4f 	dsb	sy
 8004476:	e7fe      	b.n	8004476 <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 8004478:	f894 9044 	ldrb.w	r9, [r4, #68]	@ 0x44
 800447c:	fa4f f989 	sxtb.w	r9, r9
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004480:	4629      	mov	r1, r5
 8004482:	4620      	mov	r0, r4
 8004484:	f7ff fb12 	bl	8003aac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004488:	1e73      	subs	r3, r6, #1
 800448a:	63a3      	str	r3, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 800448c:	f1b9 3fff 	cmp.w	r9, #4294967295	@ 0xffffffff
 8004490:	d006      	beq.n	80044a0 <xQueueReceiveFromISR+0x86>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004492:	f109 0301 	add.w	r3, r9, #1
 8004496:	b25b      	sxtb	r3, r3
 8004498:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 800449c:	2001      	movs	r0, #1
 800449e:	e7d2      	b.n	8004446 <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044a0:	6923      	ldr	r3, [r4, #16]
 80044a2:	b90b      	cbnz	r3, 80044a8 <xQueueReceiveFromISR+0x8e>
			xReturn = pdPASS;
 80044a4:	2001      	movs	r0, #1
 80044a6:	e7ce      	b.n	8004446 <xQueueReceiveFromISR+0x2c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044a8:	f104 0010 	add.w	r0, r4, #16
 80044ac:	f000 fd0e 	bl	8004ecc <xTaskRemoveFromEventList>
 80044b0:	b130      	cbz	r0, 80044c0 <xQueueReceiveFromISR+0xa6>
						if( pxHigherPriorityTaskWoken != NULL )
 80044b2:	f1b8 0f00 	cmp.w	r8, #0
 80044b6:	d005      	beq.n	80044c4 <xQueueReceiveFromISR+0xaa>
							*pxHigherPriorityTaskWoken = pdTRUE;
 80044b8:	2001      	movs	r0, #1
 80044ba:	f8c8 0000 	str.w	r0, [r8]
 80044be:	e7c2      	b.n	8004446 <xQueueReceiveFromISR+0x2c>
			xReturn = pdPASS;
 80044c0:	2001      	movs	r0, #1
 80044c2:	e7c0      	b.n	8004446 <xQueueReceiveFromISR+0x2c>
 80044c4:	2001      	movs	r0, #1
 80044c6:	e7be      	b.n	8004446 <xQueueReceiveFromISR+0x2c>

080044c8 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80044c8:	2300      	movs	r3, #0
 80044ca:	2b07      	cmp	r3, #7
 80044cc:	d80c      	bhi.n	80044e8 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80044ce:	4a07      	ldr	r2, [pc, #28]	@ (80044ec <vQueueAddToRegistry+0x24>)
 80044d0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80044d4:	b10a      	cbz	r2, 80044da <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80044d6:	3301      	adds	r3, #1
 80044d8:	e7f7      	b.n	80044ca <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80044da:	4a04      	ldr	r2, [pc, #16]	@ (80044ec <vQueueAddToRegistry+0x24>)
 80044dc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80044e0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80044e4:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80044e6:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	20000dfc 	.word	0x20000dfc

080044f0 <vQueueUnregisterQueue>:
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80044f0:	2300      	movs	r3, #0
 80044f2:	2b07      	cmp	r3, #7
 80044f4:	d80f      	bhi.n	8004516 <vQueueUnregisterQueue+0x26>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80044f6:	4a08      	ldr	r2, [pc, #32]	@ (8004518 <vQueueUnregisterQueue+0x28>)
 80044f8:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80044fc:	6852      	ldr	r2, [r2, #4]
 80044fe:	4282      	cmp	r2, r0
 8004500:	d001      	beq.n	8004506 <vQueueUnregisterQueue+0x16>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004502:	3301      	adds	r3, #1
 8004504:	e7f5      	b.n	80044f2 <vQueueUnregisterQueue+0x2>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8004506:	4a04      	ldr	r2, [pc, #16]	@ (8004518 <vQueueUnregisterQueue+0x28>)
 8004508:	2100      	movs	r1, #0
 800450a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800450e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8004512:	6051      	str	r1, [r2, #4]
				break;
 8004514:	4770      	bx	lr
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004516:	4770      	bx	lr
 8004518:	20000dfc 	.word	0x20000dfc

0800451c <vQueueDelete>:
	configASSERT( pxQueue );
 800451c:	b138      	cbz	r0, 800452e <vQueueDelete+0x12>
{
 800451e:	b510      	push	{r4, lr}
 8004520:	4604      	mov	r4, r0
		vQueueUnregisterQueue( pxQueue );
 8004522:	f7ff ffe5 	bl	80044f0 <vQueueUnregisterQueue>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004526:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800452a:	b14b      	cbz	r3, 8004540 <vQueueDelete+0x24>
}
 800452c:	bd10      	pop	{r4, pc}
 800452e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004532:	f383 8811 	msr	BASEPRI, r3
 8004536:	f3bf 8f6f 	isb	sy
 800453a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800453e:	e7fe      	b.n	800453e <vQueueDelete+0x22>
			vPortFree( pxQueue );
 8004540:	4620      	mov	r0, r4
 8004542:	f001 fbf9 	bl	8005d38 <vPortFree>
}
 8004546:	e7f1      	b.n	800452c <vQueueDelete+0x10>

08004548 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004548:	b570      	push	{r4, r5, r6, lr}
 800454a:	4604      	mov	r4, r0
 800454c:	460d      	mov	r5, r1
 800454e:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004550:	f001 f9b8 	bl	80058c4 <vPortEnterCritical>
 8004554:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8004558:	b25b      	sxtb	r3, r3
 800455a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800455e:	d00d      	beq.n	800457c <vQueueWaitForMessageRestricted+0x34>
 8004560:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8004564:	b25b      	sxtb	r3, r3
 8004566:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800456a:	d00b      	beq.n	8004584 <vQueueWaitForMessageRestricted+0x3c>
 800456c:	f001 f9cc 	bl	8005908 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004570:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004572:	b15b      	cbz	r3, 800458c <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004574:	4620      	mov	r0, r4
 8004576:	f7ff faab 	bl	8003ad0 <prvUnlockQueue>
	}
 800457a:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 800457c:	2300      	movs	r3, #0
 800457e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004582:	e7ed      	b.n	8004560 <vQueueWaitForMessageRestricted+0x18>
 8004584:	2300      	movs	r3, #0
 8004586:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800458a:	e7ef      	b.n	800456c <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800458c:	4632      	mov	r2, r6
 800458e:	4629      	mov	r1, r5
 8004590:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8004594:	f000 fc7e 	bl	8004e94 <vTaskPlaceOnEventListRestricted>
 8004598:	e7ec      	b.n	8004574 <vQueueWaitForMessageRestricted+0x2c>

0800459a <prvTaskCheckFreeStackSpace>:

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;
 800459a:	2300      	movs	r3, #0

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800459c:	e001      	b.n	80045a2 <prvTaskCheckFreeStackSpace+0x8>
		{
			pucStackByte -= portSTACK_GROWTH;
 800459e:	3001      	adds	r0, #1
			ulCount++;
 80045a0:	3301      	adds	r3, #1
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80045a2:	7802      	ldrb	r2, [r0, #0]
 80045a4:	2aa5      	cmp	r2, #165	@ 0xa5
 80045a6:	d0fa      	beq.n	800459e <prvTaskCheckFreeStackSpace+0x4>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */

		return ( configSTACK_DEPTH_TYPE ) ulCount;
	}
 80045a8:	f3c3 008f 	ubfx	r0, r3, #2, #16
 80045ac:	4770      	bx	lr
	...

080045b0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045b0:	4b08      	ldr	r3, [pc, #32]	@ (80045d4 <prvResetNextTaskUnblockTime+0x24>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	b923      	cbnz	r3, 80045c2 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80045b8:	4b07      	ldr	r3, [pc, #28]	@ (80045d8 <prvResetNextTaskUnblockTime+0x28>)
 80045ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80045be:	601a      	str	r2, [r3, #0]
 80045c0:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045c2:	4b04      	ldr	r3, [pc, #16]	@ (80045d4 <prvResetNextTaskUnblockTime+0x24>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	4b02      	ldr	r3, [pc, #8]	@ (80045d8 <prvResetNextTaskUnblockTime+0x28>)
 80045ce:	601a      	str	r2, [r3, #0]
	}
}
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	20000eb4 	.word	0x20000eb4
 80045d8:	20000e4c 	.word	0x20000e4c

080045dc <prvInitialiseNewTask>:
{
 80045dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045e0:	4680      	mov	r8, r0
 80045e2:	460d      	mov	r5, r1
 80045e4:	4617      	mov	r7, r2
 80045e6:	4699      	mov	r9, r3
 80045e8:	9e08      	ldr	r6, [sp, #32]
 80045ea:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 80045ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80045f0:	0092      	lsls	r2, r2, #2
 80045f2:	21a5      	movs	r1, #165	@ 0xa5
 80045f4:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80045f6:	f002 fa89 	bl	8006b0c <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80045fa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80045fc:	f107 4280 	add.w	r2, r7, #1073741824	@ 0x40000000
 8004600:	3a01      	subs	r2, #1
 8004602:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004606:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 800460a:	6427      	str	r7, [r4, #64]	@ 0x40
	if( pcName != NULL )
 800460c:	2d00      	cmp	r5, #0
 800460e:	d043      	beq.n	8004698 <prvInitialiseNewTask+0xbc>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004610:	f04f 0c00 	mov.w	ip, #0
 8004614:	f1bc 0f0b 	cmp.w	ip, #11
 8004618:	d809      	bhi.n	800462e <prvInitialiseNewTask+0x52>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800461a:	f815 300c 	ldrb.w	r3, [r5, ip]
 800461e:	eb04 020c 	add.w	r2, r4, ip
 8004622:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8004626:	b113      	cbz	r3, 800462e <prvInitialiseNewTask+0x52>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004628:	f10c 0c01 	add.w	ip, ip, #1
 800462c:	e7f2      	b.n	8004614 <prvInitialiseNewTask+0x38>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800462e:	2300      	movs	r3, #0
 8004630:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004634:	2e37      	cmp	r6, #55	@ 0x37
 8004636:	d900      	bls.n	800463a <prvInitialiseNewTask+0x5e>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004638:	2637      	movs	r6, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 800463a:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800463c:	64e6      	str	r6, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800463e:	2500      	movs	r5, #0
 8004640:	6525      	str	r5, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004642:	1d20      	adds	r0, r4, #4
 8004644:	f7ff f999 	bl	800397a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004648:	f104 0018 	add.w	r0, r4, #24
 800464c:	f7ff f995 	bl	800397a <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004650:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004652:	f1c6 0638 	rsb	r6, r6, #56	@ 0x38
 8004656:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004658:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulRunTimeCounter = 0UL;
 800465a:	6565      	str	r5, [r4, #84]	@ 0x54
		pxNewTCB->ulNotifiedValue = 0;
 800465c:	f8c4 50a4 	str.w	r5, [r4, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004660:	f884 50a8 	strb.w	r5, [r4, #168]	@ 0xa8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004664:	224c      	movs	r2, #76	@ 0x4c
 8004666:	4629      	mov	r1, r5
 8004668:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800466c:	f002 fa4e 	bl	8006b0c <memset>
 8004670:	4b0b      	ldr	r3, [pc, #44]	@ (80046a0 <prvInitialiseNewTask+0xc4>)
 8004672:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8004674:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004678:	6622      	str	r2, [r4, #96]	@ 0x60
 800467a:	33d0      	adds	r3, #208	@ 0xd0
 800467c:	6663      	str	r3, [r4, #100]	@ 0x64
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800467e:	464a      	mov	r2, r9
 8004680:	4641      	mov	r1, r8
 8004682:	4638      	mov	r0, r7
 8004684:	f001 f8f0 	bl	8005868 <pxPortInitialiseStack>
 8004688:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 800468a:	f1ba 0f00 	cmp.w	sl, #0
 800468e:	d001      	beq.n	8004694 <prvInitialiseNewTask+0xb8>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004690:	f8ca 4000 	str.w	r4, [sl]
}
 8004694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004698:	2300      	movs	r3, #0
 800469a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 800469e:	e7c9      	b.n	8004634 <prvInitialiseNewTask+0x58>
 80046a0:	20001498 	.word	0x20001498

080046a4 <prvInitialiseTaskLists>:
{
 80046a4:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046a6:	2400      	movs	r4, #0
 80046a8:	e007      	b.n	80046ba <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80046aa:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80046ae:	0093      	lsls	r3, r2, #2
 80046b0:	480e      	ldr	r0, [pc, #56]	@ (80046ec <prvInitialiseTaskLists+0x48>)
 80046b2:	4418      	add	r0, r3
 80046b4:	f7ff f956 	bl	8003964 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046b8:	3401      	adds	r4, #1
 80046ba:	2c37      	cmp	r4, #55	@ 0x37
 80046bc:	d9f5      	bls.n	80046aa <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 80046be:	4d0c      	ldr	r5, [pc, #48]	@ (80046f0 <prvInitialiseTaskLists+0x4c>)
 80046c0:	4628      	mov	r0, r5
 80046c2:	f7ff f94f 	bl	8003964 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80046c6:	4c0b      	ldr	r4, [pc, #44]	@ (80046f4 <prvInitialiseTaskLists+0x50>)
 80046c8:	4620      	mov	r0, r4
 80046ca:	f7ff f94b 	bl	8003964 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80046ce:	480a      	ldr	r0, [pc, #40]	@ (80046f8 <prvInitialiseTaskLists+0x54>)
 80046d0:	f7ff f948 	bl	8003964 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80046d4:	4809      	ldr	r0, [pc, #36]	@ (80046fc <prvInitialiseTaskLists+0x58>)
 80046d6:	f7ff f945 	bl	8003964 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80046da:	4809      	ldr	r0, [pc, #36]	@ (8004700 <prvInitialiseTaskLists+0x5c>)
 80046dc:	f7ff f942 	bl	8003964 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80046e0:	4b08      	ldr	r3, [pc, #32]	@ (8004704 <prvInitialiseTaskLists+0x60>)
 80046e2:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80046e4:	4b08      	ldr	r3, [pc, #32]	@ (8004708 <prvInitialiseTaskLists+0x64>)
 80046e6:	601c      	str	r4, [r3, #0]
}
 80046e8:	bd38      	pop	{r3, r4, r5, pc}
 80046ea:	bf00      	nop
 80046ec:	20000ee0 	.word	0x20000ee0
 80046f0:	20000ecc 	.word	0x20000ecc
 80046f4:	20000eb8 	.word	0x20000eb8
 80046f8:	20000e9c 	.word	0x20000e9c
 80046fc:	20000e88 	.word	0x20000e88
 8004700:	20000e70 	.word	0x20000e70
 8004704:	20000eb4 	.word	0x20000eb4
 8004708:	20000eb0 	.word	0x20000eb0

0800470c <prvAddNewTaskToReadyList>:
{
 800470c:	b510      	push	{r4, lr}
 800470e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8004710:	f001 f8d8 	bl	80058c4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8004714:	4a22      	ldr	r2, [pc, #136]	@ (80047a0 <prvAddNewTaskToReadyList+0x94>)
 8004716:	6813      	ldr	r3, [r2, #0]
 8004718:	3301      	adds	r3, #1
 800471a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800471c:	4b21      	ldr	r3, [pc, #132]	@ (80047a4 <prvAddNewTaskToReadyList+0x98>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	b15b      	cbz	r3, 800473a <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 8004722:	4b21      	ldr	r3, [pc, #132]	@ (80047a8 <prvAddNewTaskToReadyList+0x9c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	b96b      	cbnz	r3, 8004744 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004728:	4b1e      	ldr	r3, [pc, #120]	@ (80047a4 <prvAddNewTaskToReadyList+0x98>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800472e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004730:	429a      	cmp	r2, r3
 8004732:	d807      	bhi.n	8004744 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8004734:	4b1b      	ldr	r3, [pc, #108]	@ (80047a4 <prvAddNewTaskToReadyList+0x98>)
 8004736:	601c      	str	r4, [r3, #0]
 8004738:	e004      	b.n	8004744 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 800473a:	4b1a      	ldr	r3, [pc, #104]	@ (80047a4 <prvAddNewTaskToReadyList+0x98>)
 800473c:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800473e:	6813      	ldr	r3, [r2, #0]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d029      	beq.n	8004798 <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 8004744:	4a19      	ldr	r2, [pc, #100]	@ (80047ac <prvAddNewTaskToReadyList+0xa0>)
 8004746:	6813      	ldr	r3, [r2, #0]
 8004748:	3301      	adds	r3, #1
 800474a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800474c:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800474e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8004750:	4b17      	ldr	r3, [pc, #92]	@ (80047b0 <prvAddNewTaskToReadyList+0xa4>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4298      	cmp	r0, r3
 8004756:	d901      	bls.n	800475c <prvAddNewTaskToReadyList+0x50>
 8004758:	4b15      	ldr	r3, [pc, #84]	@ (80047b0 <prvAddNewTaskToReadyList+0xa4>)
 800475a:	6018      	str	r0, [r3, #0]
 800475c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004760:	1d21      	adds	r1, r4, #4
 8004762:	4b14      	ldr	r3, [pc, #80]	@ (80047b4 <prvAddNewTaskToReadyList+0xa8>)
 8004764:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004768:	f7ff f90a 	bl	8003980 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800476c:	f001 f8cc 	bl	8005908 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004770:	4b0d      	ldr	r3, [pc, #52]	@ (80047a8 <prvAddNewTaskToReadyList+0x9c>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	b17b      	cbz	r3, 8004796 <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004776:	4b0b      	ldr	r3, [pc, #44]	@ (80047a4 <prvAddNewTaskToReadyList+0x98>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800477c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800477e:	429a      	cmp	r2, r3
 8004780:	d209      	bcs.n	8004796 <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 8004782:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800478a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800478e:	f3bf 8f4f 	dsb	sy
 8004792:	f3bf 8f6f 	isb	sy
}
 8004796:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 8004798:	f7ff ff84 	bl	80046a4 <prvInitialiseTaskLists>
 800479c:	e7d2      	b.n	8004744 <prvAddNewTaskToReadyList+0x38>
 800479e:	bf00      	nop
 80047a0:	20000e6c 	.word	0x20000e6c
 80047a4:	20001340 	.word	0x20001340
 80047a8:	20000e60 	.word	0x20000e60
 80047ac:	20000e50 	.word	0x20000e50
 80047b0:	20000e64 	.word	0x20000e64
 80047b4:	20000ee0 	.word	0x20000ee0

080047b8 <prvDeleteTCB>:
	{
 80047b8:	b510      	push	{r4, lr}
 80047ba:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80047bc:	3058      	adds	r0, #88	@ 0x58
 80047be:	f002 f9c1 	bl	8006b44 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80047c2:	f894 30a9 	ldrb.w	r3, [r4, #169]	@ 0xa9
 80047c6:	b163      	cbz	r3, 80047e2 <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d011      	beq.n	80047f0 <prvDeleteTCB+0x38>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d00e      	beq.n	80047ee <prvDeleteTCB+0x36>
 80047d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d4:	f383 8811 	msr	BASEPRI, r3
 80047d8:	f3bf 8f6f 	isb	sy
 80047dc:	f3bf 8f4f 	dsb	sy
 80047e0:	e7fe      	b.n	80047e0 <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 80047e2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80047e4:	f001 faa8 	bl	8005d38 <vPortFree>
				vPortFree( pxTCB );
 80047e8:	4620      	mov	r0, r4
 80047ea:	f001 faa5 	bl	8005d38 <vPortFree>
	}
 80047ee:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 80047f0:	4620      	mov	r0, r4
 80047f2:	f001 faa1 	bl	8005d38 <vPortFree>
 80047f6:	e7fa      	b.n	80047ee <prvDeleteTCB+0x36>

080047f8 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004838 <prvCheckTasksWaitingTermination+0x40>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	b1d3      	cbz	r3, 8004834 <prvCheckTasksWaitingTermination+0x3c>
{
 80047fe:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 8004800:	f001 f860 	bl	80058c4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004804:	4b0d      	ldr	r3, [pc, #52]	@ (800483c <prvCheckTasksWaitingTermination+0x44>)
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800480a:	1d20      	adds	r0, r4, #4
 800480c:	f7ff f8dc 	bl	80039c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004810:	4a0b      	ldr	r2, [pc, #44]	@ (8004840 <prvCheckTasksWaitingTermination+0x48>)
 8004812:	6813      	ldr	r3, [r2, #0]
 8004814:	3b01      	subs	r3, #1
 8004816:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004818:	4a07      	ldr	r2, [pc, #28]	@ (8004838 <prvCheckTasksWaitingTermination+0x40>)
 800481a:	6813      	ldr	r3, [r2, #0]
 800481c:	3b01      	subs	r3, #1
 800481e:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 8004820:	f001 f872 	bl	8005908 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8004824:	4620      	mov	r0, r4
 8004826:	f7ff ffc7 	bl	80047b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800482a:	4b03      	ldr	r3, [pc, #12]	@ (8004838 <prvCheckTasksWaitingTermination+0x40>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1e6      	bne.n	8004800 <prvCheckTasksWaitingTermination+0x8>
}
 8004832:	bd10      	pop	{r4, pc}
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	20000e84 	.word	0x20000e84
 800483c:	20000e88 	.word	0x20000e88
 8004840:	20000e6c 	.word	0x20000e6c

08004844 <prvIdleTask>:
{
 8004844:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 8004846:	f7ff ffd7 	bl	80047f8 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800484a:	4b07      	ldr	r3, [pc, #28]	@ (8004868 <prvIdleTask+0x24>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d9f9      	bls.n	8004846 <prvIdleTask+0x2>
				taskYIELD();
 8004852:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800485a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800485e:	f3bf 8f4f 	dsb	sy
 8004862:	f3bf 8f6f 	isb	sy
 8004866:	e7ee      	b.n	8004846 <prvIdleTask+0x2>
 8004868:	20000ee0 	.word	0x20000ee0

0800486c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800486c:	b570      	push	{r4, r5, r6, lr}
 800486e:	4604      	mov	r4, r0
 8004870:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004872:	4b17      	ldr	r3, [pc, #92]	@ (80048d0 <prvAddCurrentTaskToDelayedList+0x64>)
 8004874:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004876:	4b17      	ldr	r3, [pc, #92]	@ (80048d4 <prvAddCurrentTaskToDelayedList+0x68>)
 8004878:	6818      	ldr	r0, [r3, #0]
 800487a:	3004      	adds	r0, #4
 800487c:	f7ff f8a4 	bl	80039c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004880:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8004884:	d00d      	beq.n	80048a2 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004886:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004888:	4b12      	ldr	r3, [pc, #72]	@ (80048d4 <prvAddCurrentTaskToDelayedList+0x68>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800488e:	42a6      	cmp	r6, r4
 8004890:	d910      	bls.n	80048b4 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004892:	4b11      	ldr	r3, [pc, #68]	@ (80048d8 <prvAddCurrentTaskToDelayedList+0x6c>)
 8004894:	6818      	ldr	r0, [r3, #0]
 8004896:	4b0f      	ldr	r3, [pc, #60]	@ (80048d4 <prvAddCurrentTaskToDelayedList+0x68>)
 8004898:	6819      	ldr	r1, [r3, #0]
 800489a:	3104      	adds	r1, #4
 800489c:	f7ff f87b 	bl	8003996 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80048a0:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80048a2:	2d00      	cmp	r5, #0
 80048a4:	d0ef      	beq.n	8004886 <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048a6:	4b0b      	ldr	r3, [pc, #44]	@ (80048d4 <prvAddCurrentTaskToDelayedList+0x68>)
 80048a8:	6819      	ldr	r1, [r3, #0]
 80048aa:	3104      	adds	r1, #4
 80048ac:	480b      	ldr	r0, [pc, #44]	@ (80048dc <prvAddCurrentTaskToDelayedList+0x70>)
 80048ae:	f7ff f867 	bl	8003980 <vListInsertEnd>
 80048b2:	e7f5      	b.n	80048a0 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048b4:	4b0a      	ldr	r3, [pc, #40]	@ (80048e0 <prvAddCurrentTaskToDelayedList+0x74>)
 80048b6:	6818      	ldr	r0, [r3, #0]
 80048b8:	4b06      	ldr	r3, [pc, #24]	@ (80048d4 <prvAddCurrentTaskToDelayedList+0x68>)
 80048ba:	6819      	ldr	r1, [r3, #0]
 80048bc:	3104      	adds	r1, #4
 80048be:	f7ff f86a 	bl	8003996 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80048c2:	4b08      	ldr	r3, [pc, #32]	@ (80048e4 <prvAddCurrentTaskToDelayedList+0x78>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	42a3      	cmp	r3, r4
 80048c8:	d9ea      	bls.n	80048a0 <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 80048ca:	4b06      	ldr	r3, [pc, #24]	@ (80048e4 <prvAddCurrentTaskToDelayedList+0x78>)
 80048cc:	601c      	str	r4, [r3, #0]
}
 80048ce:	e7e7      	b.n	80048a0 <prvAddCurrentTaskToDelayedList+0x34>
 80048d0:	20000e68 	.word	0x20000e68
 80048d4:	20001340 	.word	0x20001340
 80048d8:	20000eb0 	.word	0x20000eb0
 80048dc:	20000e70 	.word	0x20000e70
 80048e0:	20000eb4 	.word	0x20000eb4
 80048e4:	20000e4c 	.word	0x20000e4c

080048e8 <xTaskCreateStatic>:
	{
 80048e8:	b530      	push	{r4, r5, lr}
 80048ea:	b087      	sub	sp, #28
 80048ec:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 80048ee:	b17c      	cbz	r4, 8004910 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80048f0:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80048f2:	b1b5      	cbz	r5, 8004922 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 80048f4:	25ac      	movs	r5, #172	@ 0xac
 80048f6:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80048f8:	9d04      	ldr	r5, [sp, #16]
 80048fa:	2dac      	cmp	r5, #172	@ 0xac
 80048fc:	d01a      	beq.n	8004934 <xTaskCreateStatic+0x4c>
 80048fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004902:	f383 8811 	msr	BASEPRI, r3
 8004906:	f3bf 8f6f 	isb	sy
 800490a:	f3bf 8f4f 	dsb	sy
 800490e:	e7fe      	b.n	800490e <xTaskCreateStatic+0x26>
 8004910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004914:	f383 8811 	msr	BASEPRI, r3
 8004918:	f3bf 8f6f 	isb	sy
 800491c:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8004920:	e7fe      	b.n	8004920 <xTaskCreateStatic+0x38>
 8004922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004926:	f383 8811 	msr	BASEPRI, r3
 800492a:	f3bf 8f6f 	isb	sy
 800492e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8004932:	e7fe      	b.n	8004932 <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004934:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004936:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8004938:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800493a:	2402      	movs	r4, #2
 800493c:	f885 40a9 	strb.w	r4, [r5, #169]	@ 0xa9
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004940:	2400      	movs	r4, #0
 8004942:	9403      	str	r4, [sp, #12]
 8004944:	9502      	str	r5, [sp, #8]
 8004946:	ac05      	add	r4, sp, #20
 8004948:	9401      	str	r4, [sp, #4]
 800494a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800494c:	9400      	str	r4, [sp, #0]
 800494e:	f7ff fe45 	bl	80045dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004952:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8004954:	f7ff feda 	bl	800470c <prvAddNewTaskToReadyList>
	}
 8004958:	9805      	ldr	r0, [sp, #20]
 800495a:	b007      	add	sp, #28
 800495c:	bd30      	pop	{r4, r5, pc}

0800495e <xTaskCreate>:
	{
 800495e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004962:	b085      	sub	sp, #20
 8004964:	4607      	mov	r7, r0
 8004966:	4688      	mov	r8, r1
 8004968:	4614      	mov	r4, r2
 800496a:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800496c:	0090      	lsls	r0, r2, #2
 800496e:	f001 f961 	bl	8005c34 <pvPortMalloc>
			if( pxStack != NULL )
 8004972:	b308      	cbz	r0, 80049b8 <xTaskCreate+0x5a>
 8004974:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004976:	20ac      	movs	r0, #172	@ 0xac
 8004978:	f001 f95c 	bl	8005c34 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800497c:	4605      	mov	r5, r0
 800497e:	b1a8      	cbz	r0, 80049ac <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 8004980:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004984:	2300      	movs	r3, #0
 8004986:	f880 30a9 	strb.w	r3, [r0, #169]	@ 0xa9
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800498a:	9303      	str	r3, [sp, #12]
 800498c:	9002      	str	r0, [sp, #8]
 800498e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004990:	9301      	str	r3, [sp, #4]
 8004992:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	4633      	mov	r3, r6
 8004998:	4622      	mov	r2, r4
 800499a:	4641      	mov	r1, r8
 800499c:	4638      	mov	r0, r7
 800499e:	f7ff fe1d 	bl	80045dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049a2:	4628      	mov	r0, r5
 80049a4:	f7ff feb2 	bl	800470c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80049a8:	2001      	movs	r0, #1
 80049aa:	e007      	b.n	80049bc <xTaskCreate+0x5e>
					vPortFree( pxStack );
 80049ac:	4648      	mov	r0, r9
 80049ae:	f001 f9c3 	bl	8005d38 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80049b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049b6:	e001      	b.n	80049bc <xTaskCreate+0x5e>
 80049b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
	}
 80049bc:	b005      	add	sp, #20
 80049be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

080049c4 <eTaskGetState>:
	{
 80049c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxTCB );
 80049c6:	b1d0      	cbz	r0, 80049fe <eTaskGetState+0x3a>
 80049c8:	4604      	mov	r4, r0
		if( pxTCB == pxCurrentTCB )
 80049ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004a40 <eTaskGetState+0x7c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4283      	cmp	r3, r0
 80049d0:	d02d      	beq.n	8004a2e <eTaskGetState+0x6a>
			taskENTER_CRITICAL();
 80049d2:	f000 ff77 	bl	80058c4 <vPortEnterCritical>
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80049d6:	6965      	ldr	r5, [r4, #20]
				pxDelayedList = pxDelayedTaskList;
 80049d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004a44 <eTaskGetState+0x80>)
 80049da:	681e      	ldr	r6, [r3, #0]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80049dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a48 <eTaskGetState+0x84>)
 80049de:	681f      	ldr	r7, [r3, #0]
			taskEXIT_CRITICAL();
 80049e0:	f000 ff92 	bl	8005908 <vPortExitCritical>
			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80049e4:	42b5      	cmp	r5, r6
 80049e6:	d024      	beq.n	8004a32 <eTaskGetState+0x6e>
 80049e8:	42bd      	cmp	r5, r7
 80049ea:	d024      	beq.n	8004a36 <eTaskGetState+0x72>
				else if( pxStateList == &xSuspendedTaskList )
 80049ec:	4b17      	ldr	r3, [pc, #92]	@ (8004a4c <eTaskGetState+0x88>)
 80049ee:	429d      	cmp	r5, r3
 80049f0:	d00e      	beq.n	8004a10 <eTaskGetState+0x4c>
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 80049f2:	4b17      	ldr	r3, [pc, #92]	@ (8004a50 <eTaskGetState+0x8c>)
 80049f4:	429d      	cmp	r5, r3
 80049f6:	d020      	beq.n	8004a3a <eTaskGetState+0x76>
 80049f8:	b1bd      	cbz	r5, 8004a2a <eTaskGetState+0x66>
				eReturn = eReady;
 80049fa:	2001      	movs	r0, #1
 80049fc:	e018      	b.n	8004a30 <eTaskGetState+0x6c>
 80049fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a02:	f383 8811 	msr	BASEPRI, r3
 8004a06:	f3bf 8f6f 	isb	sy
 8004a0a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTCB );
 8004a0e:	e7fe      	b.n	8004a0e <eTaskGetState+0x4a>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8004a10:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004a12:	b10b      	cbz	r3, 8004a18 <eTaskGetState+0x54>
						eReturn = eBlocked;
 8004a14:	2002      	movs	r0, #2
 8004a16:	e00b      	b.n	8004a30 <eTaskGetState+0x6c>
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8004a18:	f894 30a8 	ldrb.w	r3, [r4, #168]	@ 0xa8
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d001      	beq.n	8004a26 <eTaskGetState+0x62>
								eReturn = eSuspended;
 8004a22:	2003      	movs	r0, #3
 8004a24:	e004      	b.n	8004a30 <eTaskGetState+0x6c>
								eReturn = eBlocked;
 8004a26:	2002      	movs	r0, #2
 8004a28:	e002      	b.n	8004a30 <eTaskGetState+0x6c>
					eReturn = eDeleted;
 8004a2a:	2004      	movs	r0, #4
 8004a2c:	e000      	b.n	8004a30 <eTaskGetState+0x6c>
			eReturn = eRunning;
 8004a2e:	2000      	movs	r0, #0
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8004a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				eReturn = eBlocked;
 8004a32:	2002      	movs	r0, #2
 8004a34:	e7fc      	b.n	8004a30 <eTaskGetState+0x6c>
 8004a36:	2002      	movs	r0, #2
 8004a38:	e7fa      	b.n	8004a30 <eTaskGetState+0x6c>
					eReturn = eDeleted;
 8004a3a:	2004      	movs	r0, #4
 8004a3c:	e7f8      	b.n	8004a30 <eTaskGetState+0x6c>
 8004a3e:	bf00      	nop
 8004a40:	20001340 	.word	0x20001340
 8004a44:	20000eb4 	.word	0x20000eb4
 8004a48:	20000eb0 	.word	0x20000eb0
 8004a4c:	20000e70 	.word	0x20000e70
 8004a50:	20000e88 	.word	0x20000e88

08004a54 <vTaskStartScheduler>:
{
 8004a54:	b510      	push	{r4, lr}
 8004a56:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004a58:	2400      	movs	r4, #0
 8004a5a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004a5c:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004a5e:	aa07      	add	r2, sp, #28
 8004a60:	a906      	add	r1, sp, #24
 8004a62:	a805      	add	r0, sp, #20
 8004a64:	f7fe ff66 	bl	8003934 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004a68:	9b05      	ldr	r3, [sp, #20]
 8004a6a:	9302      	str	r3, [sp, #8]
 8004a6c:	9b06      	ldr	r3, [sp, #24]
 8004a6e:	9301      	str	r3, [sp, #4]
 8004a70:	9400      	str	r4, [sp, #0]
 8004a72:	4623      	mov	r3, r4
 8004a74:	9a07      	ldr	r2, [sp, #28]
 8004a76:	491b      	ldr	r1, [pc, #108]	@ (8004ae4 <vTaskStartScheduler+0x90>)
 8004a78:	481b      	ldr	r0, [pc, #108]	@ (8004ae8 <vTaskStartScheduler+0x94>)
 8004a7a:	f7ff ff35 	bl	80048e8 <xTaskCreateStatic>
 8004a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8004aec <vTaskStartScheduler+0x98>)
 8004a80:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 8004a82:	b1f8      	cbz	r0, 8004ac4 <vTaskStartScheduler+0x70>
			xReturn = xTimerCreateTimerTask();
 8004a84:	f000 fcf4 	bl	8005470 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8004a88:	2801      	cmp	r0, #1
 8004a8a:	d11c      	bne.n	8004ac6 <vTaskStartScheduler+0x72>
 8004a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a90:	f383 8811 	msr	BASEPRI, r3
 8004a94:	f3bf 8f6f 	isb	sy
 8004a98:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a9c:	4b14      	ldr	r3, [pc, #80]	@ (8004af0 <vTaskStartScheduler+0x9c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	3358      	adds	r3, #88	@ 0x58
 8004aa2:	4a14      	ldr	r2, [pc, #80]	@ (8004af4 <vTaskStartScheduler+0xa0>)
 8004aa4:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8004aa6:	4b14      	ldr	r3, [pc, #80]	@ (8004af8 <vTaskStartScheduler+0xa4>)
 8004aa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004aac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004aae:	4b13      	ldr	r3, [pc, #76]	@ (8004afc <vTaskStartScheduler+0xa8>)
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004ab4:	4b12      	ldr	r3, [pc, #72]	@ (8004b00 <vTaskStartScheduler+0xac>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	601a      	str	r2, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8004aba:	f7fc fc2f 	bl	800131c <configureTimerForRunTimeStats>
		if( xPortStartScheduler() != pdFALSE )
 8004abe:	f000 ff9b 	bl	80059f8 <xPortStartScheduler>
 8004ac2:	e003      	b.n	8004acc <vTaskStartScheduler+0x78>
			xReturn = pdFAIL;
 8004ac4:	2000      	movs	r0, #0
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004ac6:	f1b0 3fff 	cmp.w	r0, #4294967295	@ 0xffffffff
 8004aca:	d001      	beq.n	8004ad0 <vTaskStartScheduler+0x7c>
}
 8004acc:	b008      	add	sp, #32
 8004ace:	bd10      	pop	{r4, pc}
 8004ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad4:	f383 8811 	msr	BASEPRI, r3
 8004ad8:	f3bf 8f6f 	isb	sy
 8004adc:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004ae0:	e7fe      	b.n	8004ae0 <vTaskStartScheduler+0x8c>
 8004ae2:	bf00      	nop
 8004ae4:	08008bd4 	.word	0x08008bd4
 8004ae8:	08004845 	.word	0x08004845
 8004aec:	20000e48 	.word	0x20000e48
 8004af0:	20001340 	.word	0x20001340
 8004af4:	2000003c 	.word	0x2000003c
 8004af8:	20000e4c 	.word	0x20000e4c
 8004afc:	20000e60 	.word	0x20000e60
 8004b00:	20000e68 	.word	0x20000e68

08004b04 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8004b04:	4a02      	ldr	r2, [pc, #8]	@ (8004b10 <vTaskSuspendAll+0xc>)
 8004b06:	6813      	ldr	r3, [r2, #0]
 8004b08:	3301      	adds	r3, #1
 8004b0a:	6013      	str	r3, [r2, #0]
}
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	20000e44 	.word	0x20000e44

08004b14 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8004b14:	4b01      	ldr	r3, [pc, #4]	@ (8004b1c <xTaskGetTickCount+0x8>)
 8004b16:	6818      	ldr	r0, [r3, #0]
}
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	20000e68 	.word	0x20000e68

08004b20 <xTaskGetTickCountFromISR>:
{
 8004b20:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b22:	f000 fff5 	bl	8005b10 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8004b26:	4b01      	ldr	r3, [pc, #4]	@ (8004b2c <xTaskGetTickCountFromISR+0xc>)
 8004b28:	6818      	ldr	r0, [r3, #0]
}
 8004b2a:	bd08      	pop	{r3, pc}
 8004b2c:	20000e68 	.word	0x20000e68

08004b30 <uxTaskGetNumberOfTasks>:
	return uxCurrentNumberOfTasks;
 8004b30:	4b01      	ldr	r3, [pc, #4]	@ (8004b38 <uxTaskGetNumberOfTasks+0x8>)
 8004b32:	6818      	ldr	r0, [r3, #0]
}
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	20000e6c 	.word	0x20000e6c

08004b3c <xTaskIncrementTick>:
{
 8004b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b3e:	4b3a      	ldr	r3, [pc, #232]	@ (8004c28 <xTaskIncrementTick+0xec>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d169      	bne.n	8004c1a <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004b46:	4b39      	ldr	r3, [pc, #228]	@ (8004c2c <xTaskIncrementTick+0xf0>)
 8004b48:	681d      	ldr	r5, [r3, #0]
 8004b4a:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8004b4c:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004b4e:	b9c5      	cbnz	r5, 8004b82 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8004b50:	4b37      	ldr	r3, [pc, #220]	@ (8004c30 <xTaskIncrementTick+0xf4>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	b143      	cbz	r3, 8004b6a <xTaskIncrementTick+0x2e>
 8004b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b5c:	f383 8811 	msr	BASEPRI, r3
 8004b60:	f3bf 8f6f 	isb	sy
 8004b64:	f3bf 8f4f 	dsb	sy
 8004b68:	e7fe      	b.n	8004b68 <xTaskIncrementTick+0x2c>
 8004b6a:	4a31      	ldr	r2, [pc, #196]	@ (8004c30 <xTaskIncrementTick+0xf4>)
 8004b6c:	6811      	ldr	r1, [r2, #0]
 8004b6e:	4b31      	ldr	r3, [pc, #196]	@ (8004c34 <xTaskIncrementTick+0xf8>)
 8004b70:	6818      	ldr	r0, [r3, #0]
 8004b72:	6010      	str	r0, [r2, #0]
 8004b74:	6019      	str	r1, [r3, #0]
 8004b76:	4a30      	ldr	r2, [pc, #192]	@ (8004c38 <xTaskIncrementTick+0xfc>)
 8004b78:	6813      	ldr	r3, [r2, #0]
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	6013      	str	r3, [r2, #0]
 8004b7e:	f7ff fd17 	bl	80045b0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004b82:	4b2e      	ldr	r3, [pc, #184]	@ (8004c3c <xTaskIncrementTick+0x100>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	42ab      	cmp	r3, r5
 8004b88:	d93d      	bls.n	8004c06 <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 8004b8a:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004b8c:	4b2c      	ldr	r3, [pc, #176]	@ (8004c40 <xTaskIncrementTick+0x104>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004b96:	009a      	lsls	r2, r3, #2
 8004b98:	4b2a      	ldr	r3, [pc, #168]	@ (8004c44 <xTaskIncrementTick+0x108>)
 8004b9a:	589b      	ldr	r3, [r3, r2]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d900      	bls.n	8004ba2 <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 8004ba0:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 8004ba2:	4b29      	ldr	r3, [pc, #164]	@ (8004c48 <xTaskIncrementTick+0x10c>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d03c      	beq.n	8004c24 <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 8004baa:	2701      	movs	r7, #1
	return xSwitchRequired;
 8004bac:	e03a      	b.n	8004c24 <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 8004bae:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004bb0:	4b1f      	ldr	r3, [pc, #124]	@ (8004c30 <xTaskIncrementTick+0xf4>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	b343      	cbz	r3, 8004c0a <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004c30 <xTaskIncrementTick+0xf4>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004bc0:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8004bc2:	429d      	cmp	r5, r3
 8004bc4:	d326      	bcc.n	8004c14 <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004bc6:	1d26      	adds	r6, r4, #4
 8004bc8:	4630      	mov	r0, r6
 8004bca:	f7fe fefd 	bl	80039c8 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004bce:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004bd0:	b11b      	cbz	r3, 8004bda <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004bd2:	f104 0018 	add.w	r0, r4, #24
 8004bd6:	f7fe fef7 	bl	80039c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004bda:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8004c4c <xTaskIncrementTick+0x110>)
 8004bde:	6812      	ldr	r2, [r2, #0]
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d901      	bls.n	8004be8 <xTaskIncrementTick+0xac>
 8004be4:	4a19      	ldr	r2, [pc, #100]	@ (8004c4c <xTaskIncrementTick+0x110>)
 8004be6:	6013      	str	r3, [r2, #0]
 8004be8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004bec:	009a      	lsls	r2, r3, #2
 8004bee:	4631      	mov	r1, r6
 8004bf0:	4814      	ldr	r0, [pc, #80]	@ (8004c44 <xTaskIncrementTick+0x108>)
 8004bf2:	4410      	add	r0, r2
 8004bf4:	f7fe fec4 	bl	8003980 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004bf8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004bfa:	4b11      	ldr	r3, [pc, #68]	@ (8004c40 <xTaskIncrementTick+0x104>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d2d4      	bcs.n	8004bae <xTaskIncrementTick+0x72>
 8004c04:	e7d4      	b.n	8004bb0 <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 8004c06:	2700      	movs	r7, #0
 8004c08:	e7d2      	b.n	8004bb0 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8004c3c <xTaskIncrementTick+0x100>)
 8004c0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004c10:	601a      	str	r2, [r3, #0]
					break;
 8004c12:	e7bb      	b.n	8004b8c <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8004c14:	4a09      	ldr	r2, [pc, #36]	@ (8004c3c <xTaskIncrementTick+0x100>)
 8004c16:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004c18:	e7b8      	b.n	8004b8c <xTaskIncrementTick+0x50>
		++xPendedTicks;
 8004c1a:	4a0d      	ldr	r2, [pc, #52]	@ (8004c50 <xTaskIncrementTick+0x114>)
 8004c1c:	6813      	ldr	r3, [r2, #0]
 8004c1e:	3301      	adds	r3, #1
 8004c20:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8004c22:	2700      	movs	r7, #0
}
 8004c24:	4638      	mov	r0, r7
 8004c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c28:	20000e44 	.word	0x20000e44
 8004c2c:	20000e68 	.word	0x20000e68
 8004c30:	20000eb4 	.word	0x20000eb4
 8004c34:	20000eb0 	.word	0x20000eb0
 8004c38:	20000e54 	.word	0x20000e54
 8004c3c:	20000e4c 	.word	0x20000e4c
 8004c40:	20001340 	.word	0x20001340
 8004c44:	20000ee0 	.word	0x20000ee0
 8004c48:	20000e58 	.word	0x20000e58
 8004c4c:	20000e64 	.word	0x20000e64
 8004c50:	20000e5c 	.word	0x20000e5c

08004c54 <xTaskResumeAll>:
{
 8004c54:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8004c56:	4b35      	ldr	r3, [pc, #212]	@ (8004d2c <xTaskResumeAll+0xd8>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	b943      	cbnz	r3, 8004c6e <xTaskResumeAll+0x1a>
 8004c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	e7fe      	b.n	8004c6c <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8004c6e:	f000 fe29 	bl	80058c4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8004c72:	4b2e      	ldr	r3, [pc, #184]	@ (8004d2c <xTaskResumeAll+0xd8>)
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	3a01      	subs	r2, #1
 8004c78:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d14f      	bne.n	8004d20 <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004c80:	4b2b      	ldr	r3, [pc, #172]	@ (8004d30 <xTaskResumeAll+0xdc>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	b90b      	cbnz	r3, 8004c8a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8004c86:	2400      	movs	r4, #0
 8004c88:	e04b      	b.n	8004d22 <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 8004c8a:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c8c:	4b29      	ldr	r3, [pc, #164]	@ (8004d34 <xTaskResumeAll+0xe0>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	b31b      	cbz	r3, 8004cda <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c92:	4b28      	ldr	r3, [pc, #160]	@ (8004d34 <xTaskResumeAll+0xe0>)
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c98:	f104 0018 	add.w	r0, r4, #24
 8004c9c:	f7fe fe94 	bl	80039c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ca0:	1d25      	adds	r5, r4, #4
 8004ca2:	4628      	mov	r0, r5
 8004ca4:	f7fe fe90 	bl	80039c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004ca8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8004caa:	4b23      	ldr	r3, [pc, #140]	@ (8004d38 <xTaskResumeAll+0xe4>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4298      	cmp	r0, r3
 8004cb0:	d901      	bls.n	8004cb6 <xTaskResumeAll+0x62>
 8004cb2:	4b21      	ldr	r3, [pc, #132]	@ (8004d38 <xTaskResumeAll+0xe4>)
 8004cb4:	6018      	str	r0, [r3, #0]
 8004cb6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004cba:	4629      	mov	r1, r5
 8004cbc:	4b1f      	ldr	r3, [pc, #124]	@ (8004d3c <xTaskResumeAll+0xe8>)
 8004cbe:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004cc2:	f7fe fe5d 	bl	8003980 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cc6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8004d40 <xTaskResumeAll+0xec>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d3dc      	bcc.n	8004c8c <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 8004cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8004d44 <xTaskResumeAll+0xf0>)
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]
 8004cd8:	e7d8      	b.n	8004c8c <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 8004cda:	b10c      	cbz	r4, 8004ce0 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 8004cdc:	f7ff fc68 	bl	80045b0 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004ce0:	4b19      	ldr	r3, [pc, #100]	@ (8004d48 <xTaskResumeAll+0xf4>)
 8004ce2:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8004ce4:	b984      	cbnz	r4, 8004d08 <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 8004ce6:	4b17      	ldr	r3, [pc, #92]	@ (8004d44 <xTaskResumeAll+0xf0>)
 8004ce8:	681c      	ldr	r4, [r3, #0]
 8004cea:	b1d4      	cbz	r4, 8004d22 <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 8004cec:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004cf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cf4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8004cf8:	f3bf 8f4f 	dsb	sy
 8004cfc:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8004d00:	2401      	movs	r4, #1
 8004d02:	e00e      	b.n	8004d22 <xTaskResumeAll+0xce>
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d04:	3c01      	subs	r4, #1
 8004d06:	d007      	beq.n	8004d18 <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 8004d08:	f7ff ff18 	bl	8004b3c <xTaskIncrementTick>
 8004d0c:	2800      	cmp	r0, #0
 8004d0e:	d0f9      	beq.n	8004d04 <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 8004d10:	4b0c      	ldr	r3, [pc, #48]	@ (8004d44 <xTaskResumeAll+0xf0>)
 8004d12:	2201      	movs	r2, #1
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	e7f5      	b.n	8004d04 <xTaskResumeAll+0xb0>
						xPendedTicks = 0;
 8004d18:	4b0b      	ldr	r3, [pc, #44]	@ (8004d48 <xTaskResumeAll+0xf4>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	601a      	str	r2, [r3, #0]
 8004d1e:	e7e2      	b.n	8004ce6 <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 8004d20:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004d22:	f000 fdf1 	bl	8005908 <vPortExitCritical>
}
 8004d26:	4620      	mov	r0, r4
 8004d28:	bd38      	pop	{r3, r4, r5, pc}
 8004d2a:	bf00      	nop
 8004d2c:	20000e44 	.word	0x20000e44
 8004d30:	20000e6c 	.word	0x20000e6c
 8004d34:	20000e9c 	.word	0x20000e9c
 8004d38:	20000e64 	.word	0x20000e64
 8004d3c:	20000ee0 	.word	0x20000ee0
 8004d40:	20001340 	.word	0x20001340
 8004d44:	20000e58 	.word	0x20000e58
 8004d48:	20000e5c 	.word	0x20000e5c

08004d4c <vTaskDelay>:
	{
 8004d4c:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004d4e:	b1a8      	cbz	r0, 8004d7c <vTaskDelay+0x30>
 8004d50:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 8004d52:	4b10      	ldr	r3, [pc, #64]	@ (8004d94 <vTaskDelay+0x48>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	b143      	cbz	r3, 8004d6a <vTaskDelay+0x1e>
 8004d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d5c:	f383 8811 	msr	BASEPRI, r3
 8004d60:	f3bf 8f6f 	isb	sy
 8004d64:	f3bf 8f4f 	dsb	sy
 8004d68:	e7fe      	b.n	8004d68 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004d6a:	f7ff fecb 	bl	8004b04 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004d6e:	2100      	movs	r1, #0
 8004d70:	4620      	mov	r0, r4
 8004d72:	f7ff fd7b 	bl	800486c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8004d76:	f7ff ff6d 	bl	8004c54 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8004d7a:	b948      	cbnz	r0, 8004d90 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 8004d7c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004d80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d84:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8004d88:	f3bf 8f4f 	dsb	sy
 8004d8c:	f3bf 8f6f 	isb	sy
	}
 8004d90:	bd10      	pop	{r4, pc}
 8004d92:	bf00      	nop
 8004d94:	20000e44 	.word	0x20000e44

08004d98 <vTaskSwitchContext>:
{
 8004d98:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8004e44 <vTaskSwitchContext+0xac>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	b11b      	cbz	r3, 8004da8 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8004da0:	4b29      	ldr	r3, [pc, #164]	@ (8004e48 <vTaskSwitchContext+0xb0>)
 8004da2:	2201      	movs	r2, #1
 8004da4:	601a      	str	r2, [r3, #0]
}
 8004da6:	bd08      	pop	{r3, pc}
		xYieldPending = pdFALSE;
 8004da8:	4b27      	ldr	r3, [pc, #156]	@ (8004e48 <vTaskSwitchContext+0xb0>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8004dae:	f7fc fac1 	bl	8001334 <getRunTimeCounterValue>
 8004db2:	4b26      	ldr	r3, [pc, #152]	@ (8004e4c <vTaskSwitchContext+0xb4>)
 8004db4:	6018      	str	r0, [r3, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8004db6:	4b26      	ldr	r3, [pc, #152]	@ (8004e50 <vTaskSwitchContext+0xb8>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4298      	cmp	r0, r3
 8004dbc:	d905      	bls.n	8004dca <vTaskSwitchContext+0x32>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8004dbe:	4a25      	ldr	r2, [pc, #148]	@ (8004e54 <vTaskSwitchContext+0xbc>)
 8004dc0:	6811      	ldr	r1, [r2, #0]
 8004dc2:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8004dc4:	1ac3      	subs	r3, r0, r3
 8004dc6:	441a      	add	r2, r3
 8004dc8:	654a      	str	r2, [r1, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8004dca:	4b21      	ldr	r3, [pc, #132]	@ (8004e50 <vTaskSwitchContext+0xb8>)
 8004dcc:	6018      	str	r0, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dce:	4b22      	ldr	r3, [pc, #136]	@ (8004e58 <vTaskSwitchContext+0xc0>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004dd6:	0092      	lsls	r2, r2, #2
 8004dd8:	4920      	ldr	r1, [pc, #128]	@ (8004e5c <vTaskSwitchContext+0xc4>)
 8004dda:	588a      	ldr	r2, [r1, r2]
 8004ddc:	b95a      	cbnz	r2, 8004df6 <vTaskSwitchContext+0x5e>
 8004dde:	b10b      	cbz	r3, 8004de4 <vTaskSwitchContext+0x4c>
 8004de0:	3b01      	subs	r3, #1
 8004de2:	e7f6      	b.n	8004dd2 <vTaskSwitchContext+0x3a>
 8004de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de8:	f383 8811 	msr	BASEPRI, r3
 8004dec:	f3bf 8f6f 	isb	sy
 8004df0:	f3bf 8f4f 	dsb	sy
 8004df4:	e7fe      	b.n	8004df4 <vTaskSwitchContext+0x5c>
 8004df6:	4608      	mov	r0, r1
 8004df8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004dfc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8004e00:	6851      	ldr	r1, [r2, #4]
 8004e02:	6849      	ldr	r1, [r1, #4]
 8004e04:	6051      	str	r1, [r2, #4]
 8004e06:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004e0a:	0092      	lsls	r2, r2, #2
 8004e0c:	3208      	adds	r2, #8
 8004e0e:	4402      	add	r2, r0
 8004e10:	4291      	cmp	r1, r2
 8004e12:	d00f      	beq.n	8004e34 <vTaskSwitchContext+0x9c>
 8004e14:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8004e18:	4a10      	ldr	r2, [pc, #64]	@ (8004e5c <vTaskSwitchContext+0xc4>)
 8004e1a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8004e1e:	6852      	ldr	r2, [r2, #4]
 8004e20:	68d1      	ldr	r1, [r2, #12]
 8004e22:	4a0c      	ldr	r2, [pc, #48]	@ (8004e54 <vTaskSwitchContext+0xbc>)
 8004e24:	6011      	str	r1, [r2, #0]
 8004e26:	490c      	ldr	r1, [pc, #48]	@ (8004e58 <vTaskSwitchContext+0xc0>)
 8004e28:	600b      	str	r3, [r1, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004e2a:	6813      	ldr	r3, [r2, #0]
 8004e2c:	3358      	adds	r3, #88	@ 0x58
 8004e2e:	4a0c      	ldr	r2, [pc, #48]	@ (8004e60 <vTaskSwitchContext+0xc8>)
 8004e30:	6013      	str	r3, [r2, #0]
}
 8004e32:	e7b8      	b.n	8004da6 <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e34:	6848      	ldr	r0, [r1, #4]
 8004e36:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8004e3a:	4a08      	ldr	r2, [pc, #32]	@ (8004e5c <vTaskSwitchContext+0xc4>)
 8004e3c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8004e40:	6050      	str	r0, [r2, #4]
 8004e42:	e7e7      	b.n	8004e14 <vTaskSwitchContext+0x7c>
 8004e44:	20000e44 	.word	0x20000e44
 8004e48:	20000e58 	.word	0x20000e58
 8004e4c:	20000e3c 	.word	0x20000e3c
 8004e50:	20000e40 	.word	0x20000e40
 8004e54:	20001340 	.word	0x20001340
 8004e58:	20000e64 	.word	0x20000e64
 8004e5c:	20000ee0 	.word	0x20000ee0
 8004e60:	2000003c 	.word	0x2000003c

08004e64 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8004e64:	b158      	cbz	r0, 8004e7e <vTaskPlaceOnEventList+0x1a>
{
 8004e66:	b510      	push	{r4, lr}
 8004e68:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e6a:	4a09      	ldr	r2, [pc, #36]	@ (8004e90 <vTaskPlaceOnEventList+0x2c>)
 8004e6c:	6811      	ldr	r1, [r2, #0]
 8004e6e:	3118      	adds	r1, #24
 8004e70:	f7fe fd91 	bl	8003996 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004e74:	2101      	movs	r1, #1
 8004e76:	4620      	mov	r0, r4
 8004e78:	f7ff fcf8 	bl	800486c <prvAddCurrentTaskToDelayedList>
}
 8004e7c:	bd10      	pop	{r4, pc}
 8004e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e82:	f383 8811 	msr	BASEPRI, r3
 8004e86:	f3bf 8f6f 	isb	sy
 8004e8a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8004e8e:	e7fe      	b.n	8004e8e <vTaskPlaceOnEventList+0x2a>
 8004e90:	20001340 	.word	0x20001340

08004e94 <vTaskPlaceOnEventListRestricted>:
	{
 8004e94:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8004e96:	b170      	cbz	r0, 8004eb6 <vTaskPlaceOnEventListRestricted+0x22>
 8004e98:	460d      	mov	r5, r1
 8004e9a:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8004ec8 <vTaskPlaceOnEventListRestricted+0x34>)
 8004e9e:	6811      	ldr	r1, [r2, #0]
 8004ea0:	3118      	adds	r1, #24
 8004ea2:	f7fe fd6d 	bl	8003980 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8004ea6:	b10c      	cbz	r4, 8004eac <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 8004ea8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004eac:	4621      	mov	r1, r4
 8004eae:	4628      	mov	r0, r5
 8004eb0:	f7ff fcdc 	bl	800486c <prvAddCurrentTaskToDelayedList>
	}
 8004eb4:	bd38      	pop	{r3, r4, r5, pc}
 8004eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eba:	f383 8811 	msr	BASEPRI, r3
 8004ebe:	f3bf 8f6f 	isb	sy
 8004ec2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8004ec6:	e7fe      	b.n	8004ec6 <vTaskPlaceOnEventListRestricted+0x32>
 8004ec8:	20001340 	.word	0x20001340

08004ecc <xTaskRemoveFromEventList>:
{
 8004ecc:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ece:	68c3      	ldr	r3, [r0, #12]
 8004ed0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8004ed2:	b324      	cbz	r4, 8004f1e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004ed4:	f104 0518 	add.w	r5, r4, #24
 8004ed8:	4628      	mov	r0, r5
 8004eda:	f7fe fd75 	bl	80039c8 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ede:	4b18      	ldr	r3, [pc, #96]	@ (8004f40 <xTaskRemoveFromEventList+0x74>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	bb2b      	cbnz	r3, 8004f30 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004ee4:	1d25      	adds	r5, r4, #4
 8004ee6:	4628      	mov	r0, r5
 8004ee8:	f7fe fd6e 	bl	80039c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004eec:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8004eee:	4b15      	ldr	r3, [pc, #84]	@ (8004f44 <xTaskRemoveFromEventList+0x78>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4298      	cmp	r0, r3
 8004ef4:	d901      	bls.n	8004efa <xTaskRemoveFromEventList+0x2e>
 8004ef6:	4b13      	ldr	r3, [pc, #76]	@ (8004f44 <xTaskRemoveFromEventList+0x78>)
 8004ef8:	6018      	str	r0, [r3, #0]
 8004efa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004efe:	4629      	mov	r1, r5
 8004f00:	4b11      	ldr	r3, [pc, #68]	@ (8004f48 <xTaskRemoveFromEventList+0x7c>)
 8004f02:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004f06:	f7fe fd3b 	bl	8003980 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004f0a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8004f4c <xTaskRemoveFromEventList+0x80>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d911      	bls.n	8004f3a <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 8004f16:	2001      	movs	r0, #1
 8004f18:	4b0d      	ldr	r3, [pc, #52]	@ (8004f50 <xTaskRemoveFromEventList+0x84>)
 8004f1a:	6018      	str	r0, [r3, #0]
}
 8004f1c:	bd38      	pop	{r3, r4, r5, pc}
 8004f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f22:	f383 8811 	msr	BASEPRI, r3
 8004f26:	f3bf 8f6f 	isb	sy
 8004f2a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8004f2e:	e7fe      	b.n	8004f2e <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004f30:	4629      	mov	r1, r5
 8004f32:	4808      	ldr	r0, [pc, #32]	@ (8004f54 <xTaskRemoveFromEventList+0x88>)
 8004f34:	f7fe fd24 	bl	8003980 <vListInsertEnd>
 8004f38:	e7e7      	b.n	8004f0a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 8004f3a:	2000      	movs	r0, #0
	return xReturn;
 8004f3c:	e7ee      	b.n	8004f1c <xTaskRemoveFromEventList+0x50>
 8004f3e:	bf00      	nop
 8004f40:	20000e44 	.word	0x20000e44
 8004f44:	20000e64 	.word	0x20000e64
 8004f48:	20000ee0 	.word	0x20000ee0
 8004f4c:	20001340 	.word	0x20001340
 8004f50:	20000e58 	.word	0x20000e58
 8004f54:	20000e9c 	.word	0x20000e9c

08004f58 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004f58:	4b03      	ldr	r3, [pc, #12]	@ (8004f68 <vTaskInternalSetTimeOutState+0x10>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004f5e:	4b03      	ldr	r3, [pc, #12]	@ (8004f6c <vTaskInternalSetTimeOutState+0x14>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	6043      	str	r3, [r0, #4]
}
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	20000e54 	.word	0x20000e54
 8004f6c:	20000e68 	.word	0x20000e68

08004f70 <xTaskCheckForTimeOut>:
{
 8004f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8004f72:	b1c8      	cbz	r0, 8004fa8 <xTaskCheckForTimeOut+0x38>
 8004f74:	460c      	mov	r4, r1
 8004f76:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8004f78:	b1f9      	cbz	r1, 8004fba <xTaskCheckForTimeOut+0x4a>
	taskENTER_CRITICAL();
 8004f7a:	f000 fca3 	bl	80058c4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8004f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8004fec <xTaskCheckForTimeOut+0x7c>)
 8004f80:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004f82:	686b      	ldr	r3, [r5, #4]
 8004f84:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 8004f86:	6822      	ldr	r2, [r4, #0]
 8004f88:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8004f8c:	d026      	beq.n	8004fdc <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004f8e:	4e18      	ldr	r6, [pc, #96]	@ (8004ff0 <xTaskCheckForTimeOut+0x80>)
 8004f90:	6836      	ldr	r6, [r6, #0]
 8004f92:	682f      	ldr	r7, [r5, #0]
 8004f94:	42b7      	cmp	r7, r6
 8004f96:	d001      	beq.n	8004f9c <xTaskCheckForTimeOut+0x2c>
 8004f98:	428b      	cmp	r3, r1
 8004f9a:	d924      	bls.n	8004fe6 <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004f9c:	4282      	cmp	r2, r0
 8004f9e:	d815      	bhi.n	8004fcc <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8004fa4:	2401      	movs	r4, #1
 8004fa6:	e01a      	b.n	8004fde <xTaskCheckForTimeOut+0x6e>
 8004fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fac:	f383 8811 	msr	BASEPRI, r3
 8004fb0:	f3bf 8f6f 	isb	sy
 8004fb4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8004fb8:	e7fe      	b.n	8004fb8 <xTaskCheckForTimeOut+0x48>
 8004fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fbe:	f383 8811 	msr	BASEPRI, r3
 8004fc2:	f3bf 8f6f 	isb	sy
 8004fc6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8004fca:	e7fe      	b.n	8004fca <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
 8004fcc:	1a5b      	subs	r3, r3, r1
 8004fce:	4413      	add	r3, r2
 8004fd0:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004fd2:	4628      	mov	r0, r5
 8004fd4:	f7ff ffc0 	bl	8004f58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004fd8:	2400      	movs	r4, #0
 8004fda:	e000      	b.n	8004fde <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 8004fdc:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004fde:	f000 fc93 	bl	8005908 <vPortExitCritical>
}
 8004fe2:	4620      	mov	r0, r4
 8004fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
 8004fe6:	2401      	movs	r4, #1
 8004fe8:	e7f9      	b.n	8004fde <xTaskCheckForTimeOut+0x6e>
 8004fea:	bf00      	nop
 8004fec:	20000e68 	.word	0x20000e68
 8004ff0:	20000e54 	.word	0x20000e54

08004ff4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8004ff4:	4b01      	ldr	r3, [pc, #4]	@ (8004ffc <vTaskMissedYield+0x8>)
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	601a      	str	r2, [r3, #0]
}
 8004ffa:	4770      	bx	lr
 8004ffc:	20000e58 	.word	0x20000e58

08005000 <vTaskGetInfo>:
	{
 8005000:	b570      	push	{r4, r5, r6, lr}
 8005002:	460c      	mov	r4, r1
 8005004:	4616      	mov	r6, r2
		pxTCB = prvGetTCBFromHandle( xTask );
 8005006:	4605      	mov	r5, r0
 8005008:	b1d0      	cbz	r0, 8005040 <vTaskGetInfo+0x40>
		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800500a:	6025      	str	r5, [r4, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 800500c:	f105 0234 	add.w	r2, r5, #52	@ 0x34
 8005010:	6062      	str	r2, [r4, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8005012:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 8005014:	6122      	str	r2, [r4, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8005016:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8005018:	61e2      	str	r2, [r4, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800501a:	6c6a      	ldr	r2, [r5, #68]	@ 0x44
 800501c:	60a2      	str	r2, [r4, #8]
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800501e:	6cea      	ldr	r2, [r5, #76]	@ 0x4c
 8005020:	6162      	str	r2, [r4, #20]
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 8005022:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8005024:	61a2      	str	r2, [r4, #24]
		if( eState != eInvalid )
 8005026:	2b05      	cmp	r3, #5
 8005028:	d019      	beq.n	800505e <vTaskGetInfo+0x5e>
			if( pxTCB == pxCurrentTCB )
 800502a:	4a12      	ldr	r2, [pc, #72]	@ (8005074 <vTaskGetInfo+0x74>)
 800502c:	6812      	ldr	r2, [r2, #0]
 800502e:	42aa      	cmp	r2, r5
 8005030:	d009      	beq.n	8005046 <vTaskGetInfo+0x46>
				pxTaskStatus->eCurrentState = eState;
 8005032:	7323      	strb	r3, [r4, #12]
					if( eState == eSuspended )
 8005034:	2b03      	cmp	r3, #3
 8005036:	d009      	beq.n	800504c <vTaskGetInfo+0x4c>
		if( xGetFreeStackSpace != pdFALSE )
 8005038:	b9b6      	cbnz	r6, 8005068 <vTaskGetInfo+0x68>
			pxTaskStatus->usStackHighWaterMark = 0;
 800503a:	2300      	movs	r3, #0
 800503c:	8423      	strh	r3, [r4, #32]
	}
 800503e:	bd70      	pop	{r4, r5, r6, pc}
		pxTCB = prvGetTCBFromHandle( xTask );
 8005040:	4a0c      	ldr	r2, [pc, #48]	@ (8005074 <vTaskGetInfo+0x74>)
 8005042:	6815      	ldr	r5, [r2, #0]
 8005044:	e7e1      	b.n	800500a <vTaskGetInfo+0xa>
				pxTaskStatus->eCurrentState = eRunning;
 8005046:	2300      	movs	r3, #0
 8005048:	7323      	strb	r3, [r4, #12]
 800504a:	e7f5      	b.n	8005038 <vTaskGetInfo+0x38>
						vTaskSuspendAll();
 800504c:	f7ff fd5a 	bl	8004b04 <vTaskSuspendAll>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005050:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8005052:	b10b      	cbz	r3, 8005058 <vTaskGetInfo+0x58>
								pxTaskStatus->eCurrentState = eBlocked;
 8005054:	2302      	movs	r3, #2
 8005056:	7323      	strb	r3, [r4, #12]
						( void ) xTaskResumeAll();
 8005058:	f7ff fdfc 	bl	8004c54 <xTaskResumeAll>
 800505c:	e7ec      	b.n	8005038 <vTaskGetInfo+0x38>
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 800505e:	4628      	mov	r0, r5
 8005060:	f7ff fcb0 	bl	80049c4 <eTaskGetState>
 8005064:	7320      	strb	r0, [r4, #12]
 8005066:	e7e7      	b.n	8005038 <vTaskGetInfo+0x38>
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 8005068:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 800506a:	f7ff fa96 	bl	800459a <prvTaskCheckFreeStackSpace>
 800506e:	8420      	strh	r0, [r4, #32]
 8005070:	e7e5      	b.n	800503e <vTaskGetInfo+0x3e>
 8005072:	bf00      	nop
 8005074:	20001340 	.word	0x20001340

08005078 <prvListTasksWithinSingleList>:
	{
 8005078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800507c:	680c      	ldr	r4, [r1, #0]
 800507e:	b33c      	cbz	r4, 80050d0 <prvListTasksWithinSingleList+0x58>
 8005080:	4607      	mov	r7, r0
 8005082:	460d      	mov	r5, r1
 8005084:	4690      	mov	r8, r2
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005086:	684b      	ldr	r3, [r1, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	604b      	str	r3, [r1, #4]
 800508c:	f101 0908 	add.w	r9, r1, #8
 8005090:	454b      	cmp	r3, r9
 8005092:	d004      	beq.n	800509e <prvListTasksWithinSingleList+0x26>
 8005094:	686b      	ldr	r3, [r5, #4]
 8005096:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	UBaseType_t uxTask = 0;
 800509a:	2400      	movs	r4, #0
 800509c:	e010      	b.n	80050c0 <prvListTasksWithinSingleList+0x48>
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	604b      	str	r3, [r1, #4]
 80050a2:	e7f7      	b.n	8005094 <prvListTasksWithinSingleList+0x1c>
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050a4:	686b      	ldr	r3, [r5, #4]
 80050a6:	68de      	ldr	r6, [r3, #12]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 80050a8:	eb04 01c4 	add.w	r1, r4, r4, lsl #3
 80050ac:	4643      	mov	r3, r8
 80050ae:	2201      	movs	r2, #1
 80050b0:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 80050b4:	4630      	mov	r0, r6
 80050b6:	f7ff ffa3 	bl	8005000 <vTaskGetInfo>
				uxTask++;
 80050ba:	3401      	adds	r4, #1
			} while( pxNextTCB != pxFirstTCB );
 80050bc:	45b2      	cmp	sl, r6
 80050be:	d007      	beq.n	80050d0 <prvListTasksWithinSingleList+0x58>
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050c0:	686b      	ldr	r3, [r5, #4]
 80050c2:	6859      	ldr	r1, [r3, #4]
 80050c4:	6069      	str	r1, [r5, #4]
 80050c6:	4589      	cmp	r9, r1
 80050c8:	d1ec      	bne.n	80050a4 <prvListTasksWithinSingleList+0x2c>
 80050ca:	684b      	ldr	r3, [r1, #4]
 80050cc:	606b      	str	r3, [r5, #4]
 80050ce:	e7e9      	b.n	80050a4 <prvListTasksWithinSingleList+0x2c>
	}
 80050d0:	4620      	mov	r0, r4
 80050d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080050d8 <uxTaskGetSystemState>:
	{
 80050d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050da:	4607      	mov	r7, r0
 80050dc:	460c      	mov	r4, r1
 80050de:	4616      	mov	r6, r2
		vTaskSuspendAll();
 80050e0:	f7ff fd10 	bl	8004b04 <vTaskSuspendAll>
			if( uxArraySize >= uxCurrentNumberOfTasks )
 80050e4:	4b22      	ldr	r3, [pc, #136]	@ (8005170 <uxTaskGetSystemState+0x98>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	42a3      	cmp	r3, r4
 80050ea:	d83c      	bhi.n	8005166 <uxTaskGetSystemState+0x8e>
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 80050ec:	2438      	movs	r4, #56	@ 0x38
 80050ee:	2500      	movs	r5, #0
					uxQueue--;
 80050f0:	3c01      	subs	r4, #1
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 80050f2:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 80050f6:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 80050fa:	2201      	movs	r2, #1
 80050fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005174 <uxTaskGetSystemState+0x9c>)
 80050fe:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8005102:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8005106:	f7ff ffb7 	bl	8005078 <prvListTasksWithinSingleList>
 800510a:	4405      	add	r5, r0
				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800510c:	2c00      	cmp	r4, #0
 800510e:	d1ef      	bne.n	80050f0 <uxTaskGetSystemState+0x18>
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8005110:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 8005114:	4b18      	ldr	r3, [pc, #96]	@ (8005178 <uxTaskGetSystemState+0xa0>)
 8005116:	6819      	ldr	r1, [r3, #0]
 8005118:	2202      	movs	r2, #2
 800511a:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800511e:	f7ff ffab 	bl	8005078 <prvListTasksWithinSingleList>
 8005122:	4405      	add	r5, r0
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8005124:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 8005128:	4b14      	ldr	r3, [pc, #80]	@ (800517c <uxTaskGetSystemState+0xa4>)
 800512a:	6819      	ldr	r1, [r3, #0]
 800512c:	2202      	movs	r2, #2
 800512e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8005132:	f7ff ffa1 	bl	8005078 <prvListTasksWithinSingleList>
 8005136:	4405      	add	r5, r0
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8005138:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 800513c:	2204      	movs	r2, #4
 800513e:	4910      	ldr	r1, [pc, #64]	@ (8005180 <uxTaskGetSystemState+0xa8>)
 8005140:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8005144:	f7ff ff98 	bl	8005078 <prvListTasksWithinSingleList>
 8005148:	182c      	adds	r4, r5, r0
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800514a:	eb04 00c4 	add.w	r0, r4, r4, lsl #3
 800514e:	2203      	movs	r2, #3
 8005150:	490c      	ldr	r1, [pc, #48]	@ (8005184 <uxTaskGetSystemState+0xac>)
 8005152:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8005156:	f7ff ff8f 	bl	8005078 <prvListTasksWithinSingleList>
 800515a:	4404      	add	r4, r0
					if( pulTotalRunTime != NULL )
 800515c:	b126      	cbz	r6, 8005168 <uxTaskGetSystemState+0x90>
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800515e:	f7fc f8e9 	bl	8001334 <getRunTimeCounterValue>
 8005162:	6030      	str	r0, [r6, #0]
 8005164:	e000      	b.n	8005168 <uxTaskGetSystemState+0x90>
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8005166:	2400      	movs	r4, #0
		( void ) xTaskResumeAll();
 8005168:	f7ff fd74 	bl	8004c54 <xTaskResumeAll>
	}
 800516c:	4620      	mov	r0, r4
 800516e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005170:	20000e6c 	.word	0x20000e6c
 8005174:	20000ee0 	.word	0x20000ee0
 8005178:	20000eb4 	.word	0x20000eb4
 800517c:	20000eb0 	.word	0x20000eb0
 8005180:	20000e88 	.word	0x20000e88
 8005184:	20000e70 	.word	0x20000e70

08005188 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8005188:	4b01      	ldr	r3, [pc, #4]	@ (8005190 <xTaskGetCurrentTaskHandle+0x8>)
 800518a:	6818      	ldr	r0, [r3, #0]
	}
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	20001340 	.word	0x20001340

08005194 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8005194:	4b05      	ldr	r3, [pc, #20]	@ (80051ac <xTaskGetSchedulerState+0x18>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	b133      	cbz	r3, 80051a8 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800519a:	4b05      	ldr	r3, [pc, #20]	@ (80051b0 <xTaskGetSchedulerState+0x1c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	b10b      	cbz	r3, 80051a4 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 80051a0:	2000      	movs	r0, #0
	}
 80051a2:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 80051a4:	2002      	movs	r0, #2
 80051a6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80051a8:	2001      	movs	r0, #1
 80051aa:	4770      	bx	lr
 80051ac:	20000e60 	.word	0x20000e60
 80051b0:	20000e44 	.word	0x20000e44

080051b4 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 80051b4:	2800      	cmp	r0, #0
 80051b6:	d03e      	beq.n	8005236 <xTaskPriorityInherit+0x82>
	{
 80051b8:	b538      	push	{r3, r4, r5, lr}
 80051ba:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80051bc:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80051be:	4a20      	ldr	r2, [pc, #128]	@ (8005240 <xTaskPriorityInherit+0x8c>)
 80051c0:	6812      	ldr	r2, [r2, #0]
 80051c2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d22e      	bcs.n	8005226 <xTaskPriorityInherit+0x72>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80051c8:	6982      	ldr	r2, [r0, #24]
 80051ca:	2a00      	cmp	r2, #0
 80051cc:	db05      	blt.n	80051da <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051ce:	4a1c      	ldr	r2, [pc, #112]	@ (8005240 <xTaskPriorityInherit+0x8c>)
 80051d0:	6812      	ldr	r2, [r2, #0]
 80051d2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80051d4:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 80051d8:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80051da:	6961      	ldr	r1, [r4, #20]
 80051dc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80051e0:	4a18      	ldr	r2, [pc, #96]	@ (8005244 <xTaskPriorityInherit+0x90>)
 80051e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80051e6:	4299      	cmp	r1, r3
 80051e8:	d005      	beq.n	80051f6 <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80051ea:	4b15      	ldr	r3, [pc, #84]	@ (8005240 <xTaskPriorityInherit+0x8c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 80051f2:	2001      	movs	r0, #1
	}
 80051f4:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80051f6:	1d25      	adds	r5, r4, #4
 80051f8:	4628      	mov	r0, r5
 80051fa:	f7fe fbe5 	bl	80039c8 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80051fe:	4b10      	ldr	r3, [pc, #64]	@ (8005240 <xTaskPriorityInherit+0x8c>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8005204:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005206:	4b10      	ldr	r3, [pc, #64]	@ (8005248 <xTaskPriorityInherit+0x94>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4298      	cmp	r0, r3
 800520c:	d901      	bls.n	8005212 <xTaskPriorityInherit+0x5e>
 800520e:	4b0e      	ldr	r3, [pc, #56]	@ (8005248 <xTaskPriorityInherit+0x94>)
 8005210:	6018      	str	r0, [r3, #0]
 8005212:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005216:	4629      	mov	r1, r5
 8005218:	4b0a      	ldr	r3, [pc, #40]	@ (8005244 <xTaskPriorityInherit+0x90>)
 800521a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800521e:	f7fe fbaf 	bl	8003980 <vListInsertEnd>
				xReturn = pdTRUE;
 8005222:	2001      	movs	r0, #1
 8005224:	e7e6      	b.n	80051f4 <xTaskPriorityInherit+0x40>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005226:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8005228:	4b05      	ldr	r3, [pc, #20]	@ (8005240 <xTaskPriorityInherit+0x8c>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800522e:	429a      	cmp	r2, r3
 8005230:	d303      	bcc.n	800523a <xTaskPriorityInherit+0x86>
	BaseType_t xReturn = pdFALSE;
 8005232:	2000      	movs	r0, #0
 8005234:	e7de      	b.n	80051f4 <xTaskPriorityInherit+0x40>
 8005236:	2000      	movs	r0, #0
	}
 8005238:	4770      	bx	lr
					xReturn = pdTRUE;
 800523a:	2001      	movs	r0, #1
		return xReturn;
 800523c:	e7da      	b.n	80051f4 <xTaskPriorityInherit+0x40>
 800523e:	bf00      	nop
 8005240:	20001340 	.word	0x20001340
 8005244:	20000ee0 	.word	0x20000ee0
 8005248:	20000e64 	.word	0x20000e64

0800524c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800524c:	2800      	cmp	r0, #0
 800524e:	d03b      	beq.n	80052c8 <xTaskPriorityDisinherit+0x7c>
	{
 8005250:	b538      	push	{r3, r4, r5, lr}
 8005252:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8005254:	4b1e      	ldr	r3, [pc, #120]	@ (80052d0 <xTaskPriorityDisinherit+0x84>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4283      	cmp	r3, r0
 800525a:	d008      	beq.n	800526e <xTaskPriorityDisinherit+0x22>
 800525c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005260:	f383 8811 	msr	BASEPRI, r3
 8005264:	f3bf 8f6f 	isb	sy
 8005268:	f3bf 8f4f 	dsb	sy
 800526c:	e7fe      	b.n	800526c <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 800526e:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8005270:	b943      	cbnz	r3, 8005284 <xTaskPriorityDisinherit+0x38>
 8005272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005276:	f383 8811 	msr	BASEPRI, r3
 800527a:	f3bf 8f6f 	isb	sy
 800527e:	f3bf 8f4f 	dsb	sy
 8005282:	e7fe      	b.n	8005282 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8005284:	3b01      	subs	r3, #1
 8005286:	6503      	str	r3, [r0, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005288:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800528a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800528c:	4291      	cmp	r1, r2
 800528e:	d01d      	beq.n	80052cc <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005290:	b10b      	cbz	r3, 8005296 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8005292:	2000      	movs	r0, #0
	}
 8005294:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005296:	1d05      	adds	r5, r0, #4
 8005298:	4628      	mov	r0, r5
 800529a:	f7fe fb95 	bl	80039c8 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800529e:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80052a0:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052a2:	f1c0 0338 	rsb	r3, r0, #56	@ 0x38
 80052a6:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80052a8:	4b0a      	ldr	r3, [pc, #40]	@ (80052d4 <xTaskPriorityDisinherit+0x88>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4298      	cmp	r0, r3
 80052ae:	d901      	bls.n	80052b4 <xTaskPriorityDisinherit+0x68>
 80052b0:	4b08      	ldr	r3, [pc, #32]	@ (80052d4 <xTaskPriorityDisinherit+0x88>)
 80052b2:	6018      	str	r0, [r3, #0]
 80052b4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80052b8:	4629      	mov	r1, r5
 80052ba:	4b07      	ldr	r3, [pc, #28]	@ (80052d8 <xTaskPriorityDisinherit+0x8c>)
 80052bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80052c0:	f7fe fb5e 	bl	8003980 <vListInsertEnd>
					xReturn = pdTRUE;
 80052c4:	2001      	movs	r0, #1
 80052c6:	e7e5      	b.n	8005294 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 80052c8:	2000      	movs	r0, #0
	}
 80052ca:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 80052cc:	2000      	movs	r0, #0
 80052ce:	e7e1      	b.n	8005294 <xTaskPriorityDisinherit+0x48>
 80052d0:	20001340 	.word	0x20001340
 80052d4:	20000e64 	.word	0x20000e64
 80052d8:	20000ee0 	.word	0x20000ee0

080052dc <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 80052dc:	2800      	cmp	r0, #0
 80052de:	d046      	beq.n	800536e <vTaskPriorityDisinheritAfterTimeout+0x92>
	{
 80052e0:	b538      	push	{r3, r4, r5, lr}
 80052e2:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 80052e4:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80052e6:	b943      	cbnz	r3, 80052fa <vTaskPriorityDisinheritAfterTimeout+0x1e>
 80052e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052ec:	f383 8811 	msr	BASEPRI, r3
 80052f0:	f3bf 8f6f 	isb	sy
 80052f4:	f3bf 8f4f 	dsb	sy
 80052f8:	e7fe      	b.n	80052f8 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80052fa:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 80052fc:	428a      	cmp	r2, r1
 80052fe:	d200      	bcs.n	8005302 <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005300:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005302:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005304:	4291      	cmp	r1, r2
 8005306:	d001      	beq.n	800530c <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005308:	2b01      	cmp	r3, #1
 800530a:	d000      	beq.n	800530e <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 800530c:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 800530e:	4b18      	ldr	r3, [pc, #96]	@ (8005370 <vTaskPriorityDisinheritAfterTimeout+0x94>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	42a3      	cmp	r3, r4
 8005314:	d022      	beq.n	800535c <vTaskPriorityDisinheritAfterTimeout+0x80>
					pxTCB->uxPriority = uxPriorityToUse;
 8005316:	62e2      	str	r2, [r4, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005318:	69a3      	ldr	r3, [r4, #24]
 800531a:	2b00      	cmp	r3, #0
 800531c:	db02      	blt.n	8005324 <vTaskPriorityDisinheritAfterTimeout+0x48>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800531e:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8005322:	61a2      	str	r2, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005324:	6962      	ldr	r2, [r4, #20]
 8005326:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800532a:	4b12      	ldr	r3, [pc, #72]	@ (8005374 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 800532c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005330:	429a      	cmp	r2, r3
 8005332:	d1eb      	bne.n	800530c <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005334:	1d25      	adds	r5, r4, #4
 8005336:	4628      	mov	r0, r5
 8005338:	f7fe fb46 	bl	80039c8 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 800533c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800533e:	4b0e      	ldr	r3, [pc, #56]	@ (8005378 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4298      	cmp	r0, r3
 8005344:	d901      	bls.n	800534a <vTaskPriorityDisinheritAfterTimeout+0x6e>
 8005346:	4b0c      	ldr	r3, [pc, #48]	@ (8005378 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 8005348:	6018      	str	r0, [r3, #0]
 800534a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800534e:	4629      	mov	r1, r5
 8005350:	4b08      	ldr	r3, [pc, #32]	@ (8005374 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 8005352:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005356:	f7fe fb13 	bl	8003980 <vListInsertEnd>
	}
 800535a:	e7d7      	b.n	800530c <vTaskPriorityDisinheritAfterTimeout+0x30>
 800535c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005360:	f383 8811 	msr	BASEPRI, r3
 8005364:	f3bf 8f6f 	isb	sy
 8005368:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 800536c:	e7fe      	b.n	800536c <vTaskPriorityDisinheritAfterTimeout+0x90>
 800536e:	4770      	bx	lr
 8005370:	20001340 	.word	0x20001340
 8005374:	20000ee0 	.word	0x20000ee0
 8005378:	20000e64 	.word	0x20000e64

0800537c <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800537c:	4b05      	ldr	r3, [pc, #20]	@ (8005394 <pvTaskIncrementMutexHeldCount+0x18>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	b123      	cbz	r3, 800538c <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 8005382:	4b04      	ldr	r3, [pc, #16]	@ (8005394 <pvTaskIncrementMutexHeldCount+0x18>)
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005388:	3301      	adds	r3, #1
 800538a:	6513      	str	r3, [r2, #80]	@ 0x50
		return pxCurrentTCB;
 800538c:	4b01      	ldr	r3, [pc, #4]	@ (8005394 <pvTaskIncrementMutexHeldCount+0x18>)
 800538e:	6818      	ldr	r0, [r3, #0]
	}
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	20001340 	.word	0x20001340

08005398 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005398:	4b06      	ldr	r3, [pc, #24]	@ (80053b4 <prvGetNextExpireTime+0x1c>)
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	6813      	ldr	r3, [r2, #0]
 800539e:	b92b      	cbnz	r3, 80053ac <prvGetNextExpireTime+0x14>
 80053a0:	2301      	movs	r3, #1
 80053a2:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 80053a4:	b923      	cbnz	r3, 80053b0 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80053a6:	68d3      	ldr	r3, [r2, #12]
 80053a8:	6818      	ldr	r0, [r3, #0]
 80053aa:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80053ac:	2300      	movs	r3, #0
 80053ae:	e7f8      	b.n	80053a2 <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80053b0:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 80053b2:	4770      	bx	lr
 80053b4:	20001444 	.word	0x20001444

080053b8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80053b8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80053ba:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80053bc:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 80053be:	4291      	cmp	r1, r2
 80053c0:	d80c      	bhi.n	80053dc <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053c2:	1ad2      	subs	r2, r2, r3
 80053c4:	6983      	ldr	r3, [r0, #24]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d301      	bcc.n	80053ce <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80053ca:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 80053cc:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80053ce:	1d01      	adds	r1, r0, #4
 80053d0:	4b09      	ldr	r3, [pc, #36]	@ (80053f8 <prvInsertTimerInActiveList+0x40>)
 80053d2:	6818      	ldr	r0, [r3, #0]
 80053d4:	f7fe fadf 	bl	8003996 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80053d8:	2000      	movs	r0, #0
 80053da:	e7f7      	b.n	80053cc <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80053dc:	429a      	cmp	r2, r3
 80053de:	d201      	bcs.n	80053e4 <prvInsertTimerInActiveList+0x2c>
 80053e0:	4299      	cmp	r1, r3
 80053e2:	d206      	bcs.n	80053f2 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80053e4:	1d01      	adds	r1, r0, #4
 80053e6:	4b05      	ldr	r3, [pc, #20]	@ (80053fc <prvInsertTimerInActiveList+0x44>)
 80053e8:	6818      	ldr	r0, [r3, #0]
 80053ea:	f7fe fad4 	bl	8003996 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80053ee:	2000      	movs	r0, #0
 80053f0:	e7ec      	b.n	80053cc <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 80053f2:	2001      	movs	r0, #1
	return xProcessTimerNow;
 80053f4:	e7ea      	b.n	80053cc <prvInsertTimerInActiveList+0x14>
 80053f6:	bf00      	nop
 80053f8:	20001440 	.word	0x20001440
 80053fc:	20001444 	.word	0x20001444

08005400 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005400:	b530      	push	{r4, r5, lr}
 8005402:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005404:	f000 fa5e 	bl	80058c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005408:	4b11      	ldr	r3, [pc, #68]	@ (8005450 <prvCheckForValidListAndQueue+0x50>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	b11b      	cbz	r3, 8005416 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800540e:	f000 fa7b 	bl	8005908 <vPortExitCritical>
}
 8005412:	b003      	add	sp, #12
 8005414:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8005416:	4d0f      	ldr	r5, [pc, #60]	@ (8005454 <prvCheckForValidListAndQueue+0x54>)
 8005418:	4628      	mov	r0, r5
 800541a:	f7fe faa3 	bl	8003964 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800541e:	4c0e      	ldr	r4, [pc, #56]	@ (8005458 <prvCheckForValidListAndQueue+0x58>)
 8005420:	4620      	mov	r0, r4
 8005422:	f7fe fa9f 	bl	8003964 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005426:	4b0d      	ldr	r3, [pc, #52]	@ (800545c <prvCheckForValidListAndQueue+0x5c>)
 8005428:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800542a:	4b0d      	ldr	r3, [pc, #52]	@ (8005460 <prvCheckForValidListAndQueue+0x60>)
 800542c:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800542e:	2300      	movs	r3, #0
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	4b0c      	ldr	r3, [pc, #48]	@ (8005464 <prvCheckForValidListAndQueue+0x64>)
 8005434:	4a0c      	ldr	r2, [pc, #48]	@ (8005468 <prvCheckForValidListAndQueue+0x68>)
 8005436:	2110      	movs	r1, #16
 8005438:	200a      	movs	r0, #10
 800543a:	f7fe fbd3 	bl	8003be4 <xQueueGenericCreateStatic>
 800543e:	4b04      	ldr	r3, [pc, #16]	@ (8005450 <prvCheckForValidListAndQueue+0x50>)
 8005440:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8005442:	2800      	cmp	r0, #0
 8005444:	d0e3      	beq.n	800540e <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005446:	4909      	ldr	r1, [pc, #36]	@ (800546c <prvCheckForValidListAndQueue+0x6c>)
 8005448:	f7ff f83e 	bl	80044c8 <vQueueAddToRegistry>
 800544c:	e7df      	b.n	800540e <prvCheckForValidListAndQueue+0xe>
 800544e:	bf00      	nop
 8005450:	2000143c 	.word	0x2000143c
 8005454:	2000145c 	.word	0x2000145c
 8005458:	20001448 	.word	0x20001448
 800545c:	20001444 	.word	0x20001444
 8005460:	20001440 	.word	0x20001440
 8005464:	20001344 	.word	0x20001344
 8005468:	20001394 	.word	0x20001394
 800546c:	08008bdc 	.word	0x08008bdc

08005470 <xTimerCreateTimerTask>:
{
 8005470:	b510      	push	{r4, lr}
 8005472:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8005474:	f7ff ffc4 	bl	8005400 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8005478:	4b12      	ldr	r3, [pc, #72]	@ (80054c4 <xTimerCreateTimerTask+0x54>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	b1cb      	cbz	r3, 80054b2 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800547e:	2400      	movs	r4, #0
 8005480:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005482:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005484:	aa07      	add	r2, sp, #28
 8005486:	a906      	add	r1, sp, #24
 8005488:	a805      	add	r0, sp, #20
 800548a:	f7fe fa5f 	bl	800394c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800548e:	9b05      	ldr	r3, [sp, #20]
 8005490:	9302      	str	r3, [sp, #8]
 8005492:	9b06      	ldr	r3, [sp, #24]
 8005494:	9301      	str	r3, [sp, #4]
 8005496:	2302      	movs	r3, #2
 8005498:	9300      	str	r3, [sp, #0]
 800549a:	4623      	mov	r3, r4
 800549c:	9a07      	ldr	r2, [sp, #28]
 800549e:	490a      	ldr	r1, [pc, #40]	@ (80054c8 <xTimerCreateTimerTask+0x58>)
 80054a0:	480a      	ldr	r0, [pc, #40]	@ (80054cc <xTimerCreateTimerTask+0x5c>)
 80054a2:	f7ff fa21 	bl	80048e8 <xTaskCreateStatic>
 80054a6:	4b0a      	ldr	r3, [pc, #40]	@ (80054d0 <xTimerCreateTimerTask+0x60>)
 80054a8:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 80054aa:	b110      	cbz	r0, 80054b2 <xTimerCreateTimerTask+0x42>
}
 80054ac:	2001      	movs	r0, #1
 80054ae:	b008      	add	sp, #32
 80054b0:	bd10      	pop	{r4, pc}
 80054b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054b6:	f383 8811 	msr	BASEPRI, r3
 80054ba:	f3bf 8f6f 	isb	sy
 80054be:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 80054c2:	e7fe      	b.n	80054c2 <xTimerCreateTimerTask+0x52>
 80054c4:	2000143c 	.word	0x2000143c
 80054c8:	08008be4 	.word	0x08008be4
 80054cc:	080057d5 	.word	0x080057d5
 80054d0:	20001438 	.word	0x20001438

080054d4 <xTimerGenericCommand>:
	configASSERT( xTimer );
 80054d4:	b1b8      	cbz	r0, 8005506 <xTimerGenericCommand+0x32>
 80054d6:	469c      	mov	ip, r3
 80054d8:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 80054da:	4818      	ldr	r0, [pc, #96]	@ (800553c <xTimerGenericCommand+0x68>)
 80054dc:	6800      	ldr	r0, [r0, #0]
 80054de:	b358      	cbz	r0, 8005538 <xTimerGenericCommand+0x64>
{
 80054e0:	b500      	push	{lr}
 80054e2:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 80054e4:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80054e6:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80054e8:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80054ea:	2905      	cmp	r1, #5
 80054ec:	dc1c      	bgt.n	8005528 <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80054ee:	f7ff fe51 	bl	8005194 <xTaskGetSchedulerState>
 80054f2:	2802      	cmp	r0, #2
 80054f4:	d010      	beq.n	8005518 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80054f6:	2300      	movs	r3, #0
 80054f8:	461a      	mov	r2, r3
 80054fa:	4669      	mov	r1, sp
 80054fc:	480f      	ldr	r0, [pc, #60]	@ (800553c <xTimerGenericCommand+0x68>)
 80054fe:	6800      	ldr	r0, [r0, #0]
 8005500:	f7fe fc1f 	bl	8003d42 <xQueueGenericSend>
 8005504:	e015      	b.n	8005532 <xTimerGenericCommand+0x5e>
 8005506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800550a:	f383 8811 	msr	BASEPRI, r3
 800550e:	f3bf 8f6f 	isb	sy
 8005512:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8005516:	e7fe      	b.n	8005516 <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005518:	2300      	movs	r3, #0
 800551a:	9a06      	ldr	r2, [sp, #24]
 800551c:	4669      	mov	r1, sp
 800551e:	4807      	ldr	r0, [pc, #28]	@ (800553c <xTimerGenericCommand+0x68>)
 8005520:	6800      	ldr	r0, [r0, #0]
 8005522:	f7fe fc0e 	bl	8003d42 <xQueueGenericSend>
 8005526:	e004      	b.n	8005532 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005528:	2300      	movs	r3, #0
 800552a:	4662      	mov	r2, ip
 800552c:	4669      	mov	r1, sp
 800552e:	f7fe fd12 	bl	8003f56 <xQueueGenericSendFromISR>
}
 8005532:	b005      	add	sp, #20
 8005534:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 8005538:	2000      	movs	r0, #0
}
 800553a:	4770      	bx	lr
 800553c:	2000143c 	.word	0x2000143c

08005540 <prvSwitchTimerLists>:
{
 8005540:	b570      	push	{r4, r5, r6, lr}
 8005542:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005544:	4b1b      	ldr	r3, [pc, #108]	@ (80055b4 <prvSwitchTimerLists+0x74>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	b362      	cbz	r2, 80055a6 <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005550:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005552:	1d25      	adds	r5, r4, #4
 8005554:	4628      	mov	r0, r5
 8005556:	f7fe fa37 	bl	80039c8 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800555a:	6a23      	ldr	r3, [r4, #32]
 800555c:	4620      	mov	r0, r4
 800555e:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005560:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8005564:	f013 0f04 	tst.w	r3, #4
 8005568:	d0ec      	beq.n	8005544 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800556a:	69a3      	ldr	r3, [r4, #24]
 800556c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800556e:	429e      	cmp	r6, r3
 8005570:	d207      	bcs.n	8005582 <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005572:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005574:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005576:	4629      	mov	r1, r5
 8005578:	4b0e      	ldr	r3, [pc, #56]	@ (80055b4 <prvSwitchTimerLists+0x74>)
 800557a:	6818      	ldr	r0, [r3, #0]
 800557c:	f7fe fa0b 	bl	8003996 <vListInsert>
 8005580:	e7e0      	b.n	8005544 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005582:	2100      	movs	r1, #0
 8005584:	9100      	str	r1, [sp, #0]
 8005586:	460b      	mov	r3, r1
 8005588:	4632      	mov	r2, r6
 800558a:	4620      	mov	r0, r4
 800558c:	f7ff ffa2 	bl	80054d4 <xTimerGenericCommand>
				configASSERT( xResult );
 8005590:	2800      	cmp	r0, #0
 8005592:	d1d7      	bne.n	8005544 <prvSwitchTimerLists+0x4>
 8005594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005598:	f383 8811 	msr	BASEPRI, r3
 800559c:	f3bf 8f6f 	isb	sy
 80055a0:	f3bf 8f4f 	dsb	sy
 80055a4:	e7fe      	b.n	80055a4 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 80055a6:	4a04      	ldr	r2, [pc, #16]	@ (80055b8 <prvSwitchTimerLists+0x78>)
 80055a8:	6810      	ldr	r0, [r2, #0]
 80055aa:	4902      	ldr	r1, [pc, #8]	@ (80055b4 <prvSwitchTimerLists+0x74>)
 80055ac:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 80055ae:	6013      	str	r3, [r2, #0]
}
 80055b0:	b002      	add	sp, #8
 80055b2:	bd70      	pop	{r4, r5, r6, pc}
 80055b4:	20001444 	.word	0x20001444
 80055b8:	20001440 	.word	0x20001440

080055bc <prvSampleTimeNow>:
{
 80055bc:	b538      	push	{r3, r4, r5, lr}
 80055be:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 80055c0:	f7ff faa8 	bl	8004b14 <xTaskGetTickCount>
 80055c4:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 80055c6:	4b07      	ldr	r3, [pc, #28]	@ (80055e4 <prvSampleTimeNow+0x28>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4283      	cmp	r3, r0
 80055cc:	d805      	bhi.n	80055da <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 80055ce:	2300      	movs	r3, #0
 80055d0:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 80055d2:	4b04      	ldr	r3, [pc, #16]	@ (80055e4 <prvSampleTimeNow+0x28>)
 80055d4:	601c      	str	r4, [r3, #0]
}
 80055d6:	4620      	mov	r0, r4
 80055d8:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 80055da:	f7ff ffb1 	bl	8005540 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80055de:	2301      	movs	r3, #1
 80055e0:	602b      	str	r3, [r5, #0]
 80055e2:	e7f6      	b.n	80055d2 <prvSampleTimeNow+0x16>
 80055e4:	20001434 	.word	0x20001434

080055e8 <prvProcessExpiredTimer>:
{
 80055e8:	b570      	push	{r4, r5, r6, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	4606      	mov	r6, r0
 80055ee:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055f0:	4917      	ldr	r1, [pc, #92]	@ (8005650 <prvProcessExpiredTimer+0x68>)
 80055f2:	6809      	ldr	r1, [r1, #0]
 80055f4:	68c9      	ldr	r1, [r1, #12]
 80055f6:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80055f8:	1d20      	adds	r0, r4, #4
 80055fa:	f7fe f9e5 	bl	80039c8 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80055fe:	f894 c028 	ldrb.w	ip, [r4, #40]	@ 0x28
 8005602:	f01c 0f04 	tst.w	ip, #4
 8005606:	d108      	bne.n	800561a <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005608:	f02c 0c01 	bic.w	ip, ip, #1
 800560c:	f884 c028 	strb.w	ip, [r4, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005610:	6a23      	ldr	r3, [r4, #32]
 8005612:	4620      	mov	r0, r4
 8005614:	4798      	blx	r3
}
 8005616:	b002      	add	sp, #8
 8005618:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800561a:	69a1      	ldr	r1, [r4, #24]
 800561c:	4633      	mov	r3, r6
 800561e:	462a      	mov	r2, r5
 8005620:	4431      	add	r1, r6
 8005622:	4620      	mov	r0, r4
 8005624:	f7ff fec8 	bl	80053b8 <prvInsertTimerInActiveList>
 8005628:	2800      	cmp	r0, #0
 800562a:	d0f1      	beq.n	8005610 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800562c:	2100      	movs	r1, #0
 800562e:	9100      	str	r1, [sp, #0]
 8005630:	460b      	mov	r3, r1
 8005632:	4632      	mov	r2, r6
 8005634:	4620      	mov	r0, r4
 8005636:	f7ff ff4d 	bl	80054d4 <xTimerGenericCommand>
			configASSERT( xResult );
 800563a:	2800      	cmp	r0, #0
 800563c:	d1e8      	bne.n	8005610 <prvProcessExpiredTimer+0x28>
 800563e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005642:	f383 8811 	msr	BASEPRI, r3
 8005646:	f3bf 8f6f 	isb	sy
 800564a:	f3bf 8f4f 	dsb	sy
 800564e:	e7fe      	b.n	800564e <prvProcessExpiredTimer+0x66>
 8005650:	20001444 	.word	0x20001444

08005654 <prvProcessTimerOrBlockTask>:
{
 8005654:	b570      	push	{r4, r5, r6, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	4606      	mov	r6, r0
 800565a:	460c      	mov	r4, r1
	vTaskSuspendAll();
 800565c:	f7ff fa52 	bl	8004b04 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005660:	a801      	add	r0, sp, #4
 8005662:	f7ff ffab 	bl	80055bc <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8005666:	9b01      	ldr	r3, [sp, #4]
 8005668:	bb33      	cbnz	r3, 80056b8 <prvProcessTimerOrBlockTask+0x64>
 800566a:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800566c:	b9e4      	cbnz	r4, 80056a8 <prvProcessTimerOrBlockTask+0x54>
 800566e:	42b0      	cmp	r0, r6
 8005670:	d213      	bcs.n	800569a <prvProcessTimerOrBlockTask+0x46>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005672:	4622      	mov	r2, r4
 8005674:	1b71      	subs	r1, r6, r5
 8005676:	4b12      	ldr	r3, [pc, #72]	@ (80056c0 <prvProcessTimerOrBlockTask+0x6c>)
 8005678:	6818      	ldr	r0, [r3, #0]
 800567a:	f7fe ff65 	bl	8004548 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800567e:	f7ff fae9 	bl	8004c54 <xTaskResumeAll>
 8005682:	b9d8      	cbnz	r0, 80056bc <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 8005684:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005688:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800568c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005690:	f3bf 8f4f 	dsb	sy
 8005694:	f3bf 8f6f 	isb	sy
 8005698:	e010      	b.n	80056bc <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 800569a:	f7ff fadb 	bl	8004c54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800569e:	4629      	mov	r1, r5
 80056a0:	4630      	mov	r0, r6
 80056a2:	f7ff ffa1 	bl	80055e8 <prvProcessExpiredTimer>
 80056a6:	e009      	b.n	80056bc <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80056a8:	4a06      	ldr	r2, [pc, #24]	@ (80056c4 <prvProcessTimerOrBlockTask+0x70>)
 80056aa:	6812      	ldr	r2, [r2, #0]
 80056ac:	6812      	ldr	r2, [r2, #0]
 80056ae:	b90a      	cbnz	r2, 80056b4 <prvProcessTimerOrBlockTask+0x60>
 80056b0:	2401      	movs	r4, #1
 80056b2:	e7de      	b.n	8005672 <prvProcessTimerOrBlockTask+0x1e>
 80056b4:	461c      	mov	r4, r3
 80056b6:	e7dc      	b.n	8005672 <prvProcessTimerOrBlockTask+0x1e>
			( void ) xTaskResumeAll();
 80056b8:	f7ff facc 	bl	8004c54 <xTaskResumeAll>
}
 80056bc:	b002      	add	sp, #8
 80056be:	bd70      	pop	{r4, r5, r6, pc}
 80056c0:	2000143c 	.word	0x2000143c
 80056c4:	20001440 	.word	0x20001440

080056c8 <prvProcessReceivedCommands>:
{
 80056c8:	b510      	push	{r4, lr}
 80056ca:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80056cc:	e002      	b.n	80056d4 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80056ce:	9b04      	ldr	r3, [sp, #16]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	da0f      	bge.n	80056f4 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80056d4:	2200      	movs	r2, #0
 80056d6:	a904      	add	r1, sp, #16
 80056d8:	4b3d      	ldr	r3, [pc, #244]	@ (80057d0 <prvProcessReceivedCommands+0x108>)
 80056da:	6818      	ldr	r0, [r3, #0]
 80056dc:	f7fe fcfb 	bl	80040d6 <xQueueReceive>
 80056e0:	2800      	cmp	r0, #0
 80056e2:	d073      	beq.n	80057cc <prvProcessReceivedCommands+0x104>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80056e4:	9b04      	ldr	r3, [sp, #16]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	daf1      	bge.n	80056ce <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80056ea:	9907      	ldr	r1, [sp, #28]
 80056ec:	9806      	ldr	r0, [sp, #24]
 80056ee:	9b05      	ldr	r3, [sp, #20]
 80056f0:	4798      	blx	r3
 80056f2:	e7ec      	b.n	80056ce <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80056f4:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80056f6:	6963      	ldr	r3, [r4, #20]
 80056f8:	b113      	cbz	r3, 8005700 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80056fa:	1d20      	adds	r0, r4, #4
 80056fc:	f7fe f964 	bl	80039c8 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005700:	a803      	add	r0, sp, #12
 8005702:	f7ff ff5b 	bl	80055bc <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8005706:	9b04      	ldr	r3, [sp, #16]
 8005708:	2b09      	cmp	r3, #9
 800570a:	d8e3      	bhi.n	80056d4 <prvProcessReceivedCommands+0xc>
 800570c:	e8df f003 	tbb	[pc, r3]
 8005710:	30050505 	.word	0x30050505
 8005714:	05055037 	.word	0x05055037
 8005718:	3730      	.short	0x3730
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800571a:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800571e:	f043 0301 	orr.w	r3, r3, #1
 8005722:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005726:	9b05      	ldr	r3, [sp, #20]
 8005728:	69a1      	ldr	r1, [r4, #24]
 800572a:	4602      	mov	r2, r0
 800572c:	4419      	add	r1, r3
 800572e:	4620      	mov	r0, r4
 8005730:	f7ff fe42 	bl	80053b8 <prvInsertTimerInActiveList>
 8005734:	2800      	cmp	r0, #0
 8005736:	d0cd      	beq.n	80056d4 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005738:	6a23      	ldr	r3, [r4, #32]
 800573a:	4620      	mov	r0, r4
 800573c:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800573e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8005742:	f013 0f04 	tst.w	r3, #4
 8005746:	d0c5      	beq.n	80056d4 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005748:	69a2      	ldr	r2, [r4, #24]
 800574a:	2100      	movs	r1, #0
 800574c:	9100      	str	r1, [sp, #0]
 800574e:	460b      	mov	r3, r1
 8005750:	9805      	ldr	r0, [sp, #20]
 8005752:	4402      	add	r2, r0
 8005754:	4620      	mov	r0, r4
 8005756:	f7ff febd 	bl	80054d4 <xTimerGenericCommand>
							configASSERT( xResult );
 800575a:	2800      	cmp	r0, #0
 800575c:	d1ba      	bne.n	80056d4 <prvProcessReceivedCommands+0xc>
 800575e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005762:	f383 8811 	msr	BASEPRI, r3
 8005766:	f3bf 8f6f 	isb	sy
 800576a:	f3bf 8f4f 	dsb	sy
 800576e:	e7fe      	b.n	800576e <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005770:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8005774:	f023 0301 	bic.w	r3, r3, #1
 8005778:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					break;
 800577c:	e7aa      	b.n	80056d4 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800577e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8005782:	f043 0301 	orr.w	r3, r3, #1
 8005786:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800578a:	9905      	ldr	r1, [sp, #20]
 800578c:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800578e:	b131      	cbz	r1, 800579e <prvProcessReceivedCommands+0xd6>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005790:	4603      	mov	r3, r0
 8005792:	4602      	mov	r2, r0
 8005794:	4401      	add	r1, r0
 8005796:	4620      	mov	r0, r4
 8005798:	f7ff fe0e 	bl	80053b8 <prvInsertTimerInActiveList>
					break;
 800579c:	e79a      	b.n	80056d4 <prvProcessReceivedCommands+0xc>
 800579e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057a2:	f383 8811 	msr	BASEPRI, r3
 80057a6:	f3bf 8f6f 	isb	sy
 80057aa:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80057ae:	e7fe      	b.n	80057ae <prvProcessReceivedCommands+0xe6>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80057b0:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80057b4:	f013 0f02 	tst.w	r3, #2
 80057b8:	d004      	beq.n	80057c4 <prvProcessReceivedCommands+0xfc>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80057ba:	f023 0301 	bic.w	r3, r3, #1
 80057be:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 80057c2:	e787      	b.n	80056d4 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 80057c4:	4620      	mov	r0, r4
 80057c6:	f000 fab7 	bl	8005d38 <vPortFree>
 80057ca:	e783      	b.n	80056d4 <prvProcessReceivedCommands+0xc>
}
 80057cc:	b008      	add	sp, #32
 80057ce:	bd10      	pop	{r4, pc}
 80057d0:	2000143c 	.word	0x2000143c

080057d4 <prvTimerTask>:
{
 80057d4:	b500      	push	{lr}
 80057d6:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80057d8:	a801      	add	r0, sp, #4
 80057da:	f7ff fddd 	bl	8005398 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80057de:	9901      	ldr	r1, [sp, #4]
 80057e0:	f7ff ff38 	bl	8005654 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 80057e4:	f7ff ff70 	bl	80056c8 <prvProcessReceivedCommands>
	for( ;; )
 80057e8:	e7f6      	b.n	80057d8 <prvTimerTask+0x4>
	...

080057ec <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80057ec:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80057ee:	2300      	movs	r3, #0
 80057f0:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80057f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005828 <prvTaskExitError+0x3c>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057fa:	d008      	beq.n	800580e <prvTaskExitError+0x22>
 80057fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005800:	f383 8811 	msr	BASEPRI, r3
 8005804:	f3bf 8f6f 	isb	sy
 8005808:	f3bf 8f4f 	dsb	sy
 800580c:	e7fe      	b.n	800580c <prvTaskExitError+0x20>
 800580e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005812:	f383 8811 	msr	BASEPRI, r3
 8005816:	f3bf 8f6f 	isb	sy
 800581a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800581e:	9b01      	ldr	r3, [sp, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d0fc      	beq.n	800581e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005824:	b002      	add	sp, #8
 8005826:	4770      	bx	lr
 8005828:	2000002c 	.word	0x2000002c

0800582c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800582c:	4808      	ldr	r0, [pc, #32]	@ (8005850 <prvPortStartFirstTask+0x24>)
 800582e:	6800      	ldr	r0, [r0, #0]
 8005830:	6800      	ldr	r0, [r0, #0]
 8005832:	f380 8808 	msr	MSP, r0
 8005836:	f04f 0000 	mov.w	r0, #0
 800583a:	f380 8814 	msr	CONTROL, r0
 800583e:	b662      	cpsie	i
 8005840:	b661      	cpsie	f
 8005842:	f3bf 8f4f 	dsb	sy
 8005846:	f3bf 8f6f 	isb	sy
 800584a:	df00      	svc	0
 800584c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800584e:	0000      	.short	0x0000
 8005850:	e000ed08 	.word	0xe000ed08

08005854 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005854:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005864 <vPortEnableVFP+0x10>
 8005858:	6801      	ldr	r1, [r0, #0]
 800585a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800585e:	6001      	str	r1, [r0, #0]
 8005860:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005862:	0000      	.short	0x0000
 8005864:	e000ed88 	.word	0xe000ed88

08005868 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005868:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800586c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005870:	f021 0101 	bic.w	r1, r1, #1
 8005874:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005878:	4b05      	ldr	r3, [pc, #20]	@ (8005890 <pxPortInitialiseStack+0x28>)
 800587a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800587e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005882:	f06f 0302 	mvn.w	r3, #2
 8005886:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800588a:	3844      	subs	r0, #68	@ 0x44
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	080057ed 	.word	0x080057ed
	...

080058a0 <SVC_Handler>:
	__asm volatile (
 80058a0:	4b07      	ldr	r3, [pc, #28]	@ (80058c0 <pxCurrentTCBConst2>)
 80058a2:	6819      	ldr	r1, [r3, #0]
 80058a4:	6808      	ldr	r0, [r1, #0]
 80058a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058aa:	f380 8809 	msr	PSP, r0
 80058ae:	f3bf 8f6f 	isb	sy
 80058b2:	f04f 0000 	mov.w	r0, #0
 80058b6:	f380 8811 	msr	BASEPRI, r0
 80058ba:	4770      	bx	lr
 80058bc:	f3af 8000 	nop.w

080058c0 <pxCurrentTCBConst2>:
 80058c0:	20001340 	.word	0x20001340

080058c4 <vPortEnterCritical>:
 80058c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c8:	f383 8811 	msr	BASEPRI, r3
 80058cc:	f3bf 8f6f 	isb	sy
 80058d0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 80058d4:	4a0b      	ldr	r2, [pc, #44]	@ (8005904 <vPortEnterCritical+0x40>)
 80058d6:	6813      	ldr	r3, [r2, #0]
 80058d8:	3301      	adds	r3, #1
 80058da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d000      	beq.n	80058e2 <vPortEnterCritical+0x1e>
}
 80058e0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80058e2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80058e6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 80058ea:	f013 0fff 	tst.w	r3, #255	@ 0xff
 80058ee:	d0f7      	beq.n	80058e0 <vPortEnterCritical+0x1c>
 80058f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058f4:	f383 8811 	msr	BASEPRI, r3
 80058f8:	f3bf 8f6f 	isb	sy
 80058fc:	f3bf 8f4f 	dsb	sy
 8005900:	e7fe      	b.n	8005900 <vPortEnterCritical+0x3c>
 8005902:	bf00      	nop
 8005904:	2000002c 	.word	0x2000002c

08005908 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8005908:	4b09      	ldr	r3, [pc, #36]	@ (8005930 <vPortExitCritical+0x28>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	b943      	cbnz	r3, 8005920 <vPortExitCritical+0x18>
 800590e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005912:	f383 8811 	msr	BASEPRI, r3
 8005916:	f3bf 8f6f 	isb	sy
 800591a:	f3bf 8f4f 	dsb	sy
 800591e:	e7fe      	b.n	800591e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8005920:	3b01      	subs	r3, #1
 8005922:	4a03      	ldr	r2, [pc, #12]	@ (8005930 <vPortExitCritical+0x28>)
 8005924:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005926:	b90b      	cbnz	r3, 800592c <vPortExitCritical+0x24>
	__asm volatile
 8005928:	f383 8811 	msr	BASEPRI, r3
}
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	2000002c 	.word	0x2000002c
	...

08005940 <PendSV_Handler>:
	__asm volatile
 8005940:	f3ef 8009 	mrs	r0, PSP
 8005944:	f3bf 8f6f 	isb	sy
 8005948:	4b15      	ldr	r3, [pc, #84]	@ (80059a0 <pxCurrentTCBConst>)
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	f01e 0f10 	tst.w	lr, #16
 8005950:	bf08      	it	eq
 8005952:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005956:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800595a:	6010      	str	r0, [r2, #0]
 800595c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005960:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005964:	f380 8811 	msr	BASEPRI, r0
 8005968:	f3bf 8f4f 	dsb	sy
 800596c:	f3bf 8f6f 	isb	sy
 8005970:	f7ff fa12 	bl	8004d98 <vTaskSwitchContext>
 8005974:	f04f 0000 	mov.w	r0, #0
 8005978:	f380 8811 	msr	BASEPRI, r0
 800597c:	bc09      	pop	{r0, r3}
 800597e:	6819      	ldr	r1, [r3, #0]
 8005980:	6808      	ldr	r0, [r1, #0]
 8005982:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005986:	f01e 0f10 	tst.w	lr, #16
 800598a:	bf08      	it	eq
 800598c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005990:	f380 8809 	msr	PSP, r0
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	f3af 8000 	nop.w

080059a0 <pxCurrentTCBConst>:
 80059a0:	20001340 	.word	0x20001340

080059a4 <xPortSysTickHandler>:
{
 80059a4:	b508      	push	{r3, lr}
	__asm volatile
 80059a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059aa:	f383 8811 	msr	BASEPRI, r3
 80059ae:	f3bf 8f6f 	isb	sy
 80059b2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80059b6:	f7ff f8c1 	bl	8004b3c <xTaskIncrementTick>
 80059ba:	b128      	cbz	r0, 80059c8 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80059bc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80059c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059c4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 80059c8:	2300      	movs	r3, #0
 80059ca:	f383 8811 	msr	BASEPRI, r3
}
 80059ce:	bd08      	pop	{r3, pc}

080059d0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80059d0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 80059d4:	2300      	movs	r3, #0
 80059d6:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80059d8:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80059da:	4b05      	ldr	r3, [pc, #20]	@ (80059f0 <vPortSetupTimerInterrupt+0x20>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4905      	ldr	r1, [pc, #20]	@ (80059f4 <vPortSetupTimerInterrupt+0x24>)
 80059e0:	fba1 1303 	umull	r1, r3, r1, r3
 80059e4:	099b      	lsrs	r3, r3, #6
 80059e6:	3b01      	subs	r3, #1
 80059e8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80059ea:	2307      	movs	r3, #7
 80059ec:	6113      	str	r3, [r2, #16]
}
 80059ee:	4770      	bx	lr
 80059f0:	20000020 	.word	0x20000020
 80059f4:	10624dd3 	.word	0x10624dd3

080059f8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80059f8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80059fc:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8005a00:	4b3d      	ldr	r3, [pc, #244]	@ (8005af8 <xPortStartScheduler+0x100>)
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d01c      	beq.n	8005a40 <xPortStartScheduler+0x48>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005a06:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005a0a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8005a0e:	4b3b      	ldr	r3, [pc, #236]	@ (8005afc <xPortStartScheduler+0x104>)
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d01e      	beq.n	8005a52 <xPortStartScheduler+0x5a>
{
 8005a14:	b530      	push	{r4, r5, lr}
 8005a16:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005a18:	4b39      	ldr	r3, [pc, #228]	@ (8005b00 <xPortStartScheduler+0x108>)
 8005a1a:	781a      	ldrb	r2, [r3, #0]
 8005a1c:	b2d2      	uxtb	r2, r2
 8005a1e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005a20:	22ff      	movs	r2, #255	@ 0xff
 8005a22:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005a2c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005a30:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005a34:	4a33      	ldr	r2, [pc, #204]	@ (8005b04 <xPortStartScheduler+0x10c>)
 8005a36:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005a38:	4b33      	ldr	r3, [pc, #204]	@ (8005b08 <xPortStartScheduler+0x110>)
 8005a3a:	2207      	movs	r2, #7
 8005a3c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a3e:	e01b      	b.n	8005a78 <xPortStartScheduler+0x80>
	__asm volatile
 8005a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a44:	f383 8811 	msr	BASEPRI, r3
 8005a48:	f3bf 8f6f 	isb	sy
 8005a4c:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005a50:	e7fe      	b.n	8005a50 <xPortStartScheduler+0x58>
 8005a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a56:	f383 8811 	msr	BASEPRI, r3
 8005a5a:	f3bf 8f6f 	isb	sy
 8005a5e:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005a62:	e7fe      	b.n	8005a62 <xPortStartScheduler+0x6a>
			ulMaxPRIGROUPValue--;
 8005a64:	4a28      	ldr	r2, [pc, #160]	@ (8005b08 <xPortStartScheduler+0x110>)
 8005a66:	6813      	ldr	r3, [r2, #0]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005a6c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005a70:	005b      	lsls	r3, r3, #1
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a78:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005a7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005a80:	d1f0      	bne.n	8005a64 <xPortStartScheduler+0x6c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005a82:	4b21      	ldr	r3, [pc, #132]	@ (8005b08 <xPortStartScheduler+0x110>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2b03      	cmp	r3, #3
 8005a88:	d008      	beq.n	8005a9c <xPortStartScheduler+0xa4>
 8005a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	e7fe      	b.n	8005a9a <xPortStartScheduler+0xa2>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005a9c:	021b      	lsls	r3, r3, #8
 8005a9e:	4a1a      	ldr	r2, [pc, #104]	@ (8005b08 <xPortStartScheduler+0x110>)
 8005aa0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005aa2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005aa6:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005aa8:	9b01      	ldr	r3, [sp, #4]
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	4a14      	ldr	r2, [pc, #80]	@ (8005b00 <xPortStartScheduler+0x108>)
 8005aae:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005ab0:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 8005ab4:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8005ab8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005abc:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005ac0:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8005ac4:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005ac8:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8005acc:	f7ff ff80 	bl	80059d0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8005ad0:	2500      	movs	r5, #0
 8005ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8005b0c <xPortStartScheduler+0x114>)
 8005ad4:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8005ad6:	f7ff febd 	bl	8005854 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005ada:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8005ade:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005ae2:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8005ae6:	f7ff fea1 	bl	800582c <prvPortStartFirstTask>
	vTaskSwitchContext();
 8005aea:	f7ff f955 	bl	8004d98 <vTaskSwitchContext>
	prvTaskExitError();
 8005aee:	f7ff fe7d 	bl	80057ec <prvTaskExitError>
}
 8005af2:	4628      	mov	r0, r5
 8005af4:	b003      	add	sp, #12
 8005af6:	bd30      	pop	{r4, r5, pc}
 8005af8:	410fc271 	.word	0x410fc271
 8005afc:	410fc270 	.word	0x410fc270
 8005b00:	e000e400 	.word	0xe000e400
 8005b04:	20001474 	.word	0x20001474
 8005b08:	20001470 	.word	0x20001470
 8005b0c:	2000002c 	.word	0x2000002c

08005b10 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005b10:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005b14:	2b0f      	cmp	r3, #15
 8005b16:	d90f      	bls.n	8005b38 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005b18:	4a11      	ldr	r2, [pc, #68]	@ (8005b60 <vPortValidateInterruptPriority+0x50>)
 8005b1a:	5c9b      	ldrb	r3, [r3, r2]
 8005b1c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005b1e:	4a11      	ldr	r2, [pc, #68]	@ (8005b64 <vPortValidateInterruptPriority+0x54>)
 8005b20:	7812      	ldrb	r2, [r2, #0]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d908      	bls.n	8005b38 <vPortValidateInterruptPriority+0x28>
 8005b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b2a:	f383 8811 	msr	BASEPRI, r3
 8005b2e:	f3bf 8f6f 	isb	sy
 8005b32:	f3bf 8f4f 	dsb	sy
 8005b36:	e7fe      	b.n	8005b36 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005b38:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005b3c:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8005b40:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b44:	4a08      	ldr	r2, [pc, #32]	@ (8005b68 <vPortValidateInterruptPriority+0x58>)
 8005b46:	6812      	ldr	r2, [r2, #0]
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d908      	bls.n	8005b5e <vPortValidateInterruptPriority+0x4e>
 8005b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b50:	f383 8811 	msr	BASEPRI, r3
 8005b54:	f3bf 8f6f 	isb	sy
 8005b58:	f3bf 8f4f 	dsb	sy
 8005b5c:	e7fe      	b.n	8005b5c <vPortValidateInterruptPriority+0x4c>
	}
 8005b5e:	4770      	bx	lr
 8005b60:	e000e3f0 	.word	0xe000e3f0
 8005b64:	20001474 	.word	0x20001474
 8005b68:	20001470 	.word	0x20001470

08005b6c <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005b6c:	4a12      	ldr	r2, [pc, #72]	@ (8005bb8 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005b6e:	f012 0f07 	tst.w	r2, #7
 8005b72:	d01e      	beq.n	8005bb2 <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005b74:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b76:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005b7a:	f5c1 3380 	rsb	r3, r1, #65536	@ 0x10000
 8005b7e:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b80:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005b82:	480e      	ldr	r0, [pc, #56]	@ (8005bbc <prvHeapInit+0x50>)
 8005b84:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005b86:	2100      	movs	r1, #0
 8005b88:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005b8a:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8005b8c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b8e:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8005b92:	480b      	ldr	r0, [pc, #44]	@ (8005bc0 <prvHeapInit+0x54>)
 8005b94:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8005b96:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005b98:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005b9a:	1a99      	subs	r1, r3, r2
 8005b9c:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005b9e:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ba0:	4b08      	ldr	r3, [pc, #32]	@ (8005bc4 <prvHeapInit+0x58>)
 8005ba2:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ba4:	4b08      	ldr	r3, [pc, #32]	@ (8005bc8 <prvHeapInit+0x5c>)
 8005ba6:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005ba8:	4b08      	ldr	r3, [pc, #32]	@ (8005bcc <prvHeapInit+0x60>)
 8005baa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005bae:	601a      	str	r2, [r3, #0]
}
 8005bb0:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005bb2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005bb6:	e7e4      	b.n	8005b82 <prvHeapInit+0x16>
 8005bb8:	10000000 	.word	0x10000000
 8005bbc:	20001490 	.word	0x20001490
 8005bc0:	2000148c 	.word	0x2000148c
 8005bc4:	20001484 	.word	0x20001484
 8005bc8:	20001488 	.word	0x20001488
 8005bcc:	20001478 	.word	0x20001478

08005bd0 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005bd0:	4b16      	ldr	r3, [pc, #88]	@ (8005c2c <prvInsertBlockIntoFreeList+0x5c>)
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4283      	cmp	r3, r0
 8005bd8:	d3fb      	bcc.n	8005bd2 <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005bda:	6851      	ldr	r1, [r2, #4]
 8005bdc:	eb02 0c01 	add.w	ip, r2, r1
 8005be0:	4584      	cmp	ip, r0
 8005be2:	d009      	beq.n	8005bf8 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005be4:	6841      	ldr	r1, [r0, #4]
 8005be6:	eb00 0c01 	add.w	ip, r0, r1
 8005bea:	4563      	cmp	r3, ip
 8005bec:	d009      	beq.n	8005c02 <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005bee:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005bf0:	4290      	cmp	r0, r2
 8005bf2:	d019      	beq.n	8005c28 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005bf4:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 8005bf6:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005bf8:	6840      	ldr	r0, [r0, #4]
 8005bfa:	4401      	add	r1, r0
 8005bfc:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8005bfe:	4610      	mov	r0, r2
 8005c00:	e7f0      	b.n	8005be4 <prvInsertBlockIntoFreeList+0x14>
{
 8005c02:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005c04:	4c0a      	ldr	r4, [pc, #40]	@ (8005c30 <prvInsertBlockIntoFreeList+0x60>)
 8005c06:	6824      	ldr	r4, [r4, #0]
 8005c08:	42a3      	cmp	r3, r4
 8005c0a:	d00b      	beq.n	8005c24 <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	4419      	add	r1, r3
 8005c10:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005c12:	6813      	ldr	r3, [r2, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8005c18:	4290      	cmp	r0, r2
 8005c1a:	d000      	beq.n	8005c1e <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005c1c:	6010      	str	r0, [r2, #0]
	}
}
 8005c1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c22:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005c24:	6004      	str	r4, [r0, #0]
 8005c26:	e7f7      	b.n	8005c18 <prvInsertBlockIntoFreeList+0x48>
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	20001490 	.word	0x20001490
 8005c30:	2000148c 	.word	0x2000148c

08005c34 <pvPortMalloc>:
{
 8005c34:	b538      	push	{r3, r4, r5, lr}
 8005c36:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8005c38:	f7fe ff64 	bl	8004b04 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8005c3c:	4b38      	ldr	r3, [pc, #224]	@ (8005d20 <pvPortMalloc+0xec>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	b1b3      	cbz	r3, 8005c70 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005c42:	4b38      	ldr	r3, [pc, #224]	@ (8005d24 <pvPortMalloc+0xf0>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	421c      	tst	r4, r3
 8005c48:	d150      	bne.n	8005cec <pvPortMalloc+0xb8>
			if( xWantedSize > 0 )
 8005c4a:	2c00      	cmp	r4, #0
 8005c4c:	d050      	beq.n	8005cf0 <pvPortMalloc+0xbc>
				xWantedSize += xHeapStructSize;
 8005c4e:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005c52:	f014 0f07 	tst.w	r4, #7
 8005c56:	d002      	beq.n	8005c5e <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005c58:	f022 0207 	bic.w	r2, r2, #7
 8005c5c:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005c5e:	2a00      	cmp	r2, #0
 8005c60:	d055      	beq.n	8005d0e <pvPortMalloc+0xda>
 8005c62:	4b31      	ldr	r3, [pc, #196]	@ (8005d28 <pvPortMalloc+0xf4>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d353      	bcc.n	8005d12 <pvPortMalloc+0xde>
				pxBlock = xStart.pxNextFreeBlock;
 8005c6a:	4930      	ldr	r1, [pc, #192]	@ (8005d2c <pvPortMalloc+0xf8>)
 8005c6c:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c6e:	e004      	b.n	8005c7a <pvPortMalloc+0x46>
			prvHeapInit();
 8005c70:	f7ff ff7c 	bl	8005b6c <prvHeapInit>
 8005c74:	e7e5      	b.n	8005c42 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 8005c76:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8005c78:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c7a:	6863      	ldr	r3, [r4, #4]
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d202      	bcs.n	8005c86 <pvPortMalloc+0x52>
 8005c80:	6823      	ldr	r3, [r4, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1f7      	bne.n	8005c76 <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 8005c86:	4b26      	ldr	r3, [pc, #152]	@ (8005d20 <pvPortMalloc+0xec>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	42a3      	cmp	r3, r4
 8005c8c:	d043      	beq.n	8005d16 <pvPortMalloc+0xe2>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005c8e:	680d      	ldr	r5, [r1, #0]
 8005c90:	3508      	adds	r5, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005c92:	6823      	ldr	r3, [r4, #0]
 8005c94:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005c96:	6863      	ldr	r3, [r4, #4]
 8005c98:	1a9b      	subs	r3, r3, r2
 8005c9a:	2b10      	cmp	r3, #16
 8005c9c:	d910      	bls.n	8005cc0 <pvPortMalloc+0x8c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005c9e:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ca0:	f010 0f07 	tst.w	r0, #7
 8005ca4:	d008      	beq.n	8005cb8 <pvPortMalloc+0x84>
 8005ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005caa:	f383 8811 	msr	BASEPRI, r3
 8005cae:	f3bf 8f6f 	isb	sy
 8005cb2:	f3bf 8f4f 	dsb	sy
 8005cb6:	e7fe      	b.n	8005cb6 <pvPortMalloc+0x82>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005cb8:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005cba:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005cbc:	f7ff ff88 	bl	8005bd0 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005cc0:	6862      	ldr	r2, [r4, #4]
 8005cc2:	4919      	ldr	r1, [pc, #100]	@ (8005d28 <pvPortMalloc+0xf4>)
 8005cc4:	680b      	ldr	r3, [r1, #0]
 8005cc6:	1a9b      	subs	r3, r3, r2
 8005cc8:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005cca:	4919      	ldr	r1, [pc, #100]	@ (8005d30 <pvPortMalloc+0xfc>)
 8005ccc:	6809      	ldr	r1, [r1, #0]
 8005cce:	428b      	cmp	r3, r1
 8005cd0:	d201      	bcs.n	8005cd6 <pvPortMalloc+0xa2>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005cd2:	4917      	ldr	r1, [pc, #92]	@ (8005d30 <pvPortMalloc+0xfc>)
 8005cd4:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005cd6:	4b13      	ldr	r3, [pc, #76]	@ (8005d24 <pvPortMalloc+0xf0>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 8005ce2:	4a14      	ldr	r2, [pc, #80]	@ (8005d34 <pvPortMalloc+0x100>)
 8005ce4:	6813      	ldr	r3, [r2, #0]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	6013      	str	r3, [r2, #0]
 8005cea:	e002      	b.n	8005cf2 <pvPortMalloc+0xbe>
void *pvReturn = NULL;
 8005cec:	2500      	movs	r5, #0
 8005cee:	e000      	b.n	8005cf2 <pvPortMalloc+0xbe>
 8005cf0:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 8005cf2:	f7fe ffaf 	bl	8004c54 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005cf6:	f015 0f07 	tst.w	r5, #7
 8005cfa:	d00e      	beq.n	8005d1a <pvPortMalloc+0xe6>
 8005cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d00:	f383 8811 	msr	BASEPRI, r3
 8005d04:	f3bf 8f6f 	isb	sy
 8005d08:	f3bf 8f4f 	dsb	sy
 8005d0c:	e7fe      	b.n	8005d0c <pvPortMalloc+0xd8>
void *pvReturn = NULL;
 8005d0e:	2500      	movs	r5, #0
 8005d10:	e7ef      	b.n	8005cf2 <pvPortMalloc+0xbe>
 8005d12:	2500      	movs	r5, #0
 8005d14:	e7ed      	b.n	8005cf2 <pvPortMalloc+0xbe>
 8005d16:	2500      	movs	r5, #0
 8005d18:	e7eb      	b.n	8005cf2 <pvPortMalloc+0xbe>
}
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	bd38      	pop	{r3, r4, r5, pc}
 8005d1e:	bf00      	nop
 8005d20:	2000148c 	.word	0x2000148c
 8005d24:	20001478 	.word	0x20001478
 8005d28:	20001488 	.word	0x20001488
 8005d2c:	20001490 	.word	0x20001490
 8005d30:	20001484 	.word	0x20001484
 8005d34:	20001480 	.word	0x20001480

08005d38 <vPortFree>:
	if( pv != NULL )
 8005d38:	2800      	cmp	r0, #0
 8005d3a:	d034      	beq.n	8005da6 <vPortFree+0x6e>
{
 8005d3c:	b538      	push	{r3, r4, r5, lr}
 8005d3e:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8005d40:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005d44:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8005d48:	4a17      	ldr	r2, [pc, #92]	@ (8005da8 <vPortFree+0x70>)
 8005d4a:	6812      	ldr	r2, [r2, #0]
 8005d4c:	4213      	tst	r3, r2
 8005d4e:	d108      	bne.n	8005d62 <vPortFree+0x2a>
 8005d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d54:	f383 8811 	msr	BASEPRI, r3
 8005d58:	f3bf 8f6f 	isb	sy
 8005d5c:	f3bf 8f4f 	dsb	sy
 8005d60:	e7fe      	b.n	8005d60 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005d62:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8005d66:	b141      	cbz	r1, 8005d7a <vPortFree+0x42>
 8005d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6c:	f383 8811 	msr	BASEPRI, r3
 8005d70:	f3bf 8f6f 	isb	sy
 8005d74:	f3bf 8f4f 	dsb	sy
 8005d78:	e7fe      	b.n	8005d78 <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005d7a:	ea23 0302 	bic.w	r3, r3, r2
 8005d7e:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8005d82:	f7fe febf 	bl	8004b04 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005d86:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8005d8a:	4a08      	ldr	r2, [pc, #32]	@ (8005dac <vPortFree+0x74>)
 8005d8c:	6813      	ldr	r3, [r2, #0]
 8005d8e:	440b      	add	r3, r1
 8005d90:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005d92:	4628      	mov	r0, r5
 8005d94:	f7ff ff1c 	bl	8005bd0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005d98:	4a05      	ldr	r2, [pc, #20]	@ (8005db0 <vPortFree+0x78>)
 8005d9a:	6813      	ldr	r3, [r2, #0]
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8005da0:	f7fe ff58 	bl	8004c54 <xTaskResumeAll>
}
 8005da4:	bd38      	pop	{r3, r4, r5, pc}
 8005da6:	4770      	bx	lr
 8005da8:	20001478 	.word	0x20001478
 8005dac:	20001488 	.word	0x20001488
 8005db0:	2000147c 	.word	0x2000147c

08005db4 <arm_cos_f32>:
 8005db4:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8005e3c <arm_cos_f32+0x88>
 8005db8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005dbc:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8005dc0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005dc4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dcc:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005dd0:	d504      	bpl.n	8005ddc <arm_cos_f32+0x28>
 8005dd2:	ee17 3a90 	vmov	r3, s15
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	ee07 3a90 	vmov	s15, r3
 8005ddc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005de0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8005e40 <arm_cos_f32+0x8c>
 8005de4:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005de8:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005dec:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8005df0:	ee17 3a90 	vmov	r3, s15
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005dfa:	d21a      	bcs.n	8005e32 <arm_cos_f32+0x7e>
 8005dfc:	ee07 3a90 	vmov	s15, r3
 8005e00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e04:	1c59      	adds	r1, r3, #1
 8005e06:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005e0a:	4a0e      	ldr	r2, [pc, #56]	@ (8005e44 <arm_cos_f32+0x90>)
 8005e0c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005e10:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005e14:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8005e18:	ed93 7a00 	vldr	s14, [r3]
 8005e1c:	edd2 6a00 	vldr	s13, [r2]
 8005e20:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005e24:	ee20 0a26 	vmul.f32	s0, s0, s13
 8005e28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e2c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005e30:	4770      	bx	lr
 8005e32:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005e36:	2101      	movs	r1, #1
 8005e38:	2300      	movs	r3, #0
 8005e3a:	e7e6      	b.n	8005e0a <arm_cos_f32+0x56>
 8005e3c:	3e22f983 	.word	0x3e22f983
 8005e40:	44000000 	.word	0x44000000
 8005e44:	08008bec 	.word	0x08008bec

08005e48 <__cvt>:
 8005e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e4c:	ec57 6b10 	vmov	r6, r7, d0
 8005e50:	2f00      	cmp	r7, #0
 8005e52:	460c      	mov	r4, r1
 8005e54:	4619      	mov	r1, r3
 8005e56:	463b      	mov	r3, r7
 8005e58:	bfbb      	ittet	lt
 8005e5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005e5e:	461f      	movlt	r7, r3
 8005e60:	2300      	movge	r3, #0
 8005e62:	232d      	movlt	r3, #45	@ 0x2d
 8005e64:	700b      	strb	r3, [r1, #0]
 8005e66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005e6c:	4691      	mov	r9, r2
 8005e6e:	f023 0820 	bic.w	r8, r3, #32
 8005e72:	bfbc      	itt	lt
 8005e74:	4632      	movlt	r2, r6
 8005e76:	4616      	movlt	r6, r2
 8005e78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005e7c:	d005      	beq.n	8005e8a <__cvt+0x42>
 8005e7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005e82:	d100      	bne.n	8005e86 <__cvt+0x3e>
 8005e84:	3401      	adds	r4, #1
 8005e86:	2102      	movs	r1, #2
 8005e88:	e000      	b.n	8005e8c <__cvt+0x44>
 8005e8a:	2103      	movs	r1, #3
 8005e8c:	ab03      	add	r3, sp, #12
 8005e8e:	9301      	str	r3, [sp, #4]
 8005e90:	ab02      	add	r3, sp, #8
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	ec47 6b10 	vmov	d0, r6, r7
 8005e98:	4653      	mov	r3, sl
 8005e9a:	4622      	mov	r2, r4
 8005e9c:	f000 ffa4 	bl	8006de8 <_dtoa_r>
 8005ea0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005ea4:	4605      	mov	r5, r0
 8005ea6:	d119      	bne.n	8005edc <__cvt+0x94>
 8005ea8:	f019 0f01 	tst.w	r9, #1
 8005eac:	d00e      	beq.n	8005ecc <__cvt+0x84>
 8005eae:	eb00 0904 	add.w	r9, r0, r4
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	4630      	mov	r0, r6
 8005eb8:	4639      	mov	r1, r7
 8005eba:	f7fa fe05 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ebe:	b108      	cbz	r0, 8005ec4 <__cvt+0x7c>
 8005ec0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ec4:	2230      	movs	r2, #48	@ 0x30
 8005ec6:	9b03      	ldr	r3, [sp, #12]
 8005ec8:	454b      	cmp	r3, r9
 8005eca:	d31e      	bcc.n	8005f0a <__cvt+0xc2>
 8005ecc:	9b03      	ldr	r3, [sp, #12]
 8005ece:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ed0:	1b5b      	subs	r3, r3, r5
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	6013      	str	r3, [r2, #0]
 8005ed6:	b004      	add	sp, #16
 8005ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005edc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ee0:	eb00 0904 	add.w	r9, r0, r4
 8005ee4:	d1e5      	bne.n	8005eb2 <__cvt+0x6a>
 8005ee6:	7803      	ldrb	r3, [r0, #0]
 8005ee8:	2b30      	cmp	r3, #48	@ 0x30
 8005eea:	d10a      	bne.n	8005f02 <__cvt+0xba>
 8005eec:	2200      	movs	r2, #0
 8005eee:	2300      	movs	r3, #0
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	4639      	mov	r1, r7
 8005ef4:	f7fa fde8 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ef8:	b918      	cbnz	r0, 8005f02 <__cvt+0xba>
 8005efa:	f1c4 0401 	rsb	r4, r4, #1
 8005efe:	f8ca 4000 	str.w	r4, [sl]
 8005f02:	f8da 3000 	ldr.w	r3, [sl]
 8005f06:	4499      	add	r9, r3
 8005f08:	e7d3      	b.n	8005eb2 <__cvt+0x6a>
 8005f0a:	1c59      	adds	r1, r3, #1
 8005f0c:	9103      	str	r1, [sp, #12]
 8005f0e:	701a      	strb	r2, [r3, #0]
 8005f10:	e7d9      	b.n	8005ec6 <__cvt+0x7e>

08005f12 <__exponent>:
 8005f12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f14:	2900      	cmp	r1, #0
 8005f16:	bfba      	itte	lt
 8005f18:	4249      	neglt	r1, r1
 8005f1a:	232d      	movlt	r3, #45	@ 0x2d
 8005f1c:	232b      	movge	r3, #43	@ 0x2b
 8005f1e:	2909      	cmp	r1, #9
 8005f20:	7002      	strb	r2, [r0, #0]
 8005f22:	7043      	strb	r3, [r0, #1]
 8005f24:	dd29      	ble.n	8005f7a <__exponent+0x68>
 8005f26:	f10d 0307 	add.w	r3, sp, #7
 8005f2a:	461d      	mov	r5, r3
 8005f2c:	270a      	movs	r7, #10
 8005f2e:	461a      	mov	r2, r3
 8005f30:	fbb1 f6f7 	udiv	r6, r1, r7
 8005f34:	fb07 1416 	mls	r4, r7, r6, r1
 8005f38:	3430      	adds	r4, #48	@ 0x30
 8005f3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005f3e:	460c      	mov	r4, r1
 8005f40:	2c63      	cmp	r4, #99	@ 0x63
 8005f42:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005f46:	4631      	mov	r1, r6
 8005f48:	dcf1      	bgt.n	8005f2e <__exponent+0x1c>
 8005f4a:	3130      	adds	r1, #48	@ 0x30
 8005f4c:	1e94      	subs	r4, r2, #2
 8005f4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005f52:	1c41      	adds	r1, r0, #1
 8005f54:	4623      	mov	r3, r4
 8005f56:	42ab      	cmp	r3, r5
 8005f58:	d30a      	bcc.n	8005f70 <__exponent+0x5e>
 8005f5a:	f10d 0309 	add.w	r3, sp, #9
 8005f5e:	1a9b      	subs	r3, r3, r2
 8005f60:	42ac      	cmp	r4, r5
 8005f62:	bf88      	it	hi
 8005f64:	2300      	movhi	r3, #0
 8005f66:	3302      	adds	r3, #2
 8005f68:	4403      	add	r3, r0
 8005f6a:	1a18      	subs	r0, r3, r0
 8005f6c:	b003      	add	sp, #12
 8005f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005f74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005f78:	e7ed      	b.n	8005f56 <__exponent+0x44>
 8005f7a:	2330      	movs	r3, #48	@ 0x30
 8005f7c:	3130      	adds	r1, #48	@ 0x30
 8005f7e:	7083      	strb	r3, [r0, #2]
 8005f80:	70c1      	strb	r1, [r0, #3]
 8005f82:	1d03      	adds	r3, r0, #4
 8005f84:	e7f1      	b.n	8005f6a <__exponent+0x58>
	...

08005f88 <_printf_float>:
 8005f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f8c:	b08d      	sub	sp, #52	@ 0x34
 8005f8e:	460c      	mov	r4, r1
 8005f90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005f94:	4616      	mov	r6, r2
 8005f96:	461f      	mov	r7, r3
 8005f98:	4605      	mov	r5, r0
 8005f9a:	f000 fdbf 	bl	8006b1c <_localeconv_r>
 8005f9e:	6803      	ldr	r3, [r0, #0]
 8005fa0:	9304      	str	r3, [sp, #16]
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7fa f964 	bl	8000270 <strlen>
 8005fa8:	2300      	movs	r3, #0
 8005faa:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fac:	f8d8 3000 	ldr.w	r3, [r8]
 8005fb0:	9005      	str	r0, [sp, #20]
 8005fb2:	3307      	adds	r3, #7
 8005fb4:	f023 0307 	bic.w	r3, r3, #7
 8005fb8:	f103 0208 	add.w	r2, r3, #8
 8005fbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005fc0:	f8d4 b000 	ldr.w	fp, [r4]
 8005fc4:	f8c8 2000 	str.w	r2, [r8]
 8005fc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005fcc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005fd0:	9307      	str	r3, [sp, #28]
 8005fd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005fd6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005fda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fde:	4b9c      	ldr	r3, [pc, #624]	@ (8006250 <_printf_float+0x2c8>)
 8005fe0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005fe4:	f7fa fda2 	bl	8000b2c <__aeabi_dcmpun>
 8005fe8:	bb70      	cbnz	r0, 8006048 <_printf_float+0xc0>
 8005fea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fee:	4b98      	ldr	r3, [pc, #608]	@ (8006250 <_printf_float+0x2c8>)
 8005ff0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ff4:	f7fa fd7c 	bl	8000af0 <__aeabi_dcmple>
 8005ff8:	bb30      	cbnz	r0, 8006048 <_printf_float+0xc0>
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	4640      	mov	r0, r8
 8006000:	4649      	mov	r1, r9
 8006002:	f7fa fd6b 	bl	8000adc <__aeabi_dcmplt>
 8006006:	b110      	cbz	r0, 800600e <_printf_float+0x86>
 8006008:	232d      	movs	r3, #45	@ 0x2d
 800600a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800600e:	4a91      	ldr	r2, [pc, #580]	@ (8006254 <_printf_float+0x2cc>)
 8006010:	4b91      	ldr	r3, [pc, #580]	@ (8006258 <_printf_float+0x2d0>)
 8006012:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006016:	bf94      	ite	ls
 8006018:	4690      	movls	r8, r2
 800601a:	4698      	movhi	r8, r3
 800601c:	2303      	movs	r3, #3
 800601e:	6123      	str	r3, [r4, #16]
 8006020:	f02b 0304 	bic.w	r3, fp, #4
 8006024:	6023      	str	r3, [r4, #0]
 8006026:	f04f 0900 	mov.w	r9, #0
 800602a:	9700      	str	r7, [sp, #0]
 800602c:	4633      	mov	r3, r6
 800602e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006030:	4621      	mov	r1, r4
 8006032:	4628      	mov	r0, r5
 8006034:	f000 f9d2 	bl	80063dc <_printf_common>
 8006038:	3001      	adds	r0, #1
 800603a:	f040 808d 	bne.w	8006158 <_printf_float+0x1d0>
 800603e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006042:	b00d      	add	sp, #52	@ 0x34
 8006044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006048:	4642      	mov	r2, r8
 800604a:	464b      	mov	r3, r9
 800604c:	4640      	mov	r0, r8
 800604e:	4649      	mov	r1, r9
 8006050:	f7fa fd6c 	bl	8000b2c <__aeabi_dcmpun>
 8006054:	b140      	cbz	r0, 8006068 <_printf_float+0xe0>
 8006056:	464b      	mov	r3, r9
 8006058:	2b00      	cmp	r3, #0
 800605a:	bfbc      	itt	lt
 800605c:	232d      	movlt	r3, #45	@ 0x2d
 800605e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006062:	4a7e      	ldr	r2, [pc, #504]	@ (800625c <_printf_float+0x2d4>)
 8006064:	4b7e      	ldr	r3, [pc, #504]	@ (8006260 <_printf_float+0x2d8>)
 8006066:	e7d4      	b.n	8006012 <_printf_float+0x8a>
 8006068:	6863      	ldr	r3, [r4, #4]
 800606a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800606e:	9206      	str	r2, [sp, #24]
 8006070:	1c5a      	adds	r2, r3, #1
 8006072:	d13b      	bne.n	80060ec <_printf_float+0x164>
 8006074:	2306      	movs	r3, #6
 8006076:	6063      	str	r3, [r4, #4]
 8006078:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800607c:	2300      	movs	r3, #0
 800607e:	6022      	str	r2, [r4, #0]
 8006080:	9303      	str	r3, [sp, #12]
 8006082:	ab0a      	add	r3, sp, #40	@ 0x28
 8006084:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006088:	ab09      	add	r3, sp, #36	@ 0x24
 800608a:	9300      	str	r3, [sp, #0]
 800608c:	6861      	ldr	r1, [r4, #4]
 800608e:	ec49 8b10 	vmov	d0, r8, r9
 8006092:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006096:	4628      	mov	r0, r5
 8006098:	f7ff fed6 	bl	8005e48 <__cvt>
 800609c:	9b06      	ldr	r3, [sp, #24]
 800609e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80060a0:	2b47      	cmp	r3, #71	@ 0x47
 80060a2:	4680      	mov	r8, r0
 80060a4:	d129      	bne.n	80060fa <_printf_float+0x172>
 80060a6:	1cc8      	adds	r0, r1, #3
 80060a8:	db02      	blt.n	80060b0 <_printf_float+0x128>
 80060aa:	6863      	ldr	r3, [r4, #4]
 80060ac:	4299      	cmp	r1, r3
 80060ae:	dd41      	ble.n	8006134 <_printf_float+0x1ac>
 80060b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80060b4:	fa5f fa8a 	uxtb.w	sl, sl
 80060b8:	3901      	subs	r1, #1
 80060ba:	4652      	mov	r2, sl
 80060bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80060c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80060c2:	f7ff ff26 	bl	8005f12 <__exponent>
 80060c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060c8:	1813      	adds	r3, r2, r0
 80060ca:	2a01      	cmp	r2, #1
 80060cc:	4681      	mov	r9, r0
 80060ce:	6123      	str	r3, [r4, #16]
 80060d0:	dc02      	bgt.n	80060d8 <_printf_float+0x150>
 80060d2:	6822      	ldr	r2, [r4, #0]
 80060d4:	07d2      	lsls	r2, r2, #31
 80060d6:	d501      	bpl.n	80060dc <_printf_float+0x154>
 80060d8:	3301      	adds	r3, #1
 80060da:	6123      	str	r3, [r4, #16]
 80060dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d0a2      	beq.n	800602a <_printf_float+0xa2>
 80060e4:	232d      	movs	r3, #45	@ 0x2d
 80060e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060ea:	e79e      	b.n	800602a <_printf_float+0xa2>
 80060ec:	9a06      	ldr	r2, [sp, #24]
 80060ee:	2a47      	cmp	r2, #71	@ 0x47
 80060f0:	d1c2      	bne.n	8006078 <_printf_float+0xf0>
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1c0      	bne.n	8006078 <_printf_float+0xf0>
 80060f6:	2301      	movs	r3, #1
 80060f8:	e7bd      	b.n	8006076 <_printf_float+0xee>
 80060fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80060fe:	d9db      	bls.n	80060b8 <_printf_float+0x130>
 8006100:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006104:	d118      	bne.n	8006138 <_printf_float+0x1b0>
 8006106:	2900      	cmp	r1, #0
 8006108:	6863      	ldr	r3, [r4, #4]
 800610a:	dd0b      	ble.n	8006124 <_printf_float+0x19c>
 800610c:	6121      	str	r1, [r4, #16]
 800610e:	b913      	cbnz	r3, 8006116 <_printf_float+0x18e>
 8006110:	6822      	ldr	r2, [r4, #0]
 8006112:	07d0      	lsls	r0, r2, #31
 8006114:	d502      	bpl.n	800611c <_printf_float+0x194>
 8006116:	3301      	adds	r3, #1
 8006118:	440b      	add	r3, r1
 800611a:	6123      	str	r3, [r4, #16]
 800611c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800611e:	f04f 0900 	mov.w	r9, #0
 8006122:	e7db      	b.n	80060dc <_printf_float+0x154>
 8006124:	b913      	cbnz	r3, 800612c <_printf_float+0x1a4>
 8006126:	6822      	ldr	r2, [r4, #0]
 8006128:	07d2      	lsls	r2, r2, #31
 800612a:	d501      	bpl.n	8006130 <_printf_float+0x1a8>
 800612c:	3302      	adds	r3, #2
 800612e:	e7f4      	b.n	800611a <_printf_float+0x192>
 8006130:	2301      	movs	r3, #1
 8006132:	e7f2      	b.n	800611a <_printf_float+0x192>
 8006134:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006138:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800613a:	4299      	cmp	r1, r3
 800613c:	db05      	blt.n	800614a <_printf_float+0x1c2>
 800613e:	6823      	ldr	r3, [r4, #0]
 8006140:	6121      	str	r1, [r4, #16]
 8006142:	07d8      	lsls	r0, r3, #31
 8006144:	d5ea      	bpl.n	800611c <_printf_float+0x194>
 8006146:	1c4b      	adds	r3, r1, #1
 8006148:	e7e7      	b.n	800611a <_printf_float+0x192>
 800614a:	2900      	cmp	r1, #0
 800614c:	bfd4      	ite	le
 800614e:	f1c1 0202 	rsble	r2, r1, #2
 8006152:	2201      	movgt	r2, #1
 8006154:	4413      	add	r3, r2
 8006156:	e7e0      	b.n	800611a <_printf_float+0x192>
 8006158:	6823      	ldr	r3, [r4, #0]
 800615a:	055a      	lsls	r2, r3, #21
 800615c:	d407      	bmi.n	800616e <_printf_float+0x1e6>
 800615e:	6923      	ldr	r3, [r4, #16]
 8006160:	4642      	mov	r2, r8
 8006162:	4631      	mov	r1, r6
 8006164:	4628      	mov	r0, r5
 8006166:	47b8      	blx	r7
 8006168:	3001      	adds	r0, #1
 800616a:	d12b      	bne.n	80061c4 <_printf_float+0x23c>
 800616c:	e767      	b.n	800603e <_printf_float+0xb6>
 800616e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006172:	f240 80dd 	bls.w	8006330 <_printf_float+0x3a8>
 8006176:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800617a:	2200      	movs	r2, #0
 800617c:	2300      	movs	r3, #0
 800617e:	f7fa fca3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006182:	2800      	cmp	r0, #0
 8006184:	d033      	beq.n	80061ee <_printf_float+0x266>
 8006186:	4a37      	ldr	r2, [pc, #220]	@ (8006264 <_printf_float+0x2dc>)
 8006188:	2301      	movs	r3, #1
 800618a:	4631      	mov	r1, r6
 800618c:	4628      	mov	r0, r5
 800618e:	47b8      	blx	r7
 8006190:	3001      	adds	r0, #1
 8006192:	f43f af54 	beq.w	800603e <_printf_float+0xb6>
 8006196:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800619a:	4543      	cmp	r3, r8
 800619c:	db02      	blt.n	80061a4 <_printf_float+0x21c>
 800619e:	6823      	ldr	r3, [r4, #0]
 80061a0:	07d8      	lsls	r0, r3, #31
 80061a2:	d50f      	bpl.n	80061c4 <_printf_float+0x23c>
 80061a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061a8:	4631      	mov	r1, r6
 80061aa:	4628      	mov	r0, r5
 80061ac:	47b8      	blx	r7
 80061ae:	3001      	adds	r0, #1
 80061b0:	f43f af45 	beq.w	800603e <_printf_float+0xb6>
 80061b4:	f04f 0900 	mov.w	r9, #0
 80061b8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80061bc:	f104 0a1a 	add.w	sl, r4, #26
 80061c0:	45c8      	cmp	r8, r9
 80061c2:	dc09      	bgt.n	80061d8 <_printf_float+0x250>
 80061c4:	6823      	ldr	r3, [r4, #0]
 80061c6:	079b      	lsls	r3, r3, #30
 80061c8:	f100 8103 	bmi.w	80063d2 <_printf_float+0x44a>
 80061cc:	68e0      	ldr	r0, [r4, #12]
 80061ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061d0:	4298      	cmp	r0, r3
 80061d2:	bfb8      	it	lt
 80061d4:	4618      	movlt	r0, r3
 80061d6:	e734      	b.n	8006042 <_printf_float+0xba>
 80061d8:	2301      	movs	r3, #1
 80061da:	4652      	mov	r2, sl
 80061dc:	4631      	mov	r1, r6
 80061de:	4628      	mov	r0, r5
 80061e0:	47b8      	blx	r7
 80061e2:	3001      	adds	r0, #1
 80061e4:	f43f af2b 	beq.w	800603e <_printf_float+0xb6>
 80061e8:	f109 0901 	add.w	r9, r9, #1
 80061ec:	e7e8      	b.n	80061c0 <_printf_float+0x238>
 80061ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	dc39      	bgt.n	8006268 <_printf_float+0x2e0>
 80061f4:	4a1b      	ldr	r2, [pc, #108]	@ (8006264 <_printf_float+0x2dc>)
 80061f6:	2301      	movs	r3, #1
 80061f8:	4631      	mov	r1, r6
 80061fa:	4628      	mov	r0, r5
 80061fc:	47b8      	blx	r7
 80061fe:	3001      	adds	r0, #1
 8006200:	f43f af1d 	beq.w	800603e <_printf_float+0xb6>
 8006204:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006208:	ea59 0303 	orrs.w	r3, r9, r3
 800620c:	d102      	bne.n	8006214 <_printf_float+0x28c>
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	07d9      	lsls	r1, r3, #31
 8006212:	d5d7      	bpl.n	80061c4 <_printf_float+0x23c>
 8006214:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006218:	4631      	mov	r1, r6
 800621a:	4628      	mov	r0, r5
 800621c:	47b8      	blx	r7
 800621e:	3001      	adds	r0, #1
 8006220:	f43f af0d 	beq.w	800603e <_printf_float+0xb6>
 8006224:	f04f 0a00 	mov.w	sl, #0
 8006228:	f104 0b1a 	add.w	fp, r4, #26
 800622c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800622e:	425b      	negs	r3, r3
 8006230:	4553      	cmp	r3, sl
 8006232:	dc01      	bgt.n	8006238 <_printf_float+0x2b0>
 8006234:	464b      	mov	r3, r9
 8006236:	e793      	b.n	8006160 <_printf_float+0x1d8>
 8006238:	2301      	movs	r3, #1
 800623a:	465a      	mov	r2, fp
 800623c:	4631      	mov	r1, r6
 800623e:	4628      	mov	r0, r5
 8006240:	47b8      	blx	r7
 8006242:	3001      	adds	r0, #1
 8006244:	f43f aefb 	beq.w	800603e <_printf_float+0xb6>
 8006248:	f10a 0a01 	add.w	sl, sl, #1
 800624c:	e7ee      	b.n	800622c <_printf_float+0x2a4>
 800624e:	bf00      	nop
 8006250:	7fefffff 	.word	0x7fefffff
 8006254:	080093f0 	.word	0x080093f0
 8006258:	080093f4 	.word	0x080093f4
 800625c:	080093f8 	.word	0x080093f8
 8006260:	080093fc 	.word	0x080093fc
 8006264:	08009400 	.word	0x08009400
 8006268:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800626a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800626e:	4553      	cmp	r3, sl
 8006270:	bfa8      	it	ge
 8006272:	4653      	movge	r3, sl
 8006274:	2b00      	cmp	r3, #0
 8006276:	4699      	mov	r9, r3
 8006278:	dc36      	bgt.n	80062e8 <_printf_float+0x360>
 800627a:	f04f 0b00 	mov.w	fp, #0
 800627e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006282:	f104 021a 	add.w	r2, r4, #26
 8006286:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006288:	9306      	str	r3, [sp, #24]
 800628a:	eba3 0309 	sub.w	r3, r3, r9
 800628e:	455b      	cmp	r3, fp
 8006290:	dc31      	bgt.n	80062f6 <_printf_float+0x36e>
 8006292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006294:	459a      	cmp	sl, r3
 8006296:	dc3a      	bgt.n	800630e <_printf_float+0x386>
 8006298:	6823      	ldr	r3, [r4, #0]
 800629a:	07da      	lsls	r2, r3, #31
 800629c:	d437      	bmi.n	800630e <_printf_float+0x386>
 800629e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062a0:	ebaa 0903 	sub.w	r9, sl, r3
 80062a4:	9b06      	ldr	r3, [sp, #24]
 80062a6:	ebaa 0303 	sub.w	r3, sl, r3
 80062aa:	4599      	cmp	r9, r3
 80062ac:	bfa8      	it	ge
 80062ae:	4699      	movge	r9, r3
 80062b0:	f1b9 0f00 	cmp.w	r9, #0
 80062b4:	dc33      	bgt.n	800631e <_printf_float+0x396>
 80062b6:	f04f 0800 	mov.w	r8, #0
 80062ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062be:	f104 0b1a 	add.w	fp, r4, #26
 80062c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062c4:	ebaa 0303 	sub.w	r3, sl, r3
 80062c8:	eba3 0309 	sub.w	r3, r3, r9
 80062cc:	4543      	cmp	r3, r8
 80062ce:	f77f af79 	ble.w	80061c4 <_printf_float+0x23c>
 80062d2:	2301      	movs	r3, #1
 80062d4:	465a      	mov	r2, fp
 80062d6:	4631      	mov	r1, r6
 80062d8:	4628      	mov	r0, r5
 80062da:	47b8      	blx	r7
 80062dc:	3001      	adds	r0, #1
 80062de:	f43f aeae 	beq.w	800603e <_printf_float+0xb6>
 80062e2:	f108 0801 	add.w	r8, r8, #1
 80062e6:	e7ec      	b.n	80062c2 <_printf_float+0x33a>
 80062e8:	4642      	mov	r2, r8
 80062ea:	4631      	mov	r1, r6
 80062ec:	4628      	mov	r0, r5
 80062ee:	47b8      	blx	r7
 80062f0:	3001      	adds	r0, #1
 80062f2:	d1c2      	bne.n	800627a <_printf_float+0x2f2>
 80062f4:	e6a3      	b.n	800603e <_printf_float+0xb6>
 80062f6:	2301      	movs	r3, #1
 80062f8:	4631      	mov	r1, r6
 80062fa:	4628      	mov	r0, r5
 80062fc:	9206      	str	r2, [sp, #24]
 80062fe:	47b8      	blx	r7
 8006300:	3001      	adds	r0, #1
 8006302:	f43f ae9c 	beq.w	800603e <_printf_float+0xb6>
 8006306:	9a06      	ldr	r2, [sp, #24]
 8006308:	f10b 0b01 	add.w	fp, fp, #1
 800630c:	e7bb      	b.n	8006286 <_printf_float+0x2fe>
 800630e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006312:	4631      	mov	r1, r6
 8006314:	4628      	mov	r0, r5
 8006316:	47b8      	blx	r7
 8006318:	3001      	adds	r0, #1
 800631a:	d1c0      	bne.n	800629e <_printf_float+0x316>
 800631c:	e68f      	b.n	800603e <_printf_float+0xb6>
 800631e:	9a06      	ldr	r2, [sp, #24]
 8006320:	464b      	mov	r3, r9
 8006322:	4442      	add	r2, r8
 8006324:	4631      	mov	r1, r6
 8006326:	4628      	mov	r0, r5
 8006328:	47b8      	blx	r7
 800632a:	3001      	adds	r0, #1
 800632c:	d1c3      	bne.n	80062b6 <_printf_float+0x32e>
 800632e:	e686      	b.n	800603e <_printf_float+0xb6>
 8006330:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006334:	f1ba 0f01 	cmp.w	sl, #1
 8006338:	dc01      	bgt.n	800633e <_printf_float+0x3b6>
 800633a:	07db      	lsls	r3, r3, #31
 800633c:	d536      	bpl.n	80063ac <_printf_float+0x424>
 800633e:	2301      	movs	r3, #1
 8006340:	4642      	mov	r2, r8
 8006342:	4631      	mov	r1, r6
 8006344:	4628      	mov	r0, r5
 8006346:	47b8      	blx	r7
 8006348:	3001      	adds	r0, #1
 800634a:	f43f ae78 	beq.w	800603e <_printf_float+0xb6>
 800634e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006352:	4631      	mov	r1, r6
 8006354:	4628      	mov	r0, r5
 8006356:	47b8      	blx	r7
 8006358:	3001      	adds	r0, #1
 800635a:	f43f ae70 	beq.w	800603e <_printf_float+0xb6>
 800635e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006362:	2200      	movs	r2, #0
 8006364:	2300      	movs	r3, #0
 8006366:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800636a:	f7fa fbad 	bl	8000ac8 <__aeabi_dcmpeq>
 800636e:	b9c0      	cbnz	r0, 80063a2 <_printf_float+0x41a>
 8006370:	4653      	mov	r3, sl
 8006372:	f108 0201 	add.w	r2, r8, #1
 8006376:	4631      	mov	r1, r6
 8006378:	4628      	mov	r0, r5
 800637a:	47b8      	blx	r7
 800637c:	3001      	adds	r0, #1
 800637e:	d10c      	bne.n	800639a <_printf_float+0x412>
 8006380:	e65d      	b.n	800603e <_printf_float+0xb6>
 8006382:	2301      	movs	r3, #1
 8006384:	465a      	mov	r2, fp
 8006386:	4631      	mov	r1, r6
 8006388:	4628      	mov	r0, r5
 800638a:	47b8      	blx	r7
 800638c:	3001      	adds	r0, #1
 800638e:	f43f ae56 	beq.w	800603e <_printf_float+0xb6>
 8006392:	f108 0801 	add.w	r8, r8, #1
 8006396:	45d0      	cmp	r8, sl
 8006398:	dbf3      	blt.n	8006382 <_printf_float+0x3fa>
 800639a:	464b      	mov	r3, r9
 800639c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80063a0:	e6df      	b.n	8006162 <_printf_float+0x1da>
 80063a2:	f04f 0800 	mov.w	r8, #0
 80063a6:	f104 0b1a 	add.w	fp, r4, #26
 80063aa:	e7f4      	b.n	8006396 <_printf_float+0x40e>
 80063ac:	2301      	movs	r3, #1
 80063ae:	4642      	mov	r2, r8
 80063b0:	e7e1      	b.n	8006376 <_printf_float+0x3ee>
 80063b2:	2301      	movs	r3, #1
 80063b4:	464a      	mov	r2, r9
 80063b6:	4631      	mov	r1, r6
 80063b8:	4628      	mov	r0, r5
 80063ba:	47b8      	blx	r7
 80063bc:	3001      	adds	r0, #1
 80063be:	f43f ae3e 	beq.w	800603e <_printf_float+0xb6>
 80063c2:	f108 0801 	add.w	r8, r8, #1
 80063c6:	68e3      	ldr	r3, [r4, #12]
 80063c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063ca:	1a5b      	subs	r3, r3, r1
 80063cc:	4543      	cmp	r3, r8
 80063ce:	dcf0      	bgt.n	80063b2 <_printf_float+0x42a>
 80063d0:	e6fc      	b.n	80061cc <_printf_float+0x244>
 80063d2:	f04f 0800 	mov.w	r8, #0
 80063d6:	f104 0919 	add.w	r9, r4, #25
 80063da:	e7f4      	b.n	80063c6 <_printf_float+0x43e>

080063dc <_printf_common>:
 80063dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063e0:	4616      	mov	r6, r2
 80063e2:	4698      	mov	r8, r3
 80063e4:	688a      	ldr	r2, [r1, #8]
 80063e6:	690b      	ldr	r3, [r1, #16]
 80063e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063ec:	4293      	cmp	r3, r2
 80063ee:	bfb8      	it	lt
 80063f0:	4613      	movlt	r3, r2
 80063f2:	6033      	str	r3, [r6, #0]
 80063f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80063f8:	4607      	mov	r7, r0
 80063fa:	460c      	mov	r4, r1
 80063fc:	b10a      	cbz	r2, 8006402 <_printf_common+0x26>
 80063fe:	3301      	adds	r3, #1
 8006400:	6033      	str	r3, [r6, #0]
 8006402:	6823      	ldr	r3, [r4, #0]
 8006404:	0699      	lsls	r1, r3, #26
 8006406:	bf42      	ittt	mi
 8006408:	6833      	ldrmi	r3, [r6, #0]
 800640a:	3302      	addmi	r3, #2
 800640c:	6033      	strmi	r3, [r6, #0]
 800640e:	6825      	ldr	r5, [r4, #0]
 8006410:	f015 0506 	ands.w	r5, r5, #6
 8006414:	d106      	bne.n	8006424 <_printf_common+0x48>
 8006416:	f104 0a19 	add.w	sl, r4, #25
 800641a:	68e3      	ldr	r3, [r4, #12]
 800641c:	6832      	ldr	r2, [r6, #0]
 800641e:	1a9b      	subs	r3, r3, r2
 8006420:	42ab      	cmp	r3, r5
 8006422:	dc26      	bgt.n	8006472 <_printf_common+0x96>
 8006424:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006428:	6822      	ldr	r2, [r4, #0]
 800642a:	3b00      	subs	r3, #0
 800642c:	bf18      	it	ne
 800642e:	2301      	movne	r3, #1
 8006430:	0692      	lsls	r2, r2, #26
 8006432:	d42b      	bmi.n	800648c <_printf_common+0xb0>
 8006434:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006438:	4641      	mov	r1, r8
 800643a:	4638      	mov	r0, r7
 800643c:	47c8      	blx	r9
 800643e:	3001      	adds	r0, #1
 8006440:	d01e      	beq.n	8006480 <_printf_common+0xa4>
 8006442:	6823      	ldr	r3, [r4, #0]
 8006444:	6922      	ldr	r2, [r4, #16]
 8006446:	f003 0306 	and.w	r3, r3, #6
 800644a:	2b04      	cmp	r3, #4
 800644c:	bf02      	ittt	eq
 800644e:	68e5      	ldreq	r5, [r4, #12]
 8006450:	6833      	ldreq	r3, [r6, #0]
 8006452:	1aed      	subeq	r5, r5, r3
 8006454:	68a3      	ldr	r3, [r4, #8]
 8006456:	bf0c      	ite	eq
 8006458:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800645c:	2500      	movne	r5, #0
 800645e:	4293      	cmp	r3, r2
 8006460:	bfc4      	itt	gt
 8006462:	1a9b      	subgt	r3, r3, r2
 8006464:	18ed      	addgt	r5, r5, r3
 8006466:	2600      	movs	r6, #0
 8006468:	341a      	adds	r4, #26
 800646a:	42b5      	cmp	r5, r6
 800646c:	d11a      	bne.n	80064a4 <_printf_common+0xc8>
 800646e:	2000      	movs	r0, #0
 8006470:	e008      	b.n	8006484 <_printf_common+0xa8>
 8006472:	2301      	movs	r3, #1
 8006474:	4652      	mov	r2, sl
 8006476:	4641      	mov	r1, r8
 8006478:	4638      	mov	r0, r7
 800647a:	47c8      	blx	r9
 800647c:	3001      	adds	r0, #1
 800647e:	d103      	bne.n	8006488 <_printf_common+0xac>
 8006480:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006488:	3501      	adds	r5, #1
 800648a:	e7c6      	b.n	800641a <_printf_common+0x3e>
 800648c:	18e1      	adds	r1, r4, r3
 800648e:	1c5a      	adds	r2, r3, #1
 8006490:	2030      	movs	r0, #48	@ 0x30
 8006492:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006496:	4422      	add	r2, r4
 8006498:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800649c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80064a0:	3302      	adds	r3, #2
 80064a2:	e7c7      	b.n	8006434 <_printf_common+0x58>
 80064a4:	2301      	movs	r3, #1
 80064a6:	4622      	mov	r2, r4
 80064a8:	4641      	mov	r1, r8
 80064aa:	4638      	mov	r0, r7
 80064ac:	47c8      	blx	r9
 80064ae:	3001      	adds	r0, #1
 80064b0:	d0e6      	beq.n	8006480 <_printf_common+0xa4>
 80064b2:	3601      	adds	r6, #1
 80064b4:	e7d9      	b.n	800646a <_printf_common+0x8e>
	...

080064b8 <_printf_i>:
 80064b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064bc:	7e0f      	ldrb	r7, [r1, #24]
 80064be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80064c0:	2f78      	cmp	r7, #120	@ 0x78
 80064c2:	4691      	mov	r9, r2
 80064c4:	4680      	mov	r8, r0
 80064c6:	460c      	mov	r4, r1
 80064c8:	469a      	mov	sl, r3
 80064ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80064ce:	d807      	bhi.n	80064e0 <_printf_i+0x28>
 80064d0:	2f62      	cmp	r7, #98	@ 0x62
 80064d2:	d80a      	bhi.n	80064ea <_printf_i+0x32>
 80064d4:	2f00      	cmp	r7, #0
 80064d6:	f000 80d2 	beq.w	800667e <_printf_i+0x1c6>
 80064da:	2f58      	cmp	r7, #88	@ 0x58
 80064dc:	f000 80b9 	beq.w	8006652 <_printf_i+0x19a>
 80064e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80064e8:	e03a      	b.n	8006560 <_printf_i+0xa8>
 80064ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80064ee:	2b15      	cmp	r3, #21
 80064f0:	d8f6      	bhi.n	80064e0 <_printf_i+0x28>
 80064f2:	a101      	add	r1, pc, #4	@ (adr r1, 80064f8 <_printf_i+0x40>)
 80064f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064f8:	08006551 	.word	0x08006551
 80064fc:	08006565 	.word	0x08006565
 8006500:	080064e1 	.word	0x080064e1
 8006504:	080064e1 	.word	0x080064e1
 8006508:	080064e1 	.word	0x080064e1
 800650c:	080064e1 	.word	0x080064e1
 8006510:	08006565 	.word	0x08006565
 8006514:	080064e1 	.word	0x080064e1
 8006518:	080064e1 	.word	0x080064e1
 800651c:	080064e1 	.word	0x080064e1
 8006520:	080064e1 	.word	0x080064e1
 8006524:	08006665 	.word	0x08006665
 8006528:	0800658f 	.word	0x0800658f
 800652c:	0800661f 	.word	0x0800661f
 8006530:	080064e1 	.word	0x080064e1
 8006534:	080064e1 	.word	0x080064e1
 8006538:	08006687 	.word	0x08006687
 800653c:	080064e1 	.word	0x080064e1
 8006540:	0800658f 	.word	0x0800658f
 8006544:	080064e1 	.word	0x080064e1
 8006548:	080064e1 	.word	0x080064e1
 800654c:	08006627 	.word	0x08006627
 8006550:	6833      	ldr	r3, [r6, #0]
 8006552:	1d1a      	adds	r2, r3, #4
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	6032      	str	r2, [r6, #0]
 8006558:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800655c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006560:	2301      	movs	r3, #1
 8006562:	e09d      	b.n	80066a0 <_printf_i+0x1e8>
 8006564:	6833      	ldr	r3, [r6, #0]
 8006566:	6820      	ldr	r0, [r4, #0]
 8006568:	1d19      	adds	r1, r3, #4
 800656a:	6031      	str	r1, [r6, #0]
 800656c:	0606      	lsls	r6, r0, #24
 800656e:	d501      	bpl.n	8006574 <_printf_i+0xbc>
 8006570:	681d      	ldr	r5, [r3, #0]
 8006572:	e003      	b.n	800657c <_printf_i+0xc4>
 8006574:	0645      	lsls	r5, r0, #25
 8006576:	d5fb      	bpl.n	8006570 <_printf_i+0xb8>
 8006578:	f9b3 5000 	ldrsh.w	r5, [r3]
 800657c:	2d00      	cmp	r5, #0
 800657e:	da03      	bge.n	8006588 <_printf_i+0xd0>
 8006580:	232d      	movs	r3, #45	@ 0x2d
 8006582:	426d      	negs	r5, r5
 8006584:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006588:	4859      	ldr	r0, [pc, #356]	@ (80066f0 <_printf_i+0x238>)
 800658a:	230a      	movs	r3, #10
 800658c:	e011      	b.n	80065b2 <_printf_i+0xfa>
 800658e:	6821      	ldr	r1, [r4, #0]
 8006590:	6833      	ldr	r3, [r6, #0]
 8006592:	0608      	lsls	r0, r1, #24
 8006594:	f853 5b04 	ldr.w	r5, [r3], #4
 8006598:	d402      	bmi.n	80065a0 <_printf_i+0xe8>
 800659a:	0649      	lsls	r1, r1, #25
 800659c:	bf48      	it	mi
 800659e:	b2ad      	uxthmi	r5, r5
 80065a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80065a2:	4853      	ldr	r0, [pc, #332]	@ (80066f0 <_printf_i+0x238>)
 80065a4:	6033      	str	r3, [r6, #0]
 80065a6:	bf14      	ite	ne
 80065a8:	230a      	movne	r3, #10
 80065aa:	2308      	moveq	r3, #8
 80065ac:	2100      	movs	r1, #0
 80065ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80065b2:	6866      	ldr	r6, [r4, #4]
 80065b4:	60a6      	str	r6, [r4, #8]
 80065b6:	2e00      	cmp	r6, #0
 80065b8:	bfa2      	ittt	ge
 80065ba:	6821      	ldrge	r1, [r4, #0]
 80065bc:	f021 0104 	bicge.w	r1, r1, #4
 80065c0:	6021      	strge	r1, [r4, #0]
 80065c2:	b90d      	cbnz	r5, 80065c8 <_printf_i+0x110>
 80065c4:	2e00      	cmp	r6, #0
 80065c6:	d04b      	beq.n	8006660 <_printf_i+0x1a8>
 80065c8:	4616      	mov	r6, r2
 80065ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80065ce:	fb03 5711 	mls	r7, r3, r1, r5
 80065d2:	5dc7      	ldrb	r7, [r0, r7]
 80065d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80065d8:	462f      	mov	r7, r5
 80065da:	42bb      	cmp	r3, r7
 80065dc:	460d      	mov	r5, r1
 80065de:	d9f4      	bls.n	80065ca <_printf_i+0x112>
 80065e0:	2b08      	cmp	r3, #8
 80065e2:	d10b      	bne.n	80065fc <_printf_i+0x144>
 80065e4:	6823      	ldr	r3, [r4, #0]
 80065e6:	07df      	lsls	r7, r3, #31
 80065e8:	d508      	bpl.n	80065fc <_printf_i+0x144>
 80065ea:	6923      	ldr	r3, [r4, #16]
 80065ec:	6861      	ldr	r1, [r4, #4]
 80065ee:	4299      	cmp	r1, r3
 80065f0:	bfde      	ittt	le
 80065f2:	2330      	movle	r3, #48	@ 0x30
 80065f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80065f8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80065fc:	1b92      	subs	r2, r2, r6
 80065fe:	6122      	str	r2, [r4, #16]
 8006600:	f8cd a000 	str.w	sl, [sp]
 8006604:	464b      	mov	r3, r9
 8006606:	aa03      	add	r2, sp, #12
 8006608:	4621      	mov	r1, r4
 800660a:	4640      	mov	r0, r8
 800660c:	f7ff fee6 	bl	80063dc <_printf_common>
 8006610:	3001      	adds	r0, #1
 8006612:	d14a      	bne.n	80066aa <_printf_i+0x1f2>
 8006614:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006618:	b004      	add	sp, #16
 800661a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800661e:	6823      	ldr	r3, [r4, #0]
 8006620:	f043 0320 	orr.w	r3, r3, #32
 8006624:	6023      	str	r3, [r4, #0]
 8006626:	4833      	ldr	r0, [pc, #204]	@ (80066f4 <_printf_i+0x23c>)
 8006628:	2778      	movs	r7, #120	@ 0x78
 800662a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800662e:	6823      	ldr	r3, [r4, #0]
 8006630:	6831      	ldr	r1, [r6, #0]
 8006632:	061f      	lsls	r7, r3, #24
 8006634:	f851 5b04 	ldr.w	r5, [r1], #4
 8006638:	d402      	bmi.n	8006640 <_printf_i+0x188>
 800663a:	065f      	lsls	r7, r3, #25
 800663c:	bf48      	it	mi
 800663e:	b2ad      	uxthmi	r5, r5
 8006640:	6031      	str	r1, [r6, #0]
 8006642:	07d9      	lsls	r1, r3, #31
 8006644:	bf44      	itt	mi
 8006646:	f043 0320 	orrmi.w	r3, r3, #32
 800664a:	6023      	strmi	r3, [r4, #0]
 800664c:	b11d      	cbz	r5, 8006656 <_printf_i+0x19e>
 800664e:	2310      	movs	r3, #16
 8006650:	e7ac      	b.n	80065ac <_printf_i+0xf4>
 8006652:	4827      	ldr	r0, [pc, #156]	@ (80066f0 <_printf_i+0x238>)
 8006654:	e7e9      	b.n	800662a <_printf_i+0x172>
 8006656:	6823      	ldr	r3, [r4, #0]
 8006658:	f023 0320 	bic.w	r3, r3, #32
 800665c:	6023      	str	r3, [r4, #0]
 800665e:	e7f6      	b.n	800664e <_printf_i+0x196>
 8006660:	4616      	mov	r6, r2
 8006662:	e7bd      	b.n	80065e0 <_printf_i+0x128>
 8006664:	6833      	ldr	r3, [r6, #0]
 8006666:	6825      	ldr	r5, [r4, #0]
 8006668:	6961      	ldr	r1, [r4, #20]
 800666a:	1d18      	adds	r0, r3, #4
 800666c:	6030      	str	r0, [r6, #0]
 800666e:	062e      	lsls	r6, r5, #24
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	d501      	bpl.n	8006678 <_printf_i+0x1c0>
 8006674:	6019      	str	r1, [r3, #0]
 8006676:	e002      	b.n	800667e <_printf_i+0x1c6>
 8006678:	0668      	lsls	r0, r5, #25
 800667a:	d5fb      	bpl.n	8006674 <_printf_i+0x1bc>
 800667c:	8019      	strh	r1, [r3, #0]
 800667e:	2300      	movs	r3, #0
 8006680:	6123      	str	r3, [r4, #16]
 8006682:	4616      	mov	r6, r2
 8006684:	e7bc      	b.n	8006600 <_printf_i+0x148>
 8006686:	6833      	ldr	r3, [r6, #0]
 8006688:	1d1a      	adds	r2, r3, #4
 800668a:	6032      	str	r2, [r6, #0]
 800668c:	681e      	ldr	r6, [r3, #0]
 800668e:	6862      	ldr	r2, [r4, #4]
 8006690:	2100      	movs	r1, #0
 8006692:	4630      	mov	r0, r6
 8006694:	f7f9 fd9c 	bl	80001d0 <memchr>
 8006698:	b108      	cbz	r0, 800669e <_printf_i+0x1e6>
 800669a:	1b80      	subs	r0, r0, r6
 800669c:	6060      	str	r0, [r4, #4]
 800669e:	6863      	ldr	r3, [r4, #4]
 80066a0:	6123      	str	r3, [r4, #16]
 80066a2:	2300      	movs	r3, #0
 80066a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066a8:	e7aa      	b.n	8006600 <_printf_i+0x148>
 80066aa:	6923      	ldr	r3, [r4, #16]
 80066ac:	4632      	mov	r2, r6
 80066ae:	4649      	mov	r1, r9
 80066b0:	4640      	mov	r0, r8
 80066b2:	47d0      	blx	sl
 80066b4:	3001      	adds	r0, #1
 80066b6:	d0ad      	beq.n	8006614 <_printf_i+0x15c>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	079b      	lsls	r3, r3, #30
 80066bc:	d413      	bmi.n	80066e6 <_printf_i+0x22e>
 80066be:	68e0      	ldr	r0, [r4, #12]
 80066c0:	9b03      	ldr	r3, [sp, #12]
 80066c2:	4298      	cmp	r0, r3
 80066c4:	bfb8      	it	lt
 80066c6:	4618      	movlt	r0, r3
 80066c8:	e7a6      	b.n	8006618 <_printf_i+0x160>
 80066ca:	2301      	movs	r3, #1
 80066cc:	4632      	mov	r2, r6
 80066ce:	4649      	mov	r1, r9
 80066d0:	4640      	mov	r0, r8
 80066d2:	47d0      	blx	sl
 80066d4:	3001      	adds	r0, #1
 80066d6:	d09d      	beq.n	8006614 <_printf_i+0x15c>
 80066d8:	3501      	adds	r5, #1
 80066da:	68e3      	ldr	r3, [r4, #12]
 80066dc:	9903      	ldr	r1, [sp, #12]
 80066de:	1a5b      	subs	r3, r3, r1
 80066e0:	42ab      	cmp	r3, r5
 80066e2:	dcf2      	bgt.n	80066ca <_printf_i+0x212>
 80066e4:	e7eb      	b.n	80066be <_printf_i+0x206>
 80066e6:	2500      	movs	r5, #0
 80066e8:	f104 0619 	add.w	r6, r4, #25
 80066ec:	e7f5      	b.n	80066da <_printf_i+0x222>
 80066ee:	bf00      	nop
 80066f0:	08009402 	.word	0x08009402
 80066f4:	08009413 	.word	0x08009413

080066f8 <std>:
 80066f8:	2300      	movs	r3, #0
 80066fa:	b510      	push	{r4, lr}
 80066fc:	4604      	mov	r4, r0
 80066fe:	e9c0 3300 	strd	r3, r3, [r0]
 8006702:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006706:	6083      	str	r3, [r0, #8]
 8006708:	8181      	strh	r1, [r0, #12]
 800670a:	6643      	str	r3, [r0, #100]	@ 0x64
 800670c:	81c2      	strh	r2, [r0, #14]
 800670e:	6183      	str	r3, [r0, #24]
 8006710:	4619      	mov	r1, r3
 8006712:	2208      	movs	r2, #8
 8006714:	305c      	adds	r0, #92	@ 0x5c
 8006716:	f000 f9f9 	bl	8006b0c <memset>
 800671a:	4b0d      	ldr	r3, [pc, #52]	@ (8006750 <std+0x58>)
 800671c:	6263      	str	r3, [r4, #36]	@ 0x24
 800671e:	4b0d      	ldr	r3, [pc, #52]	@ (8006754 <std+0x5c>)
 8006720:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006722:	4b0d      	ldr	r3, [pc, #52]	@ (8006758 <std+0x60>)
 8006724:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006726:	4b0d      	ldr	r3, [pc, #52]	@ (800675c <std+0x64>)
 8006728:	6323      	str	r3, [r4, #48]	@ 0x30
 800672a:	4b0d      	ldr	r3, [pc, #52]	@ (8006760 <std+0x68>)
 800672c:	6224      	str	r4, [r4, #32]
 800672e:	429c      	cmp	r4, r3
 8006730:	d006      	beq.n	8006740 <std+0x48>
 8006732:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006736:	4294      	cmp	r4, r2
 8006738:	d002      	beq.n	8006740 <std+0x48>
 800673a:	33d0      	adds	r3, #208	@ 0xd0
 800673c:	429c      	cmp	r4, r3
 800673e:	d105      	bne.n	800674c <std+0x54>
 8006740:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006748:	f000 bab2 	b.w	8006cb0 <__retarget_lock_init_recursive>
 800674c:	bd10      	pop	{r4, pc}
 800674e:	bf00      	nop
 8006750:	0800695d 	.word	0x0800695d
 8006754:	0800697f 	.word	0x0800697f
 8006758:	080069b7 	.word	0x080069b7
 800675c:	080069db 	.word	0x080069db
 8006760:	20001498 	.word	0x20001498

08006764 <stdio_exit_handler>:
 8006764:	4a02      	ldr	r2, [pc, #8]	@ (8006770 <stdio_exit_handler+0xc>)
 8006766:	4903      	ldr	r1, [pc, #12]	@ (8006774 <stdio_exit_handler+0x10>)
 8006768:	4803      	ldr	r0, [pc, #12]	@ (8006778 <stdio_exit_handler+0x14>)
 800676a:	f000 b869 	b.w	8006840 <_fwalk_sglue>
 800676e:	bf00      	nop
 8006770:	20000030 	.word	0x20000030
 8006774:	08008601 	.word	0x08008601
 8006778:	20000040 	.word	0x20000040

0800677c <cleanup_stdio>:
 800677c:	6841      	ldr	r1, [r0, #4]
 800677e:	4b0c      	ldr	r3, [pc, #48]	@ (80067b0 <cleanup_stdio+0x34>)
 8006780:	4299      	cmp	r1, r3
 8006782:	b510      	push	{r4, lr}
 8006784:	4604      	mov	r4, r0
 8006786:	d001      	beq.n	800678c <cleanup_stdio+0x10>
 8006788:	f001 ff3a 	bl	8008600 <_fflush_r>
 800678c:	68a1      	ldr	r1, [r4, #8]
 800678e:	4b09      	ldr	r3, [pc, #36]	@ (80067b4 <cleanup_stdio+0x38>)
 8006790:	4299      	cmp	r1, r3
 8006792:	d002      	beq.n	800679a <cleanup_stdio+0x1e>
 8006794:	4620      	mov	r0, r4
 8006796:	f001 ff33 	bl	8008600 <_fflush_r>
 800679a:	68e1      	ldr	r1, [r4, #12]
 800679c:	4b06      	ldr	r3, [pc, #24]	@ (80067b8 <cleanup_stdio+0x3c>)
 800679e:	4299      	cmp	r1, r3
 80067a0:	d004      	beq.n	80067ac <cleanup_stdio+0x30>
 80067a2:	4620      	mov	r0, r4
 80067a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067a8:	f001 bf2a 	b.w	8008600 <_fflush_r>
 80067ac:	bd10      	pop	{r4, pc}
 80067ae:	bf00      	nop
 80067b0:	20001498 	.word	0x20001498
 80067b4:	20001500 	.word	0x20001500
 80067b8:	20001568 	.word	0x20001568

080067bc <global_stdio_init.part.0>:
 80067bc:	b510      	push	{r4, lr}
 80067be:	4b0b      	ldr	r3, [pc, #44]	@ (80067ec <global_stdio_init.part.0+0x30>)
 80067c0:	4c0b      	ldr	r4, [pc, #44]	@ (80067f0 <global_stdio_init.part.0+0x34>)
 80067c2:	4a0c      	ldr	r2, [pc, #48]	@ (80067f4 <global_stdio_init.part.0+0x38>)
 80067c4:	601a      	str	r2, [r3, #0]
 80067c6:	4620      	mov	r0, r4
 80067c8:	2200      	movs	r2, #0
 80067ca:	2104      	movs	r1, #4
 80067cc:	f7ff ff94 	bl	80066f8 <std>
 80067d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80067d4:	2201      	movs	r2, #1
 80067d6:	2109      	movs	r1, #9
 80067d8:	f7ff ff8e 	bl	80066f8 <std>
 80067dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80067e0:	2202      	movs	r2, #2
 80067e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067e6:	2112      	movs	r1, #18
 80067e8:	f7ff bf86 	b.w	80066f8 <std>
 80067ec:	200015d0 	.word	0x200015d0
 80067f0:	20001498 	.word	0x20001498
 80067f4:	08006765 	.word	0x08006765

080067f8 <__sfp_lock_acquire>:
 80067f8:	4801      	ldr	r0, [pc, #4]	@ (8006800 <__sfp_lock_acquire+0x8>)
 80067fa:	f000 ba5a 	b.w	8006cb2 <__retarget_lock_acquire_recursive>
 80067fe:	bf00      	nop
 8006800:	200015d9 	.word	0x200015d9

08006804 <__sfp_lock_release>:
 8006804:	4801      	ldr	r0, [pc, #4]	@ (800680c <__sfp_lock_release+0x8>)
 8006806:	f000 ba55 	b.w	8006cb4 <__retarget_lock_release_recursive>
 800680a:	bf00      	nop
 800680c:	200015d9 	.word	0x200015d9

08006810 <__sinit>:
 8006810:	b510      	push	{r4, lr}
 8006812:	4604      	mov	r4, r0
 8006814:	f7ff fff0 	bl	80067f8 <__sfp_lock_acquire>
 8006818:	6a23      	ldr	r3, [r4, #32]
 800681a:	b11b      	cbz	r3, 8006824 <__sinit+0x14>
 800681c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006820:	f7ff bff0 	b.w	8006804 <__sfp_lock_release>
 8006824:	4b04      	ldr	r3, [pc, #16]	@ (8006838 <__sinit+0x28>)
 8006826:	6223      	str	r3, [r4, #32]
 8006828:	4b04      	ldr	r3, [pc, #16]	@ (800683c <__sinit+0x2c>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1f5      	bne.n	800681c <__sinit+0xc>
 8006830:	f7ff ffc4 	bl	80067bc <global_stdio_init.part.0>
 8006834:	e7f2      	b.n	800681c <__sinit+0xc>
 8006836:	bf00      	nop
 8006838:	0800677d 	.word	0x0800677d
 800683c:	200015d0 	.word	0x200015d0

08006840 <_fwalk_sglue>:
 8006840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006844:	4607      	mov	r7, r0
 8006846:	4688      	mov	r8, r1
 8006848:	4614      	mov	r4, r2
 800684a:	2600      	movs	r6, #0
 800684c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006850:	f1b9 0901 	subs.w	r9, r9, #1
 8006854:	d505      	bpl.n	8006862 <_fwalk_sglue+0x22>
 8006856:	6824      	ldr	r4, [r4, #0]
 8006858:	2c00      	cmp	r4, #0
 800685a:	d1f7      	bne.n	800684c <_fwalk_sglue+0xc>
 800685c:	4630      	mov	r0, r6
 800685e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006862:	89ab      	ldrh	r3, [r5, #12]
 8006864:	2b01      	cmp	r3, #1
 8006866:	d907      	bls.n	8006878 <_fwalk_sglue+0x38>
 8006868:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800686c:	3301      	adds	r3, #1
 800686e:	d003      	beq.n	8006878 <_fwalk_sglue+0x38>
 8006870:	4629      	mov	r1, r5
 8006872:	4638      	mov	r0, r7
 8006874:	47c0      	blx	r8
 8006876:	4306      	orrs	r6, r0
 8006878:	3568      	adds	r5, #104	@ 0x68
 800687a:	e7e9      	b.n	8006850 <_fwalk_sglue+0x10>

0800687c <iprintf>:
 800687c:	b40f      	push	{r0, r1, r2, r3}
 800687e:	b507      	push	{r0, r1, r2, lr}
 8006880:	4906      	ldr	r1, [pc, #24]	@ (800689c <iprintf+0x20>)
 8006882:	ab04      	add	r3, sp, #16
 8006884:	6808      	ldr	r0, [r1, #0]
 8006886:	f853 2b04 	ldr.w	r2, [r3], #4
 800688a:	6881      	ldr	r1, [r0, #8]
 800688c:	9301      	str	r3, [sp, #4]
 800688e:	f001 fd1b 	bl	80082c8 <_vfiprintf_r>
 8006892:	b003      	add	sp, #12
 8006894:	f85d eb04 	ldr.w	lr, [sp], #4
 8006898:	b004      	add	sp, #16
 800689a:	4770      	bx	lr
 800689c:	2000003c 	.word	0x2000003c

080068a0 <_puts_r>:
 80068a0:	6a03      	ldr	r3, [r0, #32]
 80068a2:	b570      	push	{r4, r5, r6, lr}
 80068a4:	6884      	ldr	r4, [r0, #8]
 80068a6:	4605      	mov	r5, r0
 80068a8:	460e      	mov	r6, r1
 80068aa:	b90b      	cbnz	r3, 80068b0 <_puts_r+0x10>
 80068ac:	f7ff ffb0 	bl	8006810 <__sinit>
 80068b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80068b2:	07db      	lsls	r3, r3, #31
 80068b4:	d405      	bmi.n	80068c2 <_puts_r+0x22>
 80068b6:	89a3      	ldrh	r3, [r4, #12]
 80068b8:	0598      	lsls	r0, r3, #22
 80068ba:	d402      	bmi.n	80068c2 <_puts_r+0x22>
 80068bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068be:	f000 f9f8 	bl	8006cb2 <__retarget_lock_acquire_recursive>
 80068c2:	89a3      	ldrh	r3, [r4, #12]
 80068c4:	0719      	lsls	r1, r3, #28
 80068c6:	d502      	bpl.n	80068ce <_puts_r+0x2e>
 80068c8:	6923      	ldr	r3, [r4, #16]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d135      	bne.n	800693a <_puts_r+0x9a>
 80068ce:	4621      	mov	r1, r4
 80068d0:	4628      	mov	r0, r5
 80068d2:	f000 f8c5 	bl	8006a60 <__swsetup_r>
 80068d6:	b380      	cbz	r0, 800693a <_puts_r+0x9a>
 80068d8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80068dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80068de:	07da      	lsls	r2, r3, #31
 80068e0:	d405      	bmi.n	80068ee <_puts_r+0x4e>
 80068e2:	89a3      	ldrh	r3, [r4, #12]
 80068e4:	059b      	lsls	r3, r3, #22
 80068e6:	d402      	bmi.n	80068ee <_puts_r+0x4e>
 80068e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068ea:	f000 f9e3 	bl	8006cb4 <__retarget_lock_release_recursive>
 80068ee:	4628      	mov	r0, r5
 80068f0:	bd70      	pop	{r4, r5, r6, pc}
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	da04      	bge.n	8006900 <_puts_r+0x60>
 80068f6:	69a2      	ldr	r2, [r4, #24]
 80068f8:	429a      	cmp	r2, r3
 80068fa:	dc17      	bgt.n	800692c <_puts_r+0x8c>
 80068fc:	290a      	cmp	r1, #10
 80068fe:	d015      	beq.n	800692c <_puts_r+0x8c>
 8006900:	6823      	ldr	r3, [r4, #0]
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	6022      	str	r2, [r4, #0]
 8006906:	7019      	strb	r1, [r3, #0]
 8006908:	68a3      	ldr	r3, [r4, #8]
 800690a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800690e:	3b01      	subs	r3, #1
 8006910:	60a3      	str	r3, [r4, #8]
 8006912:	2900      	cmp	r1, #0
 8006914:	d1ed      	bne.n	80068f2 <_puts_r+0x52>
 8006916:	2b00      	cmp	r3, #0
 8006918:	da11      	bge.n	800693e <_puts_r+0x9e>
 800691a:	4622      	mov	r2, r4
 800691c:	210a      	movs	r1, #10
 800691e:	4628      	mov	r0, r5
 8006920:	f000 f85f 	bl	80069e2 <__swbuf_r>
 8006924:	3001      	adds	r0, #1
 8006926:	d0d7      	beq.n	80068d8 <_puts_r+0x38>
 8006928:	250a      	movs	r5, #10
 800692a:	e7d7      	b.n	80068dc <_puts_r+0x3c>
 800692c:	4622      	mov	r2, r4
 800692e:	4628      	mov	r0, r5
 8006930:	f000 f857 	bl	80069e2 <__swbuf_r>
 8006934:	3001      	adds	r0, #1
 8006936:	d1e7      	bne.n	8006908 <_puts_r+0x68>
 8006938:	e7ce      	b.n	80068d8 <_puts_r+0x38>
 800693a:	3e01      	subs	r6, #1
 800693c:	e7e4      	b.n	8006908 <_puts_r+0x68>
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	1c5a      	adds	r2, r3, #1
 8006942:	6022      	str	r2, [r4, #0]
 8006944:	220a      	movs	r2, #10
 8006946:	701a      	strb	r2, [r3, #0]
 8006948:	e7ee      	b.n	8006928 <_puts_r+0x88>
	...

0800694c <puts>:
 800694c:	4b02      	ldr	r3, [pc, #8]	@ (8006958 <puts+0xc>)
 800694e:	4601      	mov	r1, r0
 8006950:	6818      	ldr	r0, [r3, #0]
 8006952:	f7ff bfa5 	b.w	80068a0 <_puts_r>
 8006956:	bf00      	nop
 8006958:	2000003c 	.word	0x2000003c

0800695c <__sread>:
 800695c:	b510      	push	{r4, lr}
 800695e:	460c      	mov	r4, r1
 8006960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006964:	f000 f956 	bl	8006c14 <_read_r>
 8006968:	2800      	cmp	r0, #0
 800696a:	bfab      	itete	ge
 800696c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800696e:	89a3      	ldrhlt	r3, [r4, #12]
 8006970:	181b      	addge	r3, r3, r0
 8006972:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006976:	bfac      	ite	ge
 8006978:	6563      	strge	r3, [r4, #84]	@ 0x54
 800697a:	81a3      	strhlt	r3, [r4, #12]
 800697c:	bd10      	pop	{r4, pc}

0800697e <__swrite>:
 800697e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006982:	461f      	mov	r7, r3
 8006984:	898b      	ldrh	r3, [r1, #12]
 8006986:	05db      	lsls	r3, r3, #23
 8006988:	4605      	mov	r5, r0
 800698a:	460c      	mov	r4, r1
 800698c:	4616      	mov	r6, r2
 800698e:	d505      	bpl.n	800699c <__swrite+0x1e>
 8006990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006994:	2302      	movs	r3, #2
 8006996:	2200      	movs	r2, #0
 8006998:	f000 f92a 	bl	8006bf0 <_lseek_r>
 800699c:	89a3      	ldrh	r3, [r4, #12]
 800699e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069a6:	81a3      	strh	r3, [r4, #12]
 80069a8:	4632      	mov	r2, r6
 80069aa:	463b      	mov	r3, r7
 80069ac:	4628      	mov	r0, r5
 80069ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069b2:	f000 b941 	b.w	8006c38 <_write_r>

080069b6 <__sseek>:
 80069b6:	b510      	push	{r4, lr}
 80069b8:	460c      	mov	r4, r1
 80069ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069be:	f000 f917 	bl	8006bf0 <_lseek_r>
 80069c2:	1c43      	adds	r3, r0, #1
 80069c4:	89a3      	ldrh	r3, [r4, #12]
 80069c6:	bf15      	itete	ne
 80069c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80069ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80069ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80069d2:	81a3      	strheq	r3, [r4, #12]
 80069d4:	bf18      	it	ne
 80069d6:	81a3      	strhne	r3, [r4, #12]
 80069d8:	bd10      	pop	{r4, pc}

080069da <__sclose>:
 80069da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069de:	f000 b8a1 	b.w	8006b24 <_close_r>

080069e2 <__swbuf_r>:
 80069e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069e4:	460e      	mov	r6, r1
 80069e6:	4614      	mov	r4, r2
 80069e8:	4605      	mov	r5, r0
 80069ea:	b118      	cbz	r0, 80069f4 <__swbuf_r+0x12>
 80069ec:	6a03      	ldr	r3, [r0, #32]
 80069ee:	b90b      	cbnz	r3, 80069f4 <__swbuf_r+0x12>
 80069f0:	f7ff ff0e 	bl	8006810 <__sinit>
 80069f4:	69a3      	ldr	r3, [r4, #24]
 80069f6:	60a3      	str	r3, [r4, #8]
 80069f8:	89a3      	ldrh	r3, [r4, #12]
 80069fa:	071a      	lsls	r2, r3, #28
 80069fc:	d501      	bpl.n	8006a02 <__swbuf_r+0x20>
 80069fe:	6923      	ldr	r3, [r4, #16]
 8006a00:	b943      	cbnz	r3, 8006a14 <__swbuf_r+0x32>
 8006a02:	4621      	mov	r1, r4
 8006a04:	4628      	mov	r0, r5
 8006a06:	f000 f82b 	bl	8006a60 <__swsetup_r>
 8006a0a:	b118      	cbz	r0, 8006a14 <__swbuf_r+0x32>
 8006a0c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006a10:	4638      	mov	r0, r7
 8006a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a14:	6823      	ldr	r3, [r4, #0]
 8006a16:	6922      	ldr	r2, [r4, #16]
 8006a18:	1a98      	subs	r0, r3, r2
 8006a1a:	6963      	ldr	r3, [r4, #20]
 8006a1c:	b2f6      	uxtb	r6, r6
 8006a1e:	4283      	cmp	r3, r0
 8006a20:	4637      	mov	r7, r6
 8006a22:	dc05      	bgt.n	8006a30 <__swbuf_r+0x4e>
 8006a24:	4621      	mov	r1, r4
 8006a26:	4628      	mov	r0, r5
 8006a28:	f001 fdea 	bl	8008600 <_fflush_r>
 8006a2c:	2800      	cmp	r0, #0
 8006a2e:	d1ed      	bne.n	8006a0c <__swbuf_r+0x2a>
 8006a30:	68a3      	ldr	r3, [r4, #8]
 8006a32:	3b01      	subs	r3, #1
 8006a34:	60a3      	str	r3, [r4, #8]
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	1c5a      	adds	r2, r3, #1
 8006a3a:	6022      	str	r2, [r4, #0]
 8006a3c:	701e      	strb	r6, [r3, #0]
 8006a3e:	6962      	ldr	r2, [r4, #20]
 8006a40:	1c43      	adds	r3, r0, #1
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d004      	beq.n	8006a50 <__swbuf_r+0x6e>
 8006a46:	89a3      	ldrh	r3, [r4, #12]
 8006a48:	07db      	lsls	r3, r3, #31
 8006a4a:	d5e1      	bpl.n	8006a10 <__swbuf_r+0x2e>
 8006a4c:	2e0a      	cmp	r6, #10
 8006a4e:	d1df      	bne.n	8006a10 <__swbuf_r+0x2e>
 8006a50:	4621      	mov	r1, r4
 8006a52:	4628      	mov	r0, r5
 8006a54:	f001 fdd4 	bl	8008600 <_fflush_r>
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	d0d9      	beq.n	8006a10 <__swbuf_r+0x2e>
 8006a5c:	e7d6      	b.n	8006a0c <__swbuf_r+0x2a>
	...

08006a60 <__swsetup_r>:
 8006a60:	b538      	push	{r3, r4, r5, lr}
 8006a62:	4b29      	ldr	r3, [pc, #164]	@ (8006b08 <__swsetup_r+0xa8>)
 8006a64:	4605      	mov	r5, r0
 8006a66:	6818      	ldr	r0, [r3, #0]
 8006a68:	460c      	mov	r4, r1
 8006a6a:	b118      	cbz	r0, 8006a74 <__swsetup_r+0x14>
 8006a6c:	6a03      	ldr	r3, [r0, #32]
 8006a6e:	b90b      	cbnz	r3, 8006a74 <__swsetup_r+0x14>
 8006a70:	f7ff fece 	bl	8006810 <__sinit>
 8006a74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a78:	0719      	lsls	r1, r3, #28
 8006a7a:	d422      	bmi.n	8006ac2 <__swsetup_r+0x62>
 8006a7c:	06da      	lsls	r2, r3, #27
 8006a7e:	d407      	bmi.n	8006a90 <__swsetup_r+0x30>
 8006a80:	2209      	movs	r2, #9
 8006a82:	602a      	str	r2, [r5, #0]
 8006a84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a88:	81a3      	strh	r3, [r4, #12]
 8006a8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a8e:	e033      	b.n	8006af8 <__swsetup_r+0x98>
 8006a90:	0758      	lsls	r0, r3, #29
 8006a92:	d512      	bpl.n	8006aba <__swsetup_r+0x5a>
 8006a94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a96:	b141      	cbz	r1, 8006aaa <__swsetup_r+0x4a>
 8006a98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a9c:	4299      	cmp	r1, r3
 8006a9e:	d002      	beq.n	8006aa6 <__swsetup_r+0x46>
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	f000 ff65 	bl	8007970 <_free_r>
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006aaa:	89a3      	ldrh	r3, [r4, #12]
 8006aac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006ab0:	81a3      	strh	r3, [r4, #12]
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	6063      	str	r3, [r4, #4]
 8006ab6:	6923      	ldr	r3, [r4, #16]
 8006ab8:	6023      	str	r3, [r4, #0]
 8006aba:	89a3      	ldrh	r3, [r4, #12]
 8006abc:	f043 0308 	orr.w	r3, r3, #8
 8006ac0:	81a3      	strh	r3, [r4, #12]
 8006ac2:	6923      	ldr	r3, [r4, #16]
 8006ac4:	b94b      	cbnz	r3, 8006ada <__swsetup_r+0x7a>
 8006ac6:	89a3      	ldrh	r3, [r4, #12]
 8006ac8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006acc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ad0:	d003      	beq.n	8006ada <__swsetup_r+0x7a>
 8006ad2:	4621      	mov	r1, r4
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	f001 fde1 	bl	800869c <__smakebuf_r>
 8006ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ade:	f013 0201 	ands.w	r2, r3, #1
 8006ae2:	d00a      	beq.n	8006afa <__swsetup_r+0x9a>
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	60a2      	str	r2, [r4, #8]
 8006ae8:	6962      	ldr	r2, [r4, #20]
 8006aea:	4252      	negs	r2, r2
 8006aec:	61a2      	str	r2, [r4, #24]
 8006aee:	6922      	ldr	r2, [r4, #16]
 8006af0:	b942      	cbnz	r2, 8006b04 <__swsetup_r+0xa4>
 8006af2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006af6:	d1c5      	bne.n	8006a84 <__swsetup_r+0x24>
 8006af8:	bd38      	pop	{r3, r4, r5, pc}
 8006afa:	0799      	lsls	r1, r3, #30
 8006afc:	bf58      	it	pl
 8006afe:	6962      	ldrpl	r2, [r4, #20]
 8006b00:	60a2      	str	r2, [r4, #8]
 8006b02:	e7f4      	b.n	8006aee <__swsetup_r+0x8e>
 8006b04:	2000      	movs	r0, #0
 8006b06:	e7f7      	b.n	8006af8 <__swsetup_r+0x98>
 8006b08:	2000003c 	.word	0x2000003c

08006b0c <memset>:
 8006b0c:	4402      	add	r2, r0
 8006b0e:	4603      	mov	r3, r0
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d100      	bne.n	8006b16 <memset+0xa>
 8006b14:	4770      	bx	lr
 8006b16:	f803 1b01 	strb.w	r1, [r3], #1
 8006b1a:	e7f9      	b.n	8006b10 <memset+0x4>

08006b1c <_localeconv_r>:
 8006b1c:	4800      	ldr	r0, [pc, #0]	@ (8006b20 <_localeconv_r+0x4>)
 8006b1e:	4770      	bx	lr
 8006b20:	2000017c 	.word	0x2000017c

08006b24 <_close_r>:
 8006b24:	b538      	push	{r3, r4, r5, lr}
 8006b26:	4d06      	ldr	r5, [pc, #24]	@ (8006b40 <_close_r+0x1c>)
 8006b28:	2300      	movs	r3, #0
 8006b2a:	4604      	mov	r4, r0
 8006b2c:	4608      	mov	r0, r1
 8006b2e:	602b      	str	r3, [r5, #0]
 8006b30:	f7fa ffb2 	bl	8001a98 <_close>
 8006b34:	1c43      	adds	r3, r0, #1
 8006b36:	d102      	bne.n	8006b3e <_close_r+0x1a>
 8006b38:	682b      	ldr	r3, [r5, #0]
 8006b3a:	b103      	cbz	r3, 8006b3e <_close_r+0x1a>
 8006b3c:	6023      	str	r3, [r4, #0]
 8006b3e:	bd38      	pop	{r3, r4, r5, pc}
 8006b40:	200015d4 	.word	0x200015d4

08006b44 <_reclaim_reent>:
 8006b44:	4b29      	ldr	r3, [pc, #164]	@ (8006bec <_reclaim_reent+0xa8>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4283      	cmp	r3, r0
 8006b4a:	b570      	push	{r4, r5, r6, lr}
 8006b4c:	4604      	mov	r4, r0
 8006b4e:	d04b      	beq.n	8006be8 <_reclaim_reent+0xa4>
 8006b50:	69c3      	ldr	r3, [r0, #28]
 8006b52:	b1ab      	cbz	r3, 8006b80 <_reclaim_reent+0x3c>
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	b16b      	cbz	r3, 8006b74 <_reclaim_reent+0x30>
 8006b58:	2500      	movs	r5, #0
 8006b5a:	69e3      	ldr	r3, [r4, #28]
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	5959      	ldr	r1, [r3, r5]
 8006b60:	2900      	cmp	r1, #0
 8006b62:	d13b      	bne.n	8006bdc <_reclaim_reent+0x98>
 8006b64:	3504      	adds	r5, #4
 8006b66:	2d80      	cmp	r5, #128	@ 0x80
 8006b68:	d1f7      	bne.n	8006b5a <_reclaim_reent+0x16>
 8006b6a:	69e3      	ldr	r3, [r4, #28]
 8006b6c:	4620      	mov	r0, r4
 8006b6e:	68d9      	ldr	r1, [r3, #12]
 8006b70:	f000 fefe 	bl	8007970 <_free_r>
 8006b74:	69e3      	ldr	r3, [r4, #28]
 8006b76:	6819      	ldr	r1, [r3, #0]
 8006b78:	b111      	cbz	r1, 8006b80 <_reclaim_reent+0x3c>
 8006b7a:	4620      	mov	r0, r4
 8006b7c:	f000 fef8 	bl	8007970 <_free_r>
 8006b80:	6961      	ldr	r1, [r4, #20]
 8006b82:	b111      	cbz	r1, 8006b8a <_reclaim_reent+0x46>
 8006b84:	4620      	mov	r0, r4
 8006b86:	f000 fef3 	bl	8007970 <_free_r>
 8006b8a:	69e1      	ldr	r1, [r4, #28]
 8006b8c:	b111      	cbz	r1, 8006b94 <_reclaim_reent+0x50>
 8006b8e:	4620      	mov	r0, r4
 8006b90:	f000 feee 	bl	8007970 <_free_r>
 8006b94:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006b96:	b111      	cbz	r1, 8006b9e <_reclaim_reent+0x5a>
 8006b98:	4620      	mov	r0, r4
 8006b9a:	f000 fee9 	bl	8007970 <_free_r>
 8006b9e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ba0:	b111      	cbz	r1, 8006ba8 <_reclaim_reent+0x64>
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f000 fee4 	bl	8007970 <_free_r>
 8006ba8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006baa:	b111      	cbz	r1, 8006bb2 <_reclaim_reent+0x6e>
 8006bac:	4620      	mov	r0, r4
 8006bae:	f000 fedf 	bl	8007970 <_free_r>
 8006bb2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006bb4:	b111      	cbz	r1, 8006bbc <_reclaim_reent+0x78>
 8006bb6:	4620      	mov	r0, r4
 8006bb8:	f000 feda 	bl	8007970 <_free_r>
 8006bbc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006bbe:	b111      	cbz	r1, 8006bc6 <_reclaim_reent+0x82>
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	f000 fed5 	bl	8007970 <_free_r>
 8006bc6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006bc8:	b111      	cbz	r1, 8006bd0 <_reclaim_reent+0x8c>
 8006bca:	4620      	mov	r0, r4
 8006bcc:	f000 fed0 	bl	8007970 <_free_r>
 8006bd0:	6a23      	ldr	r3, [r4, #32]
 8006bd2:	b14b      	cbz	r3, 8006be8 <_reclaim_reent+0xa4>
 8006bd4:	4620      	mov	r0, r4
 8006bd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006bda:	4718      	bx	r3
 8006bdc:	680e      	ldr	r6, [r1, #0]
 8006bde:	4620      	mov	r0, r4
 8006be0:	f000 fec6 	bl	8007970 <_free_r>
 8006be4:	4631      	mov	r1, r6
 8006be6:	e7bb      	b.n	8006b60 <_reclaim_reent+0x1c>
 8006be8:	bd70      	pop	{r4, r5, r6, pc}
 8006bea:	bf00      	nop
 8006bec:	2000003c 	.word	0x2000003c

08006bf0 <_lseek_r>:
 8006bf0:	b538      	push	{r3, r4, r5, lr}
 8006bf2:	4d07      	ldr	r5, [pc, #28]	@ (8006c10 <_lseek_r+0x20>)
 8006bf4:	4604      	mov	r4, r0
 8006bf6:	4608      	mov	r0, r1
 8006bf8:	4611      	mov	r1, r2
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	602a      	str	r2, [r5, #0]
 8006bfe:	461a      	mov	r2, r3
 8006c00:	f7fa ff54 	bl	8001aac <_lseek>
 8006c04:	1c43      	adds	r3, r0, #1
 8006c06:	d102      	bne.n	8006c0e <_lseek_r+0x1e>
 8006c08:	682b      	ldr	r3, [r5, #0]
 8006c0a:	b103      	cbz	r3, 8006c0e <_lseek_r+0x1e>
 8006c0c:	6023      	str	r3, [r4, #0]
 8006c0e:	bd38      	pop	{r3, r4, r5, pc}
 8006c10:	200015d4 	.word	0x200015d4

08006c14 <_read_r>:
 8006c14:	b538      	push	{r3, r4, r5, lr}
 8006c16:	4d07      	ldr	r5, [pc, #28]	@ (8006c34 <_read_r+0x20>)
 8006c18:	4604      	mov	r4, r0
 8006c1a:	4608      	mov	r0, r1
 8006c1c:	4611      	mov	r1, r2
 8006c1e:	2200      	movs	r2, #0
 8006c20:	602a      	str	r2, [r5, #0]
 8006c22:	461a      	mov	r2, r3
 8006c24:	f7fa ff28 	bl	8001a78 <_read>
 8006c28:	1c43      	adds	r3, r0, #1
 8006c2a:	d102      	bne.n	8006c32 <_read_r+0x1e>
 8006c2c:	682b      	ldr	r3, [r5, #0]
 8006c2e:	b103      	cbz	r3, 8006c32 <_read_r+0x1e>
 8006c30:	6023      	str	r3, [r4, #0]
 8006c32:	bd38      	pop	{r3, r4, r5, pc}
 8006c34:	200015d4 	.word	0x200015d4

08006c38 <_write_r>:
 8006c38:	b538      	push	{r3, r4, r5, lr}
 8006c3a:	4d07      	ldr	r5, [pc, #28]	@ (8006c58 <_write_r+0x20>)
 8006c3c:	4604      	mov	r4, r0
 8006c3e:	4608      	mov	r0, r1
 8006c40:	4611      	mov	r1, r2
 8006c42:	2200      	movs	r2, #0
 8006c44:	602a      	str	r2, [r5, #0]
 8006c46:	461a      	mov	r2, r3
 8006c48:	f7fa faf2 	bl	8001230 <_write>
 8006c4c:	1c43      	adds	r3, r0, #1
 8006c4e:	d102      	bne.n	8006c56 <_write_r+0x1e>
 8006c50:	682b      	ldr	r3, [r5, #0]
 8006c52:	b103      	cbz	r3, 8006c56 <_write_r+0x1e>
 8006c54:	6023      	str	r3, [r4, #0]
 8006c56:	bd38      	pop	{r3, r4, r5, pc}
 8006c58:	200015d4 	.word	0x200015d4

08006c5c <__errno>:
 8006c5c:	4b01      	ldr	r3, [pc, #4]	@ (8006c64 <__errno+0x8>)
 8006c5e:	6818      	ldr	r0, [r3, #0]
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	2000003c 	.word	0x2000003c

08006c68 <__libc_init_array>:
 8006c68:	b570      	push	{r4, r5, r6, lr}
 8006c6a:	4d0d      	ldr	r5, [pc, #52]	@ (8006ca0 <__libc_init_array+0x38>)
 8006c6c:	4c0d      	ldr	r4, [pc, #52]	@ (8006ca4 <__libc_init_array+0x3c>)
 8006c6e:	1b64      	subs	r4, r4, r5
 8006c70:	10a4      	asrs	r4, r4, #2
 8006c72:	2600      	movs	r6, #0
 8006c74:	42a6      	cmp	r6, r4
 8006c76:	d109      	bne.n	8006c8c <__libc_init_array+0x24>
 8006c78:	4d0b      	ldr	r5, [pc, #44]	@ (8006ca8 <__libc_init_array+0x40>)
 8006c7a:	4c0c      	ldr	r4, [pc, #48]	@ (8006cac <__libc_init_array+0x44>)
 8006c7c:	f001 fe2c 	bl	80088d8 <_init>
 8006c80:	1b64      	subs	r4, r4, r5
 8006c82:	10a4      	asrs	r4, r4, #2
 8006c84:	2600      	movs	r6, #0
 8006c86:	42a6      	cmp	r6, r4
 8006c88:	d105      	bne.n	8006c96 <__libc_init_array+0x2e>
 8006c8a:	bd70      	pop	{r4, r5, r6, pc}
 8006c8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c90:	4798      	blx	r3
 8006c92:	3601      	adds	r6, #1
 8006c94:	e7ee      	b.n	8006c74 <__libc_init_array+0xc>
 8006c96:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c9a:	4798      	blx	r3
 8006c9c:	3601      	adds	r6, #1
 8006c9e:	e7f2      	b.n	8006c86 <__libc_init_array+0x1e>
 8006ca0:	08009768 	.word	0x08009768
 8006ca4:	08009768 	.word	0x08009768
 8006ca8:	08009768 	.word	0x08009768
 8006cac:	0800976c 	.word	0x0800976c

08006cb0 <__retarget_lock_init_recursive>:
 8006cb0:	4770      	bx	lr

08006cb2 <__retarget_lock_acquire_recursive>:
 8006cb2:	4770      	bx	lr

08006cb4 <__retarget_lock_release_recursive>:
 8006cb4:	4770      	bx	lr

08006cb6 <memcpy>:
 8006cb6:	440a      	add	r2, r1
 8006cb8:	4291      	cmp	r1, r2
 8006cba:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006cbe:	d100      	bne.n	8006cc2 <memcpy+0xc>
 8006cc0:	4770      	bx	lr
 8006cc2:	b510      	push	{r4, lr}
 8006cc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ccc:	4291      	cmp	r1, r2
 8006cce:	d1f9      	bne.n	8006cc4 <memcpy+0xe>
 8006cd0:	bd10      	pop	{r4, pc}

08006cd2 <quorem>:
 8006cd2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd6:	6903      	ldr	r3, [r0, #16]
 8006cd8:	690c      	ldr	r4, [r1, #16]
 8006cda:	42a3      	cmp	r3, r4
 8006cdc:	4607      	mov	r7, r0
 8006cde:	db7e      	blt.n	8006dde <quorem+0x10c>
 8006ce0:	3c01      	subs	r4, #1
 8006ce2:	f101 0814 	add.w	r8, r1, #20
 8006ce6:	00a3      	lsls	r3, r4, #2
 8006ce8:	f100 0514 	add.w	r5, r0, #20
 8006cec:	9300      	str	r3, [sp, #0]
 8006cee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006cf2:	9301      	str	r3, [sp, #4]
 8006cf4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006cf8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006cfc:	3301      	adds	r3, #1
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006d04:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d08:	d32e      	bcc.n	8006d68 <quorem+0x96>
 8006d0a:	f04f 0a00 	mov.w	sl, #0
 8006d0e:	46c4      	mov	ip, r8
 8006d10:	46ae      	mov	lr, r5
 8006d12:	46d3      	mov	fp, sl
 8006d14:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006d18:	b298      	uxth	r0, r3
 8006d1a:	fb06 a000 	mla	r0, r6, r0, sl
 8006d1e:	0c02      	lsrs	r2, r0, #16
 8006d20:	0c1b      	lsrs	r3, r3, #16
 8006d22:	fb06 2303 	mla	r3, r6, r3, r2
 8006d26:	f8de 2000 	ldr.w	r2, [lr]
 8006d2a:	b280      	uxth	r0, r0
 8006d2c:	b292      	uxth	r2, r2
 8006d2e:	1a12      	subs	r2, r2, r0
 8006d30:	445a      	add	r2, fp
 8006d32:	f8de 0000 	ldr.w	r0, [lr]
 8006d36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006d40:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006d44:	b292      	uxth	r2, r2
 8006d46:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006d4a:	45e1      	cmp	r9, ip
 8006d4c:	f84e 2b04 	str.w	r2, [lr], #4
 8006d50:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006d54:	d2de      	bcs.n	8006d14 <quorem+0x42>
 8006d56:	9b00      	ldr	r3, [sp, #0]
 8006d58:	58eb      	ldr	r3, [r5, r3]
 8006d5a:	b92b      	cbnz	r3, 8006d68 <quorem+0x96>
 8006d5c:	9b01      	ldr	r3, [sp, #4]
 8006d5e:	3b04      	subs	r3, #4
 8006d60:	429d      	cmp	r5, r3
 8006d62:	461a      	mov	r2, r3
 8006d64:	d32f      	bcc.n	8006dc6 <quorem+0xf4>
 8006d66:	613c      	str	r4, [r7, #16]
 8006d68:	4638      	mov	r0, r7
 8006d6a:	f001 f97b 	bl	8008064 <__mcmp>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	db25      	blt.n	8006dbe <quorem+0xec>
 8006d72:	4629      	mov	r1, r5
 8006d74:	2000      	movs	r0, #0
 8006d76:	f858 2b04 	ldr.w	r2, [r8], #4
 8006d7a:	f8d1 c000 	ldr.w	ip, [r1]
 8006d7e:	fa1f fe82 	uxth.w	lr, r2
 8006d82:	fa1f f38c 	uxth.w	r3, ip
 8006d86:	eba3 030e 	sub.w	r3, r3, lr
 8006d8a:	4403      	add	r3, r0
 8006d8c:	0c12      	lsrs	r2, r2, #16
 8006d8e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006d92:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d9c:	45c1      	cmp	r9, r8
 8006d9e:	f841 3b04 	str.w	r3, [r1], #4
 8006da2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006da6:	d2e6      	bcs.n	8006d76 <quorem+0xa4>
 8006da8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006dac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006db0:	b922      	cbnz	r2, 8006dbc <quorem+0xea>
 8006db2:	3b04      	subs	r3, #4
 8006db4:	429d      	cmp	r5, r3
 8006db6:	461a      	mov	r2, r3
 8006db8:	d30b      	bcc.n	8006dd2 <quorem+0x100>
 8006dba:	613c      	str	r4, [r7, #16]
 8006dbc:	3601      	adds	r6, #1
 8006dbe:	4630      	mov	r0, r6
 8006dc0:	b003      	add	sp, #12
 8006dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dc6:	6812      	ldr	r2, [r2, #0]
 8006dc8:	3b04      	subs	r3, #4
 8006dca:	2a00      	cmp	r2, #0
 8006dcc:	d1cb      	bne.n	8006d66 <quorem+0x94>
 8006dce:	3c01      	subs	r4, #1
 8006dd0:	e7c6      	b.n	8006d60 <quorem+0x8e>
 8006dd2:	6812      	ldr	r2, [r2, #0]
 8006dd4:	3b04      	subs	r3, #4
 8006dd6:	2a00      	cmp	r2, #0
 8006dd8:	d1ef      	bne.n	8006dba <quorem+0xe8>
 8006dda:	3c01      	subs	r4, #1
 8006ddc:	e7ea      	b.n	8006db4 <quorem+0xe2>
 8006dde:	2000      	movs	r0, #0
 8006de0:	e7ee      	b.n	8006dc0 <quorem+0xee>
 8006de2:	0000      	movs	r0, r0
 8006de4:	0000      	movs	r0, r0
	...

08006de8 <_dtoa_r>:
 8006de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dec:	69c7      	ldr	r7, [r0, #28]
 8006dee:	b099      	sub	sp, #100	@ 0x64
 8006df0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006df4:	ec55 4b10 	vmov	r4, r5, d0
 8006df8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006dfa:	9109      	str	r1, [sp, #36]	@ 0x24
 8006dfc:	4683      	mov	fp, r0
 8006dfe:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e02:	b97f      	cbnz	r7, 8006e24 <_dtoa_r+0x3c>
 8006e04:	2010      	movs	r0, #16
 8006e06:	f000 fdfd 	bl	8007a04 <malloc>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006e10:	b920      	cbnz	r0, 8006e1c <_dtoa_r+0x34>
 8006e12:	4ba7      	ldr	r3, [pc, #668]	@ (80070b0 <_dtoa_r+0x2c8>)
 8006e14:	21ef      	movs	r1, #239	@ 0xef
 8006e16:	48a7      	ldr	r0, [pc, #668]	@ (80070b4 <_dtoa_r+0x2cc>)
 8006e18:	f001 fcae 	bl	8008778 <__assert_func>
 8006e1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006e20:	6007      	str	r7, [r0, #0]
 8006e22:	60c7      	str	r7, [r0, #12]
 8006e24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006e28:	6819      	ldr	r1, [r3, #0]
 8006e2a:	b159      	cbz	r1, 8006e44 <_dtoa_r+0x5c>
 8006e2c:	685a      	ldr	r2, [r3, #4]
 8006e2e:	604a      	str	r2, [r1, #4]
 8006e30:	2301      	movs	r3, #1
 8006e32:	4093      	lsls	r3, r2
 8006e34:	608b      	str	r3, [r1, #8]
 8006e36:	4658      	mov	r0, fp
 8006e38:	f000 feda 	bl	8007bf0 <_Bfree>
 8006e3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006e40:	2200      	movs	r2, #0
 8006e42:	601a      	str	r2, [r3, #0]
 8006e44:	1e2b      	subs	r3, r5, #0
 8006e46:	bfb9      	ittee	lt
 8006e48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006e4c:	9303      	strlt	r3, [sp, #12]
 8006e4e:	2300      	movge	r3, #0
 8006e50:	6033      	strge	r3, [r6, #0]
 8006e52:	9f03      	ldr	r7, [sp, #12]
 8006e54:	4b98      	ldr	r3, [pc, #608]	@ (80070b8 <_dtoa_r+0x2d0>)
 8006e56:	bfbc      	itt	lt
 8006e58:	2201      	movlt	r2, #1
 8006e5a:	6032      	strlt	r2, [r6, #0]
 8006e5c:	43bb      	bics	r3, r7
 8006e5e:	d112      	bne.n	8006e86 <_dtoa_r+0x9e>
 8006e60:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006e62:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006e6c:	4323      	orrs	r3, r4
 8006e6e:	f000 854d 	beq.w	800790c <_dtoa_r+0xb24>
 8006e72:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006e74:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80070cc <_dtoa_r+0x2e4>
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f000 854f 	beq.w	800791c <_dtoa_r+0xb34>
 8006e7e:	f10a 0303 	add.w	r3, sl, #3
 8006e82:	f000 bd49 	b.w	8007918 <_dtoa_r+0xb30>
 8006e86:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	ec51 0b17 	vmov	r0, r1, d7
 8006e90:	2300      	movs	r3, #0
 8006e92:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006e96:	f7f9 fe17 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e9a:	4680      	mov	r8, r0
 8006e9c:	b158      	cbz	r0, 8006eb6 <_dtoa_r+0xce>
 8006e9e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	6013      	str	r3, [r2, #0]
 8006ea4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006ea6:	b113      	cbz	r3, 8006eae <_dtoa_r+0xc6>
 8006ea8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006eaa:	4b84      	ldr	r3, [pc, #528]	@ (80070bc <_dtoa_r+0x2d4>)
 8006eac:	6013      	str	r3, [r2, #0]
 8006eae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80070d0 <_dtoa_r+0x2e8>
 8006eb2:	f000 bd33 	b.w	800791c <_dtoa_r+0xb34>
 8006eb6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006eba:	aa16      	add	r2, sp, #88	@ 0x58
 8006ebc:	a917      	add	r1, sp, #92	@ 0x5c
 8006ebe:	4658      	mov	r0, fp
 8006ec0:	f001 f980 	bl	80081c4 <__d2b>
 8006ec4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006ec8:	4681      	mov	r9, r0
 8006eca:	2e00      	cmp	r6, #0
 8006ecc:	d077      	beq.n	8006fbe <_dtoa_r+0x1d6>
 8006ece:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ed0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006ed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ed8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006edc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006ee0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006ee4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006ee8:	4619      	mov	r1, r3
 8006eea:	2200      	movs	r2, #0
 8006eec:	4b74      	ldr	r3, [pc, #464]	@ (80070c0 <_dtoa_r+0x2d8>)
 8006eee:	f7f9 f9cb 	bl	8000288 <__aeabi_dsub>
 8006ef2:	a369      	add	r3, pc, #420	@ (adr r3, 8007098 <_dtoa_r+0x2b0>)
 8006ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef8:	f7f9 fb7e 	bl	80005f8 <__aeabi_dmul>
 8006efc:	a368      	add	r3, pc, #416	@ (adr r3, 80070a0 <_dtoa_r+0x2b8>)
 8006efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f02:	f7f9 f9c3 	bl	800028c <__adddf3>
 8006f06:	4604      	mov	r4, r0
 8006f08:	4630      	mov	r0, r6
 8006f0a:	460d      	mov	r5, r1
 8006f0c:	f7f9 fb0a 	bl	8000524 <__aeabi_i2d>
 8006f10:	a365      	add	r3, pc, #404	@ (adr r3, 80070a8 <_dtoa_r+0x2c0>)
 8006f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f16:	f7f9 fb6f 	bl	80005f8 <__aeabi_dmul>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	4620      	mov	r0, r4
 8006f20:	4629      	mov	r1, r5
 8006f22:	f7f9 f9b3 	bl	800028c <__adddf3>
 8006f26:	4604      	mov	r4, r0
 8006f28:	460d      	mov	r5, r1
 8006f2a:	f7f9 fe15 	bl	8000b58 <__aeabi_d2iz>
 8006f2e:	2200      	movs	r2, #0
 8006f30:	4607      	mov	r7, r0
 8006f32:	2300      	movs	r3, #0
 8006f34:	4620      	mov	r0, r4
 8006f36:	4629      	mov	r1, r5
 8006f38:	f7f9 fdd0 	bl	8000adc <__aeabi_dcmplt>
 8006f3c:	b140      	cbz	r0, 8006f50 <_dtoa_r+0x168>
 8006f3e:	4638      	mov	r0, r7
 8006f40:	f7f9 faf0 	bl	8000524 <__aeabi_i2d>
 8006f44:	4622      	mov	r2, r4
 8006f46:	462b      	mov	r3, r5
 8006f48:	f7f9 fdbe 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f4c:	b900      	cbnz	r0, 8006f50 <_dtoa_r+0x168>
 8006f4e:	3f01      	subs	r7, #1
 8006f50:	2f16      	cmp	r7, #22
 8006f52:	d851      	bhi.n	8006ff8 <_dtoa_r+0x210>
 8006f54:	4b5b      	ldr	r3, [pc, #364]	@ (80070c4 <_dtoa_r+0x2dc>)
 8006f56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f62:	f7f9 fdbb 	bl	8000adc <__aeabi_dcmplt>
 8006f66:	2800      	cmp	r0, #0
 8006f68:	d048      	beq.n	8006ffc <_dtoa_r+0x214>
 8006f6a:	3f01      	subs	r7, #1
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006f70:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006f72:	1b9b      	subs	r3, r3, r6
 8006f74:	1e5a      	subs	r2, r3, #1
 8006f76:	bf44      	itt	mi
 8006f78:	f1c3 0801 	rsbmi	r8, r3, #1
 8006f7c:	2300      	movmi	r3, #0
 8006f7e:	9208      	str	r2, [sp, #32]
 8006f80:	bf54      	ite	pl
 8006f82:	f04f 0800 	movpl.w	r8, #0
 8006f86:	9308      	strmi	r3, [sp, #32]
 8006f88:	2f00      	cmp	r7, #0
 8006f8a:	db39      	blt.n	8007000 <_dtoa_r+0x218>
 8006f8c:	9b08      	ldr	r3, [sp, #32]
 8006f8e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006f90:	443b      	add	r3, r7
 8006f92:	9308      	str	r3, [sp, #32]
 8006f94:	2300      	movs	r3, #0
 8006f96:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f9a:	2b09      	cmp	r3, #9
 8006f9c:	d864      	bhi.n	8007068 <_dtoa_r+0x280>
 8006f9e:	2b05      	cmp	r3, #5
 8006fa0:	bfc4      	itt	gt
 8006fa2:	3b04      	subgt	r3, #4
 8006fa4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006fa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fa8:	f1a3 0302 	sub.w	r3, r3, #2
 8006fac:	bfcc      	ite	gt
 8006fae:	2400      	movgt	r4, #0
 8006fb0:	2401      	movle	r4, #1
 8006fb2:	2b03      	cmp	r3, #3
 8006fb4:	d863      	bhi.n	800707e <_dtoa_r+0x296>
 8006fb6:	e8df f003 	tbb	[pc, r3]
 8006fba:	372a      	.short	0x372a
 8006fbc:	5535      	.short	0x5535
 8006fbe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006fc2:	441e      	add	r6, r3
 8006fc4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006fc8:	2b20      	cmp	r3, #32
 8006fca:	bfc1      	itttt	gt
 8006fcc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006fd0:	409f      	lslgt	r7, r3
 8006fd2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006fd6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006fda:	bfd6      	itet	le
 8006fdc:	f1c3 0320 	rsble	r3, r3, #32
 8006fe0:	ea47 0003 	orrgt.w	r0, r7, r3
 8006fe4:	fa04 f003 	lslle.w	r0, r4, r3
 8006fe8:	f7f9 fa8c 	bl	8000504 <__aeabi_ui2d>
 8006fec:	2201      	movs	r2, #1
 8006fee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006ff2:	3e01      	subs	r6, #1
 8006ff4:	9214      	str	r2, [sp, #80]	@ 0x50
 8006ff6:	e777      	b.n	8006ee8 <_dtoa_r+0x100>
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e7b8      	b.n	8006f6e <_dtoa_r+0x186>
 8006ffc:	9012      	str	r0, [sp, #72]	@ 0x48
 8006ffe:	e7b7      	b.n	8006f70 <_dtoa_r+0x188>
 8007000:	427b      	negs	r3, r7
 8007002:	930a      	str	r3, [sp, #40]	@ 0x28
 8007004:	2300      	movs	r3, #0
 8007006:	eba8 0807 	sub.w	r8, r8, r7
 800700a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800700c:	e7c4      	b.n	8006f98 <_dtoa_r+0x1b0>
 800700e:	2300      	movs	r3, #0
 8007010:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007012:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007014:	2b00      	cmp	r3, #0
 8007016:	dc35      	bgt.n	8007084 <_dtoa_r+0x29c>
 8007018:	2301      	movs	r3, #1
 800701a:	9300      	str	r3, [sp, #0]
 800701c:	9307      	str	r3, [sp, #28]
 800701e:	461a      	mov	r2, r3
 8007020:	920e      	str	r2, [sp, #56]	@ 0x38
 8007022:	e00b      	b.n	800703c <_dtoa_r+0x254>
 8007024:	2301      	movs	r3, #1
 8007026:	e7f3      	b.n	8007010 <_dtoa_r+0x228>
 8007028:	2300      	movs	r3, #0
 800702a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800702c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800702e:	18fb      	adds	r3, r7, r3
 8007030:	9300      	str	r3, [sp, #0]
 8007032:	3301      	adds	r3, #1
 8007034:	2b01      	cmp	r3, #1
 8007036:	9307      	str	r3, [sp, #28]
 8007038:	bfb8      	it	lt
 800703a:	2301      	movlt	r3, #1
 800703c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007040:	2100      	movs	r1, #0
 8007042:	2204      	movs	r2, #4
 8007044:	f102 0514 	add.w	r5, r2, #20
 8007048:	429d      	cmp	r5, r3
 800704a:	d91f      	bls.n	800708c <_dtoa_r+0x2a4>
 800704c:	6041      	str	r1, [r0, #4]
 800704e:	4658      	mov	r0, fp
 8007050:	f000 fd8e 	bl	8007b70 <_Balloc>
 8007054:	4682      	mov	sl, r0
 8007056:	2800      	cmp	r0, #0
 8007058:	d13c      	bne.n	80070d4 <_dtoa_r+0x2ec>
 800705a:	4b1b      	ldr	r3, [pc, #108]	@ (80070c8 <_dtoa_r+0x2e0>)
 800705c:	4602      	mov	r2, r0
 800705e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007062:	e6d8      	b.n	8006e16 <_dtoa_r+0x2e>
 8007064:	2301      	movs	r3, #1
 8007066:	e7e0      	b.n	800702a <_dtoa_r+0x242>
 8007068:	2401      	movs	r4, #1
 800706a:	2300      	movs	r3, #0
 800706c:	9309      	str	r3, [sp, #36]	@ 0x24
 800706e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007070:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007074:	9300      	str	r3, [sp, #0]
 8007076:	9307      	str	r3, [sp, #28]
 8007078:	2200      	movs	r2, #0
 800707a:	2312      	movs	r3, #18
 800707c:	e7d0      	b.n	8007020 <_dtoa_r+0x238>
 800707e:	2301      	movs	r3, #1
 8007080:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007082:	e7f5      	b.n	8007070 <_dtoa_r+0x288>
 8007084:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007086:	9300      	str	r3, [sp, #0]
 8007088:	9307      	str	r3, [sp, #28]
 800708a:	e7d7      	b.n	800703c <_dtoa_r+0x254>
 800708c:	3101      	adds	r1, #1
 800708e:	0052      	lsls	r2, r2, #1
 8007090:	e7d8      	b.n	8007044 <_dtoa_r+0x25c>
 8007092:	bf00      	nop
 8007094:	f3af 8000 	nop.w
 8007098:	636f4361 	.word	0x636f4361
 800709c:	3fd287a7 	.word	0x3fd287a7
 80070a0:	8b60c8b3 	.word	0x8b60c8b3
 80070a4:	3fc68a28 	.word	0x3fc68a28
 80070a8:	509f79fb 	.word	0x509f79fb
 80070ac:	3fd34413 	.word	0x3fd34413
 80070b0:	08009431 	.word	0x08009431
 80070b4:	08009448 	.word	0x08009448
 80070b8:	7ff00000 	.word	0x7ff00000
 80070bc:	08009401 	.word	0x08009401
 80070c0:	3ff80000 	.word	0x3ff80000
 80070c4:	08009540 	.word	0x08009540
 80070c8:	080094a0 	.word	0x080094a0
 80070cc:	0800942d 	.word	0x0800942d
 80070d0:	08009400 	.word	0x08009400
 80070d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80070d8:	6018      	str	r0, [r3, #0]
 80070da:	9b07      	ldr	r3, [sp, #28]
 80070dc:	2b0e      	cmp	r3, #14
 80070de:	f200 80a4 	bhi.w	800722a <_dtoa_r+0x442>
 80070e2:	2c00      	cmp	r4, #0
 80070e4:	f000 80a1 	beq.w	800722a <_dtoa_r+0x442>
 80070e8:	2f00      	cmp	r7, #0
 80070ea:	dd33      	ble.n	8007154 <_dtoa_r+0x36c>
 80070ec:	4bad      	ldr	r3, [pc, #692]	@ (80073a4 <_dtoa_r+0x5bc>)
 80070ee:	f007 020f 	and.w	r2, r7, #15
 80070f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070f6:	ed93 7b00 	vldr	d7, [r3]
 80070fa:	05f8      	lsls	r0, r7, #23
 80070fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007100:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007104:	d516      	bpl.n	8007134 <_dtoa_r+0x34c>
 8007106:	4ba8      	ldr	r3, [pc, #672]	@ (80073a8 <_dtoa_r+0x5c0>)
 8007108:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800710c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007110:	f7f9 fb9c 	bl	800084c <__aeabi_ddiv>
 8007114:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007118:	f004 040f 	and.w	r4, r4, #15
 800711c:	2603      	movs	r6, #3
 800711e:	4da2      	ldr	r5, [pc, #648]	@ (80073a8 <_dtoa_r+0x5c0>)
 8007120:	b954      	cbnz	r4, 8007138 <_dtoa_r+0x350>
 8007122:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800712a:	f7f9 fb8f 	bl	800084c <__aeabi_ddiv>
 800712e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007132:	e028      	b.n	8007186 <_dtoa_r+0x39e>
 8007134:	2602      	movs	r6, #2
 8007136:	e7f2      	b.n	800711e <_dtoa_r+0x336>
 8007138:	07e1      	lsls	r1, r4, #31
 800713a:	d508      	bpl.n	800714e <_dtoa_r+0x366>
 800713c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007140:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007144:	f7f9 fa58 	bl	80005f8 <__aeabi_dmul>
 8007148:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800714c:	3601      	adds	r6, #1
 800714e:	1064      	asrs	r4, r4, #1
 8007150:	3508      	adds	r5, #8
 8007152:	e7e5      	b.n	8007120 <_dtoa_r+0x338>
 8007154:	f000 80d2 	beq.w	80072fc <_dtoa_r+0x514>
 8007158:	427c      	negs	r4, r7
 800715a:	4b92      	ldr	r3, [pc, #584]	@ (80073a4 <_dtoa_r+0x5bc>)
 800715c:	4d92      	ldr	r5, [pc, #584]	@ (80073a8 <_dtoa_r+0x5c0>)
 800715e:	f004 020f 	and.w	r2, r4, #15
 8007162:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800716e:	f7f9 fa43 	bl	80005f8 <__aeabi_dmul>
 8007172:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007176:	1124      	asrs	r4, r4, #4
 8007178:	2300      	movs	r3, #0
 800717a:	2602      	movs	r6, #2
 800717c:	2c00      	cmp	r4, #0
 800717e:	f040 80b2 	bne.w	80072e6 <_dtoa_r+0x4fe>
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1d3      	bne.n	800712e <_dtoa_r+0x346>
 8007186:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007188:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800718c:	2b00      	cmp	r3, #0
 800718e:	f000 80b7 	beq.w	8007300 <_dtoa_r+0x518>
 8007192:	4b86      	ldr	r3, [pc, #536]	@ (80073ac <_dtoa_r+0x5c4>)
 8007194:	2200      	movs	r2, #0
 8007196:	4620      	mov	r0, r4
 8007198:	4629      	mov	r1, r5
 800719a:	f7f9 fc9f 	bl	8000adc <__aeabi_dcmplt>
 800719e:	2800      	cmp	r0, #0
 80071a0:	f000 80ae 	beq.w	8007300 <_dtoa_r+0x518>
 80071a4:	9b07      	ldr	r3, [sp, #28]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	f000 80aa 	beq.w	8007300 <_dtoa_r+0x518>
 80071ac:	9b00      	ldr	r3, [sp, #0]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	dd37      	ble.n	8007222 <_dtoa_r+0x43a>
 80071b2:	1e7b      	subs	r3, r7, #1
 80071b4:	9304      	str	r3, [sp, #16]
 80071b6:	4620      	mov	r0, r4
 80071b8:	4b7d      	ldr	r3, [pc, #500]	@ (80073b0 <_dtoa_r+0x5c8>)
 80071ba:	2200      	movs	r2, #0
 80071bc:	4629      	mov	r1, r5
 80071be:	f7f9 fa1b 	bl	80005f8 <__aeabi_dmul>
 80071c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071c6:	9c00      	ldr	r4, [sp, #0]
 80071c8:	3601      	adds	r6, #1
 80071ca:	4630      	mov	r0, r6
 80071cc:	f7f9 f9aa 	bl	8000524 <__aeabi_i2d>
 80071d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071d4:	f7f9 fa10 	bl	80005f8 <__aeabi_dmul>
 80071d8:	4b76      	ldr	r3, [pc, #472]	@ (80073b4 <_dtoa_r+0x5cc>)
 80071da:	2200      	movs	r2, #0
 80071dc:	f7f9 f856 	bl	800028c <__adddf3>
 80071e0:	4605      	mov	r5, r0
 80071e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80071e6:	2c00      	cmp	r4, #0
 80071e8:	f040 808d 	bne.w	8007306 <_dtoa_r+0x51e>
 80071ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071f0:	4b71      	ldr	r3, [pc, #452]	@ (80073b8 <_dtoa_r+0x5d0>)
 80071f2:	2200      	movs	r2, #0
 80071f4:	f7f9 f848 	bl	8000288 <__aeabi_dsub>
 80071f8:	4602      	mov	r2, r0
 80071fa:	460b      	mov	r3, r1
 80071fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007200:	462a      	mov	r2, r5
 8007202:	4633      	mov	r3, r6
 8007204:	f7f9 fc88 	bl	8000b18 <__aeabi_dcmpgt>
 8007208:	2800      	cmp	r0, #0
 800720a:	f040 828b 	bne.w	8007724 <_dtoa_r+0x93c>
 800720e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007212:	462a      	mov	r2, r5
 8007214:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007218:	f7f9 fc60 	bl	8000adc <__aeabi_dcmplt>
 800721c:	2800      	cmp	r0, #0
 800721e:	f040 8128 	bne.w	8007472 <_dtoa_r+0x68a>
 8007222:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007226:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800722a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800722c:	2b00      	cmp	r3, #0
 800722e:	f2c0 815a 	blt.w	80074e6 <_dtoa_r+0x6fe>
 8007232:	2f0e      	cmp	r7, #14
 8007234:	f300 8157 	bgt.w	80074e6 <_dtoa_r+0x6fe>
 8007238:	4b5a      	ldr	r3, [pc, #360]	@ (80073a4 <_dtoa_r+0x5bc>)
 800723a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800723e:	ed93 7b00 	vldr	d7, [r3]
 8007242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007244:	2b00      	cmp	r3, #0
 8007246:	ed8d 7b00 	vstr	d7, [sp]
 800724a:	da03      	bge.n	8007254 <_dtoa_r+0x46c>
 800724c:	9b07      	ldr	r3, [sp, #28]
 800724e:	2b00      	cmp	r3, #0
 8007250:	f340 8101 	ble.w	8007456 <_dtoa_r+0x66e>
 8007254:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007258:	4656      	mov	r6, sl
 800725a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800725e:	4620      	mov	r0, r4
 8007260:	4629      	mov	r1, r5
 8007262:	f7f9 faf3 	bl	800084c <__aeabi_ddiv>
 8007266:	f7f9 fc77 	bl	8000b58 <__aeabi_d2iz>
 800726a:	4680      	mov	r8, r0
 800726c:	f7f9 f95a 	bl	8000524 <__aeabi_i2d>
 8007270:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007274:	f7f9 f9c0 	bl	80005f8 <__aeabi_dmul>
 8007278:	4602      	mov	r2, r0
 800727a:	460b      	mov	r3, r1
 800727c:	4620      	mov	r0, r4
 800727e:	4629      	mov	r1, r5
 8007280:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007284:	f7f9 f800 	bl	8000288 <__aeabi_dsub>
 8007288:	f806 4b01 	strb.w	r4, [r6], #1
 800728c:	9d07      	ldr	r5, [sp, #28]
 800728e:	eba6 040a 	sub.w	r4, r6, sl
 8007292:	42a5      	cmp	r5, r4
 8007294:	4602      	mov	r2, r0
 8007296:	460b      	mov	r3, r1
 8007298:	f040 8117 	bne.w	80074ca <_dtoa_r+0x6e2>
 800729c:	f7f8 fff6 	bl	800028c <__adddf3>
 80072a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072a4:	4604      	mov	r4, r0
 80072a6:	460d      	mov	r5, r1
 80072a8:	f7f9 fc36 	bl	8000b18 <__aeabi_dcmpgt>
 80072ac:	2800      	cmp	r0, #0
 80072ae:	f040 80f9 	bne.w	80074a4 <_dtoa_r+0x6bc>
 80072b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072b6:	4620      	mov	r0, r4
 80072b8:	4629      	mov	r1, r5
 80072ba:	f7f9 fc05 	bl	8000ac8 <__aeabi_dcmpeq>
 80072be:	b118      	cbz	r0, 80072c8 <_dtoa_r+0x4e0>
 80072c0:	f018 0f01 	tst.w	r8, #1
 80072c4:	f040 80ee 	bne.w	80074a4 <_dtoa_r+0x6bc>
 80072c8:	4649      	mov	r1, r9
 80072ca:	4658      	mov	r0, fp
 80072cc:	f000 fc90 	bl	8007bf0 <_Bfree>
 80072d0:	2300      	movs	r3, #0
 80072d2:	7033      	strb	r3, [r6, #0]
 80072d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80072d6:	3701      	adds	r7, #1
 80072d8:	601f      	str	r7, [r3, #0]
 80072da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80072dc:	2b00      	cmp	r3, #0
 80072de:	f000 831d 	beq.w	800791c <_dtoa_r+0xb34>
 80072e2:	601e      	str	r6, [r3, #0]
 80072e4:	e31a      	b.n	800791c <_dtoa_r+0xb34>
 80072e6:	07e2      	lsls	r2, r4, #31
 80072e8:	d505      	bpl.n	80072f6 <_dtoa_r+0x50e>
 80072ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 80072ee:	f7f9 f983 	bl	80005f8 <__aeabi_dmul>
 80072f2:	3601      	adds	r6, #1
 80072f4:	2301      	movs	r3, #1
 80072f6:	1064      	asrs	r4, r4, #1
 80072f8:	3508      	adds	r5, #8
 80072fa:	e73f      	b.n	800717c <_dtoa_r+0x394>
 80072fc:	2602      	movs	r6, #2
 80072fe:	e742      	b.n	8007186 <_dtoa_r+0x39e>
 8007300:	9c07      	ldr	r4, [sp, #28]
 8007302:	9704      	str	r7, [sp, #16]
 8007304:	e761      	b.n	80071ca <_dtoa_r+0x3e2>
 8007306:	4b27      	ldr	r3, [pc, #156]	@ (80073a4 <_dtoa_r+0x5bc>)
 8007308:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800730a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800730e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007312:	4454      	add	r4, sl
 8007314:	2900      	cmp	r1, #0
 8007316:	d053      	beq.n	80073c0 <_dtoa_r+0x5d8>
 8007318:	4928      	ldr	r1, [pc, #160]	@ (80073bc <_dtoa_r+0x5d4>)
 800731a:	2000      	movs	r0, #0
 800731c:	f7f9 fa96 	bl	800084c <__aeabi_ddiv>
 8007320:	4633      	mov	r3, r6
 8007322:	462a      	mov	r2, r5
 8007324:	f7f8 ffb0 	bl	8000288 <__aeabi_dsub>
 8007328:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800732c:	4656      	mov	r6, sl
 800732e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007332:	f7f9 fc11 	bl	8000b58 <__aeabi_d2iz>
 8007336:	4605      	mov	r5, r0
 8007338:	f7f9 f8f4 	bl	8000524 <__aeabi_i2d>
 800733c:	4602      	mov	r2, r0
 800733e:	460b      	mov	r3, r1
 8007340:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007344:	f7f8 ffa0 	bl	8000288 <__aeabi_dsub>
 8007348:	3530      	adds	r5, #48	@ 0x30
 800734a:	4602      	mov	r2, r0
 800734c:	460b      	mov	r3, r1
 800734e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007352:	f806 5b01 	strb.w	r5, [r6], #1
 8007356:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800735a:	f7f9 fbbf 	bl	8000adc <__aeabi_dcmplt>
 800735e:	2800      	cmp	r0, #0
 8007360:	d171      	bne.n	8007446 <_dtoa_r+0x65e>
 8007362:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007366:	4911      	ldr	r1, [pc, #68]	@ (80073ac <_dtoa_r+0x5c4>)
 8007368:	2000      	movs	r0, #0
 800736a:	f7f8 ff8d 	bl	8000288 <__aeabi_dsub>
 800736e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007372:	f7f9 fbb3 	bl	8000adc <__aeabi_dcmplt>
 8007376:	2800      	cmp	r0, #0
 8007378:	f040 8095 	bne.w	80074a6 <_dtoa_r+0x6be>
 800737c:	42a6      	cmp	r6, r4
 800737e:	f43f af50 	beq.w	8007222 <_dtoa_r+0x43a>
 8007382:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007386:	4b0a      	ldr	r3, [pc, #40]	@ (80073b0 <_dtoa_r+0x5c8>)
 8007388:	2200      	movs	r2, #0
 800738a:	f7f9 f935 	bl	80005f8 <__aeabi_dmul>
 800738e:	4b08      	ldr	r3, [pc, #32]	@ (80073b0 <_dtoa_r+0x5c8>)
 8007390:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007394:	2200      	movs	r2, #0
 8007396:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800739a:	f7f9 f92d 	bl	80005f8 <__aeabi_dmul>
 800739e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073a2:	e7c4      	b.n	800732e <_dtoa_r+0x546>
 80073a4:	08009540 	.word	0x08009540
 80073a8:	08009518 	.word	0x08009518
 80073ac:	3ff00000 	.word	0x3ff00000
 80073b0:	40240000 	.word	0x40240000
 80073b4:	401c0000 	.word	0x401c0000
 80073b8:	40140000 	.word	0x40140000
 80073bc:	3fe00000 	.word	0x3fe00000
 80073c0:	4631      	mov	r1, r6
 80073c2:	4628      	mov	r0, r5
 80073c4:	f7f9 f918 	bl	80005f8 <__aeabi_dmul>
 80073c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80073cc:	9415      	str	r4, [sp, #84]	@ 0x54
 80073ce:	4656      	mov	r6, sl
 80073d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073d4:	f7f9 fbc0 	bl	8000b58 <__aeabi_d2iz>
 80073d8:	4605      	mov	r5, r0
 80073da:	f7f9 f8a3 	bl	8000524 <__aeabi_i2d>
 80073de:	4602      	mov	r2, r0
 80073e0:	460b      	mov	r3, r1
 80073e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073e6:	f7f8 ff4f 	bl	8000288 <__aeabi_dsub>
 80073ea:	3530      	adds	r5, #48	@ 0x30
 80073ec:	f806 5b01 	strb.w	r5, [r6], #1
 80073f0:	4602      	mov	r2, r0
 80073f2:	460b      	mov	r3, r1
 80073f4:	42a6      	cmp	r6, r4
 80073f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073fa:	f04f 0200 	mov.w	r2, #0
 80073fe:	d124      	bne.n	800744a <_dtoa_r+0x662>
 8007400:	4bac      	ldr	r3, [pc, #688]	@ (80076b4 <_dtoa_r+0x8cc>)
 8007402:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007406:	f7f8 ff41 	bl	800028c <__adddf3>
 800740a:	4602      	mov	r2, r0
 800740c:	460b      	mov	r3, r1
 800740e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007412:	f7f9 fb81 	bl	8000b18 <__aeabi_dcmpgt>
 8007416:	2800      	cmp	r0, #0
 8007418:	d145      	bne.n	80074a6 <_dtoa_r+0x6be>
 800741a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800741e:	49a5      	ldr	r1, [pc, #660]	@ (80076b4 <_dtoa_r+0x8cc>)
 8007420:	2000      	movs	r0, #0
 8007422:	f7f8 ff31 	bl	8000288 <__aeabi_dsub>
 8007426:	4602      	mov	r2, r0
 8007428:	460b      	mov	r3, r1
 800742a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800742e:	f7f9 fb55 	bl	8000adc <__aeabi_dcmplt>
 8007432:	2800      	cmp	r0, #0
 8007434:	f43f aef5 	beq.w	8007222 <_dtoa_r+0x43a>
 8007438:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800743a:	1e73      	subs	r3, r6, #1
 800743c:	9315      	str	r3, [sp, #84]	@ 0x54
 800743e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007442:	2b30      	cmp	r3, #48	@ 0x30
 8007444:	d0f8      	beq.n	8007438 <_dtoa_r+0x650>
 8007446:	9f04      	ldr	r7, [sp, #16]
 8007448:	e73e      	b.n	80072c8 <_dtoa_r+0x4e0>
 800744a:	4b9b      	ldr	r3, [pc, #620]	@ (80076b8 <_dtoa_r+0x8d0>)
 800744c:	f7f9 f8d4 	bl	80005f8 <__aeabi_dmul>
 8007450:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007454:	e7bc      	b.n	80073d0 <_dtoa_r+0x5e8>
 8007456:	d10c      	bne.n	8007472 <_dtoa_r+0x68a>
 8007458:	4b98      	ldr	r3, [pc, #608]	@ (80076bc <_dtoa_r+0x8d4>)
 800745a:	2200      	movs	r2, #0
 800745c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007460:	f7f9 f8ca 	bl	80005f8 <__aeabi_dmul>
 8007464:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007468:	f7f9 fb4c 	bl	8000b04 <__aeabi_dcmpge>
 800746c:	2800      	cmp	r0, #0
 800746e:	f000 8157 	beq.w	8007720 <_dtoa_r+0x938>
 8007472:	2400      	movs	r4, #0
 8007474:	4625      	mov	r5, r4
 8007476:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007478:	43db      	mvns	r3, r3
 800747a:	9304      	str	r3, [sp, #16]
 800747c:	4656      	mov	r6, sl
 800747e:	2700      	movs	r7, #0
 8007480:	4621      	mov	r1, r4
 8007482:	4658      	mov	r0, fp
 8007484:	f000 fbb4 	bl	8007bf0 <_Bfree>
 8007488:	2d00      	cmp	r5, #0
 800748a:	d0dc      	beq.n	8007446 <_dtoa_r+0x65e>
 800748c:	b12f      	cbz	r7, 800749a <_dtoa_r+0x6b2>
 800748e:	42af      	cmp	r7, r5
 8007490:	d003      	beq.n	800749a <_dtoa_r+0x6b2>
 8007492:	4639      	mov	r1, r7
 8007494:	4658      	mov	r0, fp
 8007496:	f000 fbab 	bl	8007bf0 <_Bfree>
 800749a:	4629      	mov	r1, r5
 800749c:	4658      	mov	r0, fp
 800749e:	f000 fba7 	bl	8007bf0 <_Bfree>
 80074a2:	e7d0      	b.n	8007446 <_dtoa_r+0x65e>
 80074a4:	9704      	str	r7, [sp, #16]
 80074a6:	4633      	mov	r3, r6
 80074a8:	461e      	mov	r6, r3
 80074aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074ae:	2a39      	cmp	r2, #57	@ 0x39
 80074b0:	d107      	bne.n	80074c2 <_dtoa_r+0x6da>
 80074b2:	459a      	cmp	sl, r3
 80074b4:	d1f8      	bne.n	80074a8 <_dtoa_r+0x6c0>
 80074b6:	9a04      	ldr	r2, [sp, #16]
 80074b8:	3201      	adds	r2, #1
 80074ba:	9204      	str	r2, [sp, #16]
 80074bc:	2230      	movs	r2, #48	@ 0x30
 80074be:	f88a 2000 	strb.w	r2, [sl]
 80074c2:	781a      	ldrb	r2, [r3, #0]
 80074c4:	3201      	adds	r2, #1
 80074c6:	701a      	strb	r2, [r3, #0]
 80074c8:	e7bd      	b.n	8007446 <_dtoa_r+0x65e>
 80074ca:	4b7b      	ldr	r3, [pc, #492]	@ (80076b8 <_dtoa_r+0x8d0>)
 80074cc:	2200      	movs	r2, #0
 80074ce:	f7f9 f893 	bl	80005f8 <__aeabi_dmul>
 80074d2:	2200      	movs	r2, #0
 80074d4:	2300      	movs	r3, #0
 80074d6:	4604      	mov	r4, r0
 80074d8:	460d      	mov	r5, r1
 80074da:	f7f9 faf5 	bl	8000ac8 <__aeabi_dcmpeq>
 80074de:	2800      	cmp	r0, #0
 80074e0:	f43f aebb 	beq.w	800725a <_dtoa_r+0x472>
 80074e4:	e6f0      	b.n	80072c8 <_dtoa_r+0x4e0>
 80074e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80074e8:	2a00      	cmp	r2, #0
 80074ea:	f000 80db 	beq.w	80076a4 <_dtoa_r+0x8bc>
 80074ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074f0:	2a01      	cmp	r2, #1
 80074f2:	f300 80bf 	bgt.w	8007674 <_dtoa_r+0x88c>
 80074f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80074f8:	2a00      	cmp	r2, #0
 80074fa:	f000 80b7 	beq.w	800766c <_dtoa_r+0x884>
 80074fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007502:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007504:	4646      	mov	r6, r8
 8007506:	9a08      	ldr	r2, [sp, #32]
 8007508:	2101      	movs	r1, #1
 800750a:	441a      	add	r2, r3
 800750c:	4658      	mov	r0, fp
 800750e:	4498      	add	r8, r3
 8007510:	9208      	str	r2, [sp, #32]
 8007512:	f000 fc21 	bl	8007d58 <__i2b>
 8007516:	4605      	mov	r5, r0
 8007518:	b15e      	cbz	r6, 8007532 <_dtoa_r+0x74a>
 800751a:	9b08      	ldr	r3, [sp, #32]
 800751c:	2b00      	cmp	r3, #0
 800751e:	dd08      	ble.n	8007532 <_dtoa_r+0x74a>
 8007520:	42b3      	cmp	r3, r6
 8007522:	9a08      	ldr	r2, [sp, #32]
 8007524:	bfa8      	it	ge
 8007526:	4633      	movge	r3, r6
 8007528:	eba8 0803 	sub.w	r8, r8, r3
 800752c:	1af6      	subs	r6, r6, r3
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	9308      	str	r3, [sp, #32]
 8007532:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007534:	b1f3      	cbz	r3, 8007574 <_dtoa_r+0x78c>
 8007536:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007538:	2b00      	cmp	r3, #0
 800753a:	f000 80b7 	beq.w	80076ac <_dtoa_r+0x8c4>
 800753e:	b18c      	cbz	r4, 8007564 <_dtoa_r+0x77c>
 8007540:	4629      	mov	r1, r5
 8007542:	4622      	mov	r2, r4
 8007544:	4658      	mov	r0, fp
 8007546:	f000 fcc7 	bl	8007ed8 <__pow5mult>
 800754a:	464a      	mov	r2, r9
 800754c:	4601      	mov	r1, r0
 800754e:	4605      	mov	r5, r0
 8007550:	4658      	mov	r0, fp
 8007552:	f000 fc17 	bl	8007d84 <__multiply>
 8007556:	4649      	mov	r1, r9
 8007558:	9004      	str	r0, [sp, #16]
 800755a:	4658      	mov	r0, fp
 800755c:	f000 fb48 	bl	8007bf0 <_Bfree>
 8007560:	9b04      	ldr	r3, [sp, #16]
 8007562:	4699      	mov	r9, r3
 8007564:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007566:	1b1a      	subs	r2, r3, r4
 8007568:	d004      	beq.n	8007574 <_dtoa_r+0x78c>
 800756a:	4649      	mov	r1, r9
 800756c:	4658      	mov	r0, fp
 800756e:	f000 fcb3 	bl	8007ed8 <__pow5mult>
 8007572:	4681      	mov	r9, r0
 8007574:	2101      	movs	r1, #1
 8007576:	4658      	mov	r0, fp
 8007578:	f000 fbee 	bl	8007d58 <__i2b>
 800757c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800757e:	4604      	mov	r4, r0
 8007580:	2b00      	cmp	r3, #0
 8007582:	f000 81cf 	beq.w	8007924 <_dtoa_r+0xb3c>
 8007586:	461a      	mov	r2, r3
 8007588:	4601      	mov	r1, r0
 800758a:	4658      	mov	r0, fp
 800758c:	f000 fca4 	bl	8007ed8 <__pow5mult>
 8007590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007592:	2b01      	cmp	r3, #1
 8007594:	4604      	mov	r4, r0
 8007596:	f300 8095 	bgt.w	80076c4 <_dtoa_r+0x8dc>
 800759a:	9b02      	ldr	r3, [sp, #8]
 800759c:	2b00      	cmp	r3, #0
 800759e:	f040 8087 	bne.w	80076b0 <_dtoa_r+0x8c8>
 80075a2:	9b03      	ldr	r3, [sp, #12]
 80075a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	f040 8089 	bne.w	80076c0 <_dtoa_r+0x8d8>
 80075ae:	9b03      	ldr	r3, [sp, #12]
 80075b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80075b4:	0d1b      	lsrs	r3, r3, #20
 80075b6:	051b      	lsls	r3, r3, #20
 80075b8:	b12b      	cbz	r3, 80075c6 <_dtoa_r+0x7de>
 80075ba:	9b08      	ldr	r3, [sp, #32]
 80075bc:	3301      	adds	r3, #1
 80075be:	9308      	str	r3, [sp, #32]
 80075c0:	f108 0801 	add.w	r8, r8, #1
 80075c4:	2301      	movs	r3, #1
 80075c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80075c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	f000 81b0 	beq.w	8007930 <_dtoa_r+0xb48>
 80075d0:	6923      	ldr	r3, [r4, #16]
 80075d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80075d6:	6918      	ldr	r0, [r3, #16]
 80075d8:	f000 fb72 	bl	8007cc0 <__hi0bits>
 80075dc:	f1c0 0020 	rsb	r0, r0, #32
 80075e0:	9b08      	ldr	r3, [sp, #32]
 80075e2:	4418      	add	r0, r3
 80075e4:	f010 001f 	ands.w	r0, r0, #31
 80075e8:	d077      	beq.n	80076da <_dtoa_r+0x8f2>
 80075ea:	f1c0 0320 	rsb	r3, r0, #32
 80075ee:	2b04      	cmp	r3, #4
 80075f0:	dd6b      	ble.n	80076ca <_dtoa_r+0x8e2>
 80075f2:	9b08      	ldr	r3, [sp, #32]
 80075f4:	f1c0 001c 	rsb	r0, r0, #28
 80075f8:	4403      	add	r3, r0
 80075fa:	4480      	add	r8, r0
 80075fc:	4406      	add	r6, r0
 80075fe:	9308      	str	r3, [sp, #32]
 8007600:	f1b8 0f00 	cmp.w	r8, #0
 8007604:	dd05      	ble.n	8007612 <_dtoa_r+0x82a>
 8007606:	4649      	mov	r1, r9
 8007608:	4642      	mov	r2, r8
 800760a:	4658      	mov	r0, fp
 800760c:	f000 fcbe 	bl	8007f8c <__lshift>
 8007610:	4681      	mov	r9, r0
 8007612:	9b08      	ldr	r3, [sp, #32]
 8007614:	2b00      	cmp	r3, #0
 8007616:	dd05      	ble.n	8007624 <_dtoa_r+0x83c>
 8007618:	4621      	mov	r1, r4
 800761a:	461a      	mov	r2, r3
 800761c:	4658      	mov	r0, fp
 800761e:	f000 fcb5 	bl	8007f8c <__lshift>
 8007622:	4604      	mov	r4, r0
 8007624:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007626:	2b00      	cmp	r3, #0
 8007628:	d059      	beq.n	80076de <_dtoa_r+0x8f6>
 800762a:	4621      	mov	r1, r4
 800762c:	4648      	mov	r0, r9
 800762e:	f000 fd19 	bl	8008064 <__mcmp>
 8007632:	2800      	cmp	r0, #0
 8007634:	da53      	bge.n	80076de <_dtoa_r+0x8f6>
 8007636:	1e7b      	subs	r3, r7, #1
 8007638:	9304      	str	r3, [sp, #16]
 800763a:	4649      	mov	r1, r9
 800763c:	2300      	movs	r3, #0
 800763e:	220a      	movs	r2, #10
 8007640:	4658      	mov	r0, fp
 8007642:	f000 faf7 	bl	8007c34 <__multadd>
 8007646:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007648:	4681      	mov	r9, r0
 800764a:	2b00      	cmp	r3, #0
 800764c:	f000 8172 	beq.w	8007934 <_dtoa_r+0xb4c>
 8007650:	2300      	movs	r3, #0
 8007652:	4629      	mov	r1, r5
 8007654:	220a      	movs	r2, #10
 8007656:	4658      	mov	r0, fp
 8007658:	f000 faec 	bl	8007c34 <__multadd>
 800765c:	9b00      	ldr	r3, [sp, #0]
 800765e:	2b00      	cmp	r3, #0
 8007660:	4605      	mov	r5, r0
 8007662:	dc67      	bgt.n	8007734 <_dtoa_r+0x94c>
 8007664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007666:	2b02      	cmp	r3, #2
 8007668:	dc41      	bgt.n	80076ee <_dtoa_r+0x906>
 800766a:	e063      	b.n	8007734 <_dtoa_r+0x94c>
 800766c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800766e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007672:	e746      	b.n	8007502 <_dtoa_r+0x71a>
 8007674:	9b07      	ldr	r3, [sp, #28]
 8007676:	1e5c      	subs	r4, r3, #1
 8007678:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800767a:	42a3      	cmp	r3, r4
 800767c:	bfbf      	itttt	lt
 800767e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007680:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007682:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007684:	1ae3      	sublt	r3, r4, r3
 8007686:	bfb4      	ite	lt
 8007688:	18d2      	addlt	r2, r2, r3
 800768a:	1b1c      	subge	r4, r3, r4
 800768c:	9b07      	ldr	r3, [sp, #28]
 800768e:	bfbc      	itt	lt
 8007690:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007692:	2400      	movlt	r4, #0
 8007694:	2b00      	cmp	r3, #0
 8007696:	bfb5      	itete	lt
 8007698:	eba8 0603 	sublt.w	r6, r8, r3
 800769c:	9b07      	ldrge	r3, [sp, #28]
 800769e:	2300      	movlt	r3, #0
 80076a0:	4646      	movge	r6, r8
 80076a2:	e730      	b.n	8007506 <_dtoa_r+0x71e>
 80076a4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80076a6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80076a8:	4646      	mov	r6, r8
 80076aa:	e735      	b.n	8007518 <_dtoa_r+0x730>
 80076ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076ae:	e75c      	b.n	800756a <_dtoa_r+0x782>
 80076b0:	2300      	movs	r3, #0
 80076b2:	e788      	b.n	80075c6 <_dtoa_r+0x7de>
 80076b4:	3fe00000 	.word	0x3fe00000
 80076b8:	40240000 	.word	0x40240000
 80076bc:	40140000 	.word	0x40140000
 80076c0:	9b02      	ldr	r3, [sp, #8]
 80076c2:	e780      	b.n	80075c6 <_dtoa_r+0x7de>
 80076c4:	2300      	movs	r3, #0
 80076c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80076c8:	e782      	b.n	80075d0 <_dtoa_r+0x7e8>
 80076ca:	d099      	beq.n	8007600 <_dtoa_r+0x818>
 80076cc:	9a08      	ldr	r2, [sp, #32]
 80076ce:	331c      	adds	r3, #28
 80076d0:	441a      	add	r2, r3
 80076d2:	4498      	add	r8, r3
 80076d4:	441e      	add	r6, r3
 80076d6:	9208      	str	r2, [sp, #32]
 80076d8:	e792      	b.n	8007600 <_dtoa_r+0x818>
 80076da:	4603      	mov	r3, r0
 80076dc:	e7f6      	b.n	80076cc <_dtoa_r+0x8e4>
 80076de:	9b07      	ldr	r3, [sp, #28]
 80076e0:	9704      	str	r7, [sp, #16]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	dc20      	bgt.n	8007728 <_dtoa_r+0x940>
 80076e6:	9300      	str	r3, [sp, #0]
 80076e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	dd1e      	ble.n	800772c <_dtoa_r+0x944>
 80076ee:	9b00      	ldr	r3, [sp, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f47f aec0 	bne.w	8007476 <_dtoa_r+0x68e>
 80076f6:	4621      	mov	r1, r4
 80076f8:	2205      	movs	r2, #5
 80076fa:	4658      	mov	r0, fp
 80076fc:	f000 fa9a 	bl	8007c34 <__multadd>
 8007700:	4601      	mov	r1, r0
 8007702:	4604      	mov	r4, r0
 8007704:	4648      	mov	r0, r9
 8007706:	f000 fcad 	bl	8008064 <__mcmp>
 800770a:	2800      	cmp	r0, #0
 800770c:	f77f aeb3 	ble.w	8007476 <_dtoa_r+0x68e>
 8007710:	4656      	mov	r6, sl
 8007712:	2331      	movs	r3, #49	@ 0x31
 8007714:	f806 3b01 	strb.w	r3, [r6], #1
 8007718:	9b04      	ldr	r3, [sp, #16]
 800771a:	3301      	adds	r3, #1
 800771c:	9304      	str	r3, [sp, #16]
 800771e:	e6ae      	b.n	800747e <_dtoa_r+0x696>
 8007720:	9c07      	ldr	r4, [sp, #28]
 8007722:	9704      	str	r7, [sp, #16]
 8007724:	4625      	mov	r5, r4
 8007726:	e7f3      	b.n	8007710 <_dtoa_r+0x928>
 8007728:	9b07      	ldr	r3, [sp, #28]
 800772a:	9300      	str	r3, [sp, #0]
 800772c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800772e:	2b00      	cmp	r3, #0
 8007730:	f000 8104 	beq.w	800793c <_dtoa_r+0xb54>
 8007734:	2e00      	cmp	r6, #0
 8007736:	dd05      	ble.n	8007744 <_dtoa_r+0x95c>
 8007738:	4629      	mov	r1, r5
 800773a:	4632      	mov	r2, r6
 800773c:	4658      	mov	r0, fp
 800773e:	f000 fc25 	bl	8007f8c <__lshift>
 8007742:	4605      	mov	r5, r0
 8007744:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007746:	2b00      	cmp	r3, #0
 8007748:	d05a      	beq.n	8007800 <_dtoa_r+0xa18>
 800774a:	6869      	ldr	r1, [r5, #4]
 800774c:	4658      	mov	r0, fp
 800774e:	f000 fa0f 	bl	8007b70 <_Balloc>
 8007752:	4606      	mov	r6, r0
 8007754:	b928      	cbnz	r0, 8007762 <_dtoa_r+0x97a>
 8007756:	4b84      	ldr	r3, [pc, #528]	@ (8007968 <_dtoa_r+0xb80>)
 8007758:	4602      	mov	r2, r0
 800775a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800775e:	f7ff bb5a 	b.w	8006e16 <_dtoa_r+0x2e>
 8007762:	692a      	ldr	r2, [r5, #16]
 8007764:	3202      	adds	r2, #2
 8007766:	0092      	lsls	r2, r2, #2
 8007768:	f105 010c 	add.w	r1, r5, #12
 800776c:	300c      	adds	r0, #12
 800776e:	f7ff faa2 	bl	8006cb6 <memcpy>
 8007772:	2201      	movs	r2, #1
 8007774:	4631      	mov	r1, r6
 8007776:	4658      	mov	r0, fp
 8007778:	f000 fc08 	bl	8007f8c <__lshift>
 800777c:	f10a 0301 	add.w	r3, sl, #1
 8007780:	9307      	str	r3, [sp, #28]
 8007782:	9b00      	ldr	r3, [sp, #0]
 8007784:	4453      	add	r3, sl
 8007786:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007788:	9b02      	ldr	r3, [sp, #8]
 800778a:	f003 0301 	and.w	r3, r3, #1
 800778e:	462f      	mov	r7, r5
 8007790:	930a      	str	r3, [sp, #40]	@ 0x28
 8007792:	4605      	mov	r5, r0
 8007794:	9b07      	ldr	r3, [sp, #28]
 8007796:	4621      	mov	r1, r4
 8007798:	3b01      	subs	r3, #1
 800779a:	4648      	mov	r0, r9
 800779c:	9300      	str	r3, [sp, #0]
 800779e:	f7ff fa98 	bl	8006cd2 <quorem>
 80077a2:	4639      	mov	r1, r7
 80077a4:	9002      	str	r0, [sp, #8]
 80077a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80077aa:	4648      	mov	r0, r9
 80077ac:	f000 fc5a 	bl	8008064 <__mcmp>
 80077b0:	462a      	mov	r2, r5
 80077b2:	9008      	str	r0, [sp, #32]
 80077b4:	4621      	mov	r1, r4
 80077b6:	4658      	mov	r0, fp
 80077b8:	f000 fc70 	bl	800809c <__mdiff>
 80077bc:	68c2      	ldr	r2, [r0, #12]
 80077be:	4606      	mov	r6, r0
 80077c0:	bb02      	cbnz	r2, 8007804 <_dtoa_r+0xa1c>
 80077c2:	4601      	mov	r1, r0
 80077c4:	4648      	mov	r0, r9
 80077c6:	f000 fc4d 	bl	8008064 <__mcmp>
 80077ca:	4602      	mov	r2, r0
 80077cc:	4631      	mov	r1, r6
 80077ce:	4658      	mov	r0, fp
 80077d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80077d2:	f000 fa0d 	bl	8007bf0 <_Bfree>
 80077d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80077da:	9e07      	ldr	r6, [sp, #28]
 80077dc:	ea43 0102 	orr.w	r1, r3, r2
 80077e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077e2:	4319      	orrs	r1, r3
 80077e4:	d110      	bne.n	8007808 <_dtoa_r+0xa20>
 80077e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80077ea:	d029      	beq.n	8007840 <_dtoa_r+0xa58>
 80077ec:	9b08      	ldr	r3, [sp, #32]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	dd02      	ble.n	80077f8 <_dtoa_r+0xa10>
 80077f2:	9b02      	ldr	r3, [sp, #8]
 80077f4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80077f8:	9b00      	ldr	r3, [sp, #0]
 80077fa:	f883 8000 	strb.w	r8, [r3]
 80077fe:	e63f      	b.n	8007480 <_dtoa_r+0x698>
 8007800:	4628      	mov	r0, r5
 8007802:	e7bb      	b.n	800777c <_dtoa_r+0x994>
 8007804:	2201      	movs	r2, #1
 8007806:	e7e1      	b.n	80077cc <_dtoa_r+0x9e4>
 8007808:	9b08      	ldr	r3, [sp, #32]
 800780a:	2b00      	cmp	r3, #0
 800780c:	db04      	blt.n	8007818 <_dtoa_r+0xa30>
 800780e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007810:	430b      	orrs	r3, r1
 8007812:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007814:	430b      	orrs	r3, r1
 8007816:	d120      	bne.n	800785a <_dtoa_r+0xa72>
 8007818:	2a00      	cmp	r2, #0
 800781a:	dded      	ble.n	80077f8 <_dtoa_r+0xa10>
 800781c:	4649      	mov	r1, r9
 800781e:	2201      	movs	r2, #1
 8007820:	4658      	mov	r0, fp
 8007822:	f000 fbb3 	bl	8007f8c <__lshift>
 8007826:	4621      	mov	r1, r4
 8007828:	4681      	mov	r9, r0
 800782a:	f000 fc1b 	bl	8008064 <__mcmp>
 800782e:	2800      	cmp	r0, #0
 8007830:	dc03      	bgt.n	800783a <_dtoa_r+0xa52>
 8007832:	d1e1      	bne.n	80077f8 <_dtoa_r+0xa10>
 8007834:	f018 0f01 	tst.w	r8, #1
 8007838:	d0de      	beq.n	80077f8 <_dtoa_r+0xa10>
 800783a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800783e:	d1d8      	bne.n	80077f2 <_dtoa_r+0xa0a>
 8007840:	9a00      	ldr	r2, [sp, #0]
 8007842:	2339      	movs	r3, #57	@ 0x39
 8007844:	7013      	strb	r3, [r2, #0]
 8007846:	4633      	mov	r3, r6
 8007848:	461e      	mov	r6, r3
 800784a:	3b01      	subs	r3, #1
 800784c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007850:	2a39      	cmp	r2, #57	@ 0x39
 8007852:	d052      	beq.n	80078fa <_dtoa_r+0xb12>
 8007854:	3201      	adds	r2, #1
 8007856:	701a      	strb	r2, [r3, #0]
 8007858:	e612      	b.n	8007480 <_dtoa_r+0x698>
 800785a:	2a00      	cmp	r2, #0
 800785c:	dd07      	ble.n	800786e <_dtoa_r+0xa86>
 800785e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007862:	d0ed      	beq.n	8007840 <_dtoa_r+0xa58>
 8007864:	9a00      	ldr	r2, [sp, #0]
 8007866:	f108 0301 	add.w	r3, r8, #1
 800786a:	7013      	strb	r3, [r2, #0]
 800786c:	e608      	b.n	8007480 <_dtoa_r+0x698>
 800786e:	9b07      	ldr	r3, [sp, #28]
 8007870:	9a07      	ldr	r2, [sp, #28]
 8007872:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007876:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007878:	4293      	cmp	r3, r2
 800787a:	d028      	beq.n	80078ce <_dtoa_r+0xae6>
 800787c:	4649      	mov	r1, r9
 800787e:	2300      	movs	r3, #0
 8007880:	220a      	movs	r2, #10
 8007882:	4658      	mov	r0, fp
 8007884:	f000 f9d6 	bl	8007c34 <__multadd>
 8007888:	42af      	cmp	r7, r5
 800788a:	4681      	mov	r9, r0
 800788c:	f04f 0300 	mov.w	r3, #0
 8007890:	f04f 020a 	mov.w	r2, #10
 8007894:	4639      	mov	r1, r7
 8007896:	4658      	mov	r0, fp
 8007898:	d107      	bne.n	80078aa <_dtoa_r+0xac2>
 800789a:	f000 f9cb 	bl	8007c34 <__multadd>
 800789e:	4607      	mov	r7, r0
 80078a0:	4605      	mov	r5, r0
 80078a2:	9b07      	ldr	r3, [sp, #28]
 80078a4:	3301      	adds	r3, #1
 80078a6:	9307      	str	r3, [sp, #28]
 80078a8:	e774      	b.n	8007794 <_dtoa_r+0x9ac>
 80078aa:	f000 f9c3 	bl	8007c34 <__multadd>
 80078ae:	4629      	mov	r1, r5
 80078b0:	4607      	mov	r7, r0
 80078b2:	2300      	movs	r3, #0
 80078b4:	220a      	movs	r2, #10
 80078b6:	4658      	mov	r0, fp
 80078b8:	f000 f9bc 	bl	8007c34 <__multadd>
 80078bc:	4605      	mov	r5, r0
 80078be:	e7f0      	b.n	80078a2 <_dtoa_r+0xaba>
 80078c0:	9b00      	ldr	r3, [sp, #0]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	bfcc      	ite	gt
 80078c6:	461e      	movgt	r6, r3
 80078c8:	2601      	movle	r6, #1
 80078ca:	4456      	add	r6, sl
 80078cc:	2700      	movs	r7, #0
 80078ce:	4649      	mov	r1, r9
 80078d0:	2201      	movs	r2, #1
 80078d2:	4658      	mov	r0, fp
 80078d4:	f000 fb5a 	bl	8007f8c <__lshift>
 80078d8:	4621      	mov	r1, r4
 80078da:	4681      	mov	r9, r0
 80078dc:	f000 fbc2 	bl	8008064 <__mcmp>
 80078e0:	2800      	cmp	r0, #0
 80078e2:	dcb0      	bgt.n	8007846 <_dtoa_r+0xa5e>
 80078e4:	d102      	bne.n	80078ec <_dtoa_r+0xb04>
 80078e6:	f018 0f01 	tst.w	r8, #1
 80078ea:	d1ac      	bne.n	8007846 <_dtoa_r+0xa5e>
 80078ec:	4633      	mov	r3, r6
 80078ee:	461e      	mov	r6, r3
 80078f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078f4:	2a30      	cmp	r2, #48	@ 0x30
 80078f6:	d0fa      	beq.n	80078ee <_dtoa_r+0xb06>
 80078f8:	e5c2      	b.n	8007480 <_dtoa_r+0x698>
 80078fa:	459a      	cmp	sl, r3
 80078fc:	d1a4      	bne.n	8007848 <_dtoa_r+0xa60>
 80078fe:	9b04      	ldr	r3, [sp, #16]
 8007900:	3301      	adds	r3, #1
 8007902:	9304      	str	r3, [sp, #16]
 8007904:	2331      	movs	r3, #49	@ 0x31
 8007906:	f88a 3000 	strb.w	r3, [sl]
 800790a:	e5b9      	b.n	8007480 <_dtoa_r+0x698>
 800790c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800790e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800796c <_dtoa_r+0xb84>
 8007912:	b11b      	cbz	r3, 800791c <_dtoa_r+0xb34>
 8007914:	f10a 0308 	add.w	r3, sl, #8
 8007918:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800791a:	6013      	str	r3, [r2, #0]
 800791c:	4650      	mov	r0, sl
 800791e:	b019      	add	sp, #100	@ 0x64
 8007920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007926:	2b01      	cmp	r3, #1
 8007928:	f77f ae37 	ble.w	800759a <_dtoa_r+0x7b2>
 800792c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800792e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007930:	2001      	movs	r0, #1
 8007932:	e655      	b.n	80075e0 <_dtoa_r+0x7f8>
 8007934:	9b00      	ldr	r3, [sp, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	f77f aed6 	ble.w	80076e8 <_dtoa_r+0x900>
 800793c:	4656      	mov	r6, sl
 800793e:	4621      	mov	r1, r4
 8007940:	4648      	mov	r0, r9
 8007942:	f7ff f9c6 	bl	8006cd2 <quorem>
 8007946:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800794a:	f806 8b01 	strb.w	r8, [r6], #1
 800794e:	9b00      	ldr	r3, [sp, #0]
 8007950:	eba6 020a 	sub.w	r2, r6, sl
 8007954:	4293      	cmp	r3, r2
 8007956:	ddb3      	ble.n	80078c0 <_dtoa_r+0xad8>
 8007958:	4649      	mov	r1, r9
 800795a:	2300      	movs	r3, #0
 800795c:	220a      	movs	r2, #10
 800795e:	4658      	mov	r0, fp
 8007960:	f000 f968 	bl	8007c34 <__multadd>
 8007964:	4681      	mov	r9, r0
 8007966:	e7ea      	b.n	800793e <_dtoa_r+0xb56>
 8007968:	080094a0 	.word	0x080094a0
 800796c:	08009424 	.word	0x08009424

08007970 <_free_r>:
 8007970:	b538      	push	{r3, r4, r5, lr}
 8007972:	4605      	mov	r5, r0
 8007974:	2900      	cmp	r1, #0
 8007976:	d041      	beq.n	80079fc <_free_r+0x8c>
 8007978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800797c:	1f0c      	subs	r4, r1, #4
 800797e:	2b00      	cmp	r3, #0
 8007980:	bfb8      	it	lt
 8007982:	18e4      	addlt	r4, r4, r3
 8007984:	f000 f8e8 	bl	8007b58 <__malloc_lock>
 8007988:	4a1d      	ldr	r2, [pc, #116]	@ (8007a00 <_free_r+0x90>)
 800798a:	6813      	ldr	r3, [r2, #0]
 800798c:	b933      	cbnz	r3, 800799c <_free_r+0x2c>
 800798e:	6063      	str	r3, [r4, #4]
 8007990:	6014      	str	r4, [r2, #0]
 8007992:	4628      	mov	r0, r5
 8007994:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007998:	f000 b8e4 	b.w	8007b64 <__malloc_unlock>
 800799c:	42a3      	cmp	r3, r4
 800799e:	d908      	bls.n	80079b2 <_free_r+0x42>
 80079a0:	6820      	ldr	r0, [r4, #0]
 80079a2:	1821      	adds	r1, r4, r0
 80079a4:	428b      	cmp	r3, r1
 80079a6:	bf01      	itttt	eq
 80079a8:	6819      	ldreq	r1, [r3, #0]
 80079aa:	685b      	ldreq	r3, [r3, #4]
 80079ac:	1809      	addeq	r1, r1, r0
 80079ae:	6021      	streq	r1, [r4, #0]
 80079b0:	e7ed      	b.n	800798e <_free_r+0x1e>
 80079b2:	461a      	mov	r2, r3
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	b10b      	cbz	r3, 80079bc <_free_r+0x4c>
 80079b8:	42a3      	cmp	r3, r4
 80079ba:	d9fa      	bls.n	80079b2 <_free_r+0x42>
 80079bc:	6811      	ldr	r1, [r2, #0]
 80079be:	1850      	adds	r0, r2, r1
 80079c0:	42a0      	cmp	r0, r4
 80079c2:	d10b      	bne.n	80079dc <_free_r+0x6c>
 80079c4:	6820      	ldr	r0, [r4, #0]
 80079c6:	4401      	add	r1, r0
 80079c8:	1850      	adds	r0, r2, r1
 80079ca:	4283      	cmp	r3, r0
 80079cc:	6011      	str	r1, [r2, #0]
 80079ce:	d1e0      	bne.n	8007992 <_free_r+0x22>
 80079d0:	6818      	ldr	r0, [r3, #0]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	6053      	str	r3, [r2, #4]
 80079d6:	4408      	add	r0, r1
 80079d8:	6010      	str	r0, [r2, #0]
 80079da:	e7da      	b.n	8007992 <_free_r+0x22>
 80079dc:	d902      	bls.n	80079e4 <_free_r+0x74>
 80079de:	230c      	movs	r3, #12
 80079e0:	602b      	str	r3, [r5, #0]
 80079e2:	e7d6      	b.n	8007992 <_free_r+0x22>
 80079e4:	6820      	ldr	r0, [r4, #0]
 80079e6:	1821      	adds	r1, r4, r0
 80079e8:	428b      	cmp	r3, r1
 80079ea:	bf04      	itt	eq
 80079ec:	6819      	ldreq	r1, [r3, #0]
 80079ee:	685b      	ldreq	r3, [r3, #4]
 80079f0:	6063      	str	r3, [r4, #4]
 80079f2:	bf04      	itt	eq
 80079f4:	1809      	addeq	r1, r1, r0
 80079f6:	6021      	streq	r1, [r4, #0]
 80079f8:	6054      	str	r4, [r2, #4]
 80079fa:	e7ca      	b.n	8007992 <_free_r+0x22>
 80079fc:	bd38      	pop	{r3, r4, r5, pc}
 80079fe:	bf00      	nop
 8007a00:	200015e0 	.word	0x200015e0

08007a04 <malloc>:
 8007a04:	4b02      	ldr	r3, [pc, #8]	@ (8007a10 <malloc+0xc>)
 8007a06:	4601      	mov	r1, r0
 8007a08:	6818      	ldr	r0, [r3, #0]
 8007a0a:	f000 b825 	b.w	8007a58 <_malloc_r>
 8007a0e:	bf00      	nop
 8007a10:	2000003c 	.word	0x2000003c

08007a14 <sbrk_aligned>:
 8007a14:	b570      	push	{r4, r5, r6, lr}
 8007a16:	4e0f      	ldr	r6, [pc, #60]	@ (8007a54 <sbrk_aligned+0x40>)
 8007a18:	460c      	mov	r4, r1
 8007a1a:	6831      	ldr	r1, [r6, #0]
 8007a1c:	4605      	mov	r5, r0
 8007a1e:	b911      	cbnz	r1, 8007a26 <sbrk_aligned+0x12>
 8007a20:	f000 fe9a 	bl	8008758 <_sbrk_r>
 8007a24:	6030      	str	r0, [r6, #0]
 8007a26:	4621      	mov	r1, r4
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f000 fe95 	bl	8008758 <_sbrk_r>
 8007a2e:	1c43      	adds	r3, r0, #1
 8007a30:	d103      	bne.n	8007a3a <sbrk_aligned+0x26>
 8007a32:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007a36:	4620      	mov	r0, r4
 8007a38:	bd70      	pop	{r4, r5, r6, pc}
 8007a3a:	1cc4      	adds	r4, r0, #3
 8007a3c:	f024 0403 	bic.w	r4, r4, #3
 8007a40:	42a0      	cmp	r0, r4
 8007a42:	d0f8      	beq.n	8007a36 <sbrk_aligned+0x22>
 8007a44:	1a21      	subs	r1, r4, r0
 8007a46:	4628      	mov	r0, r5
 8007a48:	f000 fe86 	bl	8008758 <_sbrk_r>
 8007a4c:	3001      	adds	r0, #1
 8007a4e:	d1f2      	bne.n	8007a36 <sbrk_aligned+0x22>
 8007a50:	e7ef      	b.n	8007a32 <sbrk_aligned+0x1e>
 8007a52:	bf00      	nop
 8007a54:	200015dc 	.word	0x200015dc

08007a58 <_malloc_r>:
 8007a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a5c:	1ccd      	adds	r5, r1, #3
 8007a5e:	f025 0503 	bic.w	r5, r5, #3
 8007a62:	3508      	adds	r5, #8
 8007a64:	2d0c      	cmp	r5, #12
 8007a66:	bf38      	it	cc
 8007a68:	250c      	movcc	r5, #12
 8007a6a:	2d00      	cmp	r5, #0
 8007a6c:	4606      	mov	r6, r0
 8007a6e:	db01      	blt.n	8007a74 <_malloc_r+0x1c>
 8007a70:	42a9      	cmp	r1, r5
 8007a72:	d904      	bls.n	8007a7e <_malloc_r+0x26>
 8007a74:	230c      	movs	r3, #12
 8007a76:	6033      	str	r3, [r6, #0]
 8007a78:	2000      	movs	r0, #0
 8007a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b54 <_malloc_r+0xfc>
 8007a82:	f000 f869 	bl	8007b58 <__malloc_lock>
 8007a86:	f8d8 3000 	ldr.w	r3, [r8]
 8007a8a:	461c      	mov	r4, r3
 8007a8c:	bb44      	cbnz	r4, 8007ae0 <_malloc_r+0x88>
 8007a8e:	4629      	mov	r1, r5
 8007a90:	4630      	mov	r0, r6
 8007a92:	f7ff ffbf 	bl	8007a14 <sbrk_aligned>
 8007a96:	1c43      	adds	r3, r0, #1
 8007a98:	4604      	mov	r4, r0
 8007a9a:	d158      	bne.n	8007b4e <_malloc_r+0xf6>
 8007a9c:	f8d8 4000 	ldr.w	r4, [r8]
 8007aa0:	4627      	mov	r7, r4
 8007aa2:	2f00      	cmp	r7, #0
 8007aa4:	d143      	bne.n	8007b2e <_malloc_r+0xd6>
 8007aa6:	2c00      	cmp	r4, #0
 8007aa8:	d04b      	beq.n	8007b42 <_malloc_r+0xea>
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	4639      	mov	r1, r7
 8007aae:	4630      	mov	r0, r6
 8007ab0:	eb04 0903 	add.w	r9, r4, r3
 8007ab4:	f000 fe50 	bl	8008758 <_sbrk_r>
 8007ab8:	4581      	cmp	r9, r0
 8007aba:	d142      	bne.n	8007b42 <_malloc_r+0xea>
 8007abc:	6821      	ldr	r1, [r4, #0]
 8007abe:	1a6d      	subs	r5, r5, r1
 8007ac0:	4629      	mov	r1, r5
 8007ac2:	4630      	mov	r0, r6
 8007ac4:	f7ff ffa6 	bl	8007a14 <sbrk_aligned>
 8007ac8:	3001      	adds	r0, #1
 8007aca:	d03a      	beq.n	8007b42 <_malloc_r+0xea>
 8007acc:	6823      	ldr	r3, [r4, #0]
 8007ace:	442b      	add	r3, r5
 8007ad0:	6023      	str	r3, [r4, #0]
 8007ad2:	f8d8 3000 	ldr.w	r3, [r8]
 8007ad6:	685a      	ldr	r2, [r3, #4]
 8007ad8:	bb62      	cbnz	r2, 8007b34 <_malloc_r+0xdc>
 8007ada:	f8c8 7000 	str.w	r7, [r8]
 8007ade:	e00f      	b.n	8007b00 <_malloc_r+0xa8>
 8007ae0:	6822      	ldr	r2, [r4, #0]
 8007ae2:	1b52      	subs	r2, r2, r5
 8007ae4:	d420      	bmi.n	8007b28 <_malloc_r+0xd0>
 8007ae6:	2a0b      	cmp	r2, #11
 8007ae8:	d917      	bls.n	8007b1a <_malloc_r+0xc2>
 8007aea:	1961      	adds	r1, r4, r5
 8007aec:	42a3      	cmp	r3, r4
 8007aee:	6025      	str	r5, [r4, #0]
 8007af0:	bf18      	it	ne
 8007af2:	6059      	strne	r1, [r3, #4]
 8007af4:	6863      	ldr	r3, [r4, #4]
 8007af6:	bf08      	it	eq
 8007af8:	f8c8 1000 	streq.w	r1, [r8]
 8007afc:	5162      	str	r2, [r4, r5]
 8007afe:	604b      	str	r3, [r1, #4]
 8007b00:	4630      	mov	r0, r6
 8007b02:	f000 f82f 	bl	8007b64 <__malloc_unlock>
 8007b06:	f104 000b 	add.w	r0, r4, #11
 8007b0a:	1d23      	adds	r3, r4, #4
 8007b0c:	f020 0007 	bic.w	r0, r0, #7
 8007b10:	1ac2      	subs	r2, r0, r3
 8007b12:	bf1c      	itt	ne
 8007b14:	1a1b      	subne	r3, r3, r0
 8007b16:	50a3      	strne	r3, [r4, r2]
 8007b18:	e7af      	b.n	8007a7a <_malloc_r+0x22>
 8007b1a:	6862      	ldr	r2, [r4, #4]
 8007b1c:	42a3      	cmp	r3, r4
 8007b1e:	bf0c      	ite	eq
 8007b20:	f8c8 2000 	streq.w	r2, [r8]
 8007b24:	605a      	strne	r2, [r3, #4]
 8007b26:	e7eb      	b.n	8007b00 <_malloc_r+0xa8>
 8007b28:	4623      	mov	r3, r4
 8007b2a:	6864      	ldr	r4, [r4, #4]
 8007b2c:	e7ae      	b.n	8007a8c <_malloc_r+0x34>
 8007b2e:	463c      	mov	r4, r7
 8007b30:	687f      	ldr	r7, [r7, #4]
 8007b32:	e7b6      	b.n	8007aa2 <_malloc_r+0x4a>
 8007b34:	461a      	mov	r2, r3
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	42a3      	cmp	r3, r4
 8007b3a:	d1fb      	bne.n	8007b34 <_malloc_r+0xdc>
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	6053      	str	r3, [r2, #4]
 8007b40:	e7de      	b.n	8007b00 <_malloc_r+0xa8>
 8007b42:	230c      	movs	r3, #12
 8007b44:	6033      	str	r3, [r6, #0]
 8007b46:	4630      	mov	r0, r6
 8007b48:	f000 f80c 	bl	8007b64 <__malloc_unlock>
 8007b4c:	e794      	b.n	8007a78 <_malloc_r+0x20>
 8007b4e:	6005      	str	r5, [r0, #0]
 8007b50:	e7d6      	b.n	8007b00 <_malloc_r+0xa8>
 8007b52:	bf00      	nop
 8007b54:	200015e0 	.word	0x200015e0

08007b58 <__malloc_lock>:
 8007b58:	4801      	ldr	r0, [pc, #4]	@ (8007b60 <__malloc_lock+0x8>)
 8007b5a:	f7ff b8aa 	b.w	8006cb2 <__retarget_lock_acquire_recursive>
 8007b5e:	bf00      	nop
 8007b60:	200015d8 	.word	0x200015d8

08007b64 <__malloc_unlock>:
 8007b64:	4801      	ldr	r0, [pc, #4]	@ (8007b6c <__malloc_unlock+0x8>)
 8007b66:	f7ff b8a5 	b.w	8006cb4 <__retarget_lock_release_recursive>
 8007b6a:	bf00      	nop
 8007b6c:	200015d8 	.word	0x200015d8

08007b70 <_Balloc>:
 8007b70:	b570      	push	{r4, r5, r6, lr}
 8007b72:	69c6      	ldr	r6, [r0, #28]
 8007b74:	4604      	mov	r4, r0
 8007b76:	460d      	mov	r5, r1
 8007b78:	b976      	cbnz	r6, 8007b98 <_Balloc+0x28>
 8007b7a:	2010      	movs	r0, #16
 8007b7c:	f7ff ff42 	bl	8007a04 <malloc>
 8007b80:	4602      	mov	r2, r0
 8007b82:	61e0      	str	r0, [r4, #28]
 8007b84:	b920      	cbnz	r0, 8007b90 <_Balloc+0x20>
 8007b86:	4b18      	ldr	r3, [pc, #96]	@ (8007be8 <_Balloc+0x78>)
 8007b88:	4818      	ldr	r0, [pc, #96]	@ (8007bec <_Balloc+0x7c>)
 8007b8a:	216b      	movs	r1, #107	@ 0x6b
 8007b8c:	f000 fdf4 	bl	8008778 <__assert_func>
 8007b90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b94:	6006      	str	r6, [r0, #0]
 8007b96:	60c6      	str	r6, [r0, #12]
 8007b98:	69e6      	ldr	r6, [r4, #28]
 8007b9a:	68f3      	ldr	r3, [r6, #12]
 8007b9c:	b183      	cbz	r3, 8007bc0 <_Balloc+0x50>
 8007b9e:	69e3      	ldr	r3, [r4, #28]
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ba6:	b9b8      	cbnz	r0, 8007bd8 <_Balloc+0x68>
 8007ba8:	2101      	movs	r1, #1
 8007baa:	fa01 f605 	lsl.w	r6, r1, r5
 8007bae:	1d72      	adds	r2, r6, #5
 8007bb0:	0092      	lsls	r2, r2, #2
 8007bb2:	4620      	mov	r0, r4
 8007bb4:	f000 fdfe 	bl	80087b4 <_calloc_r>
 8007bb8:	b160      	cbz	r0, 8007bd4 <_Balloc+0x64>
 8007bba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007bbe:	e00e      	b.n	8007bde <_Balloc+0x6e>
 8007bc0:	2221      	movs	r2, #33	@ 0x21
 8007bc2:	2104      	movs	r1, #4
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	f000 fdf5 	bl	80087b4 <_calloc_r>
 8007bca:	69e3      	ldr	r3, [r4, #28]
 8007bcc:	60f0      	str	r0, [r6, #12]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d1e4      	bne.n	8007b9e <_Balloc+0x2e>
 8007bd4:	2000      	movs	r0, #0
 8007bd6:	bd70      	pop	{r4, r5, r6, pc}
 8007bd8:	6802      	ldr	r2, [r0, #0]
 8007bda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bde:	2300      	movs	r3, #0
 8007be0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007be4:	e7f7      	b.n	8007bd6 <_Balloc+0x66>
 8007be6:	bf00      	nop
 8007be8:	08009431 	.word	0x08009431
 8007bec:	080094b1 	.word	0x080094b1

08007bf0 <_Bfree>:
 8007bf0:	b570      	push	{r4, r5, r6, lr}
 8007bf2:	69c6      	ldr	r6, [r0, #28]
 8007bf4:	4605      	mov	r5, r0
 8007bf6:	460c      	mov	r4, r1
 8007bf8:	b976      	cbnz	r6, 8007c18 <_Bfree+0x28>
 8007bfa:	2010      	movs	r0, #16
 8007bfc:	f7ff ff02 	bl	8007a04 <malloc>
 8007c00:	4602      	mov	r2, r0
 8007c02:	61e8      	str	r0, [r5, #28]
 8007c04:	b920      	cbnz	r0, 8007c10 <_Bfree+0x20>
 8007c06:	4b09      	ldr	r3, [pc, #36]	@ (8007c2c <_Bfree+0x3c>)
 8007c08:	4809      	ldr	r0, [pc, #36]	@ (8007c30 <_Bfree+0x40>)
 8007c0a:	218f      	movs	r1, #143	@ 0x8f
 8007c0c:	f000 fdb4 	bl	8008778 <__assert_func>
 8007c10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c14:	6006      	str	r6, [r0, #0]
 8007c16:	60c6      	str	r6, [r0, #12]
 8007c18:	b13c      	cbz	r4, 8007c2a <_Bfree+0x3a>
 8007c1a:	69eb      	ldr	r3, [r5, #28]
 8007c1c:	6862      	ldr	r2, [r4, #4]
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c24:	6021      	str	r1, [r4, #0]
 8007c26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c2a:	bd70      	pop	{r4, r5, r6, pc}
 8007c2c:	08009431 	.word	0x08009431
 8007c30:	080094b1 	.word	0x080094b1

08007c34 <__multadd>:
 8007c34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c38:	690d      	ldr	r5, [r1, #16]
 8007c3a:	4607      	mov	r7, r0
 8007c3c:	460c      	mov	r4, r1
 8007c3e:	461e      	mov	r6, r3
 8007c40:	f101 0c14 	add.w	ip, r1, #20
 8007c44:	2000      	movs	r0, #0
 8007c46:	f8dc 3000 	ldr.w	r3, [ip]
 8007c4a:	b299      	uxth	r1, r3
 8007c4c:	fb02 6101 	mla	r1, r2, r1, r6
 8007c50:	0c1e      	lsrs	r6, r3, #16
 8007c52:	0c0b      	lsrs	r3, r1, #16
 8007c54:	fb02 3306 	mla	r3, r2, r6, r3
 8007c58:	b289      	uxth	r1, r1
 8007c5a:	3001      	adds	r0, #1
 8007c5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007c60:	4285      	cmp	r5, r0
 8007c62:	f84c 1b04 	str.w	r1, [ip], #4
 8007c66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007c6a:	dcec      	bgt.n	8007c46 <__multadd+0x12>
 8007c6c:	b30e      	cbz	r6, 8007cb2 <__multadd+0x7e>
 8007c6e:	68a3      	ldr	r3, [r4, #8]
 8007c70:	42ab      	cmp	r3, r5
 8007c72:	dc19      	bgt.n	8007ca8 <__multadd+0x74>
 8007c74:	6861      	ldr	r1, [r4, #4]
 8007c76:	4638      	mov	r0, r7
 8007c78:	3101      	adds	r1, #1
 8007c7a:	f7ff ff79 	bl	8007b70 <_Balloc>
 8007c7e:	4680      	mov	r8, r0
 8007c80:	b928      	cbnz	r0, 8007c8e <__multadd+0x5a>
 8007c82:	4602      	mov	r2, r0
 8007c84:	4b0c      	ldr	r3, [pc, #48]	@ (8007cb8 <__multadd+0x84>)
 8007c86:	480d      	ldr	r0, [pc, #52]	@ (8007cbc <__multadd+0x88>)
 8007c88:	21ba      	movs	r1, #186	@ 0xba
 8007c8a:	f000 fd75 	bl	8008778 <__assert_func>
 8007c8e:	6922      	ldr	r2, [r4, #16]
 8007c90:	3202      	adds	r2, #2
 8007c92:	f104 010c 	add.w	r1, r4, #12
 8007c96:	0092      	lsls	r2, r2, #2
 8007c98:	300c      	adds	r0, #12
 8007c9a:	f7ff f80c 	bl	8006cb6 <memcpy>
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	4638      	mov	r0, r7
 8007ca2:	f7ff ffa5 	bl	8007bf0 <_Bfree>
 8007ca6:	4644      	mov	r4, r8
 8007ca8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007cac:	3501      	adds	r5, #1
 8007cae:	615e      	str	r6, [r3, #20]
 8007cb0:	6125      	str	r5, [r4, #16]
 8007cb2:	4620      	mov	r0, r4
 8007cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cb8:	080094a0 	.word	0x080094a0
 8007cbc:	080094b1 	.word	0x080094b1

08007cc0 <__hi0bits>:
 8007cc0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	bf36      	itet	cc
 8007cc8:	0403      	lslcc	r3, r0, #16
 8007cca:	2000      	movcs	r0, #0
 8007ccc:	2010      	movcc	r0, #16
 8007cce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007cd2:	bf3c      	itt	cc
 8007cd4:	021b      	lslcc	r3, r3, #8
 8007cd6:	3008      	addcc	r0, #8
 8007cd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cdc:	bf3c      	itt	cc
 8007cde:	011b      	lslcc	r3, r3, #4
 8007ce0:	3004      	addcc	r0, #4
 8007ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ce6:	bf3c      	itt	cc
 8007ce8:	009b      	lslcc	r3, r3, #2
 8007cea:	3002      	addcc	r0, #2
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	db05      	blt.n	8007cfc <__hi0bits+0x3c>
 8007cf0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007cf4:	f100 0001 	add.w	r0, r0, #1
 8007cf8:	bf08      	it	eq
 8007cfa:	2020      	moveq	r0, #32
 8007cfc:	4770      	bx	lr

08007cfe <__lo0bits>:
 8007cfe:	6803      	ldr	r3, [r0, #0]
 8007d00:	4602      	mov	r2, r0
 8007d02:	f013 0007 	ands.w	r0, r3, #7
 8007d06:	d00b      	beq.n	8007d20 <__lo0bits+0x22>
 8007d08:	07d9      	lsls	r1, r3, #31
 8007d0a:	d421      	bmi.n	8007d50 <__lo0bits+0x52>
 8007d0c:	0798      	lsls	r0, r3, #30
 8007d0e:	bf49      	itett	mi
 8007d10:	085b      	lsrmi	r3, r3, #1
 8007d12:	089b      	lsrpl	r3, r3, #2
 8007d14:	2001      	movmi	r0, #1
 8007d16:	6013      	strmi	r3, [r2, #0]
 8007d18:	bf5c      	itt	pl
 8007d1a:	6013      	strpl	r3, [r2, #0]
 8007d1c:	2002      	movpl	r0, #2
 8007d1e:	4770      	bx	lr
 8007d20:	b299      	uxth	r1, r3
 8007d22:	b909      	cbnz	r1, 8007d28 <__lo0bits+0x2a>
 8007d24:	0c1b      	lsrs	r3, r3, #16
 8007d26:	2010      	movs	r0, #16
 8007d28:	b2d9      	uxtb	r1, r3
 8007d2a:	b909      	cbnz	r1, 8007d30 <__lo0bits+0x32>
 8007d2c:	3008      	adds	r0, #8
 8007d2e:	0a1b      	lsrs	r3, r3, #8
 8007d30:	0719      	lsls	r1, r3, #28
 8007d32:	bf04      	itt	eq
 8007d34:	091b      	lsreq	r3, r3, #4
 8007d36:	3004      	addeq	r0, #4
 8007d38:	0799      	lsls	r1, r3, #30
 8007d3a:	bf04      	itt	eq
 8007d3c:	089b      	lsreq	r3, r3, #2
 8007d3e:	3002      	addeq	r0, #2
 8007d40:	07d9      	lsls	r1, r3, #31
 8007d42:	d403      	bmi.n	8007d4c <__lo0bits+0x4e>
 8007d44:	085b      	lsrs	r3, r3, #1
 8007d46:	f100 0001 	add.w	r0, r0, #1
 8007d4a:	d003      	beq.n	8007d54 <__lo0bits+0x56>
 8007d4c:	6013      	str	r3, [r2, #0]
 8007d4e:	4770      	bx	lr
 8007d50:	2000      	movs	r0, #0
 8007d52:	4770      	bx	lr
 8007d54:	2020      	movs	r0, #32
 8007d56:	4770      	bx	lr

08007d58 <__i2b>:
 8007d58:	b510      	push	{r4, lr}
 8007d5a:	460c      	mov	r4, r1
 8007d5c:	2101      	movs	r1, #1
 8007d5e:	f7ff ff07 	bl	8007b70 <_Balloc>
 8007d62:	4602      	mov	r2, r0
 8007d64:	b928      	cbnz	r0, 8007d72 <__i2b+0x1a>
 8007d66:	4b05      	ldr	r3, [pc, #20]	@ (8007d7c <__i2b+0x24>)
 8007d68:	4805      	ldr	r0, [pc, #20]	@ (8007d80 <__i2b+0x28>)
 8007d6a:	f240 1145 	movw	r1, #325	@ 0x145
 8007d6e:	f000 fd03 	bl	8008778 <__assert_func>
 8007d72:	2301      	movs	r3, #1
 8007d74:	6144      	str	r4, [r0, #20]
 8007d76:	6103      	str	r3, [r0, #16]
 8007d78:	bd10      	pop	{r4, pc}
 8007d7a:	bf00      	nop
 8007d7c:	080094a0 	.word	0x080094a0
 8007d80:	080094b1 	.word	0x080094b1

08007d84 <__multiply>:
 8007d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d88:	4614      	mov	r4, r2
 8007d8a:	690a      	ldr	r2, [r1, #16]
 8007d8c:	6923      	ldr	r3, [r4, #16]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	bfa8      	it	ge
 8007d92:	4623      	movge	r3, r4
 8007d94:	460f      	mov	r7, r1
 8007d96:	bfa4      	itt	ge
 8007d98:	460c      	movge	r4, r1
 8007d9a:	461f      	movge	r7, r3
 8007d9c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007da0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007da4:	68a3      	ldr	r3, [r4, #8]
 8007da6:	6861      	ldr	r1, [r4, #4]
 8007da8:	eb0a 0609 	add.w	r6, sl, r9
 8007dac:	42b3      	cmp	r3, r6
 8007dae:	b085      	sub	sp, #20
 8007db0:	bfb8      	it	lt
 8007db2:	3101      	addlt	r1, #1
 8007db4:	f7ff fedc 	bl	8007b70 <_Balloc>
 8007db8:	b930      	cbnz	r0, 8007dc8 <__multiply+0x44>
 8007dba:	4602      	mov	r2, r0
 8007dbc:	4b44      	ldr	r3, [pc, #272]	@ (8007ed0 <__multiply+0x14c>)
 8007dbe:	4845      	ldr	r0, [pc, #276]	@ (8007ed4 <__multiply+0x150>)
 8007dc0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007dc4:	f000 fcd8 	bl	8008778 <__assert_func>
 8007dc8:	f100 0514 	add.w	r5, r0, #20
 8007dcc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007dd0:	462b      	mov	r3, r5
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	4543      	cmp	r3, r8
 8007dd6:	d321      	bcc.n	8007e1c <__multiply+0x98>
 8007dd8:	f107 0114 	add.w	r1, r7, #20
 8007ddc:	f104 0214 	add.w	r2, r4, #20
 8007de0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007de4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007de8:	9302      	str	r3, [sp, #8]
 8007dea:	1b13      	subs	r3, r2, r4
 8007dec:	3b15      	subs	r3, #21
 8007dee:	f023 0303 	bic.w	r3, r3, #3
 8007df2:	3304      	adds	r3, #4
 8007df4:	f104 0715 	add.w	r7, r4, #21
 8007df8:	42ba      	cmp	r2, r7
 8007dfa:	bf38      	it	cc
 8007dfc:	2304      	movcc	r3, #4
 8007dfe:	9301      	str	r3, [sp, #4]
 8007e00:	9b02      	ldr	r3, [sp, #8]
 8007e02:	9103      	str	r1, [sp, #12]
 8007e04:	428b      	cmp	r3, r1
 8007e06:	d80c      	bhi.n	8007e22 <__multiply+0x9e>
 8007e08:	2e00      	cmp	r6, #0
 8007e0a:	dd03      	ble.n	8007e14 <__multiply+0x90>
 8007e0c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d05b      	beq.n	8007ecc <__multiply+0x148>
 8007e14:	6106      	str	r6, [r0, #16]
 8007e16:	b005      	add	sp, #20
 8007e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e1c:	f843 2b04 	str.w	r2, [r3], #4
 8007e20:	e7d8      	b.n	8007dd4 <__multiply+0x50>
 8007e22:	f8b1 a000 	ldrh.w	sl, [r1]
 8007e26:	f1ba 0f00 	cmp.w	sl, #0
 8007e2a:	d024      	beq.n	8007e76 <__multiply+0xf2>
 8007e2c:	f104 0e14 	add.w	lr, r4, #20
 8007e30:	46a9      	mov	r9, r5
 8007e32:	f04f 0c00 	mov.w	ip, #0
 8007e36:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007e3a:	f8d9 3000 	ldr.w	r3, [r9]
 8007e3e:	fa1f fb87 	uxth.w	fp, r7
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	fb0a 330b 	mla	r3, sl, fp, r3
 8007e48:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007e4c:	f8d9 7000 	ldr.w	r7, [r9]
 8007e50:	4463      	add	r3, ip
 8007e52:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007e56:	fb0a c70b 	mla	r7, sl, fp, ip
 8007e5a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007e64:	4572      	cmp	r2, lr
 8007e66:	f849 3b04 	str.w	r3, [r9], #4
 8007e6a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007e6e:	d8e2      	bhi.n	8007e36 <__multiply+0xb2>
 8007e70:	9b01      	ldr	r3, [sp, #4]
 8007e72:	f845 c003 	str.w	ip, [r5, r3]
 8007e76:	9b03      	ldr	r3, [sp, #12]
 8007e78:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007e7c:	3104      	adds	r1, #4
 8007e7e:	f1b9 0f00 	cmp.w	r9, #0
 8007e82:	d021      	beq.n	8007ec8 <__multiply+0x144>
 8007e84:	682b      	ldr	r3, [r5, #0]
 8007e86:	f104 0c14 	add.w	ip, r4, #20
 8007e8a:	46ae      	mov	lr, r5
 8007e8c:	f04f 0a00 	mov.w	sl, #0
 8007e90:	f8bc b000 	ldrh.w	fp, [ip]
 8007e94:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007e98:	fb09 770b 	mla	r7, r9, fp, r7
 8007e9c:	4457      	add	r7, sl
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007ea4:	f84e 3b04 	str.w	r3, [lr], #4
 8007ea8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007eac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007eb0:	f8be 3000 	ldrh.w	r3, [lr]
 8007eb4:	fb09 330a 	mla	r3, r9, sl, r3
 8007eb8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007ebc:	4562      	cmp	r2, ip
 8007ebe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ec2:	d8e5      	bhi.n	8007e90 <__multiply+0x10c>
 8007ec4:	9f01      	ldr	r7, [sp, #4]
 8007ec6:	51eb      	str	r3, [r5, r7]
 8007ec8:	3504      	adds	r5, #4
 8007eca:	e799      	b.n	8007e00 <__multiply+0x7c>
 8007ecc:	3e01      	subs	r6, #1
 8007ece:	e79b      	b.n	8007e08 <__multiply+0x84>
 8007ed0:	080094a0 	.word	0x080094a0
 8007ed4:	080094b1 	.word	0x080094b1

08007ed8 <__pow5mult>:
 8007ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007edc:	4615      	mov	r5, r2
 8007ede:	f012 0203 	ands.w	r2, r2, #3
 8007ee2:	4607      	mov	r7, r0
 8007ee4:	460e      	mov	r6, r1
 8007ee6:	d007      	beq.n	8007ef8 <__pow5mult+0x20>
 8007ee8:	4c25      	ldr	r4, [pc, #148]	@ (8007f80 <__pow5mult+0xa8>)
 8007eea:	3a01      	subs	r2, #1
 8007eec:	2300      	movs	r3, #0
 8007eee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ef2:	f7ff fe9f 	bl	8007c34 <__multadd>
 8007ef6:	4606      	mov	r6, r0
 8007ef8:	10ad      	asrs	r5, r5, #2
 8007efa:	d03d      	beq.n	8007f78 <__pow5mult+0xa0>
 8007efc:	69fc      	ldr	r4, [r7, #28]
 8007efe:	b97c      	cbnz	r4, 8007f20 <__pow5mult+0x48>
 8007f00:	2010      	movs	r0, #16
 8007f02:	f7ff fd7f 	bl	8007a04 <malloc>
 8007f06:	4602      	mov	r2, r0
 8007f08:	61f8      	str	r0, [r7, #28]
 8007f0a:	b928      	cbnz	r0, 8007f18 <__pow5mult+0x40>
 8007f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8007f84 <__pow5mult+0xac>)
 8007f0e:	481e      	ldr	r0, [pc, #120]	@ (8007f88 <__pow5mult+0xb0>)
 8007f10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007f14:	f000 fc30 	bl	8008778 <__assert_func>
 8007f18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f1c:	6004      	str	r4, [r0, #0]
 8007f1e:	60c4      	str	r4, [r0, #12]
 8007f20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007f24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f28:	b94c      	cbnz	r4, 8007f3e <__pow5mult+0x66>
 8007f2a:	f240 2171 	movw	r1, #625	@ 0x271
 8007f2e:	4638      	mov	r0, r7
 8007f30:	f7ff ff12 	bl	8007d58 <__i2b>
 8007f34:	2300      	movs	r3, #0
 8007f36:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	6003      	str	r3, [r0, #0]
 8007f3e:	f04f 0900 	mov.w	r9, #0
 8007f42:	07eb      	lsls	r3, r5, #31
 8007f44:	d50a      	bpl.n	8007f5c <__pow5mult+0x84>
 8007f46:	4631      	mov	r1, r6
 8007f48:	4622      	mov	r2, r4
 8007f4a:	4638      	mov	r0, r7
 8007f4c:	f7ff ff1a 	bl	8007d84 <__multiply>
 8007f50:	4631      	mov	r1, r6
 8007f52:	4680      	mov	r8, r0
 8007f54:	4638      	mov	r0, r7
 8007f56:	f7ff fe4b 	bl	8007bf0 <_Bfree>
 8007f5a:	4646      	mov	r6, r8
 8007f5c:	106d      	asrs	r5, r5, #1
 8007f5e:	d00b      	beq.n	8007f78 <__pow5mult+0xa0>
 8007f60:	6820      	ldr	r0, [r4, #0]
 8007f62:	b938      	cbnz	r0, 8007f74 <__pow5mult+0x9c>
 8007f64:	4622      	mov	r2, r4
 8007f66:	4621      	mov	r1, r4
 8007f68:	4638      	mov	r0, r7
 8007f6a:	f7ff ff0b 	bl	8007d84 <__multiply>
 8007f6e:	6020      	str	r0, [r4, #0]
 8007f70:	f8c0 9000 	str.w	r9, [r0]
 8007f74:	4604      	mov	r4, r0
 8007f76:	e7e4      	b.n	8007f42 <__pow5mult+0x6a>
 8007f78:	4630      	mov	r0, r6
 8007f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f7e:	bf00      	nop
 8007f80:	0800950c 	.word	0x0800950c
 8007f84:	08009431 	.word	0x08009431
 8007f88:	080094b1 	.word	0x080094b1

08007f8c <__lshift>:
 8007f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f90:	460c      	mov	r4, r1
 8007f92:	6849      	ldr	r1, [r1, #4]
 8007f94:	6923      	ldr	r3, [r4, #16]
 8007f96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f9a:	68a3      	ldr	r3, [r4, #8]
 8007f9c:	4607      	mov	r7, r0
 8007f9e:	4691      	mov	r9, r2
 8007fa0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007fa4:	f108 0601 	add.w	r6, r8, #1
 8007fa8:	42b3      	cmp	r3, r6
 8007faa:	db0b      	blt.n	8007fc4 <__lshift+0x38>
 8007fac:	4638      	mov	r0, r7
 8007fae:	f7ff fddf 	bl	8007b70 <_Balloc>
 8007fb2:	4605      	mov	r5, r0
 8007fb4:	b948      	cbnz	r0, 8007fca <__lshift+0x3e>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	4b28      	ldr	r3, [pc, #160]	@ (800805c <__lshift+0xd0>)
 8007fba:	4829      	ldr	r0, [pc, #164]	@ (8008060 <__lshift+0xd4>)
 8007fbc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007fc0:	f000 fbda 	bl	8008778 <__assert_func>
 8007fc4:	3101      	adds	r1, #1
 8007fc6:	005b      	lsls	r3, r3, #1
 8007fc8:	e7ee      	b.n	8007fa8 <__lshift+0x1c>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	f100 0114 	add.w	r1, r0, #20
 8007fd0:	f100 0210 	add.w	r2, r0, #16
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	4553      	cmp	r3, sl
 8007fd8:	db33      	blt.n	8008042 <__lshift+0xb6>
 8007fda:	6920      	ldr	r0, [r4, #16]
 8007fdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007fe0:	f104 0314 	add.w	r3, r4, #20
 8007fe4:	f019 091f 	ands.w	r9, r9, #31
 8007fe8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007fec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ff0:	d02b      	beq.n	800804a <__lshift+0xbe>
 8007ff2:	f1c9 0e20 	rsb	lr, r9, #32
 8007ff6:	468a      	mov	sl, r1
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	6818      	ldr	r0, [r3, #0]
 8007ffc:	fa00 f009 	lsl.w	r0, r0, r9
 8008000:	4310      	orrs	r0, r2
 8008002:	f84a 0b04 	str.w	r0, [sl], #4
 8008006:	f853 2b04 	ldr.w	r2, [r3], #4
 800800a:	459c      	cmp	ip, r3
 800800c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008010:	d8f3      	bhi.n	8007ffa <__lshift+0x6e>
 8008012:	ebac 0304 	sub.w	r3, ip, r4
 8008016:	3b15      	subs	r3, #21
 8008018:	f023 0303 	bic.w	r3, r3, #3
 800801c:	3304      	adds	r3, #4
 800801e:	f104 0015 	add.w	r0, r4, #21
 8008022:	4584      	cmp	ip, r0
 8008024:	bf38      	it	cc
 8008026:	2304      	movcc	r3, #4
 8008028:	50ca      	str	r2, [r1, r3]
 800802a:	b10a      	cbz	r2, 8008030 <__lshift+0xa4>
 800802c:	f108 0602 	add.w	r6, r8, #2
 8008030:	3e01      	subs	r6, #1
 8008032:	4638      	mov	r0, r7
 8008034:	612e      	str	r6, [r5, #16]
 8008036:	4621      	mov	r1, r4
 8008038:	f7ff fdda 	bl	8007bf0 <_Bfree>
 800803c:	4628      	mov	r0, r5
 800803e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008042:	f842 0f04 	str.w	r0, [r2, #4]!
 8008046:	3301      	adds	r3, #1
 8008048:	e7c5      	b.n	8007fd6 <__lshift+0x4a>
 800804a:	3904      	subs	r1, #4
 800804c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008050:	f841 2f04 	str.w	r2, [r1, #4]!
 8008054:	459c      	cmp	ip, r3
 8008056:	d8f9      	bhi.n	800804c <__lshift+0xc0>
 8008058:	e7ea      	b.n	8008030 <__lshift+0xa4>
 800805a:	bf00      	nop
 800805c:	080094a0 	.word	0x080094a0
 8008060:	080094b1 	.word	0x080094b1

08008064 <__mcmp>:
 8008064:	690a      	ldr	r2, [r1, #16]
 8008066:	4603      	mov	r3, r0
 8008068:	6900      	ldr	r0, [r0, #16]
 800806a:	1a80      	subs	r0, r0, r2
 800806c:	b530      	push	{r4, r5, lr}
 800806e:	d10e      	bne.n	800808e <__mcmp+0x2a>
 8008070:	3314      	adds	r3, #20
 8008072:	3114      	adds	r1, #20
 8008074:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008078:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800807c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008080:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008084:	4295      	cmp	r5, r2
 8008086:	d003      	beq.n	8008090 <__mcmp+0x2c>
 8008088:	d205      	bcs.n	8008096 <__mcmp+0x32>
 800808a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800808e:	bd30      	pop	{r4, r5, pc}
 8008090:	42a3      	cmp	r3, r4
 8008092:	d3f3      	bcc.n	800807c <__mcmp+0x18>
 8008094:	e7fb      	b.n	800808e <__mcmp+0x2a>
 8008096:	2001      	movs	r0, #1
 8008098:	e7f9      	b.n	800808e <__mcmp+0x2a>
	...

0800809c <__mdiff>:
 800809c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a0:	4689      	mov	r9, r1
 80080a2:	4606      	mov	r6, r0
 80080a4:	4611      	mov	r1, r2
 80080a6:	4648      	mov	r0, r9
 80080a8:	4614      	mov	r4, r2
 80080aa:	f7ff ffdb 	bl	8008064 <__mcmp>
 80080ae:	1e05      	subs	r5, r0, #0
 80080b0:	d112      	bne.n	80080d8 <__mdiff+0x3c>
 80080b2:	4629      	mov	r1, r5
 80080b4:	4630      	mov	r0, r6
 80080b6:	f7ff fd5b 	bl	8007b70 <_Balloc>
 80080ba:	4602      	mov	r2, r0
 80080bc:	b928      	cbnz	r0, 80080ca <__mdiff+0x2e>
 80080be:	4b3f      	ldr	r3, [pc, #252]	@ (80081bc <__mdiff+0x120>)
 80080c0:	f240 2137 	movw	r1, #567	@ 0x237
 80080c4:	483e      	ldr	r0, [pc, #248]	@ (80081c0 <__mdiff+0x124>)
 80080c6:	f000 fb57 	bl	8008778 <__assert_func>
 80080ca:	2301      	movs	r3, #1
 80080cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80080d0:	4610      	mov	r0, r2
 80080d2:	b003      	add	sp, #12
 80080d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d8:	bfbc      	itt	lt
 80080da:	464b      	movlt	r3, r9
 80080dc:	46a1      	movlt	r9, r4
 80080de:	4630      	mov	r0, r6
 80080e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80080e4:	bfba      	itte	lt
 80080e6:	461c      	movlt	r4, r3
 80080e8:	2501      	movlt	r5, #1
 80080ea:	2500      	movge	r5, #0
 80080ec:	f7ff fd40 	bl	8007b70 <_Balloc>
 80080f0:	4602      	mov	r2, r0
 80080f2:	b918      	cbnz	r0, 80080fc <__mdiff+0x60>
 80080f4:	4b31      	ldr	r3, [pc, #196]	@ (80081bc <__mdiff+0x120>)
 80080f6:	f240 2145 	movw	r1, #581	@ 0x245
 80080fa:	e7e3      	b.n	80080c4 <__mdiff+0x28>
 80080fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008100:	6926      	ldr	r6, [r4, #16]
 8008102:	60c5      	str	r5, [r0, #12]
 8008104:	f109 0310 	add.w	r3, r9, #16
 8008108:	f109 0514 	add.w	r5, r9, #20
 800810c:	f104 0e14 	add.w	lr, r4, #20
 8008110:	f100 0b14 	add.w	fp, r0, #20
 8008114:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008118:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800811c:	9301      	str	r3, [sp, #4]
 800811e:	46d9      	mov	r9, fp
 8008120:	f04f 0c00 	mov.w	ip, #0
 8008124:	9b01      	ldr	r3, [sp, #4]
 8008126:	f85e 0b04 	ldr.w	r0, [lr], #4
 800812a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800812e:	9301      	str	r3, [sp, #4]
 8008130:	fa1f f38a 	uxth.w	r3, sl
 8008134:	4619      	mov	r1, r3
 8008136:	b283      	uxth	r3, r0
 8008138:	1acb      	subs	r3, r1, r3
 800813a:	0c00      	lsrs	r0, r0, #16
 800813c:	4463      	add	r3, ip
 800813e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008142:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008146:	b29b      	uxth	r3, r3
 8008148:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800814c:	4576      	cmp	r6, lr
 800814e:	f849 3b04 	str.w	r3, [r9], #4
 8008152:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008156:	d8e5      	bhi.n	8008124 <__mdiff+0x88>
 8008158:	1b33      	subs	r3, r6, r4
 800815a:	3b15      	subs	r3, #21
 800815c:	f023 0303 	bic.w	r3, r3, #3
 8008160:	3415      	adds	r4, #21
 8008162:	3304      	adds	r3, #4
 8008164:	42a6      	cmp	r6, r4
 8008166:	bf38      	it	cc
 8008168:	2304      	movcc	r3, #4
 800816a:	441d      	add	r5, r3
 800816c:	445b      	add	r3, fp
 800816e:	461e      	mov	r6, r3
 8008170:	462c      	mov	r4, r5
 8008172:	4544      	cmp	r4, r8
 8008174:	d30e      	bcc.n	8008194 <__mdiff+0xf8>
 8008176:	f108 0103 	add.w	r1, r8, #3
 800817a:	1b49      	subs	r1, r1, r5
 800817c:	f021 0103 	bic.w	r1, r1, #3
 8008180:	3d03      	subs	r5, #3
 8008182:	45a8      	cmp	r8, r5
 8008184:	bf38      	it	cc
 8008186:	2100      	movcc	r1, #0
 8008188:	440b      	add	r3, r1
 800818a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800818e:	b191      	cbz	r1, 80081b6 <__mdiff+0x11a>
 8008190:	6117      	str	r7, [r2, #16]
 8008192:	e79d      	b.n	80080d0 <__mdiff+0x34>
 8008194:	f854 1b04 	ldr.w	r1, [r4], #4
 8008198:	46e6      	mov	lr, ip
 800819a:	0c08      	lsrs	r0, r1, #16
 800819c:	fa1c fc81 	uxtah	ip, ip, r1
 80081a0:	4471      	add	r1, lr
 80081a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80081a6:	b289      	uxth	r1, r1
 80081a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80081ac:	f846 1b04 	str.w	r1, [r6], #4
 80081b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80081b4:	e7dd      	b.n	8008172 <__mdiff+0xd6>
 80081b6:	3f01      	subs	r7, #1
 80081b8:	e7e7      	b.n	800818a <__mdiff+0xee>
 80081ba:	bf00      	nop
 80081bc:	080094a0 	.word	0x080094a0
 80081c0:	080094b1 	.word	0x080094b1

080081c4 <__d2b>:
 80081c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80081c8:	460f      	mov	r7, r1
 80081ca:	2101      	movs	r1, #1
 80081cc:	ec59 8b10 	vmov	r8, r9, d0
 80081d0:	4616      	mov	r6, r2
 80081d2:	f7ff fccd 	bl	8007b70 <_Balloc>
 80081d6:	4604      	mov	r4, r0
 80081d8:	b930      	cbnz	r0, 80081e8 <__d2b+0x24>
 80081da:	4602      	mov	r2, r0
 80081dc:	4b23      	ldr	r3, [pc, #140]	@ (800826c <__d2b+0xa8>)
 80081de:	4824      	ldr	r0, [pc, #144]	@ (8008270 <__d2b+0xac>)
 80081e0:	f240 310f 	movw	r1, #783	@ 0x30f
 80081e4:	f000 fac8 	bl	8008778 <__assert_func>
 80081e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80081ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80081f0:	b10d      	cbz	r5, 80081f6 <__d2b+0x32>
 80081f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80081f6:	9301      	str	r3, [sp, #4]
 80081f8:	f1b8 0300 	subs.w	r3, r8, #0
 80081fc:	d023      	beq.n	8008246 <__d2b+0x82>
 80081fe:	4668      	mov	r0, sp
 8008200:	9300      	str	r3, [sp, #0]
 8008202:	f7ff fd7c 	bl	8007cfe <__lo0bits>
 8008206:	e9dd 1200 	ldrd	r1, r2, [sp]
 800820a:	b1d0      	cbz	r0, 8008242 <__d2b+0x7e>
 800820c:	f1c0 0320 	rsb	r3, r0, #32
 8008210:	fa02 f303 	lsl.w	r3, r2, r3
 8008214:	430b      	orrs	r3, r1
 8008216:	40c2      	lsrs	r2, r0
 8008218:	6163      	str	r3, [r4, #20]
 800821a:	9201      	str	r2, [sp, #4]
 800821c:	9b01      	ldr	r3, [sp, #4]
 800821e:	61a3      	str	r3, [r4, #24]
 8008220:	2b00      	cmp	r3, #0
 8008222:	bf0c      	ite	eq
 8008224:	2201      	moveq	r2, #1
 8008226:	2202      	movne	r2, #2
 8008228:	6122      	str	r2, [r4, #16]
 800822a:	b1a5      	cbz	r5, 8008256 <__d2b+0x92>
 800822c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008230:	4405      	add	r5, r0
 8008232:	603d      	str	r5, [r7, #0]
 8008234:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008238:	6030      	str	r0, [r6, #0]
 800823a:	4620      	mov	r0, r4
 800823c:	b003      	add	sp, #12
 800823e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008242:	6161      	str	r1, [r4, #20]
 8008244:	e7ea      	b.n	800821c <__d2b+0x58>
 8008246:	a801      	add	r0, sp, #4
 8008248:	f7ff fd59 	bl	8007cfe <__lo0bits>
 800824c:	9b01      	ldr	r3, [sp, #4]
 800824e:	6163      	str	r3, [r4, #20]
 8008250:	3020      	adds	r0, #32
 8008252:	2201      	movs	r2, #1
 8008254:	e7e8      	b.n	8008228 <__d2b+0x64>
 8008256:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800825a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800825e:	6038      	str	r0, [r7, #0]
 8008260:	6918      	ldr	r0, [r3, #16]
 8008262:	f7ff fd2d 	bl	8007cc0 <__hi0bits>
 8008266:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800826a:	e7e5      	b.n	8008238 <__d2b+0x74>
 800826c:	080094a0 	.word	0x080094a0
 8008270:	080094b1 	.word	0x080094b1

08008274 <__sfputc_r>:
 8008274:	6893      	ldr	r3, [r2, #8]
 8008276:	3b01      	subs	r3, #1
 8008278:	2b00      	cmp	r3, #0
 800827a:	b410      	push	{r4}
 800827c:	6093      	str	r3, [r2, #8]
 800827e:	da08      	bge.n	8008292 <__sfputc_r+0x1e>
 8008280:	6994      	ldr	r4, [r2, #24]
 8008282:	42a3      	cmp	r3, r4
 8008284:	db01      	blt.n	800828a <__sfputc_r+0x16>
 8008286:	290a      	cmp	r1, #10
 8008288:	d103      	bne.n	8008292 <__sfputc_r+0x1e>
 800828a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800828e:	f7fe bba8 	b.w	80069e2 <__swbuf_r>
 8008292:	6813      	ldr	r3, [r2, #0]
 8008294:	1c58      	adds	r0, r3, #1
 8008296:	6010      	str	r0, [r2, #0]
 8008298:	7019      	strb	r1, [r3, #0]
 800829a:	4608      	mov	r0, r1
 800829c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082a0:	4770      	bx	lr

080082a2 <__sfputs_r>:
 80082a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082a4:	4606      	mov	r6, r0
 80082a6:	460f      	mov	r7, r1
 80082a8:	4614      	mov	r4, r2
 80082aa:	18d5      	adds	r5, r2, r3
 80082ac:	42ac      	cmp	r4, r5
 80082ae:	d101      	bne.n	80082b4 <__sfputs_r+0x12>
 80082b0:	2000      	movs	r0, #0
 80082b2:	e007      	b.n	80082c4 <__sfputs_r+0x22>
 80082b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082b8:	463a      	mov	r2, r7
 80082ba:	4630      	mov	r0, r6
 80082bc:	f7ff ffda 	bl	8008274 <__sfputc_r>
 80082c0:	1c43      	adds	r3, r0, #1
 80082c2:	d1f3      	bne.n	80082ac <__sfputs_r+0xa>
 80082c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080082c8 <_vfiprintf_r>:
 80082c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082cc:	460d      	mov	r5, r1
 80082ce:	b09d      	sub	sp, #116	@ 0x74
 80082d0:	4614      	mov	r4, r2
 80082d2:	4698      	mov	r8, r3
 80082d4:	4606      	mov	r6, r0
 80082d6:	b118      	cbz	r0, 80082e0 <_vfiprintf_r+0x18>
 80082d8:	6a03      	ldr	r3, [r0, #32]
 80082da:	b90b      	cbnz	r3, 80082e0 <_vfiprintf_r+0x18>
 80082dc:	f7fe fa98 	bl	8006810 <__sinit>
 80082e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80082e2:	07d9      	lsls	r1, r3, #31
 80082e4:	d405      	bmi.n	80082f2 <_vfiprintf_r+0x2a>
 80082e6:	89ab      	ldrh	r3, [r5, #12]
 80082e8:	059a      	lsls	r2, r3, #22
 80082ea:	d402      	bmi.n	80082f2 <_vfiprintf_r+0x2a>
 80082ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082ee:	f7fe fce0 	bl	8006cb2 <__retarget_lock_acquire_recursive>
 80082f2:	89ab      	ldrh	r3, [r5, #12]
 80082f4:	071b      	lsls	r3, r3, #28
 80082f6:	d501      	bpl.n	80082fc <_vfiprintf_r+0x34>
 80082f8:	692b      	ldr	r3, [r5, #16]
 80082fa:	b99b      	cbnz	r3, 8008324 <_vfiprintf_r+0x5c>
 80082fc:	4629      	mov	r1, r5
 80082fe:	4630      	mov	r0, r6
 8008300:	f7fe fbae 	bl	8006a60 <__swsetup_r>
 8008304:	b170      	cbz	r0, 8008324 <_vfiprintf_r+0x5c>
 8008306:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008308:	07dc      	lsls	r4, r3, #31
 800830a:	d504      	bpl.n	8008316 <_vfiprintf_r+0x4e>
 800830c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008310:	b01d      	add	sp, #116	@ 0x74
 8008312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008316:	89ab      	ldrh	r3, [r5, #12]
 8008318:	0598      	lsls	r0, r3, #22
 800831a:	d4f7      	bmi.n	800830c <_vfiprintf_r+0x44>
 800831c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800831e:	f7fe fcc9 	bl	8006cb4 <__retarget_lock_release_recursive>
 8008322:	e7f3      	b.n	800830c <_vfiprintf_r+0x44>
 8008324:	2300      	movs	r3, #0
 8008326:	9309      	str	r3, [sp, #36]	@ 0x24
 8008328:	2320      	movs	r3, #32
 800832a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800832e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008332:	2330      	movs	r3, #48	@ 0x30
 8008334:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80084e4 <_vfiprintf_r+0x21c>
 8008338:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800833c:	f04f 0901 	mov.w	r9, #1
 8008340:	4623      	mov	r3, r4
 8008342:	469a      	mov	sl, r3
 8008344:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008348:	b10a      	cbz	r2, 800834e <_vfiprintf_r+0x86>
 800834a:	2a25      	cmp	r2, #37	@ 0x25
 800834c:	d1f9      	bne.n	8008342 <_vfiprintf_r+0x7a>
 800834e:	ebba 0b04 	subs.w	fp, sl, r4
 8008352:	d00b      	beq.n	800836c <_vfiprintf_r+0xa4>
 8008354:	465b      	mov	r3, fp
 8008356:	4622      	mov	r2, r4
 8008358:	4629      	mov	r1, r5
 800835a:	4630      	mov	r0, r6
 800835c:	f7ff ffa1 	bl	80082a2 <__sfputs_r>
 8008360:	3001      	adds	r0, #1
 8008362:	f000 80a7 	beq.w	80084b4 <_vfiprintf_r+0x1ec>
 8008366:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008368:	445a      	add	r2, fp
 800836a:	9209      	str	r2, [sp, #36]	@ 0x24
 800836c:	f89a 3000 	ldrb.w	r3, [sl]
 8008370:	2b00      	cmp	r3, #0
 8008372:	f000 809f 	beq.w	80084b4 <_vfiprintf_r+0x1ec>
 8008376:	2300      	movs	r3, #0
 8008378:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800837c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008380:	f10a 0a01 	add.w	sl, sl, #1
 8008384:	9304      	str	r3, [sp, #16]
 8008386:	9307      	str	r3, [sp, #28]
 8008388:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800838c:	931a      	str	r3, [sp, #104]	@ 0x68
 800838e:	4654      	mov	r4, sl
 8008390:	2205      	movs	r2, #5
 8008392:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008396:	4853      	ldr	r0, [pc, #332]	@ (80084e4 <_vfiprintf_r+0x21c>)
 8008398:	f7f7 ff1a 	bl	80001d0 <memchr>
 800839c:	9a04      	ldr	r2, [sp, #16]
 800839e:	b9d8      	cbnz	r0, 80083d8 <_vfiprintf_r+0x110>
 80083a0:	06d1      	lsls	r1, r2, #27
 80083a2:	bf44      	itt	mi
 80083a4:	2320      	movmi	r3, #32
 80083a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083aa:	0713      	lsls	r3, r2, #28
 80083ac:	bf44      	itt	mi
 80083ae:	232b      	movmi	r3, #43	@ 0x2b
 80083b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083b4:	f89a 3000 	ldrb.w	r3, [sl]
 80083b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80083ba:	d015      	beq.n	80083e8 <_vfiprintf_r+0x120>
 80083bc:	9a07      	ldr	r2, [sp, #28]
 80083be:	4654      	mov	r4, sl
 80083c0:	2000      	movs	r0, #0
 80083c2:	f04f 0c0a 	mov.w	ip, #10
 80083c6:	4621      	mov	r1, r4
 80083c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083cc:	3b30      	subs	r3, #48	@ 0x30
 80083ce:	2b09      	cmp	r3, #9
 80083d0:	d94b      	bls.n	800846a <_vfiprintf_r+0x1a2>
 80083d2:	b1b0      	cbz	r0, 8008402 <_vfiprintf_r+0x13a>
 80083d4:	9207      	str	r2, [sp, #28]
 80083d6:	e014      	b.n	8008402 <_vfiprintf_r+0x13a>
 80083d8:	eba0 0308 	sub.w	r3, r0, r8
 80083dc:	fa09 f303 	lsl.w	r3, r9, r3
 80083e0:	4313      	orrs	r3, r2
 80083e2:	9304      	str	r3, [sp, #16]
 80083e4:	46a2      	mov	sl, r4
 80083e6:	e7d2      	b.n	800838e <_vfiprintf_r+0xc6>
 80083e8:	9b03      	ldr	r3, [sp, #12]
 80083ea:	1d19      	adds	r1, r3, #4
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	9103      	str	r1, [sp, #12]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	bfbb      	ittet	lt
 80083f4:	425b      	neglt	r3, r3
 80083f6:	f042 0202 	orrlt.w	r2, r2, #2
 80083fa:	9307      	strge	r3, [sp, #28]
 80083fc:	9307      	strlt	r3, [sp, #28]
 80083fe:	bfb8      	it	lt
 8008400:	9204      	strlt	r2, [sp, #16]
 8008402:	7823      	ldrb	r3, [r4, #0]
 8008404:	2b2e      	cmp	r3, #46	@ 0x2e
 8008406:	d10a      	bne.n	800841e <_vfiprintf_r+0x156>
 8008408:	7863      	ldrb	r3, [r4, #1]
 800840a:	2b2a      	cmp	r3, #42	@ 0x2a
 800840c:	d132      	bne.n	8008474 <_vfiprintf_r+0x1ac>
 800840e:	9b03      	ldr	r3, [sp, #12]
 8008410:	1d1a      	adds	r2, r3, #4
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	9203      	str	r2, [sp, #12]
 8008416:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800841a:	3402      	adds	r4, #2
 800841c:	9305      	str	r3, [sp, #20]
 800841e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80084f4 <_vfiprintf_r+0x22c>
 8008422:	7821      	ldrb	r1, [r4, #0]
 8008424:	2203      	movs	r2, #3
 8008426:	4650      	mov	r0, sl
 8008428:	f7f7 fed2 	bl	80001d0 <memchr>
 800842c:	b138      	cbz	r0, 800843e <_vfiprintf_r+0x176>
 800842e:	9b04      	ldr	r3, [sp, #16]
 8008430:	eba0 000a 	sub.w	r0, r0, sl
 8008434:	2240      	movs	r2, #64	@ 0x40
 8008436:	4082      	lsls	r2, r0
 8008438:	4313      	orrs	r3, r2
 800843a:	3401      	adds	r4, #1
 800843c:	9304      	str	r3, [sp, #16]
 800843e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008442:	4829      	ldr	r0, [pc, #164]	@ (80084e8 <_vfiprintf_r+0x220>)
 8008444:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008448:	2206      	movs	r2, #6
 800844a:	f7f7 fec1 	bl	80001d0 <memchr>
 800844e:	2800      	cmp	r0, #0
 8008450:	d03f      	beq.n	80084d2 <_vfiprintf_r+0x20a>
 8008452:	4b26      	ldr	r3, [pc, #152]	@ (80084ec <_vfiprintf_r+0x224>)
 8008454:	bb1b      	cbnz	r3, 800849e <_vfiprintf_r+0x1d6>
 8008456:	9b03      	ldr	r3, [sp, #12]
 8008458:	3307      	adds	r3, #7
 800845a:	f023 0307 	bic.w	r3, r3, #7
 800845e:	3308      	adds	r3, #8
 8008460:	9303      	str	r3, [sp, #12]
 8008462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008464:	443b      	add	r3, r7
 8008466:	9309      	str	r3, [sp, #36]	@ 0x24
 8008468:	e76a      	b.n	8008340 <_vfiprintf_r+0x78>
 800846a:	fb0c 3202 	mla	r2, ip, r2, r3
 800846e:	460c      	mov	r4, r1
 8008470:	2001      	movs	r0, #1
 8008472:	e7a8      	b.n	80083c6 <_vfiprintf_r+0xfe>
 8008474:	2300      	movs	r3, #0
 8008476:	3401      	adds	r4, #1
 8008478:	9305      	str	r3, [sp, #20]
 800847a:	4619      	mov	r1, r3
 800847c:	f04f 0c0a 	mov.w	ip, #10
 8008480:	4620      	mov	r0, r4
 8008482:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008486:	3a30      	subs	r2, #48	@ 0x30
 8008488:	2a09      	cmp	r2, #9
 800848a:	d903      	bls.n	8008494 <_vfiprintf_r+0x1cc>
 800848c:	2b00      	cmp	r3, #0
 800848e:	d0c6      	beq.n	800841e <_vfiprintf_r+0x156>
 8008490:	9105      	str	r1, [sp, #20]
 8008492:	e7c4      	b.n	800841e <_vfiprintf_r+0x156>
 8008494:	fb0c 2101 	mla	r1, ip, r1, r2
 8008498:	4604      	mov	r4, r0
 800849a:	2301      	movs	r3, #1
 800849c:	e7f0      	b.n	8008480 <_vfiprintf_r+0x1b8>
 800849e:	ab03      	add	r3, sp, #12
 80084a0:	9300      	str	r3, [sp, #0]
 80084a2:	462a      	mov	r2, r5
 80084a4:	4b12      	ldr	r3, [pc, #72]	@ (80084f0 <_vfiprintf_r+0x228>)
 80084a6:	a904      	add	r1, sp, #16
 80084a8:	4630      	mov	r0, r6
 80084aa:	f7fd fd6d 	bl	8005f88 <_printf_float>
 80084ae:	4607      	mov	r7, r0
 80084b0:	1c78      	adds	r0, r7, #1
 80084b2:	d1d6      	bne.n	8008462 <_vfiprintf_r+0x19a>
 80084b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084b6:	07d9      	lsls	r1, r3, #31
 80084b8:	d405      	bmi.n	80084c6 <_vfiprintf_r+0x1fe>
 80084ba:	89ab      	ldrh	r3, [r5, #12]
 80084bc:	059a      	lsls	r2, r3, #22
 80084be:	d402      	bmi.n	80084c6 <_vfiprintf_r+0x1fe>
 80084c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084c2:	f7fe fbf7 	bl	8006cb4 <__retarget_lock_release_recursive>
 80084c6:	89ab      	ldrh	r3, [r5, #12]
 80084c8:	065b      	lsls	r3, r3, #25
 80084ca:	f53f af1f 	bmi.w	800830c <_vfiprintf_r+0x44>
 80084ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084d0:	e71e      	b.n	8008310 <_vfiprintf_r+0x48>
 80084d2:	ab03      	add	r3, sp, #12
 80084d4:	9300      	str	r3, [sp, #0]
 80084d6:	462a      	mov	r2, r5
 80084d8:	4b05      	ldr	r3, [pc, #20]	@ (80084f0 <_vfiprintf_r+0x228>)
 80084da:	a904      	add	r1, sp, #16
 80084dc:	4630      	mov	r0, r6
 80084de:	f7fd ffeb 	bl	80064b8 <_printf_i>
 80084e2:	e7e4      	b.n	80084ae <_vfiprintf_r+0x1e6>
 80084e4:	08009608 	.word	0x08009608
 80084e8:	08009612 	.word	0x08009612
 80084ec:	08005f89 	.word	0x08005f89
 80084f0:	080082a3 	.word	0x080082a3
 80084f4:	0800960e 	.word	0x0800960e

080084f8 <__sflush_r>:
 80084f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008500:	0716      	lsls	r6, r2, #28
 8008502:	4605      	mov	r5, r0
 8008504:	460c      	mov	r4, r1
 8008506:	d454      	bmi.n	80085b2 <__sflush_r+0xba>
 8008508:	684b      	ldr	r3, [r1, #4]
 800850a:	2b00      	cmp	r3, #0
 800850c:	dc02      	bgt.n	8008514 <__sflush_r+0x1c>
 800850e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008510:	2b00      	cmp	r3, #0
 8008512:	dd48      	ble.n	80085a6 <__sflush_r+0xae>
 8008514:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008516:	2e00      	cmp	r6, #0
 8008518:	d045      	beq.n	80085a6 <__sflush_r+0xae>
 800851a:	2300      	movs	r3, #0
 800851c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008520:	682f      	ldr	r7, [r5, #0]
 8008522:	6a21      	ldr	r1, [r4, #32]
 8008524:	602b      	str	r3, [r5, #0]
 8008526:	d030      	beq.n	800858a <__sflush_r+0x92>
 8008528:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800852a:	89a3      	ldrh	r3, [r4, #12]
 800852c:	0759      	lsls	r1, r3, #29
 800852e:	d505      	bpl.n	800853c <__sflush_r+0x44>
 8008530:	6863      	ldr	r3, [r4, #4]
 8008532:	1ad2      	subs	r2, r2, r3
 8008534:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008536:	b10b      	cbz	r3, 800853c <__sflush_r+0x44>
 8008538:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800853a:	1ad2      	subs	r2, r2, r3
 800853c:	2300      	movs	r3, #0
 800853e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008540:	6a21      	ldr	r1, [r4, #32]
 8008542:	4628      	mov	r0, r5
 8008544:	47b0      	blx	r6
 8008546:	1c43      	adds	r3, r0, #1
 8008548:	89a3      	ldrh	r3, [r4, #12]
 800854a:	d106      	bne.n	800855a <__sflush_r+0x62>
 800854c:	6829      	ldr	r1, [r5, #0]
 800854e:	291d      	cmp	r1, #29
 8008550:	d82b      	bhi.n	80085aa <__sflush_r+0xb2>
 8008552:	4a2a      	ldr	r2, [pc, #168]	@ (80085fc <__sflush_r+0x104>)
 8008554:	410a      	asrs	r2, r1
 8008556:	07d6      	lsls	r6, r2, #31
 8008558:	d427      	bmi.n	80085aa <__sflush_r+0xb2>
 800855a:	2200      	movs	r2, #0
 800855c:	6062      	str	r2, [r4, #4]
 800855e:	04d9      	lsls	r1, r3, #19
 8008560:	6922      	ldr	r2, [r4, #16]
 8008562:	6022      	str	r2, [r4, #0]
 8008564:	d504      	bpl.n	8008570 <__sflush_r+0x78>
 8008566:	1c42      	adds	r2, r0, #1
 8008568:	d101      	bne.n	800856e <__sflush_r+0x76>
 800856a:	682b      	ldr	r3, [r5, #0]
 800856c:	b903      	cbnz	r3, 8008570 <__sflush_r+0x78>
 800856e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008570:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008572:	602f      	str	r7, [r5, #0]
 8008574:	b1b9      	cbz	r1, 80085a6 <__sflush_r+0xae>
 8008576:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800857a:	4299      	cmp	r1, r3
 800857c:	d002      	beq.n	8008584 <__sflush_r+0x8c>
 800857e:	4628      	mov	r0, r5
 8008580:	f7ff f9f6 	bl	8007970 <_free_r>
 8008584:	2300      	movs	r3, #0
 8008586:	6363      	str	r3, [r4, #52]	@ 0x34
 8008588:	e00d      	b.n	80085a6 <__sflush_r+0xae>
 800858a:	2301      	movs	r3, #1
 800858c:	4628      	mov	r0, r5
 800858e:	47b0      	blx	r6
 8008590:	4602      	mov	r2, r0
 8008592:	1c50      	adds	r0, r2, #1
 8008594:	d1c9      	bne.n	800852a <__sflush_r+0x32>
 8008596:	682b      	ldr	r3, [r5, #0]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d0c6      	beq.n	800852a <__sflush_r+0x32>
 800859c:	2b1d      	cmp	r3, #29
 800859e:	d001      	beq.n	80085a4 <__sflush_r+0xac>
 80085a0:	2b16      	cmp	r3, #22
 80085a2:	d11e      	bne.n	80085e2 <__sflush_r+0xea>
 80085a4:	602f      	str	r7, [r5, #0]
 80085a6:	2000      	movs	r0, #0
 80085a8:	e022      	b.n	80085f0 <__sflush_r+0xf8>
 80085aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085ae:	b21b      	sxth	r3, r3
 80085b0:	e01b      	b.n	80085ea <__sflush_r+0xf2>
 80085b2:	690f      	ldr	r7, [r1, #16]
 80085b4:	2f00      	cmp	r7, #0
 80085b6:	d0f6      	beq.n	80085a6 <__sflush_r+0xae>
 80085b8:	0793      	lsls	r3, r2, #30
 80085ba:	680e      	ldr	r6, [r1, #0]
 80085bc:	bf08      	it	eq
 80085be:	694b      	ldreq	r3, [r1, #20]
 80085c0:	600f      	str	r7, [r1, #0]
 80085c2:	bf18      	it	ne
 80085c4:	2300      	movne	r3, #0
 80085c6:	eba6 0807 	sub.w	r8, r6, r7
 80085ca:	608b      	str	r3, [r1, #8]
 80085cc:	f1b8 0f00 	cmp.w	r8, #0
 80085d0:	dde9      	ble.n	80085a6 <__sflush_r+0xae>
 80085d2:	6a21      	ldr	r1, [r4, #32]
 80085d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80085d6:	4643      	mov	r3, r8
 80085d8:	463a      	mov	r2, r7
 80085da:	4628      	mov	r0, r5
 80085dc:	47b0      	blx	r6
 80085de:	2800      	cmp	r0, #0
 80085e0:	dc08      	bgt.n	80085f4 <__sflush_r+0xfc>
 80085e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085ea:	81a3      	strh	r3, [r4, #12]
 80085ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80085f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085f4:	4407      	add	r7, r0
 80085f6:	eba8 0800 	sub.w	r8, r8, r0
 80085fa:	e7e7      	b.n	80085cc <__sflush_r+0xd4>
 80085fc:	dfbffffe 	.word	0xdfbffffe

08008600 <_fflush_r>:
 8008600:	b538      	push	{r3, r4, r5, lr}
 8008602:	690b      	ldr	r3, [r1, #16]
 8008604:	4605      	mov	r5, r0
 8008606:	460c      	mov	r4, r1
 8008608:	b913      	cbnz	r3, 8008610 <_fflush_r+0x10>
 800860a:	2500      	movs	r5, #0
 800860c:	4628      	mov	r0, r5
 800860e:	bd38      	pop	{r3, r4, r5, pc}
 8008610:	b118      	cbz	r0, 800861a <_fflush_r+0x1a>
 8008612:	6a03      	ldr	r3, [r0, #32]
 8008614:	b90b      	cbnz	r3, 800861a <_fflush_r+0x1a>
 8008616:	f7fe f8fb 	bl	8006810 <__sinit>
 800861a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d0f3      	beq.n	800860a <_fflush_r+0xa>
 8008622:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008624:	07d0      	lsls	r0, r2, #31
 8008626:	d404      	bmi.n	8008632 <_fflush_r+0x32>
 8008628:	0599      	lsls	r1, r3, #22
 800862a:	d402      	bmi.n	8008632 <_fflush_r+0x32>
 800862c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800862e:	f7fe fb40 	bl	8006cb2 <__retarget_lock_acquire_recursive>
 8008632:	4628      	mov	r0, r5
 8008634:	4621      	mov	r1, r4
 8008636:	f7ff ff5f 	bl	80084f8 <__sflush_r>
 800863a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800863c:	07da      	lsls	r2, r3, #31
 800863e:	4605      	mov	r5, r0
 8008640:	d4e4      	bmi.n	800860c <_fflush_r+0xc>
 8008642:	89a3      	ldrh	r3, [r4, #12]
 8008644:	059b      	lsls	r3, r3, #22
 8008646:	d4e1      	bmi.n	800860c <_fflush_r+0xc>
 8008648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800864a:	f7fe fb33 	bl	8006cb4 <__retarget_lock_release_recursive>
 800864e:	e7dd      	b.n	800860c <_fflush_r+0xc>

08008650 <__swhatbuf_r>:
 8008650:	b570      	push	{r4, r5, r6, lr}
 8008652:	460c      	mov	r4, r1
 8008654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008658:	2900      	cmp	r1, #0
 800865a:	b096      	sub	sp, #88	@ 0x58
 800865c:	4615      	mov	r5, r2
 800865e:	461e      	mov	r6, r3
 8008660:	da0d      	bge.n	800867e <__swhatbuf_r+0x2e>
 8008662:	89a3      	ldrh	r3, [r4, #12]
 8008664:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008668:	f04f 0100 	mov.w	r1, #0
 800866c:	bf14      	ite	ne
 800866e:	2340      	movne	r3, #64	@ 0x40
 8008670:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008674:	2000      	movs	r0, #0
 8008676:	6031      	str	r1, [r6, #0]
 8008678:	602b      	str	r3, [r5, #0]
 800867a:	b016      	add	sp, #88	@ 0x58
 800867c:	bd70      	pop	{r4, r5, r6, pc}
 800867e:	466a      	mov	r2, sp
 8008680:	f000 f848 	bl	8008714 <_fstat_r>
 8008684:	2800      	cmp	r0, #0
 8008686:	dbec      	blt.n	8008662 <__swhatbuf_r+0x12>
 8008688:	9901      	ldr	r1, [sp, #4]
 800868a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800868e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008692:	4259      	negs	r1, r3
 8008694:	4159      	adcs	r1, r3
 8008696:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800869a:	e7eb      	b.n	8008674 <__swhatbuf_r+0x24>

0800869c <__smakebuf_r>:
 800869c:	898b      	ldrh	r3, [r1, #12]
 800869e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086a0:	079d      	lsls	r5, r3, #30
 80086a2:	4606      	mov	r6, r0
 80086a4:	460c      	mov	r4, r1
 80086a6:	d507      	bpl.n	80086b8 <__smakebuf_r+0x1c>
 80086a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80086ac:	6023      	str	r3, [r4, #0]
 80086ae:	6123      	str	r3, [r4, #16]
 80086b0:	2301      	movs	r3, #1
 80086b2:	6163      	str	r3, [r4, #20]
 80086b4:	b003      	add	sp, #12
 80086b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086b8:	ab01      	add	r3, sp, #4
 80086ba:	466a      	mov	r2, sp
 80086bc:	f7ff ffc8 	bl	8008650 <__swhatbuf_r>
 80086c0:	9f00      	ldr	r7, [sp, #0]
 80086c2:	4605      	mov	r5, r0
 80086c4:	4639      	mov	r1, r7
 80086c6:	4630      	mov	r0, r6
 80086c8:	f7ff f9c6 	bl	8007a58 <_malloc_r>
 80086cc:	b948      	cbnz	r0, 80086e2 <__smakebuf_r+0x46>
 80086ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086d2:	059a      	lsls	r2, r3, #22
 80086d4:	d4ee      	bmi.n	80086b4 <__smakebuf_r+0x18>
 80086d6:	f023 0303 	bic.w	r3, r3, #3
 80086da:	f043 0302 	orr.w	r3, r3, #2
 80086de:	81a3      	strh	r3, [r4, #12]
 80086e0:	e7e2      	b.n	80086a8 <__smakebuf_r+0xc>
 80086e2:	89a3      	ldrh	r3, [r4, #12]
 80086e4:	6020      	str	r0, [r4, #0]
 80086e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086ea:	81a3      	strh	r3, [r4, #12]
 80086ec:	9b01      	ldr	r3, [sp, #4]
 80086ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086f2:	b15b      	cbz	r3, 800870c <__smakebuf_r+0x70>
 80086f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086f8:	4630      	mov	r0, r6
 80086fa:	f000 f81d 	bl	8008738 <_isatty_r>
 80086fe:	b128      	cbz	r0, 800870c <__smakebuf_r+0x70>
 8008700:	89a3      	ldrh	r3, [r4, #12]
 8008702:	f023 0303 	bic.w	r3, r3, #3
 8008706:	f043 0301 	orr.w	r3, r3, #1
 800870a:	81a3      	strh	r3, [r4, #12]
 800870c:	89a3      	ldrh	r3, [r4, #12]
 800870e:	431d      	orrs	r5, r3
 8008710:	81a5      	strh	r5, [r4, #12]
 8008712:	e7cf      	b.n	80086b4 <__smakebuf_r+0x18>

08008714 <_fstat_r>:
 8008714:	b538      	push	{r3, r4, r5, lr}
 8008716:	4d07      	ldr	r5, [pc, #28]	@ (8008734 <_fstat_r+0x20>)
 8008718:	2300      	movs	r3, #0
 800871a:	4604      	mov	r4, r0
 800871c:	4608      	mov	r0, r1
 800871e:	4611      	mov	r1, r2
 8008720:	602b      	str	r3, [r5, #0]
 8008722:	f7f9 f9bc 	bl	8001a9e <_fstat>
 8008726:	1c43      	adds	r3, r0, #1
 8008728:	d102      	bne.n	8008730 <_fstat_r+0x1c>
 800872a:	682b      	ldr	r3, [r5, #0]
 800872c:	b103      	cbz	r3, 8008730 <_fstat_r+0x1c>
 800872e:	6023      	str	r3, [r4, #0]
 8008730:	bd38      	pop	{r3, r4, r5, pc}
 8008732:	bf00      	nop
 8008734:	200015d4 	.word	0x200015d4

08008738 <_isatty_r>:
 8008738:	b538      	push	{r3, r4, r5, lr}
 800873a:	4d06      	ldr	r5, [pc, #24]	@ (8008754 <_isatty_r+0x1c>)
 800873c:	2300      	movs	r3, #0
 800873e:	4604      	mov	r4, r0
 8008740:	4608      	mov	r0, r1
 8008742:	602b      	str	r3, [r5, #0]
 8008744:	f7f9 f9b0 	bl	8001aa8 <_isatty>
 8008748:	1c43      	adds	r3, r0, #1
 800874a:	d102      	bne.n	8008752 <_isatty_r+0x1a>
 800874c:	682b      	ldr	r3, [r5, #0]
 800874e:	b103      	cbz	r3, 8008752 <_isatty_r+0x1a>
 8008750:	6023      	str	r3, [r4, #0]
 8008752:	bd38      	pop	{r3, r4, r5, pc}
 8008754:	200015d4 	.word	0x200015d4

08008758 <_sbrk_r>:
 8008758:	b538      	push	{r3, r4, r5, lr}
 800875a:	4d06      	ldr	r5, [pc, #24]	@ (8008774 <_sbrk_r+0x1c>)
 800875c:	2300      	movs	r3, #0
 800875e:	4604      	mov	r4, r0
 8008760:	4608      	mov	r0, r1
 8008762:	602b      	str	r3, [r5, #0]
 8008764:	f7f9 f9a4 	bl	8001ab0 <_sbrk>
 8008768:	1c43      	adds	r3, r0, #1
 800876a:	d102      	bne.n	8008772 <_sbrk_r+0x1a>
 800876c:	682b      	ldr	r3, [r5, #0]
 800876e:	b103      	cbz	r3, 8008772 <_sbrk_r+0x1a>
 8008770:	6023      	str	r3, [r4, #0]
 8008772:	bd38      	pop	{r3, r4, r5, pc}
 8008774:	200015d4 	.word	0x200015d4

08008778 <__assert_func>:
 8008778:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800877a:	4614      	mov	r4, r2
 800877c:	461a      	mov	r2, r3
 800877e:	4b09      	ldr	r3, [pc, #36]	@ (80087a4 <__assert_func+0x2c>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4605      	mov	r5, r0
 8008784:	68d8      	ldr	r0, [r3, #12]
 8008786:	b954      	cbnz	r4, 800879e <__assert_func+0x26>
 8008788:	4b07      	ldr	r3, [pc, #28]	@ (80087a8 <__assert_func+0x30>)
 800878a:	461c      	mov	r4, r3
 800878c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008790:	9100      	str	r1, [sp, #0]
 8008792:	462b      	mov	r3, r5
 8008794:	4905      	ldr	r1, [pc, #20]	@ (80087ac <__assert_func+0x34>)
 8008796:	f000 f841 	bl	800881c <fiprintf>
 800879a:	f000 f851 	bl	8008840 <abort>
 800879e:	4b04      	ldr	r3, [pc, #16]	@ (80087b0 <__assert_func+0x38>)
 80087a0:	e7f4      	b.n	800878c <__assert_func+0x14>
 80087a2:	bf00      	nop
 80087a4:	2000003c 	.word	0x2000003c
 80087a8:	0800965e 	.word	0x0800965e
 80087ac:	08009630 	.word	0x08009630
 80087b0:	08009623 	.word	0x08009623

080087b4 <_calloc_r>:
 80087b4:	b570      	push	{r4, r5, r6, lr}
 80087b6:	fba1 5402 	umull	r5, r4, r1, r2
 80087ba:	b93c      	cbnz	r4, 80087cc <_calloc_r+0x18>
 80087bc:	4629      	mov	r1, r5
 80087be:	f7ff f94b 	bl	8007a58 <_malloc_r>
 80087c2:	4606      	mov	r6, r0
 80087c4:	b928      	cbnz	r0, 80087d2 <_calloc_r+0x1e>
 80087c6:	2600      	movs	r6, #0
 80087c8:	4630      	mov	r0, r6
 80087ca:	bd70      	pop	{r4, r5, r6, pc}
 80087cc:	220c      	movs	r2, #12
 80087ce:	6002      	str	r2, [r0, #0]
 80087d0:	e7f9      	b.n	80087c6 <_calloc_r+0x12>
 80087d2:	462a      	mov	r2, r5
 80087d4:	4621      	mov	r1, r4
 80087d6:	f7fe f999 	bl	8006b0c <memset>
 80087da:	e7f5      	b.n	80087c8 <_calloc_r+0x14>

080087dc <__ascii_mbtowc>:
 80087dc:	b082      	sub	sp, #8
 80087de:	b901      	cbnz	r1, 80087e2 <__ascii_mbtowc+0x6>
 80087e0:	a901      	add	r1, sp, #4
 80087e2:	b142      	cbz	r2, 80087f6 <__ascii_mbtowc+0x1a>
 80087e4:	b14b      	cbz	r3, 80087fa <__ascii_mbtowc+0x1e>
 80087e6:	7813      	ldrb	r3, [r2, #0]
 80087e8:	600b      	str	r3, [r1, #0]
 80087ea:	7812      	ldrb	r2, [r2, #0]
 80087ec:	1e10      	subs	r0, r2, #0
 80087ee:	bf18      	it	ne
 80087f0:	2001      	movne	r0, #1
 80087f2:	b002      	add	sp, #8
 80087f4:	4770      	bx	lr
 80087f6:	4610      	mov	r0, r2
 80087f8:	e7fb      	b.n	80087f2 <__ascii_mbtowc+0x16>
 80087fa:	f06f 0001 	mvn.w	r0, #1
 80087fe:	e7f8      	b.n	80087f2 <__ascii_mbtowc+0x16>

08008800 <__ascii_wctomb>:
 8008800:	4603      	mov	r3, r0
 8008802:	4608      	mov	r0, r1
 8008804:	b141      	cbz	r1, 8008818 <__ascii_wctomb+0x18>
 8008806:	2aff      	cmp	r2, #255	@ 0xff
 8008808:	d904      	bls.n	8008814 <__ascii_wctomb+0x14>
 800880a:	228a      	movs	r2, #138	@ 0x8a
 800880c:	601a      	str	r2, [r3, #0]
 800880e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008812:	4770      	bx	lr
 8008814:	700a      	strb	r2, [r1, #0]
 8008816:	2001      	movs	r0, #1
 8008818:	4770      	bx	lr
	...

0800881c <fiprintf>:
 800881c:	b40e      	push	{r1, r2, r3}
 800881e:	b503      	push	{r0, r1, lr}
 8008820:	4601      	mov	r1, r0
 8008822:	ab03      	add	r3, sp, #12
 8008824:	4805      	ldr	r0, [pc, #20]	@ (800883c <fiprintf+0x20>)
 8008826:	f853 2b04 	ldr.w	r2, [r3], #4
 800882a:	6800      	ldr	r0, [r0, #0]
 800882c:	9301      	str	r3, [sp, #4]
 800882e:	f7ff fd4b 	bl	80082c8 <_vfiprintf_r>
 8008832:	b002      	add	sp, #8
 8008834:	f85d eb04 	ldr.w	lr, [sp], #4
 8008838:	b003      	add	sp, #12
 800883a:	4770      	bx	lr
 800883c:	2000003c 	.word	0x2000003c

08008840 <abort>:
 8008840:	b508      	push	{r3, lr}
 8008842:	2006      	movs	r0, #6
 8008844:	f000 f82c 	bl	80088a0 <raise>
 8008848:	2001      	movs	r0, #1
 800884a:	f7f9 f90f 	bl	8001a6c <_exit>

0800884e <_raise_r>:
 800884e:	291f      	cmp	r1, #31
 8008850:	b538      	push	{r3, r4, r5, lr}
 8008852:	4605      	mov	r5, r0
 8008854:	460c      	mov	r4, r1
 8008856:	d904      	bls.n	8008862 <_raise_r+0x14>
 8008858:	2316      	movs	r3, #22
 800885a:	6003      	str	r3, [r0, #0]
 800885c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008860:	bd38      	pop	{r3, r4, r5, pc}
 8008862:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008864:	b112      	cbz	r2, 800886c <_raise_r+0x1e>
 8008866:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800886a:	b94b      	cbnz	r3, 8008880 <_raise_r+0x32>
 800886c:	4628      	mov	r0, r5
 800886e:	f000 f831 	bl	80088d4 <_getpid_r>
 8008872:	4622      	mov	r2, r4
 8008874:	4601      	mov	r1, r0
 8008876:	4628      	mov	r0, r5
 8008878:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800887c:	f000 b818 	b.w	80088b0 <_kill_r>
 8008880:	2b01      	cmp	r3, #1
 8008882:	d00a      	beq.n	800889a <_raise_r+0x4c>
 8008884:	1c59      	adds	r1, r3, #1
 8008886:	d103      	bne.n	8008890 <_raise_r+0x42>
 8008888:	2316      	movs	r3, #22
 800888a:	6003      	str	r3, [r0, #0]
 800888c:	2001      	movs	r0, #1
 800888e:	e7e7      	b.n	8008860 <_raise_r+0x12>
 8008890:	2100      	movs	r1, #0
 8008892:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008896:	4620      	mov	r0, r4
 8008898:	4798      	blx	r3
 800889a:	2000      	movs	r0, #0
 800889c:	e7e0      	b.n	8008860 <_raise_r+0x12>
	...

080088a0 <raise>:
 80088a0:	4b02      	ldr	r3, [pc, #8]	@ (80088ac <raise+0xc>)
 80088a2:	4601      	mov	r1, r0
 80088a4:	6818      	ldr	r0, [r3, #0]
 80088a6:	f7ff bfd2 	b.w	800884e <_raise_r>
 80088aa:	bf00      	nop
 80088ac:	2000003c 	.word	0x2000003c

080088b0 <_kill_r>:
 80088b0:	b538      	push	{r3, r4, r5, lr}
 80088b2:	4d07      	ldr	r5, [pc, #28]	@ (80088d0 <_kill_r+0x20>)
 80088b4:	2300      	movs	r3, #0
 80088b6:	4604      	mov	r4, r0
 80088b8:	4608      	mov	r0, r1
 80088ba:	4611      	mov	r1, r2
 80088bc:	602b      	str	r3, [r5, #0]
 80088be:	f7f9 f8cd 	bl	8001a5c <_kill>
 80088c2:	1c43      	adds	r3, r0, #1
 80088c4:	d102      	bne.n	80088cc <_kill_r+0x1c>
 80088c6:	682b      	ldr	r3, [r5, #0]
 80088c8:	b103      	cbz	r3, 80088cc <_kill_r+0x1c>
 80088ca:	6023      	str	r3, [r4, #0]
 80088cc:	bd38      	pop	{r3, r4, r5, pc}
 80088ce:	bf00      	nop
 80088d0:	200015d4 	.word	0x200015d4

080088d4 <_getpid_r>:
 80088d4:	f7f9 b8c0 	b.w	8001a58 <_getpid>

080088d8 <_init>:
 80088d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088da:	bf00      	nop
 80088dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088de:	bc08      	pop	{r3}
 80088e0:	469e      	mov	lr, r3
 80088e2:	4770      	bx	lr

080088e4 <_fini>:
 80088e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e6:	bf00      	nop
 80088e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088ea:	bc08      	pop	{r3}
 80088ec:	469e      	mov	lr, r3
 80088ee:	4770      	bx	lr
